Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 14 01:21:34 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                  443        0.217        0.000                      0                  443        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.838        0.000                      0                  443        0.217        0.000                      0                  443        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.780ns (30.477%)  route 6.342ns (69.523%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 f  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.797    10.815    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.939 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.939    main/alu/comparator/S[0]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.477 r  main/alu/comparator/res0_inferred__1/i__carry/CO[2]
                         net (fo=1, routed)           0.421    11.897    main/alu/math/CO[0]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.310    12.207 r  main/alu/math/M_state_dff_q[0]_i_1/O
                         net (fo=6, routed)           0.983    13.190    main/alu/math/D[0]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.314 r  main/alu/math/FSM_sequential_M_states_q[0]_i_3/O
                         net (fo=2, routed)           0.310    13.625    main/slowclock/FSM_sequential_M_states_q_reg[1]_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.749 f  main/slowclock/FSM_sequential_M_states_q[2]_i_2/O
                         net (fo=2, routed)           0.450    14.199    main/slowclock/FSM_sequential_M_states_q[2]_i_2_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  main/slowclock/FSM_sequential_M_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.323    main/slowclock_n_1
    SLICE_X59Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.503    14.907    main/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[2]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)        0.031    15.161    main/FSM_sequential_M_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.780ns (30.451%)  route 6.349ns (69.549%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 f  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.797    10.815    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.939 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.939    main/alu/comparator/S[0]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.477 f  main/alu/comparator/res0_inferred__1/i__carry/CO[2]
                         net (fo=1, routed)           0.421    11.897    main/alu/math/CO[0]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.310    12.207 f  main/alu/math/M_state_dff_q[0]_i_1/O
                         net (fo=6, routed)           0.983    13.190    main/alu/math/D[0]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.314 f  main/alu/math/FSM_sequential_M_states_q[0]_i_3/O
                         net (fo=2, routed)           0.310    13.625    main/slowclock/FSM_sequential_M_states_q_reg[1]_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.749 r  main/slowclock/FSM_sequential_M_states_q[2]_i_2/O
                         net (fo=2, routed)           0.458    14.206    main/slowclock/FSM_sequential_M_states_q[2]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I3_O)        0.124    14.330 r  main/slowclock/FSM_sequential_M_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.330    main/slowclock_n_2
    SLICE_X60Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.503    14.907    main/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[1]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)        0.077    15.207    main/FSM_sequential_M_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.656ns (30.499%)  route 6.052ns (69.501%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 f  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.797    10.815    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.939 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.939    main/alu/comparator/S[0]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.477 f  main/alu/comparator/res0_inferred__1/i__carry/CO[2]
                         net (fo=1, routed)           0.421    11.897    main/alu/math/CO[0]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.310    12.207 f  main/alu/math/M_state_dff_q[0]_i_1/O
                         net (fo=6, routed)           0.983    13.190    main/alu/math/D[0]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.314 f  main/alu/math/FSM_sequential_M_states_q[0]_i_3/O
                         net (fo=2, routed)           0.471    13.785    main/alu/math/FSM_sequential_M_states_q_reg[2]
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.909 r  main/alu/math/FSM_sequential_M_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.909    main/alu_n_12
    SLICE_X61Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.503    14.907    main/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.029    15.159    main/FSM_sequential_M_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 2.526ns (31.791%)  route 5.420ns (68.209%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.451     9.656    main/regfile/i__carry__0_i_2_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I4_O)        0.332     9.988 r  main/regfile/i__carry__0_i_9/O
                         net (fo=1, routed)           0.403    10.391    main/regfile/i__carry__0_i_9_n_0
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.118    10.509 r  main/regfile/i__carry__0_i_2/O
                         net (fo=1, routed)           0.327    10.836    main/alu/math/A[6]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    11.476 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.618    12.094    main/alu/math/p_1_in[7]
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.332    12.426 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.721    13.147    main/regfile/M_state_dff_q_reg[7]_21[7]
    SLICE_X62Y67         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.501    14.905    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
                         clock pessimism              0.274    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)       -0.262    14.882    main/regfile/M_player_pos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.147    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.659ns (33.608%)  route 5.253ns (66.392%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 r  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.372    10.389    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X62Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  main/regfile/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.513    main/alu/math/M_state_dff_q_reg[3][1]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.063 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.063    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.285 r  main/alu/math/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.824    12.109    main/alu/math/p_1_in[4]
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.327    12.436 r  main/alu/math/M_state_dff_q[4]_i_1/O
                         net (fo=4, routed)           0.676    13.113    main/regfile/M_state_dff_q_reg[7]_21[4]
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.503    14.907    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)       -0.260    14.884    main/regfile/M_score_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 2.659ns (33.613%)  route 5.252ns (66.387%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 r  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.372    10.389    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X62Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  main/regfile/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.513    main/alu/math/M_state_dff_q_reg[3][1]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.063 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.063    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.285 r  main/alu/math/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.824    12.109    main/alu/math/p_1_in[4]
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.327    12.436 r  main/alu/math/M_state_dff_q[4]_i_1/O
                         net (fo=4, routed)           0.675    13.112    main/regfile/M_state_dff_q_reg[7]_21[4]
    SLICE_X64Y65         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.503    14.907    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y65         FDRE (Setup_fdre_C_D)       -0.247    14.897    main/regfile/M_player_pos_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 2.659ns (33.642%)  route 5.245ns (66.358%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 r  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.372    10.389    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X62Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  main/regfile/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.513    main/alu/math/M_state_dff_q_reg[3][1]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.063 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.063    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.285 r  main/alu/math/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.824    12.109    main/alu/math/p_1_in[4]
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.327    12.436 r  main/alu/math/M_state_dff_q[4]_i_1/O
                         net (fo=4, routed)           0.668    13.105    main/regfile/M_state_dff_q_reg[7]_21[4]
    SLICE_X64Y67         FDRE                                         r  main/regfile/M_collision_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.501    14.905    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  main/regfile/M_collision_q_reg[4]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.233    14.909    main/regfile/M_collision_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.526ns (31.945%)  route 5.381ns (68.055%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.451     9.656    main/regfile/i__carry__0_i_2_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I4_O)        0.332     9.988 r  main/regfile/i__carry__0_i_9/O
                         net (fo=1, routed)           0.403    10.391    main/regfile/i__carry__0_i_9_n_0
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.118    10.509 r  main/regfile/i__carry__0_i_2/O
                         net (fo=1, routed)           0.327    10.836    main/alu/math/A[6]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    11.476 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.618    12.094    main/alu/math/p_1_in[7]
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.332    12.426 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.682    13.108    main/regfile/M_state_dff_q_reg[7]_21[7]
    SLICE_X64Y62         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.505    14.909    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)       -0.232    14.914    main/regfile/M_score_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -13.108    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 2.436ns (31.291%)  route 5.349ns (68.709%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.481     9.686    main/regfile/i__carry__0_i_2_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.332    10.018 r  main/regfile/i__carry_i_4/O
                         net (fo=3, routed)           0.372    10.389    main/regfile/FSM_sequential_M_states_q_reg[0][1]
    SLICE_X62Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  main/regfile/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.513    main/alu/math/M_state_dff_q_reg[3][1]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.093 r  main/alu/math/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.573    11.666    main/alu/math/p_1_in[2]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.296    11.962 r  main/alu/math/M_state_dff_q[2]_i_1/O
                         net (fo=4, routed)           1.024    12.986    main/regfile/M_state_dff_q_reg[7]_21[2]
    SLICE_X61Y65         FDRE                                         r  main/regfile/M_state_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.906    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  main/regfile/M_state_dff_q_reg[2]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)       -0.269    14.860    main/regfile/M_state_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 2.526ns (32.479%)  route 5.251ns (67.521%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.617     5.201    player_move_right/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  player_move_right/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  player_move_right/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.720     6.377    player_move_right/M_ctr_q_reg[10]
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.501 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.424     6.925    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.049 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.309     7.357    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.723     8.204    player_move_right/M_player_move_right_out
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  player_move_right/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=7, routed)           0.725     9.053    main/alu/math/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X61Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.205 r  main/alu/math/i__carry_i_12/O
                         net (fo=6, routed)           0.451     9.656    main/regfile/i__carry__0_i_2_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I4_O)        0.332     9.988 r  main/regfile/i__carry__0_i_9/O
                         net (fo=1, routed)           0.403    10.391    main/regfile/i__carry__0_i_9_n_0
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.118    10.509 r  main/regfile/i__carry__0_i_2/O
                         net (fo=1, routed)           0.327    10.836    main/alu/math/A[6]
    SLICE_X62Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    11.476 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.618    12.094    main/alu/math/p_1_in[7]
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.332    12.426 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=5, routed)           0.552    12.978    main/regfile/M_state_dff_q_reg[7]_21[7]
    SLICE_X61Y65         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.502    14.906    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)       -0.262    14.867    main/regfile/M_state_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                  1.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main/regfile/M_state_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_enemy_positions_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.588     1.532    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  main/regfile/M_state_dff_q_reg[3]/Q
                         net (fo=120, routed)         0.164     1.837    main/regfile/M_main_dump_state[3]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  main/regfile/M_enemy_positions_q[5]_i_1/O
                         net (fo=2, routed)           0.000     1.882    main/regfile/D[0]
    SLICE_X60Y65         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.045    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[5]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.120     1.665    main/regfile/M_enemy_positions_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main/FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_sequential_M_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.921%)  route 0.172ns (48.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.588     1.532    main/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=46, routed)          0.172     1.845    main/slowclock/M_states_q[0]
    SLICE_X60Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  main/slowclock/FSM_sequential_M_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    main/slowclock_n_2
    SLICE_X60Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.856     2.046    main/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  main/FSM_sequential_M_states_q_reg[1]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.120     1.665    main/FSM_sequential_M_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.198%)  route 0.178ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.533    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  main/slowclock/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  main/slowclock/M_ctr_q_reg[25]/Q
                         net (fo=3, routed)           0.178     1.852    main/slowclock_edge/S[0]
    SLICE_X61Y64         FDRE                                         r  main/slowclock_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.856     2.046    main/slowclock_edge/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  main/slowclock_edge/M_last_q_reg/C
                         clock pessimism             -0.500     1.547    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.075     1.622    main/slowclock_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.204%)  route 0.104ns (29.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.504    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/Q
                         net (fo=11, routed)          0.104     1.756    display/led_matrix/writer/M_pixel_ctr_q_reg[2]
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.098     1.854 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.854    display/led_matrix/writer/p_1_in[8]
    SLICE_X54Y64         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.019    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.120     1.624    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.433%)  route 0.182ns (46.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.559     1.503    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.182     1.849    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  display/led_matrix/writer/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    display/led_matrix/writer/M_ctr_q[2]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.015    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120     1.656    display/led_matrix/writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 player_move_right/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_move_right/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.584     1.528    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  player_move_right/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.839    player_move_right/sync/M_pipe_d__0[1]
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.852     2.042    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.066     1.594    player_move_right/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.983%)  route 0.193ns (48.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.501    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/led_matrix/writer/M_ctr_q_reg[2]/Q
                         net (fo=7, routed)           0.193     1.858    display/led_matrix/writer/M_ctr_q[2]
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  display/led_matrix/writer/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.903    display/led_matrix/writer/M_ctr_q[6]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.015    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.121     1.657    display/led_matrix/writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.592     1.536    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.785    main/slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  main/slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    main/slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X61Y56         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.861     2.051    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.105     1.641    main/slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.591     1.535    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  main/slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.784    main/slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  main/slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    main/slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y58         FDRE                                         r  main/slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.050    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  main/slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.105     1.640    main/slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.591     1.535    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.784    main/slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  main/slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    main/slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y59         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.050    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    main/slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y58   button_left_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   button_right_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y68   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y68   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y68   display/led_matrix/writer/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y58   button_left_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y58   button_left_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   button_right_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   button_right_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y68   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y68   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y58   button_left_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y58   button_left_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   button_right_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   button_right_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y68   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y68   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y67   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.987ns (47.898%)  route 5.424ns (52.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           5.424     6.898    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.411 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.411    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.077ns (48.943%)  route 5.296ns (51.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           5.296     6.821    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.373    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.976ns (48.481%)  route 5.288ns (51.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.288     6.759    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.265 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.265    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 5.044ns (49.362%)  route 5.175ns (50.638%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           5.175     6.694    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.219 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.219    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.030ns (49.876%)  route 5.055ns (50.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           5.055     6.523    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.084 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.084    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.023ns (49.843%)  route 5.055ns (50.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           5.055     6.540    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.078    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.999ns (50.666%)  route 4.868ns (49.334%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           4.868     6.330    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537     9.867 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 5.002ns (54.780%)  route 4.129ns (45.220%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           4.129     5.615    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.130    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.470ns (50.113%)  route 1.464ns (49.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.464     1.718    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.934 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.468ns (43.956%)  route 1.872ns (56.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.872     2.102    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.340 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.492ns (43.145%)  route 1.966ns (56.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           1.966     2.219    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.458 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.498ns (43.252%)  route 1.966ns (56.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           1.966     2.202    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.464 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.445ns (40.997%)  route 2.080ns (59.003%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           2.080     2.319    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.513ns (42.619%)  route 2.037ns (57.381%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           2.037     2.323    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.549 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.549    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.456ns (40.167%)  route 2.168ns (59.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.168     2.410    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.624 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.545ns (42.500%)  route 2.090ns (57.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           2.090     2.382    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.635    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.300ns  (logic 7.399ns (33.180%)  route 14.901ns (66.820%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.838    17.687    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    17.811 r  main/regfile/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=6, routed)           0.999    18.810    main/regfile/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.934 r  main/regfile/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.005    23.939    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    27.503 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.503    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.285ns  (logic 7.414ns (33.268%)  route 14.871ns (66.732%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 r  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 r  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 f  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 f  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.660    17.509    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    17.633 r  main/regfile/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.074    18.707    main/regfile/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  main/regfile/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.079    23.909    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    27.488 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.488    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.185ns  (logic 7.403ns (33.368%)  route 14.782ns (66.632%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.838    17.687    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    17.811 r  main/regfile/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=6, routed)           0.996    18.807    main/regfile/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.931 r  main/regfile/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.889    23.820    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    27.388 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.388    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.950ns  (logic 7.414ns (33.775%)  route 14.537ns (66.225%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.432    17.281    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124    17.405 f  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.864    18.268    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.392 r  main/regfile/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.182    23.575    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    27.153 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.153    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.833ns  (logic 7.406ns (33.921%)  route 14.427ns (66.079%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.660    17.509    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    17.633 f  main/regfile/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.075    18.708    main/regfile/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  main/regfile/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.633    23.465    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    27.036 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.036    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.827ns  (logic 7.404ns (33.919%)  route 14.424ns (66.081%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.838    17.687    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    17.811 r  main/regfile/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=6, routed)           0.681    18.492    main/regfile/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.616 r  main/regfile/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.846    23.462    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    27.030 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.030    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.245ns  (logic 7.403ns (34.846%)  route 13.842ns (65.154%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.619     5.203    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  main/regfile/M_score_q_reg[4]/Q
                         net (fo=19, routed)          1.351     7.010    main/regfile/M_score_q_reg[7]_0[4]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.653    b_to_d/DI[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.200 f  b_to_d/remainder0_inferred__0/i___0_carry/O[2]
                         net (fo=6, routed)           0.785     8.985    main/regfile/O[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.327     9.312 f  main/regfile/i__carry_i_15__1/O
                         net (fo=21, routed)          1.121    10.433    main/regfile/i__carry_i_15__1_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.328    10.761 r  main/regfile/i__carry__0_i_9__0/O
                         net (fo=4, routed)           1.106    11.867    main/regfile/i__carry__0_i_9__0_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  main/regfile/i__carry_i_9/O
                         net (fo=3, routed)           0.804    12.795    main/regfile/i__carry_i_9_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  main/regfile/i__carry_i_18/O
                         net (fo=3, routed)           0.987    13.907    main/regfile/i__carry_i_18_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  main/regfile/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    14.031    b_to_d/io_seg_OBUF[6]_inst_i_12_0[1]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.581 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.581    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.695    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.917 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    15.717    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.299    16.016 f  b_to_d/io_seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.151    16.168    b_to_d/io_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.124    16.292 r  b_to_d/io_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.433    16.725    main/regfile/io_seg_OBUF[6]_inst_i_7_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.849 r  main/regfile/io_seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.838    17.687    main/regfile/io_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I0_O)        0.124    17.811 r  main/regfile/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=6, routed)           0.601    18.412    main/regfile/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.536 r  main/regfile/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.344    22.880    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    26.448 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.448    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.040ns  (logic 4.833ns (25.384%)  route 14.207ns (74.616%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.618     5.202    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.720 f  main/regfile/M_state_dff_q_reg[6]/Q
                         net (fo=107, routed)         4.854    10.574    main/regfile/M_main_dump_state[6]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.698 r  main/regfile/outled_OBUF_inst_i_57/O
                         net (fo=30, routed)          1.584    12.282    main/regfile/M_state_dff_q_reg[2]_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.406 r  main/regfile/outled_OBUF_inst_i_113/O
                         net (fo=1, routed)           0.818    13.224    main/regfile/outled_OBUF_inst_i_113_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.348 r  main/regfile/outled_OBUF_inst_i_35/O
                         net (fo=1, routed)           0.936    14.284    display/led_matrix/writer/outled_OBUF_inst_i_5_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.408 f  display/led_matrix/writer/outled_OBUF_inst_i_14/O
                         net (fo=2, routed)           1.032    15.440    display/led_matrix/writer/outled_OBUF_inst_i_14_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.564 f  display/led_matrix/writer/outled_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.680    16.244    display/led_matrix/writer/outled_OBUF_inst_i_5_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.368 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.303    20.671    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    24.242 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    24.242    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.040ns  (logic 4.444ns (44.259%)  route 5.597ns (55.741%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.625     5.209    seg/ctr/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          1.273     7.000    seg/ctr/S[0]
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.152     7.152 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.324    11.476    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.774    15.249 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.249    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 4.224ns (42.711%)  route 5.665ns (57.289%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.625     5.209    seg/ctr/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          1.281     7.008    seg/ctr/S[0]
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.132 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           4.384    11.516    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    15.098 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.098    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.368ns (81.687%)  route 0.307ns (18.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.533    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  main/regfile/M_score_q_reg[1]/Q
                         net (fo=17, routed)          0.307     1.980    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.207 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.207    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.367ns (80.644%)  route 0.328ns (19.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.533    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  main/regfile/M_score_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  main/regfile/M_score_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.002    lopt
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.228 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.228    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.391ns (79.348%)  route 0.362ns (20.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.587     1.531    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  main/regfile/M_player_pos_q_reg[1]/Q
                         net (fo=5, routed)           0.362     2.034    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.284 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.389ns (77.122%)  route 0.412ns (22.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.587     1.531    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  main/regfile/M_player_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  main/regfile/M_player_pos_q_reg[0]/Q
                         net (fo=5, routed)           0.412     2.084    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.332 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.332    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.406ns (77.466%)  route 0.409ns (22.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.587     1.531    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  main/regfile/M_collision_q_reg[6]/Q
                         net (fo=1, routed)           0.409     2.104    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.346 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.346    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.393ns (76.820%)  route 0.420ns (23.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.590     1.534    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main/regfile/M_score_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  main/regfile/M_score_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.420     2.118    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.348 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.406ns (77.238%)  route 0.414ns (22.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.587     1.531    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  main/regfile/M_collision_q_reg[7]/Q
                         net (fo=1, routed)           0.414     2.109    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.352 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.352    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.371ns (73.894%)  route 0.484ns (26.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.533    main/regfile/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  main/regfile/M_score_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  main/regfile/M_score_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.484     2.158    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.388 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.388    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.590     1.534    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  main/regfile/M_score_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  main/regfile/M_score_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.201    lopt_3
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.433 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.433    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.363ns (70.300%)  route 0.576ns (29.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.589     1.533    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  main/regfile/M_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  main/regfile/M_score_q_reg[2]/Q
                         net (fo=11, routed)          0.576     2.250    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.472 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.472    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 1.630ns (26.252%)  route 4.580ns (73.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.672     5.178    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.302 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.908     6.210    reset_cond/SS[0]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 1.630ns (26.252%)  route 4.580ns (73.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.672     5.178    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.302 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.908     6.210    reset_cond/SS[0]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 1.630ns (26.252%)  route 4.580ns (73.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.672     5.178    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.302 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.908     6.210    reset_cond/SS[0]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.204ns  (logic 1.630ns (26.278%)  route 4.574ns (73.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.672     5.178    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.302 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.902     6.204    reset_cond/SS[0]
    SLICE_X59Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.144ns  (logic 1.506ns (29.281%)  route 3.638ns (70.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           3.638     5.144    reset/io_button_IBUF[0]
    SLICE_X57Y54         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.443     4.847    reset/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.196ns  (logic 1.489ns (46.592%)  route 1.707ns (53.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.707     3.196    player_move_right/sync/D[0]
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.498     4.902    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.257ns (26.836%)  route 0.700ns (73.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.700     0.956    player_move_right/sync/D[0]
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.852     2.042    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.274ns (14.133%)  route 1.664ns (85.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.664     1.938    reset/io_button_IBUF[0]
    SLICE_X57Y54         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     2.024    reset/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.319ns (13.757%)  route 1.999ns (86.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.667     1.940    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.318    reset_cond/SS[0]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.319ns (13.757%)  route 1.999ns (86.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.667     1.940    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.318    reset_cond/SS[0]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 0.319ns (13.757%)  route 1.999ns (86.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.667     1.940    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.332     2.318    reset_cond/SS[0]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.319ns (13.451%)  route 2.052ns (86.549%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.667     1.940    reset/io_button_IBUF[0]
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.385     2.371    reset_cond/SS[0]
    SLICE_X59Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





