

================================================================
== Vivado HLS Report for 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s'
================================================================
* Date:           Tue Jul 30 11:13:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.303 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027| 2.853 us | 2.853 us |  1027|  1027|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddLoop  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1137, i32 0, i32 0, [1 x i8]* @p_str1138, [1 x i8]* @p_str1139, [1 x i8]* @p_str1140, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1141, [1 x i8]* @p_str1142)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1130, i32 0, i32 0, [1 x i8]* @p_str1131, [1 x i8]* @p_str1132, [1 x i8]* @p_str1133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1123, i32 0, i32 0, [1 x i8]* @p_str1124, [1 x i8]* @p_str1125, [1 x i8]* @p_str1126, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1127, [1 x i8]* @p_str1128)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1116, i32 0, i32 0, [1 x i8]* @p_str1117, [1 x i8]* @p_str1118, [1 x i8]* @p_str1119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1120, [1 x i8]* @p_str1121)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1109, i32 0, i32 0, [1 x i8]* @p_str1110, [1 x i8]* @p_str1111, [1 x i8]* @p_str1112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1113, [1 x i8]* @p_str1114)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1102, i32 0, i32 0, [1 x i8]* @p_str1103, [1 x i8]* @p_str1104, [1 x i8]* @p_str1105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1106, [1 x i8]* @p_str1107)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1095, i32 0, i32 0, [1 x i8]* @p_str1096, [1 x i8]* @p_str1097, [1 x i8]* @p_str1098, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1088, i32 0, i32 0, [1 x i8]* @p_str1089, [1 x i8]* @p_str1090, [1 x i8]* @p_str1091, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1081, i32 0, i32 0, [1 x i8]* @p_str1082, [1 x i8]* @p_str1083, [1 x i8]* @p_str1084, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1085, [1 x i8]* @p_str1086)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1074, i32 0, i32 0, [1 x i8]* @p_str1075, [1 x i8]* @p_str1076, [1 x i8]* @p_str1077, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1078, [1 x i8]* @p_str1079)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1067, i32 0, i32 0, [1 x i8]* @p_str1068, [1 x i8]* @p_str1069, [1 x i8]* @p_str1070, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1071, [1 x i8]* @p_str1072)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1060, i32 0, i32 0, [1 x i8]* @p_str1061, [1 x i8]* @p_str1062, [1 x i8]* @p_str1063, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %AddLoop ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln15 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.53ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %AddLoop" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 24 [1/1] (1.21ns)   --->   "%empty_355 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data1_V_data_0_V, i8* %data1_V_data_1_V, i8* %data1_V_data_2_V, i8* %data1_V_data_3_V)" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 24 'read' 'empty_355' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_355, 0" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 25 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_355, 1" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 26 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_355, 2" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 27 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_355, 3" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 28 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.21ns)   --->   "%empty_356 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data2_V_data_0_V, i8* %data2_V_data_1_V, i8* %data2_V_data_2_V, i8* %data2_V_data_3_V)" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 29 'read' 'empty_356' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_0_V_46 = extractvalue { i8, i8, i8, i8 } %empty_356, 0" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 30 'extractvalue' 'tmp_data_0_V_46' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_1_V_42 = extractvalue { i8, i8, i8, i8 } %empty_356, 1" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 31 'extractvalue' 'tmp_data_1_V_42' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_2_V_42 = extractvalue { i8, i8, i8, i8 } %empty_356, 2" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 32 'extractvalue' 'tmp_data_2_V_42' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_3_V_42 = extractvalue { i8, i8, i8, i8 } %empty_356, 3" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 33 'extractvalue' 'tmp_data_3_V_42' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %tmp_data_0_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 34 'sext' 'sext_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln703_2674 = sext i8 %tmp_data_0_V_46 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 35 'sext' 'sext_ln703_2674' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%add_ln1192 = add nsw i9 %sext_ln703_2674, %sext_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 36 'add' 'add_ln1192' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4860 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 37 'bitselect' 'tmp_4860' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.48ns)   --->   "%add_ln703 = add i8 %tmp_data_0_V, %tmp_data_0_V_46" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 38 'add' 'add_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4861 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 39 'bitselect' 'tmp_4861' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_4861, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 40 'xor' 'xor_ln786' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_4860, %xor_ln786" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 41 'and' 'and_ln786' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_47)   --->   "%xor_ln340_1949 = xor i1 %tmp_4860, %tmp_4861" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 42 'xor' 'xor_ln340_1949' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_47)   --->   "%xor_ln340 = xor i1 %tmp_4860, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 43 'xor' 'xor_ln340' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_47)   --->   "%or_ln340 = or i1 %tmp_4861, %xor_ln340" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 44 'or' 'or_ln340' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_47)   --->   "%select_ln340 = select i1 %xor_ln340_1949, i8 127, i8 %add_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 45 'select' 'select_ln340' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i8 -128, i8 %add_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 46 'select' 'select_ln388' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_0_V_47 = select i1 %or_ln340, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 47 'select' 'tmp_data_0_V_47' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln703_2675 = sext i8 %tmp_data_1_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 48 'sext' 'sext_ln703_2675' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln703_2676 = sext i8 %tmp_data_1_V_42 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 49 'sext' 'sext_ln703_2676' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.48ns)   --->   "%add_ln1192_1474 = add nsw i9 %sext_ln703_2676, %sext_ln703_2675" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 50 'add' 'add_ln1192_1474' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4862 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1474, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 51 'bitselect' 'tmp_4862' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.48ns)   --->   "%add_ln703_1366 = add i8 %tmp_data_1_V, %tmp_data_1_V_42" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 52 'add' 'add_ln703_1366' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4863 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703_1366, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 53 'bitselect' 'tmp_4863' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_4863, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 54 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1399 = and i1 %tmp_4862, %xor_ln786_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 55 'and' 'and_ln786_1399' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_43)   --->   "%xor_ln340_1950 = xor i1 %tmp_4862, %tmp_4863" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 56 'xor' 'xor_ln340_1950' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_43)   --->   "%xor_ln340_1 = xor i1 %tmp_4862, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 57 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_43)   --->   "%or_ln340_1418 = or i1 %tmp_4863, %xor_ln340_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 58 'or' 'or_ln340_1418' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_43)   --->   "%select_ln340_1 = select i1 %xor_ln340_1950, i8 127, i8 %add_ln703_1366" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 59 'select' 'select_ln340_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1399, i8 -128, i8 %add_ln703_1366" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 60 'select' 'select_ln388_1' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_1_V_43 = select i1 %or_ln340_1418, i8 %select_ln340_1, i8 %select_ln388_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 61 'select' 'tmp_data_1_V_43' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703_2677 = sext i8 %tmp_data_2_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 62 'sext' 'sext_ln703_2677' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln703_2678 = sext i8 %tmp_data_2_V_42 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 63 'sext' 'sext_ln703_2678' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.48ns)   --->   "%add_ln1192_1475 = add nsw i9 %sext_ln703_2677, %sext_ln703_2678" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 64 'add' 'add_ln1192_1475' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4864 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1475, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 65 'bitselect' 'tmp_4864' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.48ns)   --->   "%add_ln703_1367 = add i8 %tmp_data_2_V_42, %tmp_data_2_V" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 66 'add' 'add_ln703_1367' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4865 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703_1367, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 67 'bitselect' 'tmp_4865' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_4865, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 68 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_1400 = and i1 %tmp_4864, %xor_ln786_2" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 69 'and' 'and_ln786_1400' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_43)   --->   "%xor_ln340_1951 = xor i1 %tmp_4864, %tmp_4865" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 70 'xor' 'xor_ln340_1951' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_43)   --->   "%xor_ln340_2 = xor i1 %tmp_4864, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 71 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_43)   --->   "%or_ln340_1419 = or i1 %tmp_4865, %xor_ln340_2" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 72 'or' 'or_ln340_1419' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_43)   --->   "%select_ln340_2 = select i1 %xor_ln340_1951, i8 127, i8 %add_ln703_1367" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 73 'select' 'select_ln340_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_1400, i8 -128, i8 %add_ln703_1367" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 74 'select' 'select_ln388_2' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_2_V_43 = select i1 %or_ln340_1419, i8 %select_ln340_2, i8 %select_ln388_2" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 75 'select' 'tmp_data_2_V_43' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln703_2679 = sext i8 %tmp_data_3_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 76 'sext' 'sext_ln703_2679' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln703_2680 = sext i8 %tmp_data_3_V_42 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 77 'sext' 'sext_ln703_2680' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.48ns)   --->   "%add_ln1192_1476 = add nsw i9 %sext_ln703_2679, %sext_ln703_2680" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 78 'add' 'add_ln1192_1476' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4866 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1476, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 79 'bitselect' 'tmp_4866' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.48ns)   --->   "%add_ln703_1368 = add i8 %tmp_data_3_V_42, %tmp_data_3_V" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 80 'add' 'add_ln703_1368' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4867 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703_1368, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 81 'bitselect' 'tmp_4867' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_4867, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 82 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_1401 = and i1 %tmp_4866, %xor_ln786_3" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 83 'and' 'and_ln786_1401' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_43)   --->   "%xor_ln340_1952 = xor i1 %tmp_4866, %tmp_4867" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 84 'xor' 'xor_ln340_1952' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_43)   --->   "%xor_ln340_3 = xor i1 %tmp_4866, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 85 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_43)   --->   "%or_ln340_1420 = or i1 %tmp_4867, %xor_ln340_3" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 86 'or' 'or_ln340_1420' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_43)   --->   "%select_ln340_3 = select i1 %xor_ln340_1952, i8 127, i8 %add_ln703_1368" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 87 'select' 'select_ln340_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_1401, i8 -128, i8 %add_ln703_1368" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 88 'select' 'select_ln388_3' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_3_V_43 = select i1 %or_ln340_1420, i8 %select_ln340_3, i8 %select_ln388_3" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 89 'select' 'tmp_data_3_V_43' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str110)" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 91 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:16]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8 %tmp_data_0_V_47, i8 %tmp_data_1_V_43, i8 %tmp_data_2_V_43, i8 %tmp_data_3_V_43)" [firmware/nnet_utils/nnet_merge_stream.h:29]   --->   Operation 93 'write' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_merge_stream.h:30]   --->   Operation 94 'specregionend' 'empty_357' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 95 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:31]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln15           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln15         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln15           (br               ) [ 000000]
empty_355         (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
empty_356         (read             ) [ 000000]
tmp_data_0_V_46   (extractvalue     ) [ 000000]
tmp_data_1_V_42   (extractvalue     ) [ 000000]
tmp_data_2_V_42   (extractvalue     ) [ 000000]
tmp_data_3_V_42   (extractvalue     ) [ 000000]
sext_ln703        (sext             ) [ 000000]
sext_ln703_2674   (sext             ) [ 000000]
add_ln1192        (add              ) [ 000000]
tmp_4860          (bitselect        ) [ 000000]
add_ln703         (add              ) [ 000000]
tmp_4861          (bitselect        ) [ 000000]
xor_ln786         (xor              ) [ 000000]
and_ln786         (and              ) [ 000000]
xor_ln340_1949    (xor              ) [ 000000]
xor_ln340         (xor              ) [ 000000]
or_ln340          (or               ) [ 000000]
select_ln340      (select           ) [ 000000]
select_ln388      (select           ) [ 000000]
tmp_data_0_V_47   (select           ) [ 001010]
sext_ln703_2675   (sext             ) [ 000000]
sext_ln703_2676   (sext             ) [ 000000]
add_ln1192_1474   (add              ) [ 000000]
tmp_4862          (bitselect        ) [ 000000]
add_ln703_1366    (add              ) [ 000000]
tmp_4863          (bitselect        ) [ 000000]
xor_ln786_1       (xor              ) [ 000000]
and_ln786_1399    (and              ) [ 000000]
xor_ln340_1950    (xor              ) [ 000000]
xor_ln340_1       (xor              ) [ 000000]
or_ln340_1418     (or               ) [ 000000]
select_ln340_1    (select           ) [ 000000]
select_ln388_1    (select           ) [ 000000]
tmp_data_1_V_43   (select           ) [ 001010]
sext_ln703_2677   (sext             ) [ 000000]
sext_ln703_2678   (sext             ) [ 000000]
add_ln1192_1475   (add              ) [ 000000]
tmp_4864          (bitselect        ) [ 000000]
add_ln703_1367    (add              ) [ 000000]
tmp_4865          (bitselect        ) [ 000000]
xor_ln786_2       (xor              ) [ 000000]
and_ln786_1400    (and              ) [ 000000]
xor_ln340_1951    (xor              ) [ 000000]
xor_ln340_2       (xor              ) [ 000000]
or_ln340_1419     (or               ) [ 000000]
select_ln340_2    (select           ) [ 000000]
select_ln388_2    (select           ) [ 000000]
tmp_data_2_V_43   (select           ) [ 001010]
sext_ln703_2679   (sext             ) [ 000000]
sext_ln703_2680   (sext             ) [ 000000]
add_ln1192_1476   (add              ) [ 000000]
tmp_4866          (bitselect        ) [ 000000]
add_ln703_1368    (add              ) [ 000000]
tmp_4867          (bitselect        ) [ 000000]
xor_ln786_3       (xor              ) [ 000000]
and_ln786_1401    (and              ) [ 000000]
xor_ln340_1952    (xor              ) [ 000000]
xor_ln340_3       (xor              ) [ 000000]
or_ln340_1420     (or               ) [ 000000]
select_ln340_3    (select           ) [ 000000]
select_ln388_3    (select           ) [ 000000]
tmp_data_3_V_43   (select           ) [ 001010]
specloopname_ln15 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln16 (specpipeline     ) [ 000000]
write_ln29        (write            ) [ 000000]
empty_357         (specregionend    ) [ 000000]
br_ln15           (br               ) [ 011110]
ret_ln31          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data1_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data1_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data2_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data2_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data2_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1137"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1138"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1139"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1140"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1141"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1142"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1130"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1131"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1132"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1133"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1134"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1135"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1123"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1124"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1125"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1126"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1127"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1128"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1116"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1117"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1118"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1119"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1120"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1121"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1109"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1110"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1111"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1112"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1113"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1114"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1102"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1103"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1104"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1105"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1106"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1107"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1095"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1096"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1097"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1098"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1099"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1100"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1088"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1089"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1090"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1091"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1092"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1093"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1081"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1082"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1083"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1084"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1085"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1086"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1074"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1075"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1076"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1077"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1078"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1079"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1067"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1068"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1069"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1070"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1071"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1072"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1060"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1061"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1062"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1063"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1064"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1065"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="empty_355_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="0" index="3" bw="8" slack="0"/>
<pin id="227" dir="0" index="4" bw="8" slack="0"/>
<pin id="228" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_355/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_356_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="0" index="3" bw="8" slack="0"/>
<pin id="239" dir="0" index="4" bw="8" slack="0"/>
<pin id="240" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_356/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln29_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="0" index="4" bw="8" slack="0"/>
<pin id="252" dir="0" index="5" bw="8" slack="1"/>
<pin id="253" dir="0" index="6" bw="8" slack="1"/>
<pin id="254" dir="0" index="7" bw="8" slack="1"/>
<pin id="255" dir="0" index="8" bw="8" slack="1"/>
<pin id="256" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/4 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="1"/>
<pin id="264" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="11" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln15_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_data_0_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_data_1_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_data_2_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_data_3_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_data_0_V_46_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_46/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_data_1_V_42_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_42/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_data_2_V_42_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_42/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_data_3_V_42_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_42/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln703_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln703_2674_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2674/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln1192_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_4860_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4860/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln703_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_4861_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4861/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln786_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln786_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xor_ln340_1949_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1949/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln340_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln340_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln340_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln388_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_data_0_V_47_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V_47/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln703_2675_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2675/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln703_2676_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2676/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln1192_1474_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1474/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_4862_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="9" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4862/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln703_1366_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1366/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_4863_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4863/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="xor_ln786_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln786_1399_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1399/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln340_1950_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1950/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln340_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_ln340_1418_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1418/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln340_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln388_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="8" slack="0"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_data_1_V_43_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="8" slack="0"/>
<pin id="493" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V_43/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln703_2677_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2677/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln703_2678_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2678/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln1192_1475_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1475/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_4864_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="9" slack="0"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4864/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln703_1367_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1367/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_4865_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="4" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4865/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln786_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln786_1400_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1400/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln340_1951_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1951/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln340_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln340_1419_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1419/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln340_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="8" slack="0"/>
<pin id="567" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln388_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="0" index="2" bw="8" slack="0"/>
<pin id="575" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_data_2_V_43_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="0" index="2" bw="8" slack="0"/>
<pin id="583" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V_43/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln703_2679_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2679/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln703_2680_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2680/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln1192_1476_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1476/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_4866_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4866/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln703_1368_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1368/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_4867_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="4" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4867/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln786_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="and_ln786_1401_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1401/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln340_1952_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1952/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln340_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln340_1420_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1420/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln340_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="0" index="2" bw="8" slack="0"/>
<pin id="657" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln388_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="8" slack="0"/>
<pin id="665" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_data_3_V_43_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V_43/3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln15_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="681" class="1005" name="i_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_data_0_V_47_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_47 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_data_1_V_43_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_43 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_data_2_V_43_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_43 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_data_3_V_43_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="229"><net_src comp="188" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="241"><net_src comp="188" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="257"><net_src comp="218" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="265"><net_src comp="178" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="266" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="180" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="266" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="186" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="222" pin="5"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="222" pin="5"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="222" pin="5"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="222" pin="5"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="234" pin="5"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="234" pin="5"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="234" pin="5"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="234" pin="5"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="285" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="301" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="190" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="192" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="285" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="301" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="194" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="196" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="198" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="331" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="331" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="345" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="331" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="198" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="345" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="200" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="339" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="359" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="202" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="339" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="377" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="383" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="391" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="289" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="305" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="407" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="190" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="192" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="289" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="305" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="194" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="196" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="198" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="421" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="421" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="435" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="421" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="198" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="435" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="455" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="200" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="429" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="449" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="202" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="429" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="467" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="473" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="481" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="293" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="309" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="190" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="192" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="309" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="293" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="194" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="196" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="198" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="511" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="511" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="525" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="511" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="198" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="525" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="200" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="519" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="539" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="202" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="519" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="557" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="563" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="571" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="297" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="313" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="587" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="190" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="192" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="313" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="297" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="194" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="196" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="198" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="601" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="601" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="615" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="601" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="198" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="615" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="635" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="200" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="609" pin="2"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="629" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="202" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="609" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="647" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="653" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="661" pin="3"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="273" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="279" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="689"><net_src comp="399" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="246" pin=5"/></net>

<net id="694"><net_src comp="489" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="246" pin=6"/></net>

<net id="699"><net_src comp="579" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="246" pin=7"/></net>

<net id="704"><net_src comp="669" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="246" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {4 }
	Port: res_V_data_1_V | {4 }
	Port: res_V_data_2_V | {4 }
	Port: res_V_data_3_V | {4 }
 - Input state : 
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data1_V_data_0_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data1_V_data_1_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data1_V_data_2_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data1_V_data_3_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data2_V_data_0_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data2_V_data_1_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data2_V_data_2_V | {3 }
	Port: add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> : data2_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln15 : 1
		i : 1
		br_ln15 : 2
	State 3
		sext_ln703 : 1
		sext_ln703_2674 : 1
		add_ln1192 : 2
		tmp_4860 : 3
		add_ln703 : 1
		tmp_4861 : 2
		xor_ln786 : 3
		and_ln786 : 3
		xor_ln340_1949 : 4
		xor_ln340 : 4
		or_ln340 : 4
		select_ln340 : 4
		select_ln388 : 3
		tmp_data_0_V_47 : 4
		sext_ln703_2675 : 1
		sext_ln703_2676 : 1
		add_ln1192_1474 : 2
		tmp_4862 : 3
		add_ln703_1366 : 1
		tmp_4863 : 2
		xor_ln786_1 : 3
		and_ln786_1399 : 3
		xor_ln340_1950 : 4
		xor_ln340_1 : 4
		or_ln340_1418 : 4
		select_ln340_1 : 4
		select_ln388_1 : 3
		tmp_data_1_V_43 : 4
		sext_ln703_2677 : 1
		sext_ln703_2678 : 1
		add_ln1192_1475 : 2
		tmp_4864 : 3
		add_ln703_1367 : 1
		tmp_4865 : 2
		xor_ln786_2 : 3
		and_ln786_1400 : 3
		xor_ln340_1951 : 4
		xor_ln340_2 : 4
		or_ln340_1419 : 4
		select_ln340_2 : 4
		select_ln388_2 : 3
		tmp_data_2_V_43 : 4
		sext_ln703_2679 : 1
		sext_ln703_2680 : 1
		add_ln1192_1476 : 2
		tmp_4866 : 3
		add_ln703_1368 : 1
		tmp_4867 : 2
		xor_ln786_3 : 3
		and_ln786_1401 : 3
		xor_ln340_1952 : 4
		xor_ln340_3 : 4
		or_ln340_1420 : 4
		select_ln340_3 : 4
		select_ln388_3 : 3
		tmp_data_3_V_43 : 4
	State 4
		empty_357 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   select_ln340_fu_383   |    0    |    8    |
|          |   select_ln388_fu_391   |    0    |    8    |
|          |  tmp_data_0_V_47_fu_399 |    0    |    8    |
|          |  select_ln340_1_fu_473  |    0    |    8    |
|          |  select_ln388_1_fu_481  |    0    |    8    |
|  select  |  tmp_data_1_V_43_fu_489 |    0    |    8    |
|          |  select_ln340_2_fu_563  |    0    |    8    |
|          |  select_ln388_2_fu_571  |    0    |    8    |
|          |  tmp_data_2_V_43_fu_579 |    0    |    8    |
|          |  select_ln340_3_fu_653  |    0    |    8    |
|          |  select_ln388_3_fu_661  |    0    |    8    |
|          |  tmp_data_3_V_43_fu_669 |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |         i_fu_279        |    0    |    11   |
|          |    add_ln1192_fu_325    |    0    |    8    |
|          |     add_ln703_fu_339    |    0    |    8    |
|          |  add_ln1192_1474_fu_415 |    0    |    8    |
|    add   |  add_ln703_1366_fu_429  |    0    |    8    |
|          |  add_ln1192_1475_fu_505 |    0    |    8    |
|          |  add_ln703_1367_fu_519  |    0    |    8    |
|          |  add_ln1192_1476_fu_595 |    0    |    8    |
|          |  add_ln703_1368_fu_609  |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |     xor_ln786_fu_353    |    0    |    2    |
|          |  xor_ln340_1949_fu_365  |    0    |    2    |
|          |     xor_ln340_fu_371    |    0    |    2    |
|          |    xor_ln786_1_fu_443   |    0    |    2    |
|          |  xor_ln340_1950_fu_455  |    0    |    2    |
|    xor   |    xor_ln340_1_fu_461   |    0    |    2    |
|          |    xor_ln786_2_fu_533   |    0    |    2    |
|          |  xor_ln340_1951_fu_545  |    0    |    2    |
|          |    xor_ln340_2_fu_551   |    0    |    2    |
|          |    xor_ln786_3_fu_623   |    0    |    2    |
|          |  xor_ln340_1952_fu_635  |    0    |    2    |
|          |    xor_ln340_3_fu_641   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln15_fu_273    |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |     and_ln786_fu_359    |    0    |    2    |
|    and   |  and_ln786_1399_fu_449  |    0    |    2    |
|          |  and_ln786_1400_fu_539  |    0    |    2    |
|          |  and_ln786_1401_fu_629  |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln340_fu_377     |    0    |    2    |
|    or    |   or_ln340_1418_fu_467  |    0    |    2    |
|          |   or_ln340_1419_fu_557  |    0    |    2    |
|          |   or_ln340_1420_fu_647  |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |  empty_355_read_fu_222  |    0    |    0    |
|          |  empty_356_read_fu_234  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln29_write_fu_246 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_285   |    0    |    0    |
|          |   tmp_data_1_V_fu_289   |    0    |    0    |
|          |   tmp_data_2_V_fu_293   |    0    |    0    |
|extractvalue|   tmp_data_3_V_fu_297   |    0    |    0    |
|          |  tmp_data_0_V_46_fu_301 |    0    |    0    |
|          |  tmp_data_1_V_42_fu_305 |    0    |    0    |
|          |  tmp_data_2_V_42_fu_309 |    0    |    0    |
|          |  tmp_data_3_V_42_fu_313 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln703_fu_317    |    0    |    0    |
|          |  sext_ln703_2674_fu_321 |    0    |    0    |
|          |  sext_ln703_2675_fu_407 |    0    |    0    |
|   sext   |  sext_ln703_2676_fu_411 |    0    |    0    |
|          |  sext_ln703_2677_fu_497 |    0    |    0    |
|          |  sext_ln703_2678_fu_501 |    0    |    0    |
|          |  sext_ln703_2679_fu_587 |    0    |    0    |
|          |  sext_ln703_2680_fu_591 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     tmp_4860_fu_331     |    0    |    0    |
|          |     tmp_4861_fu_345     |    0    |    0    |
|          |     tmp_4862_fu_421     |    0    |    0    |
| bitselect|     tmp_4863_fu_435     |    0    |    0    |
|          |     tmp_4864_fu_511     |    0    |    0    |
|          |     tmp_4865_fu_525     |    0    |    0    |
|          |     tmp_4866_fu_601     |    0    |    0    |
|          |     tmp_4867_fu_615     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   224   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_0_reg_262      |   11   |
|       i_reg_681       |   11   |
|   icmp_ln15_reg_677   |    1   |
|tmp_data_0_V_47_reg_686|    8   |
|tmp_data_1_V_43_reg_691|    8   |
|tmp_data_2_V_43_reg_696|    8   |
|tmp_data_3_V_43_reg_701|    8   |
+-----------------------+--------+
|         Total         |   55   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   224  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   55   |    -   |
+-----------+--------+--------+
|   Total   |   55   |   224  |
+-----------+--------+--------+
