// This is the memory map header file for 'dec_dly_comp'
// Generated by High Level Design Compiler for Intel(R) FPGAs Version 23.3 (Release Build #f9894c94f4) on Tue Jan  7 17:06:26 2025

// This file contains the address of each register in the design, with the block name, 
// read/write mode, and description in the block parameters as comments for each.

// Each section denotes one ModelIP/ModelBus block and is laid out as follows:
// <block name> : <description from block>
// <REGISTER_NAME>_BIT_WIDTH <bit width from block>
// <REGISTER_NAME>_FRAC_WIDTH <frac width from block>
// <REGISTER_NAME>_PRIVATE_SPACE <is the private register space box checked?>
// Then, for each addressable word of the block:
// <REGISTER_NAME>_LSB <LSB of word>
// <REGISTER_NAME>_MSB <MSB of word>
// <REGISTER_NAME>_WIDTH <width of word>
// <REGISTER_NAME> <word address in hex format> <read/write mode>

#define AVALON_BUS_WIDTH 32
#define AVALON_ADDRESS_WIDTH 14
// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/RegField : Digital Gain per Antenna
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD_BIT_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD_FRAC_WIDTH 13
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD_MSB 15
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD 0x0 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/RegField1 : Digital Gain per Antenna
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1_BIT_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1_FRAC_WIDTH 13
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1_MSB 15
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD1 0x1 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/RegField2 : Digital Gain per Antenna
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2_BIT_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2_FRAC_WIDTH 13
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2_MSB 15
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD2 0x2 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain/RegField3 : Digital Gain per Antenna
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3_BIT_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3_FRAC_WIDTH 13
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3_MSB 15
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_ANT_GAIN_REGFIELD3 0x3 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField1 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD1 0x7 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField2 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD2 0x8 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField3 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD3 0xB // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField4 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD4 0x5 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField6 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD6 0x6 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField7 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD7 0xC // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField8 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD8 0x9 // Read/Write 

// dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Delay Compensation/RegField9 : Delay Compensation Value
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9_BIT_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9_LSB 0
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9_MSB 7
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9_WIDTH 8
#define DEC_DLY_COMP_DUT_DUT_ANTENNA_GAIN_DELAY_COMPENSATION_DELAY_COMPENSATION_REGFIELD9 0xA // Read/Write 

// dec_dly_comp/DUT/DUT/By-Pass/RegField : Description of what is stored in this field
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD_BIT_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD_LSB 0
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD_MSB 15
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD_WIDTH 16
#define DEC_DLY_COMP_DUT_DUT_BY_PASS_REGFIELD 0x4 // Read/Write 

// dec_dly_comp/DUT/DUT/RegField : Version_Output
#define DEC_DLY_COMP_DUT_DUT_REGFIELD_BIT_WIDTH 32
#define DEC_DLY_COMP_DUT_DUT_REGFIELD_FRAC_WIDTH 0
#define DEC_DLY_COMP_DUT_DUT_REGFIELD_PRIVATE_SPACE false
#define DEC_DLY_COMP_DUT_DUT_REGFIELD_LSB 0
#define DEC_DLY_COMP_DUT_DUT_REGFIELD_MSB 31
#define DEC_DLY_COMP_DUT_DUT_REGFIELD_WIDTH 32
#define DEC_DLY_COMP_DUT_DUT_REGFIELD 0xD // Read/Write 

