<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: Project Pages: 1 -->
<svg width="356pt" height="497pt"
 viewBox="0.00 0.00 356.00 497.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 493)">
<title>Project</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-493 352,-493 352,4 -4,4"/>
<!-- Requirements -->
<g id="node1" class="node">
<title>Requirements</title>
<polygon fill="none" stroke="black" points="57,-450.5 57,-488.5 291,-488.5 291,-450.5 57,-450.5"/>
<text text-anchor="middle" x="174" y="-473.3" font-family="Times,serif" font-size="14.00">Requirements </text>
<text text-anchor="middle" x="174" y="-458.3" font-family="Times,serif" font-size="14.00">(Matlab/Python/PSL/UML) [Vi]</text>
</g>
<!-- Model -->
<g id="node2" class="node">
<title>Model</title>
<polygon fill="none" stroke="black" points="71,-375.5 71,-413.5 277,-413.5 277,-375.5 71,-375.5"/>
<text text-anchor="middle" x="174" y="-398.3" font-family="Times,serif" font-size="14.00">Hardware Model </text>
<text text-anchor="middle" x="174" y="-383.3" font-family="Times,serif" font-size="14.00">(VHDL/SystemVerilog) [Vi]</text>
</g>
<!-- Requirements&#45;&gt;Model -->
<g id="edge1" class="edge">
<title>Requirements&#45;&gt;Model</title>
<path fill="none" stroke="black" d="M174,-450.19C174,-450.19 174,-423.75 174,-423.75"/>
<polygon fill="black" stroke="black" points="177.5,-423.75 174,-413.75 170.5,-423.75 177.5,-423.75"/>
</g>
<!-- Validation -->
<g id="node3" class="node">
<title>Validation</title>
<polygon fill="none" stroke="black" points="0,-300.5 0,-338.5 348,-338.5 348,-300.5 0,-300.5"/>
<text text-anchor="middle" x="174" y="-323.3" font-family="Times,serif" font-size="14.00">Hardware Validation </text>
<text text-anchor="middle" x="174" y="-308.3" font-family="Times,serif" font-size="14.00">(VHDL/SystemVerilog) [GHDL / Icarus Verilog]</text>
</g>
<!-- Model&#45;&gt;Validation -->
<g id="edge2" class="edge">
<title>Model&#45;&gt;Validation</title>
<path fill="none" stroke="black" d="M139.67,-375.19C139.67,-375.19 139.67,-348.75 139.67,-348.75"/>
<polygon fill="black" stroke="black" points="143.17,-348.75 139.67,-338.75 136.17,-348.75 143.17,-348.75"/>
</g>
<!-- Validation&#45;&gt;Model -->
<g id="edge7" class="edge">
<title>Validation&#45;&gt;Model</title>
<path fill="none" stroke="black" d="M208.33,-338.81C208.33,-338.81 208.33,-365.25 208.33,-365.25"/>
<polygon fill="black" stroke="black" points="204.83,-365.25 208.33,-375.25 211.83,-365.25 204.83,-365.25"/>
</g>
<!-- Design -->
<g id="node4" class="node">
<title>Design</title>
<polygon fill="none" stroke="black" points="97.5,-225.5 97.5,-263.5 250.5,-263.5 250.5,-225.5 97.5,-225.5"/>
<text text-anchor="middle" x="174" y="-248.3" font-family="Times,serif" font-size="14.00">Hardware Design </text>
<text text-anchor="middle" x="174" y="-233.3" font-family="Times,serif" font-size="14.00">(VHDL/Verilog) [Vi]</text>
</g>
<!-- Validation&#45;&gt;Design -->
<g id="edge3" class="edge">
<title>Validation&#45;&gt;Design</title>
<path fill="none" stroke="black" d="M174,-300.19C174,-300.19 174,-273.75 174,-273.75"/>
<polygon fill="black" stroke="black" points="177.5,-273.75 174,-263.75 170.5,-273.75 177.5,-273.75"/>
</g>
<!-- Verification -->
<g id="node5" class="node">
<title>Verification</title>
<polygon fill="none" stroke="black" points="0,-150.5 0,-188.5 348,-188.5 348,-150.5 0,-150.5"/>
<text text-anchor="middle" x="174" y="-173.3" font-family="Times,serif" font-size="14.00">Hardware Verification </text>
<text text-anchor="middle" x="174" y="-158.3" font-family="Times,serif" font-size="14.00">(VHDL/SystemVerilog) [GHDL / Icarus Verilog]</text>
</g>
<!-- Design&#45;&gt;Verification -->
<g id="edge4" class="edge">
<title>Design&#45;&gt;Verification</title>
<path fill="none" stroke="black" d="M148.5,-225.19C148.5,-225.19 148.5,-198.75 148.5,-198.75"/>
<polygon fill="black" stroke="black" points="152,-198.75 148.5,-188.75 145,-198.75 152,-198.75"/>
</g>
<!-- Verification&#45;&gt;Design -->
<g id="edge8" class="edge">
<title>Verification&#45;&gt;Design</title>
<path fill="none" stroke="black" d="M199.5,-188.81C199.5,-188.81 199.5,-215.25 199.5,-215.25"/>
<polygon fill="black" stroke="black" points="196,-215.25 199.5,-225.25 203,-215.25 196,-215.25"/>
</g>
<!-- Configuration -->
<g id="node6" class="node">
<title>Configuration</title>
<polygon fill="none" stroke="black" points="90.5,-75.5 90.5,-113.5 257.5,-113.5 257.5,-75.5 90.5,-75.5"/>
<text text-anchor="middle" x="174" y="-98.3" font-family="Times,serif" font-size="14.00">Configuration </text>
<text text-anchor="middle" x="174" y="-83.3" font-family="Times,serif" font-size="14.00">(C/C++/Go/Rust) [Vi]</text>
</g>
<!-- Verification&#45;&gt;Configuration -->
<g id="edge5" class="edge">
<title>Verification&#45;&gt;Configuration</title>
<path fill="none" stroke="black" d="M174,-150.19C174,-150.19 174,-123.75 174,-123.75"/>
<polygon fill="black" stroke="black" points="177.5,-123.75 174,-113.75 170.5,-123.75 177.5,-123.75"/>
</g>
<!-- Implementation -->
<g id="node7" class="node">
<title>Implementation</title>
<polygon fill="none" stroke="black" points="84.5,-0.5 84.5,-38.5 263.5,-38.5 263.5,-0.5 84.5,-0.5"/>
<text text-anchor="middle" x="174" y="-23.3" font-family="Times,serif" font-size="14.00">Implementation </text>
<text text-anchor="middle" x="174" y="-8.3" font-family="Times,serif" font-size="14.00">(VHDL/Verilog) [Yosys]</text>
</g>
<!-- Configuration&#45;&gt;Implementation -->
<g id="edge6" class="edge">
<title>Configuration&#45;&gt;Implementation</title>
<path fill="none" stroke="black" d="M174,-75.19C174,-75.19 174,-48.75 174,-48.75"/>
<polygon fill="black" stroke="black" points="177.5,-48.75 174,-38.75 170.5,-48.75 177.5,-48.75"/>
</g>
</g>
</svg>
