// Seed: 2459616561
module module_0 (
    output uwire id_0
    , id_9,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7
);
  assign id_7 = id_5;
  wire id_10;
  assign id_0 = id_4;
  wire id_11;
  wire module_0;
  supply0 id_12 = 1'h0 ? id_1 : 1;
  id_13(
      .id_0(id_3),
      .id_1(id_12),
      .id_2(1 - id_4),
      .id_3(1),
      .id_4(1),
      .id_5(id_4 & 1),
      .id_6(1),
      .id_7(id_11),
      .id_8(1),
      .id_9(id_5),
      .id_10(id_10)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10,
    output tri id_11,
    output wor id_12,
    output wand id_13
);
  wire id_15;
  module_0(
      id_8, id_2, id_9, id_4, id_9, id_2, id_7, id_4
  );
endmodule
