{"vcs1":{"timestamp_begin":1681592341.403635747, "rt":0.83, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1681592342.268191476, "rt":1.12, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681592343.409488917, "rt":1.20, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681592341.111517340}
{"VCS_COMP_START_TIME": 1681592341.111517340}
{"VCS_COMP_END_TIME": 1681592345.275718819}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222624}}
