/*

AMD Vivado v2023.2.2 (64-bit) [Major: 2023, Minor: 2]
SW Build: 4126759 on Thu Feb  8 23:53:51 MST 2024
IP Build: 4126054 on Fri Feb  9 11:39:09 MST 2024
IP Build: 4126054 on Fri Feb  9 11:39:09 MST 2024

Process ID (PID): 12188
License: Customer
Mode: GUI Mode

Current time: 	Mon Sep 22 13:10:33 MSK 2025
Time zone: 	Moscow Standard Time (Europe/Moscow)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Local screen bounds: x = 0, y = 0, width = 1920, height = 1040
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12
OS font scaling: 100%
Anti-Alias Enabled: false

Java version: 	17.0.7 64-bit
JavaFX version: 17.0.1
Java home: 	C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7
Java executable: 	C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	ִלטענטי
User home directory: C:/Users/ִלטענטי
User working directory: C:/Vivado_Projects/AXI_COLIB
User country: 	RU
User language: 	ru
User locale: 	ru_RU

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2023.2
RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2023.2/bin

Vivado preferences file: C:/Users/ִלטענטי/AppData/Roaming/Xilinx/Vivado/2023.2/vivado.xml
Vivado preferences directory: C:/Users/ִלטענטי/AppData/Roaming/Xilinx/Vivado/2023.2/
Vivado layouts directory: C:/Users/ִלטענטי/AppData/Roaming/Xilinx/Vivado/2023.2/data/layouts
PlanAhead jar file: 	C:/Xilinx/Vivado/2023.2/lib/classes/planAhead.jar
Vivado log file: 	C:/Vivado_Projects/AXI_COLIB/vivado.log
Vivado journal file: 	C:/Vivado_Projects/AXI_COLIB/vivado.jou
Engine tmp dir: 	C:/Vivado_Projects/AXI_COLIB/.Xil/Vivado-12188-DESKTOP-JUTT43E
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
RDI_APPROOT: C:/Xilinx/Vivado/2023.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent15716 "C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: C:/Xilinx/Vivado
RDI_BINDIR: C:/Xilinx/Vivado/2023.2/bin
RDI_BINROOT: C:/Xilinx/Vivado/2023.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data
RDI_INSTALLROOT: C:/Xilinx
RDI_INSTALLVER: 2023.2
RDI_INSTALLVERSION: 2023.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: C:/Xilinx/Vivado/2023.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: C:/Xilinx/Vivado/2023.2/tps/win64/javafx-sdk-17.0.1
RDI_JAVAROOT: C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7
RDI_JAVA_VERSION: 17.0.7_7
RDI_LIBDIR: C:/Xilinx/Vivado/2023.2/lib/win64.o
RDI_MINGW_LIB: C:/Xilinx/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: C:/Xilinx/Vitis/2023.2/bin;C:/Xilinx/Vivado/2023.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2023.2/ids_lite/ISE/lib/nt64
RDI_PROG: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\bin;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: C:\Vivado_Projects\AXI_COLIB:DESKTOP-JUTT43E-22.09.2025_13-10-03,14
RDI_SHARED_DATA: C:/Xilinx/SharedData/2023.2/data
RDI_TPS_ROOT: C:/Xilinx/Vivado/2023.2/tps/win64
RDI_USE_JDK17: True
RDI_VERBOSE: False
XILINX: C:/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_HLS: C:/Xilinx/Vitis_HLS/2023.2
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2023.2
XILINX_SDK: C:/Xilinx/Vitis/2023.2
XILINX_VITIS: C:/Xilinx/Vitis/2023.2
XILINX_VIVADO: C:/Xilinx/Vivado/2023.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2023.2
_RDI_BINROOT: C:\Xilinx\Vivado\2023.2\bin
_RDI_CWD: C:\Vivado_Projects\AXI_COLIB


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 859 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// TclEventType: BOARD_CATALOG_MODIFIED
// Tcl Message: start_gui 
// Tcl Message: Sourcing tcl script 'C:/Xilinx/Vivado/2023.2/scripts/Vivado_init.tcl' 0 Beta devices matching pattern found, 0 enabled. 
// Tcl Message: enable_beta_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.621 ; gain = 0.000 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.xpr. Version: Vivado v2023.2.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: open_project C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.xpr 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 859 MB. GUI used memory: 68 MB. Current time: 9/22/25, 1:10:34 PM MSK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 142 MB (+146834kb) [00:00:24]
// [Engine Memory]: 908 MB (+800131kb) [00:00:24]
// WARNING: HEventQueue.dispatchEvent() is taking  2735 ms.
// Tcl Message: open_project C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// [Engine Memory]: 955 MB (+1844kb) [00:00:26]
// Tcl Message: open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.895 ; gain = 83.273 
// Project name: AXI_COLIB; location: C:/Vivado_Projects/AXI_COLIB; part: xc7z020clg484-1
dismissDialog("Open Project"); // bq (Open Project Progress)
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 61 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: open_bd_design {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd} 
// Tcl Message: Reading block design file <C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd>... 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 1,035 MB (+34089kb) [00:01:42]
// WARNING: HEventQueue.dispatchEvent() is taking  1774 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,040 MB. GUI used memory: 81 MB. Current time: 9/22/25, 1:11:55 PM MSK
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.520 ; gain = 28.219 
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
// [GUI Memory]: 158 MB (+8417kb) [00:01:43]
// WARNING: HTimer (Open addressing views timer) is taking 77ms to process. Increasing delay to 1300 ms.
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1059, 359, 1224, 538, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2021 ms.
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name dac_lite_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/dac_lite_v1_0_project c:/Vivado_Projects/ip_repo/dac_lite_1_0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// WARNING: HEventQueue.dispatchEvent() is taking  1719 ms.
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1383.742 ; gain = 0.000 
// 'h' command handler elapsed time: 13 seconds
// Elapsed time: 10 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 1,067 MB. GUI used memory: 97 MB. Current time: 9/22/25, 1:12:19 PM MSK
// [GUI Memory]: 176 MB (+10634kb) [00:02:09]
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 33 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("dac_lite_v1_0.v", 194, 337); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 194, 337, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
selectCodeEditor("dac_lite_v1_0.v", 193, 429); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 194, 429, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
selectCodeEditor("dac_lite_v1_0.v", 385, 285); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 385, 284, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("DAC_wrapper.sv", 93, 367); // ad (DAC_wrapper.sv)
selectCodeEditor("DAC_wrapper.sv", 93, 367, false, false, false, false, true); // ad (DAC_wrapper.sv) - Double Click
// [Engine Memory]: 1,100 MB (+13857kb) [00:03:55]
// Elapsed time: 40 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 20, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,100 MB. GUI used memory: 99 MB. Current time: 9/22/25, 1:14:09 PM MSK
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 20, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog1)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 13:14:19 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 13:14:19 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/impl_1/runme.log 
// 'a' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 150 seconds
dismissDialog("Implementation Completed"); // Q.a (dialog2)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 20, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// Tcl Message: open_run impl_1 
// [Engine Memory]: 1,194 MB (+40547kb) [00:06:40]
// HMemoryUtils.trashcanNow. Engine heap size: 1,336 MB. GUI used memory: 101 MB. Current time: 9/22/25, 1:16:54 PM MSK
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,973 MB. GUI used memory: 107 MB. Current time: 9/22/25, 1:17:00 PM MSK
// [Engine Memory]: 1,989 MB (+771469kb) [00:06:48]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 2,093 MB (+4204kb) [00:06:50]
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// WARNING: HEventQueue.dispatchEvent() is taking  1742 ms.
// Tcl Message: INFO: [Device 21-403] Loading part xc7z020clg484-1 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.188 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1890.070 ; gain = 0.000 
// Tcl Message: INFO: [Designutils 20-5722] Start Reading Physical Databases. 
// Tcl Message: Reading placement. 
// Tcl Message: Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.070 ; gain = 0.000 
// Tcl Message: Reading placer database... 
// Tcl Message: Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1895.070 ; gain = 5.000 Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1895.070 ; gain = 0.000 Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.070 ; gain = 0.000 
// Tcl Message: Reading routing. 
// Tcl Message: Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1895.324 ; gain = 0.254 Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1895.324 ; gain = 5.254 
// Tcl Message: Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1895.324 ; gain = 5.254 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.820 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// [GUI Memory]: 197 MB (+13599kb) [00:06:50]
// Device view-level: 0,0
// Tcl Message: open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2393.027 ; gain = 972.746 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dB' command handler elapsed time: 15 seconds
// [GUI Memory]: 219 MB (+12314kb) [00:06:53]
// [Engine Memory]: 2,200 MB (+2706kb) [00:06:53]
// Elapsed time: 15 seconds
dismissDialog("Open Implemented Design"); // bq (Open Implemented Design Progress)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Methodology Violations"); // aO (dialog3)
// PAPropertyPanels.initPanels (dac_lite_v1_0_S00_AXI_inst (dac_lite_v1_0_S00_AXI)) elapsed time: 0.2s
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[dac_lite_v1_0, dac_lite_v1_0_S00_AXI_inst (dac_lite_v1_0_S00_AXI)]", 3, false); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[dac_lite_v1_0, dac_lite_v1_0_S00_AXI_inst (dac_lite_v1_0_S00_AXI)]", 3, false, false, false, false, false, true); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE) - Double Click
// RouteApi::initDelayMediator elapsed time: 7s
// RouteApi: Init Delay Mediator Swing Worker Finished
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[dac_lite_v1_0, dac_lite_v1_0_S00_AXI_inst (dac_lite_v1_0_S00_AXI)]", 3, true, false, false, false, true, false); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE) - Popup Trigger - Node
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.InstanceMenu_FLOORPLANNING, Floorplanning)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // al (PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, Highlight Leaf Cells)
selectMenuItem(PAResourceOtoP.PrimitivesMenu_COLOR, "Color 1"); // ao (PAResourceOtoP.PrimitivesMenu_COLOR, Color 1)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(PAResourceAtoD.ClosePlanner_YES, "Yes"); // a (PAResourceAtoD.ClosePlanner_YES)
dismissDialog("Close Design"); // a.a (dialog4)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,221 MB. GUI used memory: 128 MB. Current time: 9/22/25, 1:17:38 PM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 2,221 MB. GUI used memory: 129 MB. Current time: 9/22/25, 1:17:38 PM MSK
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bq (Close Progress)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Elaborate Design"); // u (dialog5)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7z020clg484-1 Top: dac_lite_v1_0 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 2,569 MB (+271655kb) [00:07:38]
// HMemoryUtils.trashcanNow. Engine heap size: 2,570 MB. GUI used memory: 108 MB. Current time: 9/22/25, 1:17:50 PM MSK
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1072 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes INFO: [Synth 8-7075] Helper process launched with PID 11260 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2730.609 ; gain = 219.043 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 's00_axis_aclk', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:86] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:231] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:372] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: Reason is one or more of the following : 	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported.  RAM "mem_reg" dissolved into registers 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2842.988 ; gain = 331.422 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2844.680 ; gain = 333.113 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2844.680 ; gain = 333.113 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2844.680 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.363 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2965.285 ; gain = 453.719 
// Tcl Message: 18 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2965.285 ; gain = 453.719 
// 'dB' command handler elapsed time: 18 seconds
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bq (Open Elaborated Design Progress)
// Elapsed time: 14 seconds
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_pins dac/ila_dat]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_pins dac/ila_tready]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_cells dac]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_pins dac/ila_tvalid]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("DAC_wrapper.sv", 29, 321); // ad (DAC_wrapper.sv)
selectCodeEditor("DAC_wrapper.sv", 27, 336); // ad (DAC_wrapper.sv)
selectCodeEditor("DAC_wrapper.sv", 27, 347); // ad (DAC_wrapper.sv)
selectCodeEditor("DAC_wrapper.sv", 324, 290); // ad (DAC_wrapper.sv)
selectCodeEditor("DAC_wrapper.sv", 319, 286); // ad (DAC_wrapper.sv)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 06m:26s
// Elapsed Time for: 'L.f': 06m:28s
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3025.598 ; gain = 40.973 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,771 MB (+77410kb) [00:08:41]
// HMemoryUtils.trashcanNow. Engine heap size: 2,774 MB. GUI used memory: 113 MB. Current time: 9/22/25, 1:18:55 PM MSK
// Engine heap size: 2,774 MB. GUI used memory: 113 MB. Current time: 9/22/25, 1:18:55 PM MSK
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:231] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:372] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: Reason is one or more of the following : 	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported.  RAM "mem_reg" dissolved into registers 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3130.332 ; gain = 145.707 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3151.246 ; gain = 166.621 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3151.246 ; gain = 166.621 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,774 MB. GUI used memory: 112 MB. Current time: 9/22/25, 1:18:56 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1528 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3165.828 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3165.828 ; gain = 181.203 
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // bq (Reloading Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 12 seconds
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_ports s00_axi_wready]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 15 seconds
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5, false, true); // o (PlanAheadTabBaseWorkspace_JideTabbedPane) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // D (PAResourceOtoP.PAViews_BASE_WORKSPACE, PlanAheadTabBaseWorkspace)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets s00_axi_wready]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_ports s00_axi_wready]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R (PAResourceOtoP.PAViews_SOURCES, Sources)
unMinimizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // R (RDIResource.RDIViews_PROPERTIES, Properties)
selectCodeEditor("dac_lite_v1_0.v", 208, 162); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 208, 162, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
selectCodeEditor("dac_lite_v1_0.v", 119, 433); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 119, 433, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
selectCodeEditor("dac_lite_v1_0.v", 119, 433); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 116, 433); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 116, 433, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
selectCodeEditor("dac_lite_v1_0.v", 494, 167); // ad (dac_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 08m:14s
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3165.828 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'ila_dat', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:27] INFO: [Synth 8-11241] undeclared symbol 'ila_tready', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:28] INFO: [Synth 8-11241] undeclared symbol 'ila_tvalid', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:29] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:231] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:372] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: Reason is one or more of the following : 	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported.  RAM "mem_reg" dissolved into registers 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,793 MB. GUI used memory: 140 MB. Current time: 9/22/25, 1:20:38 PM MSK
// Engine heap size: 2,793 MB. GUI used memory: 141 MB. Current time: 9/22/25, 1:20:38 PM MSK
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3165.828 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3165.828 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3165.828 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,793 MB. GUI used memory: 141 MB. Current time: 9/22/25, 1:20:39 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1341 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3182.051 ; gain = 16.223 
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // bq (Reloading Progress)
// Elapsed Time for: 'L.f': 08m:30s
// [GUI Memory]: 237 MB (+7336kb) [00:10:30]
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets s00_axi_wready]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_ports s00_axi_wready]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 147 seconds
selectCodeEditor("dac_lite_v1_0.v", 571, 15); // ad (dac_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("dac_lite_v1_0.v", 185, 605); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 185, 605, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 24); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 24); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (RDIResource.BaseDialog_YES)
dismissDialog("Synthesis is Out-of-date"); // u (dialog6)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1160] Copying file c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/dac_lite_v1_0.dcp to c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.srcs/utils_1/imports/synth_1 and adding it to utils fileset 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog7)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 13:24:39 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 13:24:39 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 315 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
dismissDialog("Close Design"); // a.a (dialog9)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-5654] Module 'dac_lite_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager. INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'. 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE, "IP has been modified."); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE)
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 4 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 144 MB. Current time: 9/22/25, 1:30:11 PM MSK
// Engine heap size: 2,804 MB. GUI used memory: 147 MB. Current time: 9/22/25, 1:30:11 PM MSK
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bq (Package IP Progress)
// TclEventType: DESIGN_CLOSE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Vivado_Projects/ip_repo/dac_lite_1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0' 
selectButton(PAResourceQtoS.SystemTab_REPORT_IP_STATUS, "Report IP Status"); // g (PAResourceQtoS.SystemTab_REPORT_IP_STATUS)
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:dac_lite:1.0 [get_ips  design_1_dac_lite_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd' 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_dac_lite_0_0 (dac_lite_v1.0 1.0) from revision 3 to revision 4 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado_Projects/AXI_COLIB/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_dac_lite_0_0] -no_script -sync -force -quiet 
// Elapsed time: 91 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 21m:10s
// Elapsed Time for: 'L.f': 21m:12s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created. INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_GP0'. A default connection has been created. 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 114 MB. Current time: 9/22/25, 1:32:21 PM MSK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M . INFO: [BD 41-1029] Generation completed for the IP Integrator block dac_lite_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] } 
// TclEventType: OOC_IP_CACHE_USED
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_dac_lite_0_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dac_lite_0_0 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs design_1_auto_pc_0_synth_1 design_1_dac_lite_0_0_synth_1 design_1_processing_system7_0_0_synth_1 -jobs 8 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0 INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dac_lite_0_0 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Sep 22 13:32:24 2025] Launched design_1_auto_pc_0_synth_1, design_1_dac_lite_0_0_synth_1, design_1_processing_system7_0_0_synth_1... Run output will be captured here: design_1_auto_pc_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_auto_pc_0_synth_1/runme.log design_1_dac_lite_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_dac_lite_0_0_synth_1/runme.log design_1_processing_system7_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_processing_system7_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: export_simulation -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'Y.b': 39s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 51 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 22m:04s
// Elapsed Time for: 'L.f': 22m:06s
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 70 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, create_top_hdl_menu)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Create HDL Wrapper"); // a (dialog11)
// Tcl Message: make_wrapper -files [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -top 
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (RDIResource.BaseDialog_YES)
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // u (dialog12)
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/utils_1/imports/synth_1/temp_wrapper.dcp with file C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/synth_1/design_1_wrapper.dcp 
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // cx (dialog13)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: [Mon Sep 22 13:34:06 2025] Launched synth_1... Run output will be captured here: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/synth_1/runme.log [Mon Sep 22 13:34:06 2025] Launched impl_1... Run output will be captured here: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bq (Generate Bitstream Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 222 seconds
dismissDialog("Bitstream Generation Completed"); // Q.a (dialog14)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware..."); // ao (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, export_hardware_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_EXPORT_HARDWARE
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectRadioButton(PAResourceEtoH.ExportFixedPlatformWizard_INCLUDE_BITSTREAM, "Include bitstream. This platform includes the complete hardware implementation and bitstream, in addition to the hardware specification for software tools."); // b (PAResourceEtoH.ExportFixedPlatformWizard_INCLUDE_BITSTREAM)
selectButton("NEXT", "Next >"); // JButton (NEXT)
setText(PAResourceEtoH.ExportFixedPlatformWizard_XSA_FILE_NAME, "axi_colib"); // Q (PAResourceEtoH.ExportFixedPlatformWizard_XSA_FILE_NAME)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'n' command handler elapsed time: 19 seconds
dismissDialog("Export Hardware Platform"); // e (dialog15)
// Tcl Message: write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa 
// Tcl Message: INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa ... 
// Tcl Message: INFO: [Project 1-1943] The Hardware Platform can be used for Hardware INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa 
// Tcl Message: INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 2 seconds 
// Tcl Message: write_hw_platform: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3182.051 ; gain = 0.000 
dismissDialog("Export Hardware Platform"); // bq (Export Hardware Platform Progress)
// Elapsed time: 64 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 421 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 19, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 127 MB. Current time: 9/22/25, 1:46:33 PM MSK
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.4s
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  2068 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. INFO: [Designutils 20-5722] Start Reading Physical Databases. 
// Tcl Message: Reading placement. 
// Tcl Message: Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: Reading placer database... 
// Tcl Message: Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3182.051 ; gain = 0.000 Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 3182.051 ; gain = 0.000 Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: Reading routing. 
// Tcl Message: Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 3182.051 ; gain = 0.000 Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.488 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 3182.051 ; gain = 0.000 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3182.051 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 4 instances were transformed.   RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3189.129 ; gain = 7.078 
// Device view-level: 0,0
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dB' command handler elapsed time: 10 seconds
// WARNING: HEventQueue.dispatchEvent() is taking  1107 ms.
// Elapsed time: 10 seconds
dismissDialog("Open Implemented Design"); // bq (Open Implemented Design Progress)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[design_1_wrapper, design_1_i (design_1)]", 3); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Methodology Violations"); // aO (dialog16)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[design_1_wrapper, design_1_i (design_1), dac_lite_0 (design_1_dac_lite_0_0)]", 8, false); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[design_1_wrapper, design_1_i (design_1), dac_lite_0 (design_1_dac_lite_0_0)]", 8, false, false, false, false, true, false); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.InstanceMenu_FLOORPLANNING, Floorplanning)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // al (PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, Highlight Leaf Cells)
selectMenuItem(PAResourceOtoP.PrimitivesMenu_COLOR, "Color 19"); // ao (PAResourceOtoP.PrimitivesMenu_COLOR, Color 19)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[design_1_wrapper, design_1_i (design_1), dac_lite_0 (design_1_dac_lite_0_0)]", 8, true); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE) - Node
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[design_1_wrapper, design_1_i (design_1), adc_lite_0 (design_1_adc_lite_0_0)]", 6, false); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE)
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[design_1_wrapper, design_1_i (design_1), adc_lite_0 (design_1_adc_lite_0_0)]", 6, false, false, false, false, true, false); // aF (PAResourceItoN.NetlistTreeView_NETLIST_TREE) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.InstanceMenu_FLOORPLANNING, Floorplanning)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // al (PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, Highlight Leaf Cells)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // al (PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, Highlight Leaf Cells)
selectMenuItem(PAResourceOtoP.PrimitivesMenu_COLOR, "Color 1"); // ao (PAResourceOtoP.PrimitivesMenu_COLOR, Color 1)
// Elapsed time: 49 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // al (PAResourceItoN.MainMenuMgr_CONSTRAINTS, Constraints)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // al (PAResourceItoN.MainMenuMgr_IMPORT, Import)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware..."); // ao (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, export_hardware_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_EXPORT_HARDWARE
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("NEXT", "Next >"); // JButton (NEXT)
setText(PAResourceEtoH.ExportFixedPlatformWizard_XSA_FILE_NAME, "axi_colib"); // Q (PAResourceEtoH.ExportFixedPlatformWizard_XSA_FILE_NAME)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'n' command handler elapsed time: 11 seconds
dismissDialog("Export Hardware Platform"); // e (dialog17)
// Tcl Message: write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa 
// Tcl Message: INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa ... 
// Tcl Message: INFO: [Project 1-1943] The Hardware Platform can be used for Hardware INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa 
dismissDialog("Export Hardware Platform"); // bq (Export Hardware Platform Progress)
// [GUI Memory]: 251 MB (+2075kb) [00:37:50]
// Elapsed time: 1321 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd} 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (PAResourceQtoS.SystemBuilderView_ADD_IP, System_RSB_ADD_IP)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "ila"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer)", 0, "ILA (Integrated Logic Analyzer)", 0, false); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer)", 0); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer)", 0, "ILA (Integrated Logic Analyzer)", 0, false, false, false, false, false, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Double Click
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details. 
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bq (Add IP Progress)
// Elapsed Time for: 'L.f': 59m:42s
// Elapsed Time for: 'L.f': 59m:44s
// Tcl Command: 'set_property location {6 1771 261} [get_bd_cells ila_0]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {6 1771 261} [get_bd_cells ila_0] 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /ila_0/SLOT_0_AXI]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI] 
// Elapsed time: 11 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (PAResourceQtoS.SystemBuilderView_ADD_IP, System_RSB_ADD_IP)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "ila"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer)", 0, "ILA (Integrated Logic Analyzer)", 0, false); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer)", 0); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer)", 0, "ILA (Integrated Logic Analyzer)", 0, false, false, false, false, false, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Double Click
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_1 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details. 
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bq (Add IP Progress)
// Elapsed Time for: 'L.f': 01h:00m:08s
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /ila_1]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed Time for: 'L.f': 01h:00m:10s
// Tcl Command: 'set_property location {5 1837 696} [get_bd_cells ila_1]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {5 1837 696} [get_bd_cells ila_1] 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_nets /adc_lite_0_M01_AXI]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 15 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /ila_1/SLOT_0_AXI]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Tcl Command: 'set_property location {5 1816 690} [get_bd_cells ila_1]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {5 1816 690} [get_bd_cells ila_1] 
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // g (PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION)
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected)]", 0, true, true, ui.utils.collection.couples.TriState.True); // E.c (PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Run Connection Automation"); // E (dialog18)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_1/clk] 
// Tcl Message: endgroup 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /ila_1]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /ila_1]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectComboBox("Sample Data Depth (C_DATA_DEPTH)", "4096", 2); // D (Sample Data Depth (C_DATA_DEPTH))
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog19)
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: startgroup 
// Tcl Message: set_property CONFIG.C_DATA_DEPTH {4096} [get_bd_cells ila_1] 
// Tcl Message: endgroup 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /ila_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /ila_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectComboBox("Sample Data Depth (C_DATA_DEPTH)", "4096", 2); // D (Sample Data Depth (C_DATA_DEPTH))
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog20)
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: startgroup 
// Tcl Message: set_property CONFIG.C_DATA_DEPTH {4096} [get_bd_cells ila_0] 
// Tcl Message: endgroup 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ao (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, generate_composite_file_menu)
// Run Command: PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// Tcl Message: generate_target all [get_files  C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// [GUI Memory]: 264 MB (+560kb) [01:01:36]
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 . 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 . 
// Tcl Message: Exporting to file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.863 ; gain = 9.812 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: OOC_IP_CACHE_USED
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_ila_1_0] } 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_1_0 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: launch_runs design_1_ila_0_0_synth_1 design_1_ila_1_0_synth_1 -jobs 8 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0 INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_1_0 
// TclEventType: RUN_LAUNCH
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Mon Sep 22 14:11:56 2025] Launched design_1_ila_0_0_synth_1, design_1_ila_1_0_synth_1... Run output will be captured here: design_1_ila_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_ila_0_0_synth_1/runme.log design_1_ila_1_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_ila_1_0_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// Tcl Message: export_simulation -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet 
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RUN_STATUS_CHANGE
// Elapsed Time for: 'Y.b': 24s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// 'bv' command handler elapsed time: 41 seconds
// Elapsed time: 40 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 01h:01m:44s
// Elapsed Time for: 'L.f': 01h:01m:46s
// Elapsed time: 45 seconds
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 205 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, create_top_hdl_menu)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 167 MB. Current time: 9/22/25, 2:16:35 PM MSK
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Create HDL Wrapper"); // a (dialog22)
// Tcl Message: make_wrapper -files [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -top 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (RDIResource.BaseDialog_YES)
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // u (dialog23)
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/utils_1/imports/synth_1/temp_wrapper.dcp with file C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/synth_1/design_1_wrapper.dcp 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // cx (dialog24)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: [Mon Sep 22 14:16:42 2025] Launched synth_1... Run output will be captured here: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/synth_1/runme.log [Mon Sep 22 14:16:42 2025] Launched impl_1... Run output will be captured here: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bq (Generate Bitstream Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 187 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 151 seconds
dismissDialog("Bitstream Generation Completed"); // Q.a (dialog25)
dismissDialog("Feedback Request"); // aq (dialog26)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware..."); // ao (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, export_hardware_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_EXPORT_HARDWARE
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("NEXT", "Next >"); // JButton (NEXT)
setText(PAResourceEtoH.ExportFixedPlatformWizard_XSA_FILE_NAME, "axi_colib"); // Q (PAResourceEtoH.ExportFixedPlatformWizard_XSA_FILE_NAME)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl (Dont Echo) Command: 'get_property pfm_name [get_files -all {C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd}]'
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'n' command handler elapsed time: 12 seconds
dismissDialog("Export Hardware Platform"); // e (dialog27)
// Tcl Message: write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa 
// Tcl Message: INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa ... 
// Tcl Message: INFO: [Project 1-1943] The Hardware Platform can be used for Hardware INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado_Projects/AXI_COLIB/axi_colib.xsa 
// Tcl Message: write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3396.191 ; gain = 95.746 
dismissDialog("Export Hardware Platform"); // bq (Export Hardware Platform Progress)
// Elapsed time: 747 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog28)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 770, 290, 1224, 538, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1564 ms.
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name dac_lite_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/dac_lite_v1_0_project c:/Vivado_Projects/ip_repo/dac_lite_1_0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3415.164 ; gain = 18.973 
// 'h' command handler elapsed time: 8 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 171, 208); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 171, 208, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 173, 230); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 173, 230, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 172, 250); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 172, 250, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 165, 276); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 165, 276, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 165, 268); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 165, 268, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 168, 242); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 168, 242, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 170, 218); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 170, 218, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 172, 199); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 174, 253); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 174, 253, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
closeMainWindow("dac_lite_v1_0_project - [c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.xpr] - Vivado 2023.2.2"); // F (MainFrame)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Close Project"); // u (dialog30)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 174 MB. Current time: 9/22/25, 2:36:44 PM MSK
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq (Close Project Progress)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 727, 114, 1224, 538, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al (PAResourceQtoS.SelectMenu_HIGHLIGHT, Highlight)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1417 ms.
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name adc_lite_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/adc_lite_v1_0_project c:/Vivado_Projects/ip_repo/adc_lite_1_0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3422.441 ; gain = 0.000 
// 'h' command handler elapsed time: 7 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc : temp_wrapper (temp_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc : temp_wrapper (temp_wrapper.sv)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("adc_lite_v1_0.v", 99, 365); // ad (adc_lite_v1_0.v)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 30 seconds
selectCodeEditor("adc_lite_v1_0.v", 78, 287); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 78, 287, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 175, 438); // ad (adc_lite_v1_0_M01_AXI.v)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 17 seconds
selectCodeEditor("adc_lite_v1_0.v", 166, 296); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 138, 265); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("adc_lite_v1_0.v", 54, 434); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 276, 341); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 276, 336); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 122, 365); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 102, 126); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
typeControlKey(null, null, 'z');
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 118, 437); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
// WARNING: HEventQueue.dispatchEvent() is taking  1288 ms.
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("adc_lite_v1_0.v", 152, 327); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 152, 327, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
selectCodeEditor("adc_lite_v1_0.v", 246, 161); // ad (adc_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 108, 431); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0.v", 105, 134); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 25, 193); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 27, 178); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 33, 163); // ad (adc_lite_v1_0.v)
typeControlKey(null, null, 'z');
selectCodeEditor("adc_lite_v1_0.v", 27, 161); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 28, 146); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 82, 126); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 136, 168); // ad (adc_lite_v1_0.v)
// Elapsed time: 62 seconds
selectCodeEditor("adc_lite_v1_0.v", 281, 36); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 150, 147); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 163, 264); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 69, 233); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 81, 230); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 289, 215); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 152, 264); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 152, 264, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 80, 333); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 80, 333, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 197, 333); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 61, 332); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 186, 331); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 76, 170); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
typeControlKey(null, null, 'z');
selectCodeEditor("adc_lite_v1_0.v", 194, 75); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 203, 351); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 247, 483); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 95, 202); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 24, 210); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 32, 216); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 23, 215); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 26, 213, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
selectCodeEditor("adc_lite_v1_0.v", 30, 213); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 26, 229); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 82, 198); // ad (adc_lite_v1_0.v)
// Elapsed time: 12 seconds
selectCodeEditor("adc_lite_v1_0.v", 244, 415); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 161, 435); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "temp_wrapper.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0.v", 48, 334); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 55, 430); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 254, 436); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
// Elapsed time: 22 seconds
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 91, 213); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 91, 213, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 111, 276); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 111, 276, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 70, 280); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 228, 224); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 188, 210); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 188, 210, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0.v", 187, 224); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 187, 224, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
selectCodeEditor("adc_lite_v1_0.v", 93, 236); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 243, 210); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 176, 230); // ad (adc_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 08m:32s
// WARNING: HEventQueue.dispatchEvent() is taking  1162 ms.
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 08m:34s
// Tcl Message: update_compile_order -fileset sources_1 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "temp_wrapper.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 08m:36s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 08m:38s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 61, 277); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 79, 277); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 79, 277, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "temp_wrapper.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "temp_wrapper.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
// Elapsed time: 19 seconds
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 262, 207); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 252, 378); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 199, 177); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
// WARNING: HEventQueue.dispatchEvent() is taking  1339 ms.
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 181, 198); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 181, 198, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 130, 182); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 89, 195); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 164, 196); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 72, 214); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 27, 214); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 158, 212); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 95, 302); // ad (adc_lite_v1_0_M01_AXI.v)
// Elapsed time: 12 seconds
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 131, 244); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 53, 247); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 239, 243); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 128, 247); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 128, 249); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 141, 248); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 241, 361); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 241, 361, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 286, 262); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 286, 467); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 143, 300); // ad (adc_lite_v1_0_M01_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
// Elapsed time: 15 seconds
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 263, 311); // ad (adc_lite_v1_0_M01_AXI.v)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0.v", 71, 127); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 71, 282); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 72, 313); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 310, 122); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 310, 122, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 181, 123); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 73, 313); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 71, 174); // ad (adc_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 29 seconds
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 380, 265); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 380, 265, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 160, 377); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 160, 377, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 213, 231); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 213, 231, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 212, 401); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 212, 401, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 206, 416); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 206, 416, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 168, 409); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 168, 409, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 460, 383); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 111, 271); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 110, 272, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 110, 266); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 110, 266, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 359, 200); // ad (adc_lite_v1_0_M01_AXI.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1605 ms.
// Elapsed Time for: 'L.f': 13m:38s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 13m:40s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 13m:42s
// Elapsed Time for: 'L.f': 13m:44s
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog32)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 14:50:45 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 14:50:45 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.runs/impl_1/runme.log 
// 'a' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 87 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog33)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-11365] for the instance 'adc_lite_v1_0_M01_AXI_inst' of module 'adc_lite_v1_0_M01_AXI' declared at 'c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4', named port connection 's_axis_tdata' does not exist [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:97]. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Vivado_Projects\ip_repo\adc_lite_1_0\hdl\adc_lite_v1_0.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-11365] for the instance 'adc_lite_v1_0_M01_AXI_inst' of module 'adc_lite_v1_0_M01_AXI' declared at 'c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4', named port connection 's_axis_tdata' does not exist [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:97]. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Vivado_Projects\ip_repo\adc_lite_1_0\hdl\adc_lite_v1_0.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-11365] for the instance 'adc_lite_v1_0_M01_AXI_inst' of module 'adc_lite_v1_0_M01_AXI' declared at 'c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4', named port connection 's_axis_tdata' does not exist [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:97]. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Vivado_Projects\ip_repo\adc_lite_1_0\hdl\adc_lite_v1_0.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-11365] for the instance 'adc_lite_v1_0_M01_AXI_inst' of module 'adc_lite_v1_0_M01_AXI' declared at 'c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4', named port connection 's_axis_tdata' does not exist [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:97]. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Vivado_Projects\ip_repo\adc_lite_1_0\hdl\adc_lite_v1_0.v;-;;-;16;-;line;-;97;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-11365] for the instance 'adc_lite_v1_0_M01_AXI_inst' of module 'adc_lite_v1_0_M01_AXI' declared at 'c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4', named port connection 's_axis_tdata' does not exist [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:97]. ]", 4, true, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-11365] for the instance 'adc_lite_v1_0_M01_AXI_inst' of module 'adc_lite_v1_0_M01_AXI' declared at 'c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4', named port connection 's_axis_tdata' does not exist [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:97]. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectCodeEditor("adc_lite_v1_0.v", 231, 333); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 231, 333, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
selectCodeEditor("adc_lite_v1_0.v", 276, 368); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 364, 334); // ad (adc_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 15m:42s
// Elapsed Time for: 'L.f': 15m:44s
selectCodeEditor("adc_lite_v1_0.v", 223, 380); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 266, 318); // ad (adc_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 15m:56s
// Elapsed Time for: 'L.f': 15m:58s
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 188, 350); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 188, 350, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 72, 258); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 72, 258, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 199, 236); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 199, 236, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'c'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 84, 282); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 84, 282, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_M01_AXI.v", 'v'); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 560, 236); // ad (adc_lite_v1_0_M01_AXI.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 16m:18s
// WARNING: HEventQueue.dispatchEvent() is taking  1316 ms.
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Elapsed Time for: 'L.f': 16m:22s
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog34)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 14:53:15 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 14:53:16 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 123 seconds
dismissDialog("Implementation Completed"); // Q.a (dialog35)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 20, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// Tcl Message: open_run impl_1 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 201 MB. Current time: 9/22/25, 2:55:24 PM MSK
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3422.441 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3437.062 ; gain = 0.000 
// Tcl Message: INFO: [Designutils 20-5722] Start Reading Physical Databases. 
// Tcl Message: Reading placement. 
// Tcl Message: Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3437.062 ; gain = 0.000 
// Tcl Message: Reading placer database... 
// Tcl Message: Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3437.062 ; gain = 0.000 Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3437.062 ; gain = 0.000 Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.062 ; gain = 0.000 
// Tcl Message: Reading routing. 
// Tcl Message: Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 3437.062 ; gain = 0.000 Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 3437.062 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 3437.062 ; gain = 0.000 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.062 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Device view-level: 0,0
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dB' command handler elapsed time: 3 seconds
dismissDialog("Open Implemented Design"); // bq (Open Implemented Design Progress)
// [GUI Memory]: 280 MB (+2622kb) [01:45:15]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Methodology Violations"); // aO (dialog36)
// Device view-level: 0,3
// Device view-level: 0,9
// Device view-level: 1,2
// Device view-level: 1,5
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 209 MB. Current time: 9/22/25, 2:55:33 PM MSK
// Device view-level: 1,2
// Device view-level: 0,9
// Device view-level: 0,6
// Device view-level: 0,9
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 212 MB. Current time: 9/22/25, 2:55:34 PM MSK
// Device view-level: 1,2
// Device view-level: 0,9
// Device view-level: 0,6
// Device view-level: 0,3
// Device view-level: 0,0
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 209 MB. Current time: 9/22/25, 2:55:34 PM MSK
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_M01_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 187, 381); // ad (adc_lite_v1_0_M01_AXI.v)
selectCodeEditor("adc_lite_v1_0_M01_AXI.v", 187, 381, false, false, false, false, true); // ad (adc_lite_v1_0_M01_AXI.v) - Double Click
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-5654] Module 'adc_lite_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager. INFO: [IP_Flow 19-3164] Bus Interface 'M01_AXI': References existing address space 'M01_AXI'. 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "M01_AXI", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE, "IP has been modified."); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE)
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 7 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 201 MB. Current time: 9/22/25, 2:56:34 PM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 2,804 MB. GUI used memory: 203 MB. Current time: 9/22/25, 2:56:34 PM MSK
// Tcl Message: close_project -delete 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// TclEventType: DESIGN_CLOSE
dismissDialog("Package IP"); // bq (Package IP Progress)
// Tcl Message: ERROR: [Common 17-39] 'close_project' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'close_project' failed due to earlier errors.  
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // g (PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. 
// Tcl Message: report_ip_status -name ip_status 
dismissDialog("Refresh IP Catalog"); // bq (Refresh IP Catalog Progress)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:adc_lite:1.0 [get_ips  design_1_adc_lite_0_0] -log ip_upgrade.log 
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Upgrading 'C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_adc_lite_0_0 (adc_lite_v1.0 1.0) from revision 6 to revision 7 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado_Projects/AXI_COLIB/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_adc_lite_0_0] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 01h:46m:09s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a (RDIResource.ProgressDialog_CANCEL)
// Tcl Message: INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish. 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [Common 17-681] Processing pending cancel. 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] } 
// TclEventType: OOC_IP_CACHE_USED
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_adc_lite_0_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_lite_0_0 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_dac_lite_0_0] } 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: OOC_IP_CACHE_USED
// Tcl Message: catch { [ delete_ip_run [get_ips -all design_1_dac_lite_0_0] ] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0 
// Tcl Message: INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b91ae59d3242aac7 to dir: c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_0_0 INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/ip/2023.2.2/b/9/b91ae59d3242aac7/design_1_ila_0_0.dcp to c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp. INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp 
// Tcl Message: INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/ip/2023.2.2/b/9/b91ae59d3242aac7/design_1_ila_0_0_sim_netlist.v to c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_sim_netlist.v. INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_sim_netlist.v 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: OOC_IP_CACHE_USED
// Tcl Message: catch { [ delete_ip_run [get_ips -all design_1_ila_0_0] ] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_ila_1_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_1_0 
// Tcl Message: INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 92fd2ba98d1762ec to dir: c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_1_0 INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/ip/2023.2.2/9/2/92fd2ba98d1762ec/design_1_ila_1_0.dcp to c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp. INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp 
// Tcl Message: INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/ip/2023.2.2/9/2/92fd2ba98d1762ec/design_1_ila_1_0_sim_netlist.v to c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0_sim_netlist.v. INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0_sim_netlist.v 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: config_ip_cache: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: OOC_IP_CACHE_USED
// Tcl Message: catch { [ delete_ip_run [get_ips -all design_1_ila_1_0] ] } 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] } 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs design_1_adc_lite_0_0_synth_1 design_1_processing_system7_0_0_synth_1 -jobs 8 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_lite_0_0 
// Tcl Message: [Mon Sep 22 14:57:18 2025] Launched design_1_adc_lite_0_0_synth_1, design_1_processing_system7_0_0_synth_1... Run output will be captured here: design_1_adc_lite_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_adc_lite_0_0_synth_1/runme.log design_1_processing_system7_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_processing_system7_0_0_synth_1/runme.log 
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 196 MB. Current time: 9/22/25, 2:57:18 PM MSK
// TclEventType: PROJECT_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: export_simulation -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Elapsed Time for: 'Y.b': 41s
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 41 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 01h:46m:53s
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 749, 283, 1224, 538, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /dac_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1676 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name dac_lite_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/dac_lite_v1_0_project c:/Vivado_Projects/ip_repo/dac_lite_1_0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'h' command handler elapsed time: 8 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("dac_lite_v1_0.v", 301, 323); // ad (dac_lite_v1_0.v)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 72 seconds
selectCodeEditor("dac_lite_v1_0.v", 552, 203); // ad (dac_lite_v1_0.v)
// Elapsed time: 14 seconds
selectCodeEditor("dac_lite_v1_0.v", 69, 215); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 67, 245); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 69, 264); // ad (dac_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01m:54s
// Elapsed Time for: 'L.f': 01m:56s
// [GUI Memory]: 302 MB (+8593kb) [01:49:25]
// Elapsed time: 12 seconds
selectCodeEditor("dac_lite_v1_0.v", 404, 211); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 404, 211, false, false, false, false, true); // ad (dac_lite_v1_0.v) - Double Click
// Elapsed time: 22 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Tcl Message: current_project AXI_COLIB 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 729, 96, 1224, 510, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al (PAResourceQtoS.SelectMenu_HIGHLIGHT, Highlight)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1371 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name adc_lite_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/adc_lite_v1_0_project c:/Vivado_Projects/ip_repo/adc_lite_1_0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'h' command handler elapsed time: 8 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("adc_lite_v1_0.v", 365, 364); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 365, 364, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
// [GUI Memory]: 322 MB (+5379kb) [01:50:34]
// Elapsed time: 70 seconds
selectCodeEditor("dac_lite_v1_0.v", 217, 415); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 45, 439); // ad (dac_lite_v1_0.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Tcl Message: current_project dac_lite_v1_0_project 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 79, 424); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 74, 434); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
// Elapsed time: 22 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 140, 426); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 94, 410); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 105, 418); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
// Elapsed time: 12 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 236, 160); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 129, 281); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 135, 283); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 36, 211); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 35, 228); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 33, 243); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 30, 261); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 34, 262, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 35, 262); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 30, 217); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 105, 215); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 105, 226); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 106, 238); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 107, 266); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 29, 214); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 30, 230); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 26, 247); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 27, 267); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 193, 217); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 225); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 193, 243); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 261); // ad (dac_lite_v1_0_S00_AXI.v)
// Elapsed time: 16 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 172, 366); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 172, 366, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 86, 231); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 86, 231, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 199, 132); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 199, 132, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 139, 228); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 139, 228, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 998, 98); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 196, 266); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 196, 266, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 170, 235); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 167, 255); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 167, 255, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 165, 244); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 165, 244, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 67, 268); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 129, 354); // ad (dac_lite_v1_0_S00_AXI.v)
// Elapsed time: 10 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 38, 387); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 155, 380); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 155, 380, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 365, 394); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 363, 382); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 363, 382, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 360); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 360, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 224, 390); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 179, 365); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 179, 365, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 347); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 347, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 202, 382); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 202, 382, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 213, 265); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 213, 265, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 207, 397); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 207, 397, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'v'); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 340, 397); // ad (dac_lite_v1_0_S00_AXI.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 279, 268); // ad (dac_lite_v1_0_S00_AXI.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("dac_lite_v1_0.v", 222, 343); // ad (dac_lite_v1_0.v)
// Elapsed Time for: 'L.f': 07m:36s
selectCodeEditor("dac_lite_v1_0.v", 315, 260); // ad (dac_lite_v1_0.v)
// Elapsed Time for: 'L.f': 07m:38s
selectCodeEditor("dac_lite_v1_0.v", 385, 151); // ad (dac_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 07m:42s
// Elapsed Time for: 'L.f': 07m:44s
selectCodeEditor("dac_lite_v1_0.v", 201, 119); // ad (dac_lite_v1_0.v)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog40)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 15:05:39 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 15:05:39 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("adc_lite_v1_0.v", 94, 242); // ad (adc_lite_v1_0.v)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog41)
// Tcl Message: current_project adc_lite_v1_0_project 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 15:05:50 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 15:05:50 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.runs/impl_1/runme.log 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("adc_lite_v1_0.v", 202, 263); // ad (adc_lite_v1_0.v)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 89 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a (dialog42)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/B1 has multiple drivers: dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/s00_axi_wready_OBUF_inst_i_1/O, and dac_lite_v1_0_S00_AXI_inst/axi_wready_reg/Q.. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/B1 has multiple drivers: dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/s00_axi_wready_OBUF_inst_i_1/O, and dac_lite_v1_0_S00_AXI_inst/axi_wready_reg/Q.. ]", 7, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 179, 402); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 179, 402, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
dismissDialog("Implementation Completed"); // Q.a (dialog43)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 8 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// [GUI Memory]: 339 MB (+349kb) [01:57:54]
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 223 MB. Current time: 9/22/25, 3:08:07 PM MSK
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bq (Package IP Progress)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Vivado_Projects/ip_repo/adc_lite_1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0' 
selectCodeEditor("dac_lite_v1_0.v", 200, 235); // ad (dac_lite_v1_0.v)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin s00_axi_wready_OBUF with 1st driver pin 's00_axi_wready_OBUF_inst_i_1/O' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:24]. ]", 1, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Vivado_Projects\ip_repo\dac_lite_1_0\src\fifo.sv;-;;-;16;-;line;-;24;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 18 seconds
selectCodeEditor("fifo.sv", 201, 244); // ad (fifo.sv)
selectCodeEditor("fifo.sv", 201, 244, false, false, false, false, true); // ad (fifo.sv) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Elaborate Design"); // u (dialog44)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7z020clg484-1 Top: dac_lite_v1_0 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 281 MB. Current time: 9/22/25, 3:09:14 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: DESIGN_NEW
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'ila_dat', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:27] INFO: [Synth 8-11241] undeclared symbol 'ila_tready', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:28] INFO: [Synth 8-11241] undeclared symbol 'ila_tvalid', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:29] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:234] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:375] INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: Reason is one or more of the following : 	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported.  RAM "mem_reg" dissolved into registers 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: 18 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'dB' command handler elapsed time: 14 seconds
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bq (Open Elaborated Design Progress)
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 743, 93, 1224, 510, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // al (PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, Expand/Collapse)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name adc_lite_v1_0_project -directory c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.tmp/adc_lite_v1_0_project c:/Vivado_Projects/ip_repo/adc_lite_1_0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.tmp/adc_lite_v1_0_project' 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1375 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'h' command handler elapsed time: 6 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Elaborate Design"); // u (dialog46)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7z020clg484-1 Top: adc_lite_v1_0 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 292 MB. Current time: 9/22/25, 3:10:31 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: DESIGN_NEW
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'data', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/comm_sys.sv:76] INFO: [Synth 8-11241] undeclared symbol 'SCLK', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/core_spi.sv:51] INFO: [Synth 8-11241] undeclared symbol 'pop', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/fifo_rx.sv:35] INFO: [Synth 8-11241] undeclared symbol 'push', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/fifo_rx.sv:36] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'm01_axi_init_axi_txn', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:64] INFO: [Synth 8-6157] synthesizing module 'adc_lite_v1_0' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'adc_lite_v1_0_M01_AXI' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4] 
// Tcl Message: 	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer  	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer  	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adc_lite_v1_0_M01_AXI' (0#1) [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adc_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:4] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: 29 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'dB' command handler elapsed time: 12 seconds
// Elapsed time: 11 seconds
dismissDialog("Open Elaborated Design"); // bq (Open Elaborated Design Progress)
closeMainWindow("adc_lite_v1_0_project - [c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.xpr] - Vivado 2023.2.2"); // F (MainFrame)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Close Project"); // u (dialog47)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 249 MB. Current time: 9/22/25, 3:10:39 PM MSK
// Engine heap size: 2,804 MB. GUI used memory: 251 MB. Current time: 9/22/25, 3:10:39 PM MSK
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq (Close Project Progress)
// TclEventType: DESIGN_CLOSE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 41 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 146, 294); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 146, 294, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top dac_lite_v1_0 -part xc7z020clg484-1 -lint  
// Tcl Message: Command: synth_design -top dac_lite_v1_0 -part xc7z020clg484-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' 
// TclEventType: DESIGN_NEW_FAILED
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'ila_dat', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:27] INFO: [Synth 8-11241] undeclared symbol 'ila_tready', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:28] INFO: [Synth 8-11241] undeclared symbol 'ila_tvalid', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:29] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:234] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:375] INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (1#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (3#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (4#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (5#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 12 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 20 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'a' command handler elapsed time: 9 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_ports JB3]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
// Elapsed time: 23 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 710, 85, 1224, 510, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al (PAResourceQtoS.SelectMenu_HIGHLIGHT, Highlight)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name adc_lite_v1_0_project -directory c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.tmp/adc_lite_v1_0_project c:/Vivado_Projects/ip_repo/adc_lite_1_0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.tmp/adc_lite_v1_0_project' 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1376 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'h' command handler elapsed time: 7 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Elaborate Design"); // u (dialog49)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7z020clg484-1 Top: adc_lite_v1_0 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 342 MB. Current time: 9/22/25, 3:13:38 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: DESIGN_NEW
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'data', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/comm_sys.sv:76] INFO: [Synth 8-11241] undeclared symbol 'SCLK', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/core_spi.sv:51] INFO: [Synth 8-11241] undeclared symbol 'pop', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/fifo_rx.sv:35] INFO: [Synth 8-11241] undeclared symbol 'push', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/src/fifo_rx.sv:36] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'm01_axi_init_axi_txn', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:64] INFO: [Synth 8-6157] synthesizing module 'adc_lite_v1_0' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'adc_lite_v1_0_M01_AXI' [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4] 
// Tcl Message: 	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer  	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer  	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adc_lite_v1_0_M01_AXI' (0#1) [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0_M01_AXI.v:4] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'adc_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/adc_lite_1_0/hdl/adc_lite_v1_0.v:4] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// Tcl Message: 29 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.234 ; gain = 0.000 
// 'dB' command handler elapsed time: 13 seconds
// Elapsed time: 11 seconds
dismissDialog("Open Elaborated Design"); // bq (Open Elaborated Design Progress)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_cells adc_lite_v1_0_M01_AXI_inst]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_cells adc_lite_v1_0_M01_AXI_inst]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets m01_axi_aresetn]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets adc_lite_v1_0_M01_AXI_inst/M_AXI_ARESETN]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets adc_lite_v1_0_M01_AXI_inst/rst0]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
closeMainWindow("adc_lite_v1_0_project - [c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.xpr] - Vivado 2023.2.2"); // F (MainFrame)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Close Project"); // u (dialog50)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 260 MB. Current time: 9/22/25, 3:14:02 PM MSK
// Engine heap size: 2,804 MB. GUI used memory: 262 MB. Current time: 9/22/25, 3:14:02 PM MSK
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq (Close Project Progress)
// TclEventType: DESIGN_CLOSE
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fifo.sv", 6); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 140 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 10 seconds
selectCodeEditor("dac_lite_v1_0.v", 277, 398); // ad (dac_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 119, 372); // ad (dac_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "dac_lite_v1_0_S00_AXI.v", 'c'); // ad (dac_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
typeControlKey((HResource) null, "dac_lite_v1_0.v", 'v'); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 32, 437); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 25, 429); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 71, 413); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 152, 466); // ad (dac_lite_v1_0.v)
selectCodeEditor("dac_lite_v1_0.v", 290, 448); // ad (dac_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 20m:32s
// Elapsed Time for: 'L.f': 20m:34s
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'ila_dat', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:27] INFO: [Synth 8-11241] undeclared symbol 'ila_tready', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:28] INFO: [Synth 8-11241] undeclared symbol 'ila_tvalid', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:29] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:234] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:375] INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: Reason is one or more of the following : 	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported.  RAM "mem_reg" dissolved into registers 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,804 MB. GUI used memory: 246 MB. Current time: 9/22/25, 3:18:29 PM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 246 MB. Current time: 9/22/25, 3:18:29 PM MSK
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 244 MB. Current time: 9/22/25, 3:18:30 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1130 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // bq (Reloading Progress)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectButton((HResource) null, "Reload"); // g
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top dac_lite_v1_0 -part xc7z020clg484-1 -lint  
// Tcl Message: Command: synth_design -top dac_lite_v1_0 -part xc7z020clg484-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020' 
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// TclEventType: LINTER_RUN
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'ila_dat', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:27] INFO: [Synth 8-11241] undeclared symbol 'ila_tready', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:28] INFO: [Synth 8-11241] undeclared symbol 'ila_tvalid', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:29] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:234] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:375] INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (1#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (3#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (4#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (5#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 8 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 23, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (RDIResource.BaseDialog_YES)
dismissDialog("Synthesis is Out-of-date"); // u (dialog51)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1160] Copying file c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/dac_lite_v1_0.dcp to c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.srcs/utils_1/imports/synth_1 and adding it to utils fileset 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog52)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 15:19:03 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 15:19:03 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 43 seconds
closeFrame(PAResourceOtoP.PAViews_LINTER, "Linter"); // R (PAResourceOtoP.PAViews_LINTER, Linter)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 33 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q.a (dialog53)
// Elapsed time: 36 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/B1 has multiple drivers: dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/s00_axi_wready_OBUF_inst_i_1/O, and dac_lite_v1_0_S00_AXI_inst/axi_wready_reg/Q.. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/B1 has multiple drivers: dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/s00_axi_wready_OBUF_inst_i_1/O, and dac_lite_v1_0_S00_AXI_inst/axi_wready_reg/Q.. ]", 7, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/B1 has multiple drivers: dac_lite_v1_0_S00_AXI_inst/dac/fifo_dac/s00_axi_wready_OBUF_inst_i_1/O, and dac_lite_v1_0_S00_AXI_inst/axi_wready_reg/Q.. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DAC_wrapper.sv", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv), fifo_dac : fifo (fifo.sv)]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dac_lite_v1_0 (dac_lite_v1_0.v), dac_lite_v1_0_S00_AXI_inst : dac_lite_v1_0_S00_AXI (dac_lite_v1_0_S00_AXI.v), dac : DAC_wrapper (DAC_wrapper.sv), fifo_dac : fifo (fifo.sv)]", 5, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("fifo.sv", 190, 248); // ad (fifo.sv)
selectCodeEditor("fifo.sv", 177, 245); // ad (fifo.sv)
selectCodeEditor("fifo.sv", 177, 245, false, false, false, false, true); // ad (fifo.sv) - Double Click
// Elapsed time: 69 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dac_lite_v1_0_S00_AXI.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 436); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 195, 436, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 225, 454); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 225, 454, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 79 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 184, 437); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 184, 437, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 22, 278); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 157, 291); // ad (dac_lite_v1_0_S00_AXI.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 26m:43s
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'ila_dat', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:27] INFO: [Synth 8-11241] undeclared symbol 'ila_tready', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:28] INFO: [Synth 8-11241] undeclared symbol 'ila_tvalid', assumed default net type 'wire' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:29] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] INFO: [Synth 8-6157] synthesizing module 'dac_lite_v1_0_S00_AXI' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:234] INFO: [Synth 8-226] default block is never used [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:375] INFO: [Synth 8-6157] synthesizing module 'DAC_wrapper' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spi' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] 
// Tcl Message: 	Parameter CLK_DIV bound to: 2 - type: integer  	Parameter FIFO_DEPTH bound to: 2 - type: integer  	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/spi.sv:1] INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter START_NUMBER bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/fifo.sv:1] INFO: [Synth 8-6155] done synthesizing module 'DAC_wrapper' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/src/DAC_wrapper.sv:3] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0_S00_AXI' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0_S00_AXI.v:4] INFO: [Synth 8-6155] done synthesizing module 'dac_lite_v1_0' (0#1) [c:/Vivado_Projects/ip_repo/dac_lite_1_0/hdl/dac_lite_v1_0.v:4] 
// Tcl Message: Reason is one or more of the following : 	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported.  RAM "mem_reg" dissolved into registers 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 251 MB. Current time: 9/22/25, 3:24:36 PM MSK
// Engine heap size: 2,804 MB. GUI used memory: 252 MB. Current time: 9/22/25, 3:24:36 PM MSK
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 330 MB. Current time: 9/22/25, 3:24:37 PM MSK
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1066 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // bq (Reloading Progress)
// Elapsed Time for: 'L.f': 26m:59s
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 185, 396); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 185, 396, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 55 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 189, 429); // ad (dac_lite_v1_0_S00_AXI.v)
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 189, 429, false, false, false, false, true); // ad (dac_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 23, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (RDIResource.BaseDialog_YES)
dismissDialog("Synthesis is Out-of-date"); // u (dialog54)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.srcs/utils_1/imports/synth_1/dac_lite_v1_0.dcp with file c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/dac_lite_v1_0.dcp 
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog55)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: [Mon Sep 22 15:26:05 2025] Launched synth_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/synth_1/runme.log [Mon Sep 22 15:26:05 2025] Launched impl_1... Run output will be captured here: c:/vivado_projects/axi_colib/axi_colib.tmp/dac_lite_v1_0_project/dac_lite_v1_0_project.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 78 seconds
selectCodeEditor("dac_lite_v1_0_S00_AXI.v", 241, 193); // ad (dac_lite_v1_0_S00_AXI.v)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 192 seconds
dismissDialog("Implementation Completed"); // Q.a (dialog56)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - dac_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-5654] Module 'dac_lite_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager. INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'. 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE, "IP has been modified."); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_IP_THAT_REQUIRE)
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 5 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 705 ms to process. Increasing delay to 2000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 254 MB. Current time: 9/22/25, 3:30:50 PM MSK
// Engine heap size: 2,804 MB. GUI used memory: 256 MB. Current time: 9/22/25, 3:30:51 PM MSK
// WARNING: HEventQueue.dispatchEvent() is taking  1259 ms.
// Tcl Message: close_project -delete 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error ERROR: [Common 17-180] Spawn failed: No error 
// TclEventType: DESIGN_CLOSE
dismissDialog("Package IP"); // bq (Package IP Progress)
// Tcl Message: ERROR: [Common 17-39] 'close_project' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'close_project' failed due to earlier errors.  
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // g (PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
dismissDialog("Refresh IP Catalog"); // bq (Refresh IP Catalog Progress)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Upgrade IP"); // P.b (dialog57)
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// Tcl Message: upgrade_ip [get_ips  {design_1_adc_lite_0_0 design_1_dac_lite_0_0}] -log ip_upgrade.log 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Upgrading 'C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd' 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_adc_lite_0_0 (adc_lite_v1.0 1.0) from revision 7 to revision 8 INFO: [IP_Flow 19-3422] Upgraded design_1_dac_lite_0_0 (dac_lite_v1.0 1.0) from revision 4 to revision 5 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado_Projects/AXI_COLIB/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips {design_1_adc_lite_0_0 design_1_dac_lite_0_0}] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 02h:20m:26s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files  C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Wrote  : <C:\Vivado_Projects\AXI_COLIB\AXI_COLIB.srcs\sources_1\bd\design_1\design_1.bd>  Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_lite_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block dac_lite_0 . 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Exporting to file c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File c:/Vivado_Projects/AXI_COLIB/AXI_COLIB.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_adc_lite_0_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_lite_0_0 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_dac_lite_0_0] } 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dac_lite_0_0 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] } 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: launch_runs design_1_adc_lite_0_0_synth_1 design_1_dac_lite_0_0_synth_1 -jobs 8 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_lite_0_0 INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dac_lite_0_0 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Sep 22 15:31:18 2025] Launched design_1_adc_lite_0_0_synth_1, design_1_dac_lite_0_0_synth_1... Run output will be captured here: design_1_adc_lite_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_adc_lite_0_0_synth_1/runme.log design_1_dac_lite_0_0_synth_1: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/design_1_dac_lite_0_0_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: export_simulation -of_objects [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed Time for: 'Y.b': 23s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // g (RDIResource.BaseReportTab_RERUN)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
// Elapsed Time for: 'L.f': 02h:21m:03s
// Elapsed Time for: 'L.f': 02h:21m:05s
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 82 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1_wrapper (design_1_wrapper.v), design_1_i : design_1 (design_1.bd)]", 2, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, create_top_hdl_menu)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Create HDL Wrapper"); // a (dialog59)
// Tcl Message: make_wrapper -files [get_files C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/sources_1/bd/design_1/design_1.bd] -top 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 21, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (RDIResource.BaseDialog_YES)
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // u (dialog60)
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.srcs/utils_1/imports/synth_1/temp_wrapper.dcp with file C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/synth_1/design_1_wrapper.dcp 
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // cx (dialog61)
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: [Mon Sep 22 15:33:16 2025] Launched synth_1... Run output will be captured here: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/synth_1/runme.log [Mon Sep 22 15:33:16 2025] Launched impl_1... Run output will be captured here: C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 239 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 761, 104, 1224, 538, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al (PAResourceQtoS.SelectMenu_HIGHLIGHT, Highlight)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // ao (PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, customize_rsb_block_menu)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // B (PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, IP Dialog_ipLocation)
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // B (PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, IP Dialog_ipHelp)
dismissDialog("Re-customize IP"); // m (dialog62)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 33 seconds
dismissDialog("Bitstream Generation Completed"); // Q.a (dialog63)
dismissDialog("Feedback Request"); // aq (dialog64)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 753, 86, 1224, 538, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al (PAResourceQtoS.SelectMenu_HIGHLIGHT, Highlight)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name adc_lite_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/adc_lite_v1_0_project c:/Vivado_Projects/ip_repo/adc_lite_1_0/component.xml 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1589 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4096.301 ; gain = 0.000 
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// [GUI Memory]: 359 MB (+3119kb) [02:28:14]
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, (String) null, 1, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, (String) null, 1, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
// WARNING: HEventQueue.dispatchEvent() is taking  9678 ms.
// Elapsed time: 31 seconds
selectComboBox(PAResourceItoN.InterfaceConfigurationPanel_MODE, "slave", 1); // d (PAResourceItoN.InterfaceConfigurationPanel_MODE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property interface_mode slave [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
dismissDialog("Edit Interface"); // x (dialog66)
// [GUI Memory]: 377 MB (+543kb) [02:29:06]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 18 seconds
selectCodeEditor("adc_lite_v1_0.v", 419, 369); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 419, 369, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 0, "M01_AXI", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
selectComboBox("Monitor interface mode:", "slave", 2); // d (Monitor interface mode:)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property monitor_interface_mode slave [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Elapsed time: 10 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; monitor ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; monitor ;  ;  ;  ;  ;  ;  ;  ; ", 0, (String) null, 1, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; monitor ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M01_AXI ; monitor ;  ;  ;  ;  ;  ;  ;  ; ", 0, (String) null, 1, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_port_map AWADDR [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map AWPROT [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map AWVALID [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map WDATA [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map WSTRB [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map WVALID [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map BREADY [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map ARADDR [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map ARPROT [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map ARVALID [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map RREADY [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectComboBox(PAResourceItoN.InterfaceConfigurationPanel_MODE, "slave", 1); // d (PAResourceItoN.InterfaceConfigurationPanel_MODE)
// Tcl Message: set_property interface_mode slave [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map AWREADY [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map WREADY [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map BRESP [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map BVALID [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map ARREADY [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map RDATA [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map RRESP [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_port_map RVALID [ipx::get_bus_interfaces M01_AXI -of_objects [ipx::current_core]] 
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_GENERAL, "General", 0); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Edit Interface"); // x (dialog67)
// [GUI Memory]: 399 MB (+2973kb) [02:30:34]
// Elapsed time: 14 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m01_axi_wdata ;  ;  ; out ;  ; 31 ; 0 ; (spirit:decode(id('MODELPARAM_VALUE.C_M01_AXI_DATA_WIDTH')) - 1) ;  ; wire", 12, "m01_axi_wdata", 0, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - adc_lite", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al (PAResourceItoN.MainMenuMgr_EXPORT, Export)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Remove Sources"); // X (dialog68)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ag (PAResourceItoN.MainMenuMgr_WINDOW, Window)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ag (PAResourceItoN.MainMenuMgr_WINDOW, Window)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag (PAResourceItoN.MainMenuMgr_FLOW, Flow)
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag (PAResourceItoN.MainMenuMgr_FLOW, Flow)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // ag (RDIResource.MainWinMenuMgr_LAYOUT, Layout)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // ag (RDIResource.MainWinMenuMgr_LAYOUT, Layout)
// Elapsed time: 36 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 16 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_M01_AXI_inst : adc_lite_v1_0_M01_AXI (adc_lite_v1_0_M01_AXI.v)]", 2, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
closeMainWindow("adc_lite_v1_0_project - [c:/vivado_projects/axi_colib/axi_colib.tmp/adc_lite_v1_0_project/adc_lite_v1_0_project.xpr] - Vivado 2023.2.2"); // F (MainFrame)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(PAResourceQtoS.SaveProjectUtils_DONT_SAVE, "Don't Save"); // a (PAResourceQtoS.SaveProjectUtils_DONT_SAVE)
dismissDialog("Save Project"); // W.d (dialog69)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // u (dialog70)
// 'b' command handler elapsed time: 3 seconds
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq (Close Project Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 2,804 MB. GUI used memory: 272 MB. Current time: 9/22/25, 3:43:26 PM MSK
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenuItem(PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD, "Create and Package New IP..."); // ao (PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD, ip_packager_wizard_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectRadioButton(PAResourceItoN.NewIpWizard_CREATE_NEW_AXI4_IP_CREATE_AXI4, "Create a new AXI4 peripheral. Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design."); // b (PAResourceItoN.NewIpWizard_CREATE_NEW_AXI4_IP_CREATE_AXI4)
selectButton("NEXT", "Next >"); // JButton (NEXT)
// Elapsed time: 13 seconds
setText(PAResourceItoN.NewIpWizard_NAME_MYIP, "adc_lite"); // Q (PAResourceItoN.NewIpWizard_NAME_MYIP)
// HOptionPane Error: 'The IP already exists. Change either IP name or version to create a new IP (Error)'
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectMoreButton(PAResourceItoN.NewIpWizard_IP_DEFINITION_SOURCE_LOCATION, (String) null); // r (PAResourceItoN.NewIpWizard_IP_DEFINITION_SOURCE_LOCATION)
// Elapsed time: 54 seconds
dismissFolderChooser();
selectCheckBox(PAResourceItoN.NewIpWizard_OVERWRITE_EXISTING, "Overwrite existing", true); // f (PAResourceItoN.NewIpWizard_OVERWRITE_EXISTING): TRUE
selectButton("NEXT", "Next >"); // JButton (NEXT)
// Elapsed time: 12 seconds
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectRadioButton(PAResourceItoN.NewIpWizard_EDIT_IP, "Edit IP"); // a (PAResourceItoN.NewIpWizard_EDIT_IP)
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'n' command handler elapsed time: 96 seconds
dismissDialog("Create and Package New IP"); // x (dialog71)
// Tcl Message: create_peripheral xilinx.com user adc_lite 1.0 -dir C:/Vivado_Projects/AXI_COLIB/../ip_repo 
// Tcl Message: add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:adc_lite:1.0] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:adc_lite:1.0] 
// Tcl Message: write_peripheral [ipx::find_open_core xilinx.com:user:adc_lite:1.0] 
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  {C:/Vivado_Projects/AXI_COLIB/../ip_repo/adc_lite_1_0 C:/Vivado_Projects/ip_repo/dac_lite_1_0 C:/Vivado_Projects/ip_repo/adc_lite_1_0 C:/Vivado_Projects/ip_repo/adc_1_0 C:/Vivado_Projects/ip_repo/dac_1_0 C:/Vivado_Projects/DMA} [current_project] 
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: FILE_SET_NEW
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. 
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name edit_adc_lite_v1_0 -directory C:/Vivado_Projects/AXI_COLIB/../ip_repo c:/Vivado_Projects/ip_repo/adc_lite_1_0/component.xml 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1185 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4579.629 ; gain = 0.000 
dismissDialog("Create Peripheral IP"); // bq (Create Peripheral IP Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ao (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 18 seconds
String[] filenames31467 = {"C:/Vivado_Projects/ip_repo/adc_1_0/src/comm_sys.sv", "C:/Vivado_Projects/ip_repo/adc_1_0/src/core_spi.sv", "C:/Vivado_Projects/ip_repo/adc_1_0/src/data_analyzer.sv", "C:/Vivado_Projects/ip_repo/adc_1_0/src/fifo_rx.sv", "C:/Vivado_Projects/ip_repo/adc_1_0/src/median_filter.sv", "C:/Vivado_Projects/ip_repo/adc_1_0/src/sck_gen.sv", "C:/Vivado_Projects/ip_repo/adc_1_0/src/temp_wrapper.sv"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 22 seconds
dismissDialog("Add Sources"); // c (dialog73)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -copy_to c:/Vivado_Projects/ip_repo/adc_lite_1_0/src {C:/Vivado_Projects/ip_repo/adc_1_0/src/comm_sys.sv C:/Vivado_Projects/ip_repo/adc_1_0/src/core_spi.sv C:/Vivado_Projects/ip_repo/adc_1_0/src/sck_gen.sv C:/Vivado_Projects/ip_repo/adc_1_0/src/fifo_rx.sv C:/Vivado_Projects/ip_repo/adc_1_0/src/temp_wrapper.sv C:/Vivado_Projects/ip_repo/adc_1_0/src/data_analyzer.sv C:/Vivado_Projects/ip_repo/adc_1_0/src/median_filter.sv} 
// Elapsed Time for: 'L.f': 40s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 42s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 44s
// Elapsed Time for: 'L.f': 46s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, temp_wrapper (temp_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, temp_wrapper (temp_wrapper.sv)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("temp_wrapper.sv", 136, 198); // ad (temp_wrapper.sv)
typeControlKey((HResource) null, "temp_wrapper.sv", 'c'); // ad (temp_wrapper.sv)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 130, 143); // ad (adc_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 107, 160); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 87, 156); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 87, 156, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 96, 178); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 96, 178, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 98, 201); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 98, 201, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 98, 209); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 98, 209, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 94, 224); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 94, 224, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 27, 158); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 317, 235); // ad (adc_lite_v1_0_S00_AXI.v)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("adc_lite_v1_0.v", 270, 364); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 256, 382); // ad (adc_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "temp_wrapper.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 187, 367); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 138, 381); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 141, 400); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 138, 414); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 134, 433); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 84, 365); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 82, 387); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 83, 397); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 83, 415); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 85, 432); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 75, 368); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 75, 368, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 93, 368); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 74, 383); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 74, 383, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 89, 383); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 82, 384); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 108, 386); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 106, 438); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 74, 402); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 74, 402, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 88, 402); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 75, 418); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 75, 418, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 89, 417); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 73, 430); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 73, 430, false, false, false, false, true); // ad (adc_lite_v1_0.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'c'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 88, 434); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 205, 412); // ad (adc_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "temp_wrapper.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 155 seconds
selectButton(PAResourceQtoS.SystemBuilderView_ADD_IP, "System_RSB_ADD_IP"); // B (PAResourceQtoS.SystemBuilderView_ADD_IP, System_RSB_ADD_IP)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "adc"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "adc_v1.0", 1, "adc_v1.0", 0, false); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "adc_v1.0", 1); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "adc_v1.0", 1, "adc_v1.0", 0, false, false, false, false, false, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: startgroup 
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: current_project AXI_COLIB 
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:adc:1.0 adc_0 
// Tcl Message: endgroup 
// Tcl Message: current_project edit_adc_lite_v1_0 
// Elapsed Time for: 'L.f': 02h:40m:01s
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_lite_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed Time for: 'L.f': 02h:40m:03s
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Tcl Message: current_project AXI_COLIB 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 422, 114, 1224, 510, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /adc_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // al (PAResourceQtoS.SelectMenu_HIGHLIGHT, Highlight)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // al (PAResourceQtoS.SystemBuilderView_PINNING, Pinning)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // al (PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // al (PAResourceQtoS.SystemBuilderView_ORIENTATION, Orientation)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ao (PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, edit_in_ip_packager_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1407 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name adc_v1_0_project -directory C:/Vivado_Projects/AXI_COLIB/AXI_COLIB.tmp/adc_v1_0_project c:/Vivado_Projects/ip_repo/adc_1_0/component.xml 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_lite_1_0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_lite_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/adc_1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/dac_1_0'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/DMA'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4579.629 ; gain = 0.000 
// 'h' command handler elapsed time: 29 seconds
// Elapsed time: 27 seconds
dismissDialog("Edit in IP Packager"); // bq (Edit in IP Packager Progress)
// Elapsed Time for: 'L.f': 26s
// Tcl Message: current_project edit_adc_lite_v1_0 
// Elapsed Time for: 'L.f': 28s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 30s
// Elapsed Time for: 'L.f': 32s
// Elapsed time: 58 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_v1_0 (adc_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Tcl Message: current_project adc_v1_0_project 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_v1_0 (adc_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_v1_0 (adc_v1_0.v), adc : temp_wrapper (temp_wrapper.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectCodeEditor("adc_v1_0.v", 47, 429); // ad (adc_v1_0.v)
typeControlKey((HResource) null, "adc_v1_0.v", 'c'); // ad (adc_v1_0.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Tcl Message: current_project edit_adc_lite_v1_0 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_lite_v1_0 (adc_lite_v1_0.v), adc_lite_v1_0_S00_AXI_inst : adc_lite_v1_0_S00_AXI (adc_lite_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 125, 432); // ad (adc_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 96, 435); // ad (adc_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0.v", 133, 363); // ad (adc_lite_v1_0.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 161, 385); // ad (adc_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("adc_lite_v1_0.v", 142, 307); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 143, 286); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 140, 288); // ad (adc_lite_v1_0.v)
selectCodeEditor("adc_lite_v1_0.v", 130, 293); // ad (adc_lite_v1_0.v)
typeControlKey((HResource) null, "adc_lite_v1_0.v", 'v'); // ad (adc_lite_v1_0.v)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 07m:40s
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "adc_lite_v1_0_S00_AXI.v", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 07m:42s
// Elapsed time: 12 seconds
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 133, 264); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 133, 264, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 188, 145); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 188, 145, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 114, 258); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 114, 259, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 201, 486); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 201, 486, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 71, 282); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 71, 282, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 61, 278); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 307, 210); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 171, 350); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 171, 350, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
// Elapsed time: 30 seconds
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 377, 308); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 377, 308, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 361, 310); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 361, 310, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'c'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 192, 385); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 192, 385, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
typeControlKey((HResource) null, "adc_lite_v1_0_S00_AXI.v", 'v'); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 209, 397); // ad (adc_lite_v1_0_S00_AXI.v)
selectCodeEditor("adc_lite_v1_0_S00_AXI.v", 209, 397, false, false, false, false, true); // ad (adc_lite_v1_0_S00_AXI.v) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: PACKAGER_MESSAGE_UPDATE
dismissDialog("Save Project"); // W.d (dialog76)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
