#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 28 15:09:48 2025
# Process ID         : 14168
# Current directory  : E:/e-Cryptex/FPGA/e-Cryptex
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5548 E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.xpr
# Log file           : E:/e-Cryptex/FPGA/e-Cryptex/vivado.log
# Journal file       : E:/e-Cryptex/FPGA/e-Cryptex\vivado.jou
# Running On         : DESKTOP-QLADQ4S
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
# CPU Frequency      : 3192 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 68608 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72903 MB
# Available Virtual  : 60096 MB
#-----------------------------------------------------------
start_gui
open_project E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.FILE {E:/xilinx/Vivado/2024.2/data/xicom/cfgmem/spi_xc7a100t_pullup.bit} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {175.402} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_JITTER {200.764} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {12.5} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {80} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_ips clk_wiz_0]
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/modelsim} {questa=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/questa} {riviera=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/riviera} {activehdl=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/activehdl}] -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/sim_scripts -ip_user_files_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files -ipstatic_source_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
] [get_ips clk_wiz_0]
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/modelsim} {questa=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/questa} {riviera=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/riviera} {activehdl=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/activehdl}] -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/sim_scripts -ip_user_files_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files -ipstatic_source_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  adc_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_clk]]
place_ports adc_clk E7
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_JITTER {200.764} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {80} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
] [get_ips clk_wiz_0]
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/modelsim} {questa=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/questa} {riviera=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/riviera} {activehdl=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/activehdl}] -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/sim_scripts -ip_user_files_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files -ipstatic_source_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
current_design impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
