<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2024, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<board schema_version="2.2" vendor="xilinx.com" name="emb-plus-vpr-4616" display_name="Embedded+ Sapphire VPR-4616" url="" preset_file="preset.xml" supports_ced="true"> 
			
  <images>
    <image name="emb_plus_vpr.jpg" display_name="Embedded+ Sapphire VPR-4616" sub_type="board" resolution="high">
      <description>Embedded+ Sapphire VPR-4616"</description>
    </image>
  </images>
  
  <compatible_board_revisions>
    <revision id="0">Rev 1.0</revision>
  </compatible_board_revisions>
  
  <file_version>1.0</file_version>
  
  <description>Embedded+ Sapphire VPR-4616</description>
  
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  
  <jumpers>
  </jumpers>
  
  <components>
  
 
  <component name="part0" display_name="xcve2302 FPGA" type="fpga" part_name="xcve2302-sfva784-2MP-e-S" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="">
      <description>XCVE2302 FPGA</description> 
<!-- 	  	<additional_supported_parts>
			  <supported_part part_name="xcve2302-sfva784-2MP-e-S-es1" />
		</additional_supported_parts> -->
    <interfaces>
  
        <interface mode="master" name="ps_pmc_fixed_io" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_preset"> 
            <parameters>
              <parameter name="presets_special_handling"/>
            </parameters>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
          </preferred_ips>
		  <port_maps>
				<port_map logical_port="dummy" physical_port="dummy" dir="out" />
		  </port_maps>
        </interface>  

	
		<interface mode="master" name="ch0_lpddr4_trip1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0_TRIP1" preset_proc="LPDDR4_Controller0_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
             <parameters>
                <parameter name="TYPE" value="CH0_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_0_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_0_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_0_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_0_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_0_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_0_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_0_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_0_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_0_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_0_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_0_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_0_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_0_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_0_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_0_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_0_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_0_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_0_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_0_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_0_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_0_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_0_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_0_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_0_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_0_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_0_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_0_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_0_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_0_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_0_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_0_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_0_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs_t_a0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs_t_a1"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs_t_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs_t_b1"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs_c_a0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs_c_a1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dqs_c_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dqs_c_b1"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_0_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_0_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_0_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_0_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_0_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_0_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
				<port_map logical_port="CA_B" physical_port="lpddr4_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_0_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_0_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_0_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_0_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_0_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_0_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	


				<port_map logical_port="CS_A" physical_port="lpddr4_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

				<port_map logical_port="CS_B" physical_port="lpddr4_cs_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cs_b0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_b1"/> -->
				  </pin_maps>
				</port_map>		

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cka_t"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="CK_T_B" physical_port="lpddr4_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_ckb_t"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cka_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="CK_C_B" physical_port="lpddr4_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_ckb_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cke_a"/>
			       </pin_maps>
				</port_map>	

				<port_map logical_port="CKE_B" physical_port="lpddr4_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_cke_b"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_0_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_0_reset_n"/>
				  </pin_maps>
				</port_map>

<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_b"/>
				  </pin_maps>
				</port_map>	 -->			

            </port_maps>
			
        </interface>		
		
 
		<interface mode="master" name="ch1_lpddr4_trip1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0_TRIP1" preset_proc="LPDDR4_Controller0_preset">
			<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
            <parameters>
                <parameter name="TYPE" value="CH1_LPDDR4"/>
		<parameter name="presets_special_handling"/>
            </parameters>
			
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
			  </preferred_ips>
          
		    <port_maps>
			
				<port_map logical_port="DQ_A" physical_port="lpddr4_ch1_dq_a" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_1_dq0"/>
						<pin_map port_index="1"   component_pin="lpddr4_1_dq1"/>
						<pin_map port_index="2"   component_pin="lpddr4_1_dq2"/>
						<pin_map port_index="3"   component_pin="lpddr4_1_dq3"/>
						<pin_map port_index="4"   component_pin="lpddr4_1_dq4"/>
						<pin_map port_index="5"   component_pin="lpddr4_1_dq5"/>
						<pin_map port_index="6"   component_pin="lpddr4_1_dq6"/>
						<pin_map port_index="7"   component_pin="lpddr4_1_dq7"/>
						<pin_map port_index="8"   component_pin="lpddr4_1_dq8"/>
						<pin_map port_index="9"   component_pin="lpddr4_1_dq9"/>
						<pin_map port_index="10"  component_pin="lpddr4_1_dq10"/>
						<pin_map port_index="11"  component_pin="lpddr4_1_dq11"/>
						<pin_map port_index="12"  component_pin="lpddr4_1_dq12"/>
						<pin_map port_index="13"  component_pin="lpddr4_1_dq13"/>
						<pin_map port_index="14"  component_pin="lpddr4_1_dq14"/>
						<pin_map port_index="15"  component_pin="lpddr4_1_dq15"/>
				  </pin_maps>
				</port_map>		

				<port_map logical_port="DQ_B" physical_port="lpddr4_ch1_dq_b" dir="inout" left="15" right="0">
				  <pin_maps>
						<pin_map port_index="0"   component_pin="lpddr4_1_dq16"/>
						<pin_map port_index="1"   component_pin="lpddr4_1_dq17"/>
						<pin_map port_index="2"   component_pin="lpddr4_1_dq18"/>
						<pin_map port_index="3"   component_pin="lpddr4_1_dq19"/>
						<pin_map port_index="4"   component_pin="lpddr4_1_dq20"/>
						<pin_map port_index="5"   component_pin="lpddr4_1_dq21"/>
						<pin_map port_index="6"   component_pin="lpddr4_1_dq22"/>
						<pin_map port_index="7"   component_pin="lpddr4_1_dq23"/>
						<pin_map port_index="8"   component_pin="lpddr4_1_dq24"/>
						<pin_map port_index="9"   component_pin="lpddr4_1_dq25"/>
						<pin_map port_index="10"  component_pin="lpddr4_1_dq26"/>
						<pin_map port_index="11"  component_pin="lpddr4_1_dq27"/>
						<pin_map port_index="12"  component_pin="lpddr4_1_dq28"/>
						<pin_map port_index="13"  component_pin="lpddr4_1_dq29"/>
						<pin_map port_index="14"  component_pin="lpddr4_1_dq30"/>
						<pin_map port_index="15"  component_pin="lpddr4_1_dq31"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch1_dqs_t_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs_t_a0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs_t_a1"/>
				  </pin_maps>
				</port_map>			

				<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch1_dqs_t_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs_t_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs_t_b1"/>
				  </pin_maps>
				</port_map>				
				
				<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch1_dqs_c_a" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs_c_a0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs_c_a1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch1_dqs_c_b" dir="inout" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dqs_c_b0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dqs_c_b1"/>
				  </pin_maps>
				</port_map>					
			
		
				<port_map logical_port="CA_A" physical_port="lpddr4_ch1_ca_a" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_1_ca_a0"/>
						<pin_map port_index="1"  component_pin="lpddr4_1_ca_a1"/>
						<pin_map port_index="2"  component_pin="lpddr4_1_ca_a2"/>
						<pin_map port_index="3"  component_pin="lpddr4_1_ca_a3"/>
						<pin_map port_index="4"  component_pin="lpddr4_1_ca_a4"/>
						<pin_map port_index="5"  component_pin="lpddr4_1_ca_a5"/>
  			        </pin_maps>
				</port_map>
				
				
				<port_map logical_port="CA_B" physical_port="lpddr4_ch1_ca_b" dir="out" left="5" right="0">
				    <pin_maps>
						<pin_map port_index="0"  component_pin="lpddr4_1_ca_b0"/>
						<pin_map port_index="1"  component_pin="lpddr4_1_ca_b1"/>
						<pin_map port_index="2"  component_pin="lpddr4_1_ca_b2"/>
						<pin_map port_index="3"  component_pin="lpddr4_1_ca_b3"/>
						<pin_map port_index="4"  component_pin="lpddr4_1_ca_b4"/>
						<pin_map port_index="5"  component_pin="lpddr4_1_ca_b5"/>
	
  			        </pin_maps>
				</port_map>	


				<port_map logical_port="CS_A" physical_port="lpddr4_ch1_cs_a" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cs_a0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
				  </pin_maps>
				</port_map>	

				<port_map logical_port="CS_B" physical_port="lpddr4_ch1_cs_b" dir="out" > 
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cs_b0"/>
						<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/> -->
				  </pin_maps>
				</port_map>		

				<port_map logical_port="CK_T_A" physical_port="lpddr4_ch1_ck_t_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cka_t"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="CK_T_B" physical_port="lpddr4_ch1_ck_t_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_ckb_t"/>
				  </pin_maps>
				</port_map>	

				<port_map logical_port="CK_C_A" physical_port="lpddr4_ch1_ck_c_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cka_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="CK_C_B" physical_port="lpddr4_ch1_ck_c_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_ckb_c"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="CKE_A" physical_port="lpddr4_ch1_cke_a" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cke_a"/>
			       </pin_maps>
				</port_map>	

				<port_map logical_port="CKE_B" physical_port="lpddr4_ch1_cke_b" dir="out" >
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_cke_b"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_A" physical_port="lpddr4_ch1_dmi_a" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dmi0"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dmi1"/>
				  </pin_maps>
				</port_map>	
				
				<port_map logical_port="DMI_B" physical_port="lpddr4_ch1_dmi_b" dir="in" left="1" right="0">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_dmi2"/>
						<pin_map port_index="1" component_pin="lpddr4_1_dmi3"/>
				  </pin_maps>
				</port_map>					
		

				<port_map logical_port="RESET_N" physical_port="lpddr4_ch1_reset_n" dir="out">
				  <pin_maps>
						<pin_map port_index="0" component_pin="lpddr4_1_reset_n"/>
				  </pin_maps>
				</port_map>

<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_ch1_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_1_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_ch1_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_1_odt_ca_b"/>
				  </pin_maps>
				</port_map>		 -->		

            </port_maps>
			
        </interface>		
 
 
	
		
		<interface mode="slave" name="lpddr4_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="LPDDR4_Controller0_TRIP1" preset_proc="sysclk0_preset">
		  <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
		  		  
            <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
				<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
		    </preferred_ips>

          <port_maps>
            <port_map logical_port="CLK_P" physical_port="lpddr4_clk1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="lpddr4_clk1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_clk1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
 
		<interface mode="master" name="bank103_gty_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty_pcie_x4" preset_proc="pcie_preset_x4">
					<description>Four lane GT interface over qsfp1_connector</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="pcie_versal" order="0"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane_0123_gtx_n" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txn_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_txn_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_txn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane_0123_gtx_p" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txp_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_txp_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane_0123_grx_n" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxn_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_rxn_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_rxn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane_0123_grx_p" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxp_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_rxp_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_rxp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="0,1,2,3"/>
					</parameters>
				</interface>

				<!--PCIe X4 Child Interfaces  -->

				<interface mode="master" name="bank103_gty0_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane0_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty0_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane0_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>


				<interface mode="master" name="bank103_gty1_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane1_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty1_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane1_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  


				<interface mode="master" name="bank103_gty2_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty2_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane2_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty2_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty2_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane2_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  

				<interface mode="master" name="bank103_gty3_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty3_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane3_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty3_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty3_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane3_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
				
				<!-- PCIE refclk interface -->
				<interface mode="master" name="pcie_refclk_bank103" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="pcie_refclk_bank103">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_1_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_refclk_bank103_IBUF_DS_P"/>
								<pin_map port_index="1" component_pin="pcie_refclk_bank103_IBUF_DS_N"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
						<parameter name="order" value="1"/>
						<parameter name="buffer_inst_name" value="pcie_refclk_bank103"/>
						<parameter name="ref_clk_inst" value="GT_REFCLK0"/>
						<parameter name="frequency" value="100000000"/>
					</parameters>
				</interface>
 
 
      </interfaces>
    
    </component>	
	
	<component name="ps_pmc_fixed_io" display_name="PS-PMC Fixed IO" type="chip" sub_type="fixed_io" major_group="MIO interface" part_name="Versal CIPS" vendor="Xilinx" >
      <description>Versal CIPS component </description>
	  
	 <component_modes>
	   <component_mode name="ps_pmc_fixed_io" display_name="ps_pmc_fixed_io">
          <interfaces>
            <interface name="ps_pmc_fixed_io"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
	</component>
   
	<component name="LPDDR4_Controller0_TRIP1" display_name="LPDDR4_Controller0(TRIPLET 1)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT53E1G32D2FW-046" vendor="Micron" spec_url="https://www.micron.com/">
      <description>8GBIT LPDDR4 memory</description>
      <parameters>
        <parameter name="ddr_type" value="LPDDR4"/>
        <parameter name="size" value="8GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="LPDDR4_Controller0" display_name="LPDDR4_Controller0">
          <interfaces>
            <interface name="ch0_lpddr4_trip1"/>
			<interface name="ch1_lpddr4_trip1" optional="true"/>
			<interface name="lpddr4_clk1" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component>			
	
	<!--PCIe X4 MASTER component definition-->
		<component name="bank103_gty_pcie_x4" display_name="PCIE X4 On BANK103 GTY" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE on Bank103 GT0</description>
		</component>

		<!--PCIe X4 CHILD component definition-->
		<component name="bank103_gty0_rx_pcie_x4" display_name="pcie RX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty0_tx_pcie_x4" display_name="pcie TX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty1_rx_pcie_x4" display_name="pcie RX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY1</description>
		</component>
		<component name="bank103_gty1_tx_pcie_x4" display_name="pcie TX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY1</description>
		</component>

		<component name="bank103_gty2_rx_pcie_x4" display_name="pcie RX on Bank103 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY2</description>
		</component>
		<component name="bank103_gty2_tx_pcie_x4" display_name="pcie TX on Bank103 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY2</description>
		</component>
		<component name="bank103_gty3_rx_pcie_x4" display_name="pcie RX on Bank103 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY3</description>
		</component>
		<component name="bank103_gty3_tx_pcie_x4" display_name="pcie TX on Bank103 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY3</description>
		</component>
	
		<component name="pcie_refclk_bank103" display_name="PCIE REFCLK on Bank 103" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE REFCLK on Bank 103"</description>
		</component>
	
 </components>
  
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
    <connections>
			
			<connection name="part0_lpddr4_clk1" component1="part0" component2="lpddr4_clk1">
			  <connection_map name="part0_lpddr4_clk1_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
			</connection>

			<connection name="part0_sysctlr_gpio" component1="part0" component2="sysctlr_gpio">
			  <connection_map name="part0_sysctlr_gpio_1" typical_delay="5" c1_st_index="26" c1_end_index="33" c2_st_index="0" c2_end_index="7"/>
			</connection>				
			
			<connection name="part0_LPDDR4_Controller0" component1="part0" component2="LPDDR4_Controller0_TRIP1">
			  <connection_map name="part0_lpddr4_0_1" typical_delay="5" c1_st_index="2" c1_end_index="135" c2_st_index="0" c2_end_index="133"/>
			</connection>			

			<connection name="part0_bank103_gty_pcie_x4" component1="part0" component2="bank103_gty_pcie_x4">
				<connection_map name="part0_bank103_gty012_pcie1" typical_delay="5" c1_st_index="136" c1_end_index="137" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie2" typical_delay="5" c1_st_index="144" c1_end_index="145" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie3" typical_delay="5" c1_st_index="138" c1_end_index="139" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie4" typical_delay="5" c1_st_index="146" c1_end_index="147" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie5" typical_delay="5" c1_st_index="140" c1_end_index="141" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie6" typical_delay="5" c1_st_index="148" c1_end_index="149" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie7" typical_delay="5" c1_st_index="142" c1_end_index="143" c2_st_index="0" c2_end_index="1"/>
				<connection_map name="part0_bank103_gty012_pcie8" typical_delay="5" c1_st_index="150" c1_end_index="151" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane0 rx conn-->
			<connection name="part0_bank103_gty0_rx_pcie_x4" component1="part0" component2="bank103_gty0_rx_pcie_x4">
				<connection_map name="part0_bank103_gty0_rx_pcie_x4" typical_delay="5" c1_st_index="136" c1_end_index="137" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane0 tx conn-->
			<connection name="part0_bank103_gty0_tx_pcie_x4" component1="part0" component2="bank103_gty0_tx_pcie_x4">
				<connection_map name="part0_bank103_gty0_tx_pcie_x4" typical_delay="5" c1_st_index="144" c1_end_index="145" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane1 rx conn-->
			<connection name="part0_bank103_gty1_rx_pcie_x4" component1="part0" component2="bank103_gty1_rx_pcie_x4">
				<connection_map name="part0_bank103_gty1_rx_pcie_x4" typical_delay="5" c1_st_index="138" c1_end_index="139" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane1 tx conn-->
			<connection name="part0_bank103_gty1_tx_pcie_x4" component1="part0" component2="bank103_gty1_tx_pcie_x4">
				<connection_map name="part0_bank103_gty1_tx_pcie_x4" typical_delay="5" c1_st_index="146" c1_end_index="147" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane2 rx conn-->
			<connection name="part0_bank103_gty2_rx_pcie_x4" component1="part0" component2="bank103_gty2_rx_pcie_x4">
				<connection_map name="part0_bank103_gty2_rx_pcie_x4" typical_delay="5" c1_st_index="140" c1_end_index="141" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane2 tx conn-->
			<connection name="part0_bank103_gty2_tx_pcie_x4" component1="part0" component2="bank103_gty2_tx_pcie_x4">
				<connection_map name="part0_bank103_gty2_tx_pcie_x4" typical_delay="5" c1_st_index="148" c1_end_index="149" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane3 rx conn-->
			<connection name="part0_bank103_gty3_rx_pcie_x4" component1="part0" component2="bank103_gty3_rx_pcie_x4">
				<connection_map name="part0_bank103_gty3_rx_pcie_x4" typical_delay="5" c1_st_index="142" c1_end_index="143" c2_st_index="0" c2_end_index="1"/>
			</connection>
	
			<!-- pcie lane3 tx conn-->
			<connection name="part0_bank103_gty3_tx_pcie_x4" component1="part0" component2="bank103_gty3_tx_pcie_x4">
				<connection_map name="part0_bank103_gty1_tx_pcie_x4" typical_delay="5" c1_st_index="150" c1_end_index="151" c2_st_index="0" c2_end_index="1"/>
			</connection>

		<!-- PCIE refclk connection map -->
		<connection name="part0_pcie_refclk_bank103_x8" component1="part0" component2="pcie_refclk_bank103">
			<connection_map name="part0_pcie_refclk_bank103_x8" typical_delay="5" c1_st_index="152" c1_end_index="153" c2_st_index="0" c2_end_index="1"/>
		</connection>


	</connections>
  
</board>
