// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/02/2016 15:47:31"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	Clk_1,
	PC_1,
	r_1,
	r_2,
	r_3,
	dataOut_1,
	dataOut_2,
	s1,
	s2,
	s3,
	s4,
	s5,
	s6,
	s7,
	s8);
input 	Clk_1;
output 	[31:0] PC_1;
output 	[31:0] r_1;
output 	[31:0] r_2;
output 	[31:0] r_3;
output 	[31:0] dataOut_1;
output 	[31:0] dataOut_2;
output 	[6:0] s1;
output 	[6:0] s2;
output 	[6:0] s3;
output 	[6:0] s4;
output 	[6:0] s5;
output 	[6:0] s6;
output 	[6:0] s7;
output 	[6:0] s8;

// Design Ports Information
// PC_1[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[2]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[3]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[4]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[5]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[6]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[7]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[8]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[9]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[10]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[11]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[12]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[13]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[14]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[15]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[16]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[17]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[18]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[19]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[20]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[21]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[22]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[23]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[24]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[25]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[26]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[27]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[28]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[29]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[30]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_1[31]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[0]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[1]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[2]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[3]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[4]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[5]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[6]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[7]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[9]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[10]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[11]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[12]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[13]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[14]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[15]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[16]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[17]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[18]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[19]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[20]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[21]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[22]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[23]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[24]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[25]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[26]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[27]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[28]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[29]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_1[31]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[0]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[1]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[2]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[3]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[4]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[5]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[7]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[8]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[9]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[10]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[11]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[12]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[13]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[14]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[15]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[16]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[17]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[18]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[19]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[20]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[21]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[22]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[23]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[24]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[25]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[26]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[27]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[28]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[29]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[30]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_2[31]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[0]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[1]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[2]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[4]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[5]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[6]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[7]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[8]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[9]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[10]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[11]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[12]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[13]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[14]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[15]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[16]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[17]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[18]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[19]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[20]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[21]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[22]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[23]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[24]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[25]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[26]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[27]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[28]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[29]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[30]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r_3[31]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[0]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[2]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[3]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[4]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[5]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[7]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[8]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[9]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[11]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[12]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[13]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[14]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[15]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[16]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[17]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[18]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[19]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[20]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[21]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[22]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[23]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[24]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[25]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[26]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[27]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[28]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[29]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[30]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_1[31]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[1]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[5]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[8]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[9]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[10]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[11]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[12]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[13]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[15]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[16]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[17]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[18]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[19]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[20]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[21]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[22]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[23]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[24]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[25]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[26]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[27]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[28]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[29]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[30]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut_2[31]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s2[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s3[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s4[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s5[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s6[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s7[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s8[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk_1	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALUOPUNIT|ALU1|Add0~0_combout ;
wire \ALUOPUNIT|ALU1|Add0~2_combout ;
wire \ALUOPUNIT|ALU1|Add0~6_combout ;
wire \ALUOPUNIT|ALU1|Add0~34_combout ;
wire \InstFetchUnit|instmemory|Mux7~1_combout ;
wire \InstFetchUnit|instmemory|Mux11~0_combout ;
wire \InstFetchUnit|instmemory|Mux11~1_combout ;
wire \RegFetchUnit|PR1|Mux61~2_combout ;
wire \ALUOPUNIT|m2|output[2]~2_combout ;
wire \RegFetchUnit|PR1|Mux25~0_combout ;
wire \RegFetchUnit|PR1|Mux23~0_combout ;
wire \ALUOPUNIT|m2|output[8]~8_combout ;
wire \RegFetchUnit|PR1|Mux49~0_combout ;
wire \RegFetchUnit|PR1|Mux15~0_combout ;
wire \ALUOPUNIT|m2|output[18]~18_combout ;
wire \RegFetchUnit|PR1|Mux7~0_combout ;
wire \RegFetchUnit|PR1|Mux7~1_combout ;
wire \RegFetchUnit|PR1|Mux38~0_combout ;
wire \ALUOPUNIT|m2|output[28]~28_combout ;
wire \RegFetchUnit|PR1|Mux2~0_combout ;
wire \ALUOPUNIT|ALU1|Equal2~0_combout ;
wire \ALUOPUNIT|ALU1|Equal2~12_combout ;
wire \ALUOPUNIT|ALU1|Equal2~14_combout ;
wire \ALUOPUNIT|ALU1|Equal2~15_combout ;
wire \ALUOPUNIT|ALU1|Equal2~23_combout ;
wire \ALUOPUNIT|ALU1|Equal2~24_combout ;
wire \ALUOPUNIT|ALU1|Equal2~25_combout ;
wire \Clk_1~combout ;
wire \InstFetchUnit|PCAdder|Add0~0_combout ;
wire \InstFetchUnit|PCReg|pcNew[2]~30_combout ;
wire \InstFetchUnit|PCAdder|Add0~1 ;
wire \InstFetchUnit|PCAdder|Add0~2_combout ;
wire \InstFetchUnit|PCReg|pcNew[2]~31 ;
wire \InstFetchUnit|PCReg|pcNew[3]~32_combout ;
wire \InstFetchUnit|PCAdder|Add0~3 ;
wire \InstFetchUnit|PCAdder|Add0~5 ;
wire \InstFetchUnit|PCAdder|Add0~6_combout ;
wire \InstFetchUnit|PCReg|pcNew[3]~33 ;
wire \InstFetchUnit|PCReg|pcNew[4]~35 ;
wire \InstFetchUnit|PCReg|pcNew[5]~36_combout ;
wire \ALUOPUNIT|ALU1|Equal1~3_combout ;
wire \ALUOPUNIT|ALU1|Equal1~6_combout ;
wire \InstFetchUnit|PCReg|pcNew[4]~34_combout ;
wire \InstFetchUnit|PCAdder|Add0~4_combout ;
wire \InstFetchUnit|PCAdder|Add0~7 ;
wire \InstFetchUnit|PCAdder|Add0~8_combout ;
wire \InstFetchUnit|PCReg|pcNew[5]~37 ;
wire \InstFetchUnit|PCReg|pcNew[6]~38_combout ;
wire \CONTROLLER|Mux7~8_combout ;
wire \InstFetchUnit|instmemory|Mux4~0_combout ;
wire \CONTROLLER|Mux3~8_combout ;
wire \CONTROLLER|Mux6~10_combout ;
wire \ALUOPUNIT|ALU1|Equal0~2_combout ;
wire \ALUOPUNIT|ALU1|Equal0~3_combout ;
wire \InstFetchUnit|instmemory|Mux17~0_combout ;
wire \InstFetchUnit|instmemory|Mux18~0_combout ;
wire \RegFetchUnit|PR1|Mux11~1_combout ;
wire \InstFetchUnit|instmemory|Mux16~0_combout ;
wire \InstFetchUnit|instmemory|Mux17~1_combout ;
wire \RegFetchUnit|PR1|reg[0][0]~8_combout ;
wire \RegFetchUnit|PR1|reg[0][0]~24_combout ;
wire \RegFetchUnit|PR1|reg[0][31]~regout ;
wire \RegFetchUnit|PR1|reg[2][0]~21_combout ;
wire \RegFetchUnit|PR1|reg[2][0]~26_combout ;
wire \RegFetchUnit|PR1|reg[2][31]~regout ;
wire \RegFetchUnit|PR1|Mux0~0_combout ;
wire \RegFetchUnit|PR1|Mux0~1_combout ;
wire \RegFetchUnit|PR1|reg[2][29]~regout ;
wire \InstFetchUnit|instmemory|Mux23~0_combout ;
wire \RegFetchUnit|PR1|reg[0][29]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][29]~regout ;
wire \RegFetchUnit|PR1|Mux34~0_combout ;
wire \InstFetchUnit|instmemory|Mux22~0_combout ;
wire \InstFetchUnit|instmemory|Mux22~1_combout ;
wire \RegFetchUnit|PR1|Mux34~1_combout ;
wire \ALUOPUNIT|m2|output[29]~29_combout ;
wire \InstFetchUnit|instmemory|Mux7~0_combout ;
wire \RegFetchUnit|PR1|Mux31~2_combout ;
wire \RegFetchUnit|PR1|reg[0][30]~regout ;
wire \RegFetchUnit|PR1|Mux33~0_combout ;
wire \RegFetchUnit|PR1|Mux33~1_combout ;
wire \RegFetchUnit|PR1|reg[0][28]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][28]~regout ;
wire \RegFetchUnit|PR1|Mux35~0_combout ;
wire \RegFetchUnit|PR1|reg[2][28]~regout ;
wire \RegFetchUnit|PR1|Mux35~1_combout ;
wire \RegFetchUnit|PR1|reg[1][0]~13_combout ;
wire \RegFetchUnit|PR1|reg[1][0]~25_combout ;
wire \RegFetchUnit|PR1|reg[1][27]~regout ;
wire \RegFetchUnit|PR1|reg[2][27]~regout ;
wire \RegFetchUnit|PR1|Mux4~0_combout ;
wire \RegFetchUnit|PR1|Mux4~1_combout ;
wire \ALUOPUNIT|m2|output[27]~27_combout ;
wire \RegFetchUnit|PR1|reg[0][26]~regout ;
wire \RegFetchUnit|PR1|reg[2][26]~regout ;
wire \RegFetchUnit|PR1|Mux5~0_combout ;
wire \RegFetchUnit|PR1|Mux5~1_combout ;
wire \RegFetchUnit|PR1|reg[2][25]~regout ;
wire \RegFetchUnit|PR1|Mux38~1_combout ;
wire \ALUOPUNIT|m2|output[24]~24_combout ;
wire \RegFetchUnit|PR1|reg[2][23]~regout ;
wire \RegFetchUnit|PR1|reg[1][23]~regout ;
wire \RegFetchUnit|PR1|Mux40~0_combout ;
wire \RegFetchUnit|PR1|Mux40~1_combout ;
wire \ALUOPUNIT|m2|output[23]~23_combout ;
wire \RegFetchUnit|PR1|reg[0][21]~regout ;
wire \RegFetchUnit|PR1|reg[1][21]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][21]~regout ;
wire \RegFetchUnit|PR1|Mux42~0_combout ;
wire \RegFetchUnit|PR1|Mux42~1_combout ;
wire \ALUOPUNIT|m2|output[21]~21_combout ;
wire \RegFetchUnit|PR1|Mux41~0_combout ;
wire \RegFetchUnit|PR1|Mux41~1_combout ;
wire \RegFetchUnit|PR1|Mux17~1_combout ;
wire \RegFetchUnit|PR1|reg[0][19]~regout ;
wire \RegFetchUnit|PR1|reg[1][19]~regout ;
wire \RegFetchUnit|PR1|Mux12~0_combout ;
wire \RegFetchUnit|PR1|Mux12~1_combout ;
wire \ALUOPUNIT|m2|output[19]~19_combout ;
wire \RegFetchUnit|PR1|reg[0][17]~regout ;
wire \RegFetchUnit|PR1|Mux46~0_combout ;
wire \RegFetchUnit|PR1|Mux46~1_combout ;
wire \ALUOPUNIT|m2|output[17]~17_combout ;
wire \ALUOPUNIT|ALU1|Add1~58_combout ;
wire \RegFetchUnit|PR1|reg[0][18]~regout ;
wire \RegFetchUnit|PR1|reg[1][18]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][18]~regout ;
wire \RegFetchUnit|PR1|Mux45~0_combout ;
wire \RegFetchUnit|PR1|Mux45~1_combout ;
wire \ALUOPUNIT|m2|output[16]~16_combout ;
wire \RegFetchUnit|PR1|reg[0][15]~regout ;
wire \RegFetchUnit|PR1|Mux48~0_combout ;
wire \RegFetchUnit|PR1|Mux48~1_combout ;
wire \RegFetchUnit|PR1|Mux31~1_combout ;
wire \RegFetchUnit|PR1|Mux23~1_combout ;
wire \RegFetchUnit|PR1|reg[2][3]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[2][3]~regout ;
wire \RegFetchUnit|PR1|reg[0][3]~regout ;
wire \RegFetchUnit|PR1|Mux60~0_combout ;
wire \RegFetchUnit|PR1|Mux60~1_combout ;
wire \RegFetchUnit|PR1|Mux61~3_combout ;
wire \RegFetchUnit|PR1|Mux61~4_combout ;
wire \RegFetchUnit|PR1|reg[2][1]~regout ;
wire \RegFetchUnit|PR1|Mux62~2_combout ;
wire \RegFetchUnit|PR1|Mux62~4_combout ;
wire \ALUOPUNIT|m2|output[5]~5_combout ;
wire \RegFetchUnit|PR1|reg[1][5]~regout ;
wire \RegFetchUnit|PR1|reg[2][5]~regout ;
wire \RegFetchUnit|PR1|Mux26~0_combout ;
wire \RegFetchUnit|PR1|Mux26~1_combout ;
wire \RegFetchUnit|PR1|reg[0][4]~regout ;
wire \RegFetchUnit|PR1|Mux27~0_combout ;
wire \RegFetchUnit|PR1|Mux27~1_combout ;
wire \RegFetchUnit|PR1|reg[0][1]~regout ;
wire \RegFetchUnit|PR1|Mux62~3_combout ;
wire \ALUOPUNIT|m2|output[1]~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~1 ;
wire \ALUOPUNIT|ALU1|Add1~5 ;
wire \ALUOPUNIT|ALU1|Add1~9 ;
wire \ALUOPUNIT|ALU1|Add1~13 ;
wire \ALUOPUNIT|ALU1|Add1~17 ;
wire \ALUOPUNIT|ALU1|Add1~20_combout ;
wire \ALUOPUNIT|ALU1|Add1~22_combout ;
wire \ALUOPUNIT|m2|output[3]~3_combout ;
wire \ALUOPUNIT|ALU1|Add0~1 ;
wire \ALUOPUNIT|ALU1|Add0~3 ;
wire \ALUOPUNIT|ALU1|Add0~5 ;
wire \ALUOPUNIT|ALU1|Add0~7 ;
wire \ALUOPUNIT|ALU1|Add0~9 ;
wire \ALUOPUNIT|ALU1|Add0~10_combout ;
wire \DATAFETCHUNIT|M4|output[5]~5_combout ;
wire \DATAFETCHUNIT|M4|output[5]~6_combout ;
wire \RegFetchUnit|PR1|reg[0][5]~regout ;
wire \RegFetchUnit|PR1|Mux58~0_combout ;
wire \RegFetchUnit|PR1|Mux58~1_combout ;
wire \RegFetchUnit|PR1|reg[1][6]~regout ;
wire \RegFetchUnit|PR1|Mux25~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~11 ;
wire \ALUOPUNIT|ALU1|Add0~12_combout ;
wire \ALUOPUNIT|m2|output[6]~6_combout ;
wire \ALUOPUNIT|ALU1|Add1~21 ;
wire \ALUOPUNIT|ALU1|Add1~23_combout ;
wire \ALUOPUNIT|ALU1|Add1~25_combout ;
wire \DATAFETCHUNIT|M4|output[6]~7_combout ;
wire \DATAFETCHUNIT|M4|output[6]~8_combout ;
wire \RegFetchUnit|PR1|reg[2][6]~regout ;
wire \RegFetchUnit|PR1|reg[0][6]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][6]~regout ;
wire \RegFetchUnit|PR1|Mux57~0_combout ;
wire \RegFetchUnit|PR1|Mux57~1_combout ;
wire \RegFetchUnit|PR1|reg[0][7]~regout ;
wire \RegFetchUnit|PR1|Mux24~0_combout ;
wire \RegFetchUnit|PR1|Mux24~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~24 ;
wire \ALUOPUNIT|ALU1|Add1~26_combout ;
wire \ALUOPUNIT|ALU1|Add1~28_combout ;
wire \ALUOPUNIT|ALU1|Add0~13 ;
wire \ALUOPUNIT|ALU1|Add0~14_combout ;
wire \DATAFETCHUNIT|M4|output[7]~9_combout ;
wire \DATAFETCHUNIT|M4|output[7]~10_combout ;
wire \RegFetchUnit|PR1|reg[2][7]~regout ;
wire \RegFetchUnit|PR1|reg[1][7]~regout ;
wire \RegFetchUnit|PR1|Mux56~0_combout ;
wire \RegFetchUnit|PR1|Mux56~1_combout ;
wire \ALUOPUNIT|m2|output[7]~7_combout ;
wire \ALUOPUNIT|ALU1|Add0~15 ;
wire \ALUOPUNIT|ALU1|Add0~16_combout ;
wire \ALUOPUNIT|ALU1|Add1~27 ;
wire \ALUOPUNIT|ALU1|Add1~29_combout ;
wire \ALUOPUNIT|ALU1|Add1~31_combout ;
wire \DATAFETCHUNIT|M4|output[8]~11_combout ;
wire \DATAFETCHUNIT|M4|output[8]~12_combout ;
wire \RegFetchUnit|PR1|reg[1][8]~regout ;
wire \RegFetchUnit|PR1|reg[0][8]~regout ;
wire \RegFetchUnit|PR1|Mux55~0_combout ;
wire \RegFetchUnit|PR1|Mux55~1_combout ;
wire \RegFetchUnit|PR1|Mux22~0_combout ;
wire \RegFetchUnit|PR1|Mux22~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~17 ;
wire \ALUOPUNIT|ALU1|Add0~18_combout ;
wire \ALUOPUNIT|m2|output[9]~9_combout ;
wire \ALUOPUNIT|ALU1|Add1~30 ;
wire \ALUOPUNIT|ALU1|Add1~32_combout ;
wire \ALUOPUNIT|ALU1|Add1~34_combout ;
wire \DATAFETCHUNIT|M4|output[9]~13_combout ;
wire \DATAFETCHUNIT|M4|output[9]~14_combout ;
wire \RegFetchUnit|PR1|reg[2][9]~regout ;
wire \RegFetchUnit|PR1|reg[1][9]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][9]~regout ;
wire \RegFetchUnit|PR1|Mux54~0_combout ;
wire \RegFetchUnit|PR1|Mux54~1_combout ;
wire \RegFetchUnit|PR1|reg[2][10]~regout ;
wire \RegFetchUnit|PR1|Mux21~0_combout ;
wire \RegFetchUnit|PR1|Mux21~1_combout ;
wire \ALUOPUNIT|m2|output[10]~10_combout ;
wire \ALUOPUNIT|ALU1|Add1~33 ;
wire \ALUOPUNIT|ALU1|Add1~35_combout ;
wire \ALUOPUNIT|ALU1|Add1~37_combout ;
wire \ALUOPUNIT|ALU1|Add0~19 ;
wire \ALUOPUNIT|ALU1|Add0~20_combout ;
wire \DATAFETCHUNIT|M4|output[10]~15_combout ;
wire \DATAFETCHUNIT|M4|output[10]~16_combout ;
wire \RegFetchUnit|PR1|reg[0][10]~regout ;
wire \RegFetchUnit|PR1|Mux53~0_combout ;
wire \RegFetchUnit|PR1|Mux53~1_combout ;
wire \RegFetchUnit|PR1|reg[0][12]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][12]~regout ;
wire \RegFetchUnit|PR1|reg[2][12]~regout ;
wire \RegFetchUnit|PR1|Mux19~0_combout ;
wire \RegFetchUnit|PR1|Mux19~1_combout ;
wire \ALUOPUNIT|m2|output[12]~12_combout ;
wire \ALUOPUNIT|ALU1|Add1~36 ;
wire \ALUOPUNIT|ALU1|Add1~39 ;
wire \ALUOPUNIT|ALU1|Add1~41_combout ;
wire \ALUOPUNIT|ALU1|Add1~43_combout ;
wire \ALUOPUNIT|ALU1|Add0~21 ;
wire \ALUOPUNIT|ALU1|Add0~23 ;
wire \ALUOPUNIT|ALU1|Add0~24_combout ;
wire \DATAFETCHUNIT|M4|output[12]~19_combout ;
wire \DATAFETCHUNIT|M4|output[12]~20_combout ;
wire \RegFetchUnit|PR1|reg[1][12]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][12]~regout ;
wire \RegFetchUnit|PR1|Mux51~0_combout ;
wire \RegFetchUnit|PR1|Mux51~1_combout ;
wire \ALUOPUNIT|m2|output[13]~13_combout ;
wire \ALUOPUNIT|ALU1|Add0~25 ;
wire \ALUOPUNIT|ALU1|Add0~26_combout ;
wire \RegFetchUnit|PR1|reg[1][13]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][13]~regout ;
wire \RegFetchUnit|PR1|reg[2][13]~regout ;
wire \RegFetchUnit|PR1|Mux18~0_combout ;
wire \RegFetchUnit|PR1|Mux18~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~42 ;
wire \ALUOPUNIT|ALU1|Add1~44_combout ;
wire \ALUOPUNIT|ALU1|Add1~46_combout ;
wire \DATAFETCHUNIT|M4|output[13]~21_combout ;
wire \DATAFETCHUNIT|M4|output[13]~22_combout ;
wire \RegFetchUnit|PR1|reg[0][13]~regout ;
wire \RegFetchUnit|PR1|Mux50~0_combout ;
wire \RegFetchUnit|PR1|Mux50~1_combout ;
wire \RegFetchUnit|PR1|reg[0][14]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][14]~regout ;
wire \InstFetchUnit|instmemory|Mux18~1_combout ;
wire \RegFetchUnit|PR1|Mux17~0_combout ;
wire \RegFetchUnit|PR1|Mux17~2_combout ;
wire \ALUOPUNIT|m2|output[14]~14_combout ;
wire \ALUOPUNIT|ALU1|Add1~45 ;
wire \ALUOPUNIT|ALU1|Add1~47_combout ;
wire \ALUOPUNIT|ALU1|Add1~49_combout ;
wire \DATAFETCHUNIT|M4|output[14]~23_combout ;
wire \DATAFETCHUNIT|M4|output[14]~24_combout ;
wire \RegFetchUnit|PR1|reg[2][14]~regout ;
wire \RegFetchUnit|PR1|Mux49~1_combout ;
wire \ALUOPUNIT|m2|output[15]~15_combout ;
wire \ALUOPUNIT|ALU1|Add1~50_combout ;
wire \ALUOPUNIT|ALU1|Add0~27 ;
wire \ALUOPUNIT|ALU1|Add0~29 ;
wire \ALUOPUNIT|ALU1|Add0~30_combout ;
wire \ALUOPUNIT|ALU1|Add1~48 ;
wire \ALUOPUNIT|ALU1|Add1~51_combout ;
wire \ALUOPUNIT|ALU1|Add1~53_combout ;
wire \DATAFETCHUNIT|M4|output[15]~25_combout ;
wire \RegFetchUnit|PR1|reg[1][15]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][15]~regout ;
wire \RegFetchUnit|PR1|Mux16~0_combout ;
wire \RegFetchUnit|PR1|Mux16~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~52 ;
wire \ALUOPUNIT|ALU1|Add1~55_combout ;
wire \ALUOPUNIT|ALU1|Add1~57_combout ;
wire \ALUOPUNIT|ALU1|Add1~54_combout ;
wire \DATAFETCHUNIT|M4|output[16]~26_combout ;
wire \RegFetchUnit|PR1|reg[2][16]~regout ;
wire \RegFetchUnit|PR1|reg[1][16]~regout ;
wire \RegFetchUnit|PR1|reg[0][16]~regout ;
wire \RegFetchUnit|PR1|Mux47~0_combout ;
wire \RegFetchUnit|PR1|Mux47~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~56 ;
wire \ALUOPUNIT|ALU1|Add1~59_combout ;
wire \ALUOPUNIT|ALU1|Add1~61_combout ;
wire \DATAFETCHUNIT|M4|output[17]~27_combout ;
wire \RegFetchUnit|PR1|reg[2][17]~regout ;
wire \RegFetchUnit|PR1|reg[1][17]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][17]~regout ;
wire \RegFetchUnit|PR1|Mux14~0_combout ;
wire \RegFetchUnit|PR1|Mux14~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~60 ;
wire \ALUOPUNIT|ALU1|Add1~62_combout ;
wire \DATAFETCHUNIT|M4|output[18]~29_combout ;
wire \RegFetchUnit|PR1|Mux15~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~31 ;
wire \ALUOPUNIT|ALU1|Add0~33 ;
wire \ALUOPUNIT|ALU1|Add0~35 ;
wire \ALUOPUNIT|ALU1|Add0~36_combout ;
wire \DATAFETCHUNIT|M4|output[18]~28_combout ;
wire \DATAFETCHUNIT|M4|output[18]~30_combout ;
wire \RegFetchUnit|PR1|reg[2][18]~regout ;
wire \RegFetchUnit|PR1|Mux13~0_combout ;
wire \RegFetchUnit|PR1|Mux13~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~63 ;
wire \ALUOPUNIT|ALU1|Add1~64_combout ;
wire \DATAFETCHUNIT|M4|output[19]~32_combout ;
wire \ALUOPUNIT|ALU1|Add0~37 ;
wire \ALUOPUNIT|ALU1|Add0~38_combout ;
wire \DATAFETCHUNIT|M4|output[19]~31_combout ;
wire \DATAFETCHUNIT|M4|output[19]~33_combout ;
wire \RegFetchUnit|PR1|reg[2][19]~regout ;
wire \RegFetchUnit|PR1|Mux44~0_combout ;
wire \RegFetchUnit|PR1|Mux44~1_combout ;
wire \RegFetchUnit|PR1|reg[0][20]~regout ;
wire \RegFetchUnit|PR1|Mux11~0_combout ;
wire \RegFetchUnit|PR1|Mux11~2_combout ;
wire \ALUOPUNIT|ALU1|Add0~39 ;
wire \ALUOPUNIT|ALU1|Add0~40_combout ;
wire \DATAFETCHUNIT|M4|output[20]~34_combout ;
wire \ALUOPUNIT|ALU1|Add1~65 ;
wire \ALUOPUNIT|ALU1|Add1~66_combout ;
wire \DATAFETCHUNIT|M4|output[20]~35_combout ;
wire \DATAFETCHUNIT|M4|output[20]~36_combout ;
wire \RegFetchUnit|PR1|reg[2][20]~regout ;
wire \RegFetchUnit|PR1|Mux43~0_combout ;
wire \RegFetchUnit|PR1|Mux43~1_combout ;
wire \ALUOPUNIT|m2|output[20]~20_combout ;
wire \ALUOPUNIT|ALU1|Add1~67 ;
wire \ALUOPUNIT|ALU1|Add1~68_combout ;
wire \DATAFETCHUNIT|M4|output[21]~38_combout ;
wire \ALUOPUNIT|ALU1|Add0~41 ;
wire \ALUOPUNIT|ALU1|Add0~42_combout ;
wire \DATAFETCHUNIT|M4|output[21]~37_combout ;
wire \DATAFETCHUNIT|M4|output[21]~39_combout ;
wire \RegFetchUnit|PR1|reg[2][21]~regout ;
wire \RegFetchUnit|PR1|Mux10~0_combout ;
wire \RegFetchUnit|PR1|Mux10~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~43 ;
wire \ALUOPUNIT|ALU1|Add0~44_combout ;
wire \DATAFETCHUNIT|M4|output[22]~40_combout ;
wire \ALUOPUNIT|m2|output[22]~22_combout ;
wire \ALUOPUNIT|ALU1|Add1~69 ;
wire \ALUOPUNIT|ALU1|Add1~70_combout ;
wire \DATAFETCHUNIT|M4|output[22]~41_combout ;
wire \DATAFETCHUNIT|M4|output[22]~42_combout ;
wire \RegFetchUnit|PR1|reg[0][22]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][22]~regout ;
wire \RegFetchUnit|PR1|reg[2][22]~regout ;
wire \RegFetchUnit|PR1|Mux9~0_combout ;
wire \RegFetchUnit|PR1|reg[1][22]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][22]~regout ;
wire \RegFetchUnit|PR1|Mux9~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~45 ;
wire \ALUOPUNIT|ALU1|Add0~46_combout ;
wire \DATAFETCHUNIT|M4|output[23]~43_combout ;
wire \ALUOPUNIT|ALU1|Add1~71 ;
wire \ALUOPUNIT|ALU1|Add1~72_combout ;
wire \DATAFETCHUNIT|M4|output[23]~44_combout ;
wire \DATAFETCHUNIT|M4|output[23]~45_combout ;
wire \RegFetchUnit|PR1|reg[0][23]~regout ;
wire \RegFetchUnit|PR1|Mux8~0_combout ;
wire \RegFetchUnit|PR1|Mux8~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~73 ;
wire \ALUOPUNIT|ALU1|Add1~74_combout ;
wire \DATAFETCHUNIT|M4|output[24]~47_combout ;
wire \ALUOPUNIT|ALU1|Add0~47 ;
wire \ALUOPUNIT|ALU1|Add0~48_combout ;
wire \DATAFETCHUNIT|M4|output[24]~46_combout ;
wire \DATAFETCHUNIT|M4|output[24]~48_combout ;
wire \RegFetchUnit|PR1|reg[2][24]~regout ;
wire \RegFetchUnit|PR1|reg[1][24]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][24]~regout ;
wire \RegFetchUnit|PR1|reg[0][24]~regout ;
wire \RegFetchUnit|PR1|Mux39~0_combout ;
wire \RegFetchUnit|PR1|Mux39~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~49 ;
wire \ALUOPUNIT|ALU1|Add0~50_combout ;
wire \DATAFETCHUNIT|M4|output[25]~49_combout ;
wire \ALUOPUNIT|m2|output[25]~25_combout ;
wire \ALUOPUNIT|ALU1|Add1~75 ;
wire \ALUOPUNIT|ALU1|Add1~76_combout ;
wire \DATAFETCHUNIT|M4|output[25]~50_combout ;
wire \DATAFETCHUNIT|M4|output[25]~51_combout ;
wire \RegFetchUnit|PR1|reg[0][25]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][25]~regout ;
wire \RegFetchUnit|PR1|Mux6~0_combout ;
wire \RegFetchUnit|PR1|Mux6~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~77 ;
wire \ALUOPUNIT|ALU1|Add1~78_combout ;
wire \DATAFETCHUNIT|M4|output[26]~53_combout ;
wire \ALUOPUNIT|ALU1|Add0~51 ;
wire \ALUOPUNIT|ALU1|Add0~52_combout ;
wire \DATAFETCHUNIT|M4|output[26]~52_combout ;
wire \DATAFETCHUNIT|M4|output[26]~54_combout ;
wire \RegFetchUnit|PR1|reg[1][26]~regout ;
wire \RegFetchUnit|PR1|Mux37~0_combout ;
wire \RegFetchUnit|PR1|Mux37~1_combout ;
wire \ALUOPUNIT|m2|output[26]~26_combout ;
wire \ALUOPUNIT|ALU1|Add1~79 ;
wire \ALUOPUNIT|ALU1|Add1~80_combout ;
wire \DATAFETCHUNIT|M4|output[27]~56_combout ;
wire \ALUOPUNIT|ALU1|Add0~53 ;
wire \ALUOPUNIT|ALU1|Add0~54_combout ;
wire \DATAFETCHUNIT|M4|output[27]~55_combout ;
wire \DATAFETCHUNIT|M4|output[27]~57_combout ;
wire \RegFetchUnit|PR1|reg[0][27]~regout ;
wire \RegFetchUnit|PR1|Mux36~0_combout ;
wire \RegFetchUnit|PR1|Mux36~1_combout ;
wire \DATAFETCHUNIT|M4|output[4]~4_combout ;
wire \RegFetchUnit|PR1|reg[2][4]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[2][4]~regout ;
wire \RegFetchUnit|PR1|reg[1][4]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][4]~regout ;
wire \RegFetchUnit|PR1|Mux59~0_combout ;
wire \RegFetchUnit|PR1|Mux59~1_combout ;
wire \ALUOPUNIT|m2|output[4]~4_combout ;
wire \ALUOPUNIT|ALU1|Add0~8_combout ;
wire \ALUOPUNIT|ALU1|Add1~16_combout ;
wire \ALUOPUNIT|ALU1|Add1~18_combout ;
wire \ALUOPUNIT|ALU1|Add1~19_combout ;
wire \DATAFETCHUNIT|M4|output[3]~3_combout ;
wire \RegFetchUnit|PR1|reg[1][3]~regout ;
wire \RegFetchUnit|PR1|Mux28~0_combout ;
wire \RegFetchUnit|PR1|Mux28~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~12_combout ;
wire \ALUOPUNIT|ALU1|Add1~14_combout ;
wire \ALUOPUNIT|ALU1|Add1~15_combout ;
wire \DATAFETCHUNIT|M4|output[2]~2_combout ;
wire \RegFetchUnit|PR1|reg[0][2]~regout ;
wire \RegFetchUnit|PR1|reg[2][2]~regout ;
wire \RegFetchUnit|PR1|Mux29~0_combout ;
wire \RegFetchUnit|PR1|reg[1][2]~regout ;
wire \RegFetchUnit|PR1|Mux29~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~4_combout ;
wire \ALUOPUNIT|ALU1|Add1~8_combout ;
wire \ALUOPUNIT|ALU1|Add1~10_combout ;
wire \ALUOPUNIT|ALU1|Add1~11_combout ;
wire \DATAFETCHUNIT|M4|output[1]~1_combout ;
wire \RegFetchUnit|PR1|reg[1][1]~regout ;
wire \RegFetchUnit|PR1|Mux30~0_combout ;
wire \RegFetchUnit|PR1|Mux30~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~4_combout ;
wire \ALUOPUNIT|ALU1|Add1~6_combout ;
wire \ALUOPUNIT|ALU1|Add1~7_combout ;
wire \DATAFETCHUNIT|M4|output[0]~0_combout ;
wire \RegFetchUnit|PR1|reg[0][0]~regout ;
wire \RegFetchUnit|PR1|Mux63~0_combout ;
wire \RegFetchUnit|PR1|Mux63~1_combout ;
wire \ALUOPUNIT|m2|output[0]~0_combout ;
wire \ALUOPUNIT|ALU1|Add1~0_combout ;
wire \RegFetchUnit|PR1|reg[2][0]~regout ;
wire \RegFetchUnit|PR1|Mux31~0_combout ;
wire \RegFetchUnit|PR1|reg[1][0]~regout ;
wire \RegFetchUnit|PR1|Mux31~3_combout ;
wire \ALUOPUNIT|ALU1|Add1~2_combout ;
wire \ALUOPUNIT|ALU1|Add1~3_combout ;
wire \ALUOPUNIT|ALU1|Add0~55 ;
wire \ALUOPUNIT|ALU1|Add0~56_combout ;
wire \DATAFETCHUNIT|M4|output[28]~58_combout ;
wire \ALUOPUNIT|ALU1|Add1~81 ;
wire \ALUOPUNIT|ALU1|Add1~82_combout ;
wire \DATAFETCHUNIT|M4|output[28]~59_combout ;
wire \DATAFETCHUNIT|M4|output[28]~60_combout ;
wire \RegFetchUnit|PR1|reg[1][28]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][28]~regout ;
wire \RegFetchUnit|PR1|Mux3~0_combout ;
wire \RegFetchUnit|PR1|Mux3~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~83 ;
wire \ALUOPUNIT|ALU1|Add1~84_combout ;
wire \DATAFETCHUNIT|M4|output[29]~62_combout ;
wire \ALUOPUNIT|ALU1|Add0~57 ;
wire \ALUOPUNIT|ALU1|Add0~58_combout ;
wire \DATAFETCHUNIT|M4|output[29]~61_combout ;
wire \DATAFETCHUNIT|M4|output[29]~63_combout ;
wire \RegFetchUnit|PR1|reg[1][29]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][29]~regout ;
wire \RegFetchUnit|PR1|Mux2~1_combout ;
wire \ALUOPUNIT|ALU1|Add0~59 ;
wire \ALUOPUNIT|ALU1|Add0~60_combout ;
wire \DATAFETCHUNIT|M4|output[30]~64_combout ;
wire \ALUOPUNIT|m2|output[30]~30_combout ;
wire \ALUOPUNIT|ALU1|Add1~85 ;
wire \ALUOPUNIT|ALU1|Add1~86_combout ;
wire \DATAFETCHUNIT|M4|output[30]~65_combout ;
wire \DATAFETCHUNIT|M4|output[30]~66_combout ;
wire \RegFetchUnit|PR1|reg[1][30]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][30]~regout ;
wire \RegFetchUnit|PR1|reg[2][30]~regout ;
wire \RegFetchUnit|PR1|Mux1~0_combout ;
wire \RegFetchUnit|PR1|Mux1~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~87 ;
wire \ALUOPUNIT|ALU1|Add1~88_combout ;
wire \ALUOPUNIT|m2|output[31]~31_combout ;
wire \DATAFETCHUNIT|M4|output[31]~68_combout ;
wire \ALUOPUNIT|ALU1|Add0~61 ;
wire \ALUOPUNIT|ALU1|Add0~62_combout ;
wire \DATAFETCHUNIT|M4|output[31]~67_combout ;
wire \DATAFETCHUNIT|M4|output[31]~69_combout ;
wire \RegFetchUnit|PR1|reg[1][31]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][31]~regout ;
wire \RegFetchUnit|PR1|Mux32~0_combout ;
wire \RegFetchUnit|PR1|Mux32~1_combout ;
wire \RegFetchUnit|PR1|reg[0][11]~regout ;
wire \RegFetchUnit|PR1|Mux20~0_combout ;
wire \RegFetchUnit|PR1|Mux20~1_combout ;
wire \ALUOPUNIT|ALU1|Add1~38_combout ;
wire \ALUOPUNIT|ALU1|Add1~40_combout ;
wire \DATAFETCHUNIT|M4|output[11]~17_combout ;
wire \DATAFETCHUNIT|M4|output[11]~18_combout ;
wire \RegFetchUnit|PR1|reg[2][11]~regout ;
wire \RegFetchUnit|PR1|reg[1][11]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][11]~regout ;
wire \RegFetchUnit|PR1|Mux52~0_combout ;
wire \RegFetchUnit|PR1|Mux52~1_combout ;
wire \ALUOPUNIT|m2|output[11]~11_combout ;
wire \ALUOPUNIT|ALU1|Add0~22_combout ;
wire \ALUOPUNIT|ALU1|Equal2~16_combout ;
wire \ALUOPUNIT|ALU1|Equal2~17_combout ;
wire \ALUOPUNIT|ALU1|Equal2~21_combout ;
wire \ALUOPUNIT|ALU1|Add0~32_combout ;
wire \ALUOPUNIT|ALU1|Add0~28_combout ;
wire \ALUOPUNIT|ALU1|Equal2~18_combout ;
wire \ALUOPUNIT|ALU1|Equal2~19_combout ;
wire \ALUOPUNIT|ALU1|Equal2~20_combout ;
wire \ALUOPUNIT|ALU1|Equal2~22_combout ;
wire \ALUOPUNIT|ALU1|Equal2~8_combout ;
wire \ALUOPUNIT|ALU1|Equal2~9_combout ;
wire \ALUOPUNIT|ALU1|Equal2~10_combout ;
wire \ALUOPUNIT|ALU1|Equal2~11_combout ;
wire \ALUOPUNIT|ALU1|Equal2~13_combout ;
wire \ALUOPUNIT|ALU1|Equal2~5_combout ;
wire \ALUOPUNIT|ALU1|Equal2~2_combout ;
wire \ALUOPUNIT|ALU1|Equal2~1_combout ;
wire \ALUOPUNIT|ALU1|Equal2~3_combout ;
wire \ALUOPUNIT|ALU1|Equal2~4_combout ;
wire \ALUOPUNIT|ALU1|Equal2~6_combout ;
wire \ALUOPUNIT|ALU1|Equal2~7_combout ;
wire \ALUOPUNIT|ALU1|Equal2~26_combout ;
wire \ALUOPUNIT|ALU1|zero~combout ;
wire \comb~5_combout ;
wire \comb~14_combout ;
wire \InstFetchUnit|PCAdder|Add0~9 ;
wire \InstFetchUnit|PCAdder|Add0~10_combout ;
wire \InstFetchUnit|PCReg|pcNew[6]~39 ;
wire \InstFetchUnit|PCReg|pcNew[7]~40_combout ;
wire \InstFetchUnit|PCAdder|Add0~11 ;
wire \InstFetchUnit|PCAdder|Add0~12_combout ;
wire \InstFetchUnit|PCReg|pcNew[7]~41 ;
wire \InstFetchUnit|PCReg|pcNew[8]~42_combout ;
wire \InstFetchUnit|instmemory|Mux4~1_combout ;
wire \InstFetchUnit|PCReg|pcNew[8]~43 ;
wire \InstFetchUnit|PCReg|pcNew[9]~44_combout ;
wire \InstFetchUnit|PCAdder|Add0~13 ;
wire \InstFetchUnit|PCAdder|Add0~14_combout ;
wire \InstFetchUnit|PCReg|pcNew[9]~45 ;
wire \InstFetchUnit|PCReg|pcNew[10]~46_combout ;
wire \InstFetchUnit|PCAdder|Add0~15 ;
wire \InstFetchUnit|PCAdder|Add0~16_combout ;
wire \InstFetchUnit|PCReg|pcNew[10]~47 ;
wire \InstFetchUnit|PCReg|pcNew[11]~48_combout ;
wire \InstFetchUnit|PCAdder|Add0~17 ;
wire \InstFetchUnit|PCAdder|Add0~18_combout ;
wire \InstFetchUnit|PCReg|pcNew[11]~49 ;
wire \InstFetchUnit|PCReg|pcNew[12]~50_combout ;
wire \InstFetchUnit|PCAdder|Add0~19 ;
wire \InstFetchUnit|PCAdder|Add0~20_combout ;
wire \InstFetchUnit|PCReg|pcNew[12]~51 ;
wire \InstFetchUnit|PCReg|pcNew[13]~52_combout ;
wire \InstFetchUnit|PCAdder|Add0~21 ;
wire \InstFetchUnit|PCAdder|Add0~22_combout ;
wire \InstFetchUnit|PCAdder|Add0~23 ;
wire \InstFetchUnit|PCAdder|Add0~24_combout ;
wire \InstFetchUnit|PCReg|pcNew[13]~53 ;
wire \InstFetchUnit|PCReg|pcNew[14]~54_combout ;
wire \InstFetchUnit|PCReg|pcNew[14]~55 ;
wire \InstFetchUnit|PCReg|pcNew[15]~56_combout ;
wire \InstFetchUnit|PCAdder|Add0~25 ;
wire \InstFetchUnit|PCAdder|Add0~26_combout ;
wire \InstFetchUnit|PCReg|pcNew[15]~57 ;
wire \InstFetchUnit|PCReg|pcNew[16]~58_combout ;
wire \InstFetchUnit|PCAdder|Add0~27 ;
wire \InstFetchUnit|PCAdder|Add0~28_combout ;
wire \InstFetchUnit|PCAdder|Add0~29 ;
wire \InstFetchUnit|PCAdder|Add0~30_combout ;
wire \InstFetchUnit|PCReg|pcNew[16]~59 ;
wire \InstFetchUnit|PCReg|pcNew[17]~60_combout ;
wire \InstFetchUnit|PCAdder|Add0~31 ;
wire \InstFetchUnit|PCAdder|Add0~32_combout ;
wire \InstFetchUnit|PCReg|pcNew[17]~61 ;
wire \InstFetchUnit|PCReg|pcNew[18]~62_combout ;
wire \InstFetchUnit|PCAdder|Add0~33 ;
wire \InstFetchUnit|PCAdder|Add0~34_combout ;
wire \InstFetchUnit|PCReg|pcNew[18]~63 ;
wire \InstFetchUnit|PCReg|pcNew[19]~64_combout ;
wire \InstFetchUnit|PCAdder|Add0~35 ;
wire \InstFetchUnit|PCAdder|Add0~36_combout ;
wire \InstFetchUnit|PCReg|pcNew[19]~65 ;
wire \InstFetchUnit|PCReg|pcNew[20]~66_combout ;
wire \InstFetchUnit|PCAdder|Add0~37 ;
wire \InstFetchUnit|PCAdder|Add0~38_combout ;
wire \InstFetchUnit|PCReg|pcNew[20]~67 ;
wire \InstFetchUnit|PCReg|pcNew[21]~68_combout ;
wire \InstFetchUnit|PCAdder|Add0~39 ;
wire \InstFetchUnit|PCAdder|Add0~40_combout ;
wire \InstFetchUnit|PCReg|pcNew[21]~69 ;
wire \InstFetchUnit|PCReg|pcNew[22]~70_combout ;
wire \InstFetchUnit|PCAdder|Add0~41 ;
wire \InstFetchUnit|PCAdder|Add0~42_combout ;
wire \InstFetchUnit|PCReg|pcNew[22]~71 ;
wire \InstFetchUnit|PCReg|pcNew[23]~72_combout ;
wire \InstFetchUnit|PCReg|pcNew[23]~73 ;
wire \InstFetchUnit|PCReg|pcNew[24]~74_combout ;
wire \InstFetchUnit|PCAdder|Add0~43 ;
wire \InstFetchUnit|PCAdder|Add0~44_combout ;
wire \InstFetchUnit|PCReg|pcNew[24]~75 ;
wire \InstFetchUnit|PCReg|pcNew[25]~76_combout ;
wire \InstFetchUnit|PCAdder|Add0~45 ;
wire \InstFetchUnit|PCAdder|Add0~46_combout ;
wire \InstFetchUnit|PCReg|pcNew[25]~77 ;
wire \InstFetchUnit|PCReg|pcNew[26]~78_combout ;
wire \InstFetchUnit|PCAdder|Add0~47 ;
wire \InstFetchUnit|PCAdder|Add0~48_combout ;
wire \InstFetchUnit|PCReg|pcNew[26]~79 ;
wire \InstFetchUnit|PCReg|pcNew[27]~80_combout ;
wire \InstFetchUnit|PCAdder|Add0~49 ;
wire \InstFetchUnit|PCAdder|Add0~50_combout ;
wire \InstFetchUnit|PCReg|pcNew[27]~81 ;
wire \InstFetchUnit|PCReg|pcNew[28]~82_combout ;
wire \InstFetchUnit|PCAdder|Add0~51 ;
wire \InstFetchUnit|PCAdder|Add0~52_combout ;
wire \InstFetchUnit|PCReg|pcNew[28]~83 ;
wire \InstFetchUnit|PCReg|pcNew[29]~84_combout ;
wire \InstFetchUnit|PCAdder|Add0~53 ;
wire \InstFetchUnit|PCAdder|Add0~54_combout ;
wire \InstFetchUnit|PCReg|pcNew[29]~85 ;
wire \InstFetchUnit|PCReg|pcNew[30]~86_combout ;
wire \InstFetchUnit|PCAdder|Add0~55 ;
wire \InstFetchUnit|PCAdder|Add0~56_combout ;
wire \InstFetchUnit|PCAdder|Add0~57 ;
wire \InstFetchUnit|PCAdder|Add0~58_combout ;
wire \InstFetchUnit|PCReg|pcNew[30]~87 ;
wire \InstFetchUnit|PCReg|pcNew[31]~88_combout ;
wire \RegFetchUnit|PR1|reg[0][9]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[0][9]~regout ;
wire \RegFetchUnit|PR1|reg[1][10]~regout ;
wire \RegFetchUnit|PR1|reg[1][14]~regout ;
wire \RegFetchUnit|PR1|reg[1][20]~feeder_combout ;
wire \RegFetchUnit|PR1|reg[1][20]~regout ;
wire \RegFetchUnit|PR1|reg[1][25]~regout ;
wire \RegFetchUnit|PR1|reg[2][8]~regout ;
wire \RegFetchUnit|PR1|reg[2][15]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][0]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|Decoder0~0_combout ;
wire \DATAFETCHUNIT|DM1|Decoder0~1_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][0]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][1]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][2]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][2]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][3]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][4]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][4]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][5]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][6]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][7]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][8]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][9]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][10]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][11]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][12]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][13]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][14]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][15]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][16]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][17]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][17]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][18]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][18]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][19]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][19]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][20]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][20]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][21]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][21]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][22]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][23]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][23]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][24]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][25]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][25]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][26]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][26]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][27]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][28]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][29]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][29]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][30]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[0][30]~regout ;
wire \DATAFETCHUNIT|DM1|MData[0][31]~regout ;
wire \DATAFETCHUNIT|DM1|Decoder0~2_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][0]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][1]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][2]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][2]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][3]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][3]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][4]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][4]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][5]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][5]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][6]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][6]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][7]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][7]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][8]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][8]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][9]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][9]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][10]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][11]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][11]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][12]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][12]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][13]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][14]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][15]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][16]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][17]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][18]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][19]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][20]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][20]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][21]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][22]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][22]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][23]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][24]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][24]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][25]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][25]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][26]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][27]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][28]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][29]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][29]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][30]~regout ;
wire \DATAFETCHUNIT|DM1|MData[1][31]~feeder_combout ;
wire \DATAFETCHUNIT|DM1|MData[1][31]~regout ;
wire \H1|Mux6~0_combout ;
wire \H1|Mux5~0_combout ;
wire \H1|Mux0~0_combout ;
wire \H1|Mux13~0_combout ;
wire \H1|Mux12~0_combout ;
wire \H1|Mux11~0_combout ;
wire \H1|Mux10~0_combout ;
wire \H1|Mux9~0_combout ;
wire \H1|Mux8~0_combout ;
wire \H1|Mux7~0_combout ;
wire \H2|Mux6~0_combout ;
wire \H2|Mux5~0_combout ;
wire \H2|Mux4~0_combout ;
wire \H2|Mux3~0_combout ;
wire \H2|Mux2~0_combout ;
wire \H2|Mux1~0_combout ;
wire \H2|Mux0~0_combout ;
wire \H2|Mux13~0_combout ;
wire \H2|Mux12~0_combout ;
wire \H2|Mux11~0_combout ;
wire \H2|Mux10~0_combout ;
wire \H2|Mux9~0_combout ;
wire \H2|Mux8~0_combout ;
wire \H2|Mux7~0_combout ;
wire \H3|Mux6~0_combout ;
wire \H3|Mux5~0_combout ;
wire \H3|Mux4~0_combout ;
wire \H3|Mux3~0_combout ;
wire \H3|Mux2~0_combout ;
wire \H3|Mux1~0_combout ;
wire \H3|Mux0~0_combout ;
wire \H3|Mux13~0_combout ;
wire \H3|Mux12~0_combout ;
wire \H3|Mux11~0_combout ;
wire \H3|Mux10~0_combout ;
wire \H3|Mux9~0_combout ;
wire \H3|Mux8~0_combout ;
wire \H3|Mux7~0_combout ;
wire \H4|Mux6~0_combout ;
wire \H4|Mux5~0_combout ;
wire \H4|Mux4~0_combout ;
wire \H4|Mux3~0_combout ;
wire \H4|Mux2~0_combout ;
wire \H4|Mux1~0_combout ;
wire \H4|Mux0~0_combout ;
wire \H4|Mux13~0_combout ;
wire \H4|Mux12~0_combout ;
wire \H4|Mux11~0_combout ;
wire \H4|Mux10~0_combout ;
wire \H4|Mux9~0_combout ;
wire \H4|Mux8~0_combout ;
wire \H4|Mux7~0_combout ;
wire [31:0] \InstFetchUnit|PCReg|pcNew ;
wire [31:0] \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b ;

wire [31:0] \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [0] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [1] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [2] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [3] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [4] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [5] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [6] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [7] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [8] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [9] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [10] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [11] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [12] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [13] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [14] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [15] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [16] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [17] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [18] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [19] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [20] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [21] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [22] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [23] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [24] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [25] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [26] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [27] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [28] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [29] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [30] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [31] = \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: LCCOMB_X58_Y27_N0
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~0 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~0_combout  = (\RegFetchUnit|PR1|Mux31~3_combout  & (\ALUOPUNIT|m2|output[0]~0_combout  $ (VCC))) # (!\RegFetchUnit|PR1|Mux31~3_combout  & (\ALUOPUNIT|m2|output[0]~0_combout  & VCC))
// \ALUOPUNIT|ALU1|Add0~1  = CARRY((\RegFetchUnit|PR1|Mux31~3_combout  & \ALUOPUNIT|m2|output[0]~0_combout ))

	.dataa(\RegFetchUnit|PR1|Mux31~3_combout ),
	.datab(\ALUOPUNIT|m2|output[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add0~0_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~1 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~0 .lut_mask = 16'h6688;
defparam \ALUOPUNIT|ALU1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~2 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~2_combout  = (\ALUOPUNIT|m2|output[1]~1_combout  & ((\RegFetchUnit|PR1|Mux30~1_combout  & (\ALUOPUNIT|ALU1|Add0~1  & VCC)) # (!\RegFetchUnit|PR1|Mux30~1_combout  & (!\ALUOPUNIT|ALU1|Add0~1 )))) # (!\ALUOPUNIT|m2|output[1]~1_combout  & 
// ((\RegFetchUnit|PR1|Mux30~1_combout  & (!\ALUOPUNIT|ALU1|Add0~1 )) # (!\RegFetchUnit|PR1|Mux30~1_combout  & ((\ALUOPUNIT|ALU1|Add0~1 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~3  = CARRY((\ALUOPUNIT|m2|output[1]~1_combout  & (!\RegFetchUnit|PR1|Mux30~1_combout  & !\ALUOPUNIT|ALU1|Add0~1 )) # (!\ALUOPUNIT|m2|output[1]~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~1 ) # (!\RegFetchUnit|PR1|Mux30~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[1]~1_combout ),
	.datab(\RegFetchUnit|PR1|Mux30~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~1 ),
	.combout(\ALUOPUNIT|ALU1|Add0~2_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~3 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~2 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~6 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~6_combout  = (\RegFetchUnit|PR1|Mux28~1_combout  & ((\ALUOPUNIT|m2|output[3]~3_combout  & (\ALUOPUNIT|ALU1|Add0~5  & VCC)) # (!\ALUOPUNIT|m2|output[3]~3_combout  & (!\ALUOPUNIT|ALU1|Add0~5 )))) # (!\RegFetchUnit|PR1|Mux28~1_combout  & 
// ((\ALUOPUNIT|m2|output[3]~3_combout  & (!\ALUOPUNIT|ALU1|Add0~5 )) # (!\ALUOPUNIT|m2|output[3]~3_combout  & ((\ALUOPUNIT|ALU1|Add0~5 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~7  = CARRY((\RegFetchUnit|PR1|Mux28~1_combout  & (!\ALUOPUNIT|m2|output[3]~3_combout  & !\ALUOPUNIT|ALU1|Add0~5 )) # (!\RegFetchUnit|PR1|Mux28~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~5 ) # (!\ALUOPUNIT|m2|output[3]~3_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux28~1_combout ),
	.datab(\ALUOPUNIT|m2|output[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~5 ),
	.combout(\ALUOPUNIT|ALU1|Add0~6_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~7 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~6 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~34 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~34_combout  = (\ALUOPUNIT|m2|output[17]~17_combout  & ((\RegFetchUnit|PR1|Mux14~1_combout  & (\ALUOPUNIT|ALU1|Add0~33  & VCC)) # (!\RegFetchUnit|PR1|Mux14~1_combout  & (!\ALUOPUNIT|ALU1|Add0~33 )))) # 
// (!\ALUOPUNIT|m2|output[17]~17_combout  & ((\RegFetchUnit|PR1|Mux14~1_combout  & (!\ALUOPUNIT|ALU1|Add0~33 )) # (!\RegFetchUnit|PR1|Mux14~1_combout  & ((\ALUOPUNIT|ALU1|Add0~33 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~35  = CARRY((\ALUOPUNIT|m2|output[17]~17_combout  & (!\RegFetchUnit|PR1|Mux14~1_combout  & !\ALUOPUNIT|ALU1|Add0~33 )) # (!\ALUOPUNIT|m2|output[17]~17_combout  & ((!\ALUOPUNIT|ALU1|Add0~33 ) # (!\RegFetchUnit|PR1|Mux14~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[17]~17_combout ),
	.datab(\RegFetchUnit|PR1|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~33 ),
	.combout(\ALUOPUNIT|ALU1|Add0~34_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~35 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~34 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 (
	.portawe(\CONTROLLER|Mux6~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk_1~combout ),
	.clk1(!\Clk_1~combout ),
	.ena0(\CONTROLLER|Mux6~10_combout ),
	.ena1(\CONTROLLER|Mux3~8_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegFetchUnit|PR1|Mux63~1_combout ,\RegFetchUnit|PR1|Mux62~4_combout ,\RegFetchUnit|PR1|Mux61~4_combout ,\RegFetchUnit|PR1|Mux60~1_combout ,\RegFetchUnit|PR1|Mux59~1_combout ,\RegFetchUnit|PR1|Mux58~1_combout ,\RegFetchUnit|PR1|Mux57~1_combout ,
\RegFetchUnit|PR1|Mux56~1_combout ,\RegFetchUnit|PR1|Mux55~1_combout ,\RegFetchUnit|PR1|Mux54~1_combout ,\RegFetchUnit|PR1|Mux53~1_combout ,\RegFetchUnit|PR1|Mux52~1_combout ,\RegFetchUnit|PR1|Mux51~1_combout ,\RegFetchUnit|PR1|Mux50~1_combout ,
\RegFetchUnit|PR1|Mux49~1_combout ,\RegFetchUnit|PR1|Mux48~1_combout ,\RegFetchUnit|PR1|Mux47~1_combout ,\RegFetchUnit|PR1|Mux46~1_combout ,\RegFetchUnit|PR1|Mux45~1_combout ,\RegFetchUnit|PR1|Mux44~1_combout ,\RegFetchUnit|PR1|Mux43~1_combout ,
\RegFetchUnit|PR1|Mux42~1_combout ,\RegFetchUnit|PR1|Mux41~1_combout ,\RegFetchUnit|PR1|Mux40~1_combout ,\RegFetchUnit|PR1|Mux39~1_combout ,\RegFetchUnit|PR1|Mux38~1_combout ,\RegFetchUnit|PR1|Mux37~1_combout ,\RegFetchUnit|PR1|Mux36~1_combout ,
\RegFetchUnit|PR1|Mux35~1_combout ,\RegFetchUnit|PR1|Mux34~1_combout ,\RegFetchUnit|PR1|Mux33~1_combout ,\RegFetchUnit|PR1|Mux32~1_combout }),
	.portaaddr({\ALUOPUNIT|ALU1|Add1~19_combout ,\ALUOPUNIT|ALU1|Add1~15_combout ,\ALUOPUNIT|ALU1|Add1~11_combout ,\ALUOPUNIT|ALU1|Add1~7_combout ,\ALUOPUNIT|ALU1|Add1~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\ALUOPUNIT|ALU1|Add1~19_combout ,\ALUOPUNIT|ALU1|Add1~15_combout ,\ALUOPUNIT|ALU1|Add1~11_combout ,\ALUOPUNIT|ALU1|Add1~7_combout ,\ALUOPUNIT|ALU1|Add1~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .logical_ram_name = "Datafetch:DATAFETCHUNIT|dataMemory:DM1|altsyncram:MData[0][31]__1|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux7~1 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux7~1_combout  = (\InstFetchUnit|instmemory|Mux7~0_combout ) # (\InstFetchUnit|PCReg|pcNew [6])

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux7~0_combout ),
	.datac(vcc),
	.datad(\InstFetchUnit|PCReg|pcNew [6]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux7~1 .lut_mask = 16'hFFCC;
defparam \InstFetchUnit|instmemory|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux11~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux11~0_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (((\InstFetchUnit|PCReg|pcNew [3] & !\InstFetchUnit|PCReg|pcNew [5])))) # (!\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCReg|pcNew [2] & (!\InstFetchUnit|PCReg|pcNew [3] 
// & \InstFetchUnit|PCReg|pcNew [5])))

	.dataa(\InstFetchUnit|PCReg|pcNew [2]),
	.datab(\InstFetchUnit|PCReg|pcNew [4]),
	.datac(\InstFetchUnit|PCReg|pcNew [3]),
	.datad(\InstFetchUnit|PCReg|pcNew [5]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux11~0 .lut_mask = 16'h01C0;
defparam \InstFetchUnit|instmemory|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux11~1 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux11~1_combout  = (!\InstFetchUnit|PCReg|pcNew [6] & \InstFetchUnit|instmemory|Mux11~0_combout )

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|instmemory|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux11~1 .lut_mask = 16'h3030;
defparam \InstFetchUnit|instmemory|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux61~2 (
// Equation(s):
// \RegFetchUnit|PR1|Mux61~2_combout  = (\RegFetchUnit|PR1|reg[2][2]~regout  & (!\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|instmemory|Mux23~0_combout  & \InstFetchUnit|instmemory|Mux22~0_combout )))

	.dataa(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux61~2 .lut_mask = 16'h2000;
defparam \RegFetchUnit|PR1|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneii_lcell_comb \ALUOPUNIT|m2|output[2]~2 (
// Equation(s):
// \ALUOPUNIT|m2|output[2]~2_combout  = (!\CONTROLLER|Mux7~8_combout  & ((\RegFetchUnit|PR1|Mux61~2_combout ) # ((!\InstFetchUnit|instmemory|Mux22~1_combout  & \RegFetchUnit|PR1|Mux61~3_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\RegFetchUnit|PR1|Mux61~2_combout ),
	.datad(\RegFetchUnit|PR1|Mux61~3_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[2]~2 .lut_mask = 16'h5150;
defparam \ALUOPUNIT|m2|output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux25~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux25~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (((\RegFetchUnit|PR1|reg[0][6]~regout )))) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[2][6]~regout )) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[0][6]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux25~0 .lut_mask = 16'hCACC;
defparam \RegFetchUnit|PR1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux23~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux23~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][8]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[2][8]~regout ))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][8]~regout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\RegFetchUnit|PR1|reg[0][8]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][8]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux23~0 .lut_mask = 16'hD8CC;
defparam \RegFetchUnit|PR1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneii_lcell_comb \ALUOPUNIT|m2|output[8]~8 (
// Equation(s):
// \ALUOPUNIT|m2|output[8]~8_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux55~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux55~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[8]~8 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux49~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux49~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][14]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][14]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][14]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][14]~regout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux49~0 .lut_mask = 16'hCCAA;
defparam \RegFetchUnit|PR1|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux15~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux15~0_combout  = (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\InstFetchUnit|instmemory|Mux18~1_combout  & ((\RegFetchUnit|PR1|reg[0][16]~regout ))) # (!\InstFetchUnit|instmemory|Mux18~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][16]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][16]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][16]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux15~0 .lut_mask = 16'h5044;
defparam \RegFetchUnit|PR1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneii_lcell_comb \ALUOPUNIT|m2|output[18]~18 (
// Equation(s):
// \ALUOPUNIT|m2|output[18]~18_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux45~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux45~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[18]~18 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux7~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux7~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & (\RegFetchUnit|PR1|reg[2][24]~regout )) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[0][24]~regout 
// )))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][24]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][24]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux7~0 .lut_mask = 16'h88A0;
defparam \RegFetchUnit|PR1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux7~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux7~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux7~0_combout ) # ((\RegFetchUnit|PR1|reg[1][24]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][24]~regout ),
	.datab(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux7~1 .lut_mask = 16'h0F08;
defparam \RegFetchUnit|PR1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux38~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux38~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][25]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][25]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][25]~regout ),
	.datab(vcc),
	.datac(\RegFetchUnit|PR1|reg[1][25]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux38~0 .lut_mask = 16'hAAF0;
defparam \RegFetchUnit|PR1|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneii_lcell_comb \ALUOPUNIT|m2|output[28]~28 (
// Equation(s):
// \ALUOPUNIT|m2|output[28]~28_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux35~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux35~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[28]~28 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux2~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux2~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & (\RegFetchUnit|PR1|reg[2][29]~regout )) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[0][29]~regout 
// )))))

	.dataa(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][29]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][29]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux2~0 .lut_mask = 16'hD800;
defparam \RegFetchUnit|PR1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~0 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~0_combout  = (!\ALUOPUNIT|ALU1|Add1~8_combout  & (!\ALUOPUNIT|ALU1|Add1~4_combout  & (!\ALUOPUNIT|ALU1|Add1~12_combout  & !\ALUOPUNIT|ALU1|Add1~0_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~4_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~12_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~0 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~12 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~12_combout  = (\ALUOPUNIT|ALU1|Add0~2_combout ) # ((\ALUOPUNIT|ALU1|Add0~4_combout ) # ((\ALUOPUNIT|ALU1|Add0~8_combout ) # (\ALUOPUNIT|ALU1|Add0~6_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add0~2_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~4_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~8_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~6_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~12 .lut_mask = 16'hFFFE;
defparam \ALUOPUNIT|ALU1|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~14 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~14_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~12_combout  & !\ALUOPUNIT|ALU1|Add0~10_combout ))

	.dataa(vcc),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~12_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~10_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~14 .lut_mask = 16'hCCCF;
defparam \ALUOPUNIT|ALU1|Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~15 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~15_combout  = (\ALUOPUNIT|ALU1|Equal2~14_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~14_combout  & !\ALUOPUNIT|ALU1|Add0~16_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Add0~14_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~16_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~14_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~15 .lut_mask = 16'hCD00;
defparam \ALUOPUNIT|ALU1|Equal2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~23 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~23_combout  = (\ALUOPUNIT|ALU1|Add0~44_combout ) # ((\ALUOPUNIT|ALU1|Add0~60_combout ) # (\ALUOPUNIT|ALU1|Add0~62_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~44_combout ),
	.datab(vcc),
	.datac(\ALUOPUNIT|ALU1|Add0~60_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~62_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~23 .lut_mask = 16'hFFFA;
defparam \ALUOPUNIT|ALU1|Equal2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~24 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~24_combout  = (\ALUOPUNIT|ALU1|Add0~48_combout ) # ((\ALUOPUNIT|ALU1|Add0~42_combout ) # (\ALUOPUNIT|ALU1|Add0~46_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~48_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~42_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~46_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~24 .lut_mask = 16'hFEFE;
defparam \ALUOPUNIT|ALU1|Equal2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~25 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~25_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~58_combout  & (!\ALUOPUNIT|ALU1|Equal2~24_combout  & !\ALUOPUNIT|ALU1|Equal2~23_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~58_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~24_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~23_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~25 .lut_mask = 16'hAAAB;
defparam \ALUOPUNIT|ALU1|Equal2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk_1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk_1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk_1));
// synopsys translate_off
defparam \Clk_1~I .input_async_reset = "none";
defparam \Clk_1~I .input_power_up = "low";
defparam \Clk_1~I .input_register_mode = "none";
defparam \Clk_1~I .input_sync_reset = "none";
defparam \Clk_1~I .oe_async_reset = "none";
defparam \Clk_1~I .oe_power_up = "low";
defparam \Clk_1~I .oe_register_mode = "none";
defparam \Clk_1~I .oe_sync_reset = "none";
defparam \Clk_1~I .operation_mode = "input";
defparam \Clk_1~I .output_async_reset = "none";
defparam \Clk_1~I .output_power_up = "low";
defparam \Clk_1~I .output_register_mode = "none";
defparam \Clk_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~0 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~0_combout  = \InstFetchUnit|PCReg|pcNew [2] $ (VCC)
// \InstFetchUnit|PCAdder|Add0~1  = CARRY(\InstFetchUnit|PCReg|pcNew [2])

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\InstFetchUnit|PCAdder|Add0~0_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~1 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~0 .lut_mask = 16'h33CC;
defparam \InstFetchUnit|PCAdder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[2]~30 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[2]~30_combout  = (\InstFetchUnit|instmemory|Mux7~1_combout  & (\InstFetchUnit|PCAdder|Add0~0_combout  & VCC)) # (!\InstFetchUnit|instmemory|Mux7~1_combout  & (\InstFetchUnit|PCAdder|Add0~0_combout  $ (VCC)))
// \InstFetchUnit|PCReg|pcNew[2]~31  = CARRY((!\InstFetchUnit|instmemory|Mux7~1_combout  & \InstFetchUnit|PCAdder|Add0~0_combout ))

	.dataa(\InstFetchUnit|instmemory|Mux7~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\InstFetchUnit|PCReg|pcNew[2]~30_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[2]~31 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[2]~30 .lut_mask = 16'h9944;
defparam \InstFetchUnit|PCReg|pcNew[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~2 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~2_combout  = (\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCAdder|Add0~1 )) # (!\InstFetchUnit|PCReg|pcNew [3] & ((\InstFetchUnit|PCAdder|Add0~1 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~3  = CARRY((!\InstFetchUnit|PCAdder|Add0~1 ) # (!\InstFetchUnit|PCReg|pcNew [3]))

	.dataa(\InstFetchUnit|PCReg|pcNew [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~1 ),
	.combout(\InstFetchUnit|PCAdder|Add0~2_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~3 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~2 .lut_mask = 16'h5A5F;
defparam \InstFetchUnit|PCAdder|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[3]~32 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[3]~32_combout  = (\InstFetchUnit|PCAdder|Add0~2_combout  & (!\InstFetchUnit|PCReg|pcNew[2]~31 )) # (!\InstFetchUnit|PCAdder|Add0~2_combout  & ((\InstFetchUnit|PCReg|pcNew[2]~31 ) # (GND)))
// \InstFetchUnit|PCReg|pcNew[3]~33  = CARRY((!\InstFetchUnit|PCReg|pcNew[2]~31 ) # (!\InstFetchUnit|PCAdder|Add0~2_combout ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCAdder|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[2]~31 ),
	.combout(\InstFetchUnit|PCReg|pcNew[3]~32_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[3]~33 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[3]~32 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCReg|pcNew[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N5
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[3] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[3]~32_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [3]));

// Location: LCCOMB_X62_Y24_N6
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~4 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~4_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCAdder|Add0~3  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCAdder|Add0~3  & VCC))
// \InstFetchUnit|PCAdder|Add0~5  = CARRY((\InstFetchUnit|PCReg|pcNew [4] & !\InstFetchUnit|PCAdder|Add0~3 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~3 ),
	.combout(\InstFetchUnit|PCAdder|Add0~4_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~5 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~4 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~6 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~6_combout  = (\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCAdder|Add0~5 )) # (!\InstFetchUnit|PCReg|pcNew [5] & ((\InstFetchUnit|PCAdder|Add0~5 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~7  = CARRY((!\InstFetchUnit|PCAdder|Add0~5 ) # (!\InstFetchUnit|PCReg|pcNew [5]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~5 ),
	.combout(\InstFetchUnit|PCAdder|Add0~6_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~7 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~6 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[4]~34 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[4]~34_combout  = (\InstFetchUnit|PCAdder|Add0~4_combout  & (\InstFetchUnit|PCReg|pcNew[3]~33  $ (GND))) # (!\InstFetchUnit|PCAdder|Add0~4_combout  & (!\InstFetchUnit|PCReg|pcNew[3]~33  & VCC))
// \InstFetchUnit|PCReg|pcNew[4]~35  = CARRY((\InstFetchUnit|PCAdder|Add0~4_combout  & !\InstFetchUnit|PCReg|pcNew[3]~33 ))

	.dataa(\InstFetchUnit|PCAdder|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[3]~33 ),
	.combout(\InstFetchUnit|PCReg|pcNew[4]~34_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[4]~35 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[4]~34 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCReg|pcNew[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[5]~36 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[5]~36_combout  = (\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~6_combout  & (\InstFetchUnit|PCReg|pcNew[4]~35  & VCC)) # (!\InstFetchUnit|PCAdder|Add0~6_combout  & (!\InstFetchUnit|PCReg|pcNew[4]~35 
// )))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~6_combout  & (!\InstFetchUnit|PCReg|pcNew[4]~35 )) # (!\InstFetchUnit|PCAdder|Add0~6_combout  & ((\InstFetchUnit|PCReg|pcNew[4]~35 ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[5]~37  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCAdder|Add0~6_combout  & !\InstFetchUnit|PCReg|pcNew[4]~35 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((!\InstFetchUnit|PCReg|pcNew[4]~35 ) # 
// (!\InstFetchUnit|PCAdder|Add0~6_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[4]~35 ),
	.combout(\InstFetchUnit|PCReg|pcNew[5]~36_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[5]~37 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[5]~36 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N9
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[5] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[5]~36_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [5]));

// Location: LCCOMB_X58_Y24_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal1~3 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal1~3_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCReg|pcNew [3] & !\InstFetchUnit|PCReg|pcNew [5])) # (!\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCReg|pcNew [3] & \InstFetchUnit|PCReg|pcNew [5]))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(vcc),
	.datac(\InstFetchUnit|PCReg|pcNew [3]),
	.datad(\InstFetchUnit|PCReg|pcNew [5]),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal1~3 .lut_mask = 16'h05A0;
defparam \ALUOPUNIT|ALU1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal1~6 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal1~6_combout  = (!\InstFetchUnit|PCReg|pcNew [6] & (!\InstFetchUnit|PCReg|pcNew [2] & \ALUOPUNIT|ALU1|Equal1~3_combout ))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(vcc),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\ALUOPUNIT|ALU1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal1~6 .lut_mask = 16'h0500;
defparam \ALUOPUNIT|ALU1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N7
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[4] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[4]~34_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [4]));

// Location: LCCOMB_X62_Y24_N10
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~8 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~8_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|PCAdder|Add0~7  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [6] & (!\InstFetchUnit|PCAdder|Add0~7  & VCC))
// \InstFetchUnit|PCAdder|Add0~9  = CARRY((\InstFetchUnit|PCReg|pcNew [6] & !\InstFetchUnit|PCAdder|Add0~7 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~7 ),
	.combout(\InstFetchUnit|PCAdder|Add0~8_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~9 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~8 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[6]~38 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[6]~38_combout  = ((\InstFetchUnit|instmemory|Mux4~1_combout  $ (\InstFetchUnit|PCAdder|Add0~8_combout  $ (!\InstFetchUnit|PCReg|pcNew[5]~37 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[6]~39  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~8_combout ) # (!\InstFetchUnit|PCReg|pcNew[5]~37 ))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (\InstFetchUnit|PCAdder|Add0~8_combout  & !\InstFetchUnit|PCReg|pcNew[5]~37 )))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[5]~37 ),
	.combout(\InstFetchUnit|PCReg|pcNew[6]~38_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[6]~39 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[6]~38 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N11
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[6] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[6]~38_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [6]));

// Location: LCCOMB_X60_Y24_N18
cycloneii_lcell_comb \CONTROLLER|Mux7~8 (
// Equation(s):
// \CONTROLLER|Mux7~8_combout  = (!\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [6] & ((!\InstFetchUnit|PCReg|pcNew [3]) # (!\InstFetchUnit|PCReg|pcNew [4]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [4]),
	.datac(\InstFetchUnit|PCReg|pcNew [3]),
	.datad(\InstFetchUnit|PCReg|pcNew [6]),
	.cin(gnd),
	.combout(\CONTROLLER|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|Mux7~8 .lut_mask = 16'h0015;
defparam \CONTROLLER|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux4~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux4~0_combout  = (!\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [6] & !\InstFetchUnit|PCReg|pcNew [2])))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [2]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux4~0 .lut_mask = 16'h0001;
defparam \InstFetchUnit|instmemory|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
cycloneii_lcell_comb \CONTROLLER|Mux3~8 (
// Equation(s):
// \CONTROLLER|Mux3~8_combout  = (!\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [6] & \InstFetchUnit|PCReg|pcNew [4])))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\CONTROLLER|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|Mux3~8 .lut_mask = 16'h0100;
defparam \CONTROLLER|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneii_lcell_comb \CONTROLLER|Mux6~10 (
// Equation(s):
// \CONTROLLER|Mux6~10_combout  = (!\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [6] & !\InstFetchUnit|PCReg|pcNew [4])))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\CONTROLLER|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|Mux6~10 .lut_mask = 16'h0004;
defparam \CONTROLLER|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal0~2 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal0~2_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [2] & \InstFetchUnit|PCReg|pcNew [3]))) # (!\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCReg|pcNew [3] & 
// ((!\InstFetchUnit|PCReg|pcNew [2]) # (!\InstFetchUnit|PCReg|pcNew [5]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [4]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\InstFetchUnit|PCReg|pcNew [3]),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal0~2 .lut_mask = 16'h0413;
defparam \ALUOPUNIT|ALU1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal0~3 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal0~3_combout  = (!\InstFetchUnit|PCReg|pcNew [6] & \ALUOPUNIT|ALU1|Equal0~2_combout )

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(vcc),
	.datad(\ALUOPUNIT|ALU1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal0~3 .lut_mask = 16'h3300;
defparam \ALUOPUNIT|ALU1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux17~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux17~0_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [5] & !\InstFetchUnit|PCReg|pcNew [2]))) # (!\InstFetchUnit|PCReg|pcNew [4] & (!\InstFetchUnit|PCReg|pcNew [3] & 
// (\InstFetchUnit|PCReg|pcNew [5] $ (\InstFetchUnit|PCReg|pcNew [2]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [5]),
	.datad(\InstFetchUnit|PCReg|pcNew [2]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux17~0 .lut_mask = 16'h0118;
defparam \InstFetchUnit|instmemory|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux18~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux18~0_combout  = (\InstFetchUnit|PCReg|pcNew [5]) # ((\InstFetchUnit|PCReg|pcNew [3] & ((\InstFetchUnit|PCReg|pcNew [4]))) # (!\InstFetchUnit|PCReg|pcNew [3] & (\InstFetchUnit|PCReg|pcNew [2] & !\InstFetchUnit|PCReg|pcNew 
// [4])))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux18~0 .lut_mask = 16'hEEBA;
defparam \InstFetchUnit|instmemory|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux11~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux11~1_combout  = (!\InstFetchUnit|instmemory|Mux17~0_combout  & (!\InstFetchUnit|PCReg|pcNew [6] & !\InstFetchUnit|instmemory|Mux18~0_combout ))

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|instmemory|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux11~1 .lut_mask = 16'h0003;
defparam \RegFetchUnit|PR1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux16~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux16~0_combout  = (!\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|PCReg|pcNew [3] $ (\InstFetchUnit|PCReg|pcNew [4]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|PCReg|pcNew [3]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux16~0 .lut_mask = 16'h0110;
defparam \InstFetchUnit|instmemory|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux17~1 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux17~1_combout  = (!\InstFetchUnit|PCReg|pcNew [6] & \InstFetchUnit|instmemory|Mux17~0_combout )

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux17~1 .lut_mask = 16'h5500;
defparam \InstFetchUnit|instmemory|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][0]~8 (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][0]~8_combout  = (\InstFetchUnit|PCReg|pcNew [3] & (\InstFetchUnit|PCReg|pcNew [5])) # (!\InstFetchUnit|PCReg|pcNew [3] & ((\InstFetchUnit|PCReg|pcNew [2] & (\InstFetchUnit|PCReg|pcNew [5])) # (!\InstFetchUnit|PCReg|pcNew [2] & 
// ((\InstFetchUnit|PCReg|pcNew [4])))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][0]~8 .lut_mask = 16'hABA8;
defparam \RegFetchUnit|PR1|reg[0][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][0]~24 (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][0]~24_combout  = (\InstFetchUnit|PCReg|pcNew [6]) # (\RegFetchUnit|PR1|reg[0][0]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\RegFetchUnit|PR1|reg[0][0]~8_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][0]~24 .lut_mask = 16'hFFF0;
defparam \RegFetchUnit|PR1|reg[0][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][31] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[31]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][31]~regout ));

// Location: LCCOMB_X56_Y24_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[2][0]~21 (
// Equation(s):
// \RegFetchUnit|PR1|reg[2][0]~21_combout  = (\InstFetchUnit|PCReg|pcNew [3] & ((\InstFetchUnit|PCReg|pcNew [4]))) # (!\InstFetchUnit|PCReg|pcNew [3] & (\InstFetchUnit|PCReg|pcNew [2] & !\InstFetchUnit|PCReg|pcNew [4]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[2][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[2][0]~21 .lut_mask = 16'hCC30;
defparam \RegFetchUnit|PR1|reg[2][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[2][0]~26 (
// Equation(s):
// \RegFetchUnit|PR1|reg[2][0]~26_combout  = (!\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [6] & \RegFetchUnit|PR1|reg[2][0]~21_combout ))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(vcc),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\RegFetchUnit|PR1|reg[2][0]~21_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[2][0]~26 .lut_mask = 16'h0500;
defparam \RegFetchUnit|PR1|reg[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][31] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[31]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][31]~regout ));

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux0~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux0~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[2][31]~regout ))) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// (\RegFetchUnit|PR1|reg[0][31]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[0][31]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][31]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux0~0 .lut_mask = 16'hA820;
defparam \RegFetchUnit|PR1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux0~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux0~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux0~0_combout ) # ((\RegFetchUnit|PR1|reg[1][31]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][31]~regout ),
	.datab(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux0~1 .lut_mask = 16'h0F08;
defparam \RegFetchUnit|PR1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N11
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][29] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[29]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][29]~regout ));

// Location: LCCOMB_X58_Y24_N24
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux23~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux23~0_combout  = (\InstFetchUnit|PCReg|pcNew [6]) # ((\InstFetchUnit|PCReg|pcNew [5]) # (\InstFetchUnit|PCReg|pcNew [4] $ (\InstFetchUnit|PCReg|pcNew [2])))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|PCReg|pcNew [5]),
	.datad(\InstFetchUnit|PCReg|pcNew [2]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux23~0 .lut_mask = 16'hFDFE;
defparam \InstFetchUnit|instmemory|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][29]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][29]~feeder_combout  = \DATAFETCHUNIT|M4|output[29]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[29]~63_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][29]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][29] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][29]~regout ));

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux34~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux34~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][29]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][29]~regout )))

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[0][29]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][29]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux34~0 .lut_mask = 16'hF3C0;
defparam \RegFetchUnit|PR1|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux22~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux22~0_combout  = (\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|PCReg|pcNew [4] $ (\InstFetchUnit|PCReg|pcNew [2])))) # (!\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [4] & 
// (\InstFetchUnit|PCReg|pcNew [5] $ (\InstFetchUnit|PCReg|pcNew [2]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [4]),
	.datad(\InstFetchUnit|PCReg|pcNew [2]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux22~0 .lut_mask = 16'h0542;
defparam \InstFetchUnit|instmemory|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux22~1 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux22~1_combout  = (!\InstFetchUnit|PCReg|pcNew [6] & \InstFetchUnit|instmemory|Mux22~0_combout )

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux22~0_combout ),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux22~1 .lut_mask = 16'h5500;
defparam \InstFetchUnit|instmemory|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux34~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux34~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][29]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux34~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][29]~regout ),
	.datac(\RegFetchUnit|PR1|Mux34~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux34~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneii_lcell_comb \ALUOPUNIT|m2|output[29]~29 (
// Equation(s):
// \ALUOPUNIT|m2|output[29]~29_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux34~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[29]~29 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux7~0 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux7~0_combout  = (\InstFetchUnit|PCReg|pcNew [2] & ((\InstFetchUnit|PCReg|pcNew [5]) # ((\InstFetchUnit|PCReg|pcNew [4] & \InstFetchUnit|PCReg|pcNew [3])))) # (!\InstFetchUnit|PCReg|pcNew [2] & ((\InstFetchUnit|PCReg|pcNew [4]) 
// # ((\InstFetchUnit|PCReg|pcNew [3]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [2]),
	.datab(\InstFetchUnit|PCReg|pcNew [4]),
	.datac(\InstFetchUnit|PCReg|pcNew [3]),
	.datad(\InstFetchUnit|PCReg|pcNew [5]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux7~0 .lut_mask = 16'hFED4;
defparam \InstFetchUnit|instmemory|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux31~2 (
// Equation(s):
// \RegFetchUnit|PR1|Mux31~2_combout  = (!\InstFetchUnit|instmemory|Mux17~0_combout  & (!\InstFetchUnit|PCReg|pcNew [6] & (!\InstFetchUnit|instmemory|Mux16~0_combout  & !\InstFetchUnit|instmemory|Mux18~0_combout )))

	.dataa(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux31~2 .lut_mask = 16'h0001;
defparam \RegFetchUnit|PR1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][30] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[30]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][30]~regout ));

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux33~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux33~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][30]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][30]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][30]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][30]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux33~0 .lut_mask = 16'hFC0C;
defparam \RegFetchUnit|PR1|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux33~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux33~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][30]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux33~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][30]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux33~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux33~1 .lut_mask = 16'h8F80;
defparam \RegFetchUnit|PR1|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][28]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][28]~feeder_combout  = \DATAFETCHUNIT|M4|output[28]~60_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[28]~60_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][28]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][28] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][28]~regout ));

// Location: LCCOMB_X57_Y24_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux35~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux35~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][28]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][28]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][28]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][28]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux35~0 .lut_mask = 16'hFC0C;
defparam \RegFetchUnit|PR1|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][28] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[28]~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][28]~regout ));

// Location: LCCOMB_X57_Y24_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux35~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux35~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[2][28]~regout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & 
// (((\RegFetchUnit|PR1|Mux35~0_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux35~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[2][28]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux35~1 .lut_mask = 16'hD850;
defparam \RegFetchUnit|PR1|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][0]~13 (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][0]~13_combout  = \InstFetchUnit|PCReg|pcNew [2] $ (!\InstFetchUnit|PCReg|pcNew [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\InstFetchUnit|PCReg|pcNew [4]),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][0]~13 .lut_mask = 16'hF00F;
defparam \RegFetchUnit|PR1|reg[1][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][0]~25 (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][0]~25_combout  = (!\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [3] & (!\InstFetchUnit|PCReg|pcNew [6] & \RegFetchUnit|PR1|reg[1][0]~13_combout )))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\RegFetchUnit|PR1|reg[1][0]~13_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][0]~25 .lut_mask = 16'h0100;
defparam \RegFetchUnit|PR1|reg[1][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N23
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][27] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[27]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][27]~regout ));

// Location: LCFF_X58_Y25_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][27] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[27]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][27]~regout ));

// Location: LCCOMB_X58_Y25_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux4~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux4~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & (\RegFetchUnit|PR1|reg[2][27]~regout )) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[0][27]~regout 
// )))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][27]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][27]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux4~0 .lut_mask = 16'hA280;
defparam \RegFetchUnit|PR1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux4~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux4~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux4~0_combout ) # ((\RegFetchUnit|PR1|Mux11~1_combout  & \RegFetchUnit|PR1|reg[1][27]~regout ))))

	.dataa(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][27]~regout ),
	.datac(\RegFetchUnit|PR1|Mux4~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux4~1 .lut_mask = 16'h00F8;
defparam \RegFetchUnit|PR1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneii_lcell_comb \ALUOPUNIT|m2|output[27]~27 (
// Equation(s):
// \ALUOPUNIT|m2|output[27]~27_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux36~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux36~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[27]~27 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][26] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[26]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][26]~regout ));

// Location: LCFF_X58_Y25_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][26] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[26]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][26]~regout ));

// Location: LCCOMB_X58_Y25_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux5~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux5~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[2][26]~regout ))) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// (\RegFetchUnit|PR1|reg[0][26]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[0][26]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][26]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux5~0 .lut_mask = 16'hA088;
defparam \RegFetchUnit|PR1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux5~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux5~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux5~0_combout ) # ((\RegFetchUnit|PR1|Mux11~1_combout  & \RegFetchUnit|PR1|reg[1][26]~regout ))))

	.dataa(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][26]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux5~1 .lut_mask = 16'h0F08;
defparam \RegFetchUnit|PR1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][25] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[25]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][25]~regout ));

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux38~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux38~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (((\InstFetchUnit|instmemory|Mux23~0_combout  & \RegFetchUnit|PR1|reg[2][25]~regout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|Mux38~0_combout 
// ))

	.dataa(\RegFetchUnit|PR1|Mux38~0_combout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\RegFetchUnit|PR1|reg[2][25]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux38~1 .lut_mask = 16'hCA0A;
defparam \RegFetchUnit|PR1|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneii_lcell_comb \ALUOPUNIT|m2|output[24]~24 (
// Equation(s):
// \ALUOPUNIT|m2|output[24]~24_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux39~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\CONTROLLER|Mux7~8_combout ),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux39~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[24]~24 .lut_mask = 16'hB380;
defparam \ALUOPUNIT|m2|output[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][23] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[23]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][23]~regout ));

// Location: LCFF_X55_Y26_N13
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][23] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[23]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][23]~regout ));

// Location: LCCOMB_X58_Y25_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux40~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux40~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][23]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][23]~regout )))

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[0][23]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][23]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux40~0 .lut_mask = 16'hF3C0;
defparam \RegFetchUnit|PR1|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux40~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux40~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][23]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux40~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][23]~regout ),
	.datad(\RegFetchUnit|PR1|Mux40~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux40~1 .lut_mask = 16'hB380;
defparam \RegFetchUnit|PR1|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneii_lcell_comb \ALUOPUNIT|m2|output[23]~23 (
// Equation(s):
// \ALUOPUNIT|m2|output[23]~23_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux40~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux40~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[23]~23 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N13
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][21] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[21]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][21]~regout ));

// Location: LCCOMB_X61_Y26_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][21]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][21]~feeder_combout  = \DATAFETCHUNIT|M4|output[21]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[21]~39_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N9
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][21] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][21]~regout ));

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux42~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux42~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][21]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][21]~regout )))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[0][21]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][21]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux42~0 .lut_mask = 16'hCCF0;
defparam \RegFetchUnit|PR1|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux42~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux42~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][21]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux42~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][21]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux42~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux42~1 .lut_mask = 16'h8F80;
defparam \RegFetchUnit|PR1|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneii_lcell_comb \ALUOPUNIT|m2|output[21]~21 (
// Equation(s):
// \ALUOPUNIT|m2|output[21]~21_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|instmemory|Mux4~0_combout  & (\InstFetchUnit|PCReg|pcNew [5]))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux42~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux42~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[21]~21 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux41~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux41~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][22]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][22]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][22]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|reg[0][22]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux41~0 .lut_mask = 16'hEE22;
defparam \RegFetchUnit|PR1|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux41~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux41~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][22]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux41~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][22]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux41~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux41~1 .lut_mask = 16'h8F80;
defparam \RegFetchUnit|PR1|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux17~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux17~1_combout  = (\InstFetchUnit|instmemory|Mux17~0_combout  & (!\InstFetchUnit|PCReg|pcNew [6] & \InstFetchUnit|instmemory|Mux18~0_combout ))

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|instmemory|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux17~1 .lut_mask = 16'h0C00;
defparam \RegFetchUnit|PR1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][19] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[19]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][19]~regout ));

// Location: LCFF_X59_Y26_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][19] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[19]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][19]~regout ));

// Location: LCCOMB_X58_Y25_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux12~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux12~0_combout  = (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\InstFetchUnit|instmemory|Mux18~1_combout  & (\RegFetchUnit|PR1|reg[0][19]~regout )) # (!\InstFetchUnit|instmemory|Mux18~1_combout  & 
// ((\RegFetchUnit|PR1|reg[1][19]~regout )))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[0][19]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][19]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux12~0 .lut_mask = 16'h00D8;
defparam \RegFetchUnit|PR1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux12~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux12~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux12~0_combout ) # ((\RegFetchUnit|PR1|Mux17~1_combout  & \RegFetchUnit|PR1|reg[2][19]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|Mux17~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][19]~regout ),
	.datad(\RegFetchUnit|PR1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux12~1 .lut_mask = 16'h5540;
defparam \RegFetchUnit|PR1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneii_lcell_comb \ALUOPUNIT|m2|output[19]~19 (
// Equation(s):
// \ALUOPUNIT|m2|output[19]~19_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux44~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux44~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[19]~19 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N13
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][17] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[17]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][17]~regout ));

// Location: LCCOMB_X58_Y23_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux46~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux46~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][17]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][17]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][17]~regout ),
	.datab(vcc),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][17]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux46~0 .lut_mask = 16'hFA0A;
defparam \RegFetchUnit|PR1|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux46~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux46~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][17]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux46~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][17]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux46~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux46~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneii_lcell_comb \ALUOPUNIT|m2|output[17]~17 (
// Equation(s):
// \ALUOPUNIT|m2|output[17]~17_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux46~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux46~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[17]~17 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~58 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~58_combout  = (!\ALUOPUNIT|ALU1|Equal1~6_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\RegFetchUnit|PR1|Mux14~1_combout ) # (\ALUOPUNIT|m2|output[17]~17_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux14~1_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|m2|output[17]~17_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~58 .lut_mask = 16'h5040;
defparam \ALUOPUNIT|ALU1|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][18] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[18]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][18]~regout ));

// Location: LCCOMB_X57_Y23_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][18]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][18]~feeder_combout  = \DATAFETCHUNIT|M4|output[18]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[18]~30_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N21
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][18] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][18]~regout ));

// Location: LCCOMB_X57_Y23_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux45~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux45~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][18]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][18]~regout )))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[0][18]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][18]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux45~0 .lut_mask = 16'hCCF0;
defparam \RegFetchUnit|PR1|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux45~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux45~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][18]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux45~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][18]~regout ),
	.datad(\RegFetchUnit|PR1|Mux45~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux45~1 .lut_mask = 16'hB380;
defparam \RegFetchUnit|PR1|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneii_lcell_comb \ALUOPUNIT|m2|output[16]~16 (
// Equation(s):
// \ALUOPUNIT|m2|output[16]~16_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|instmemory|Mux4~0_combout  & (\InstFetchUnit|PCReg|pcNew [5]))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux47~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux47~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[16]~16 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N23
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][15] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[15]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][15]~regout ));

// Location: LCCOMB_X57_Y25_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux48~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux48~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][15]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][15]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][15]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][15]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux48~0 .lut_mask = 16'hFC0C;
defparam \RegFetchUnit|PR1|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux48~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux48~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][15]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux48~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][15]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux48~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux48~1 .lut_mask = 16'hB380;
defparam \RegFetchUnit|PR1|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux31~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux31~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\InstFetchUnit|PCReg|pcNew [6]) # (\InstFetchUnit|instmemory|Mux18~0_combout )))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux31~1 .lut_mask = 16'h0F0C;
defparam \RegFetchUnit|PR1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux23~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux23~1_combout  = (\RegFetchUnit|PR1|Mux23~0_combout  & ((\RegFetchUnit|PR1|Mux31~1_combout ) # ((\RegFetchUnit|PR1|reg[1][8]~regout  & \RegFetchUnit|PR1|Mux31~2_combout )))) # (!\RegFetchUnit|PR1|Mux23~0_combout  & 
// (\RegFetchUnit|PR1|reg[1][8]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux23~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][8]~regout ),
	.datac(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux23~1 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[2][3]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[2][3]~feeder_combout  = \DATAFETCHUNIT|M4|output[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[3]~3_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N11
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][3] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][3]~regout ));

// Location: LCFF_X58_Y24_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][3] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][3]~regout ));

// Location: LCCOMB_X58_Y24_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux60~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux60~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][3]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][3]~regout )))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux60~0 .lut_mask = 16'hCFC0;
defparam \RegFetchUnit|PR1|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux60~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux60~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][3]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux60~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.datac(\RegFetchUnit|PR1|Mux60~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux60~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux61~3 (
// Equation(s):
// \RegFetchUnit|PR1|Mux61~3_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][2]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][2]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.datab(vcc),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux61~3 .lut_mask = 16'hFA0A;
defparam \RegFetchUnit|PR1|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux61~4 (
// Equation(s):
// \RegFetchUnit|PR1|Mux61~4_combout  = (\RegFetchUnit|PR1|Mux61~2_combout ) # ((\RegFetchUnit|PR1|Mux61~3_combout  & ((\InstFetchUnit|PCReg|pcNew [6]) # (!\InstFetchUnit|instmemory|Mux22~0_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux61~2_combout ),
	.datab(\InstFetchUnit|instmemory|Mux22~0_combout ),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\RegFetchUnit|PR1|Mux61~3_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux61~4 .lut_mask = 16'hFBAA;
defparam \RegFetchUnit|PR1|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N1
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][1] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][1]~regout ));

// Location: LCCOMB_X59_Y27_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux62~2 (
// Equation(s):
// \RegFetchUnit|PR1|Mux62~2_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (!\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|instmemory|Mux22~0_combout  & \RegFetchUnit|PR1|reg[2][1]~regout )))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|instmemory|Mux22~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux62~2 .lut_mask = 16'h2000;
defparam \RegFetchUnit|PR1|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux62~4 (
// Equation(s):
// \RegFetchUnit|PR1|Mux62~4_combout  = (\RegFetchUnit|PR1|Mux62~2_combout ) # ((\RegFetchUnit|PR1|Mux62~3_combout  & ((\InstFetchUnit|PCReg|pcNew [6]) # (!\InstFetchUnit|instmemory|Mux22~0_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux62~3_combout ),
	.datab(\RegFetchUnit|PR1|Mux62~2_combout ),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|instmemory|Mux22~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux62~4 .lut_mask = 16'hECEE;
defparam \RegFetchUnit|PR1|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneii_lcell_comb \ALUOPUNIT|m2|output[5]~5 (
// Equation(s):
// \ALUOPUNIT|m2|output[5]~5_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux58~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux58~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[5]~5 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][5] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][5]~regout ));

// Location: LCFF_X58_Y28_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][5] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[5]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][5]~regout ));

// Location: LCCOMB_X58_Y28_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux26~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux26~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][5]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[2][5]~regout ))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][5]~regout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux26~0 .lut_mask = 16'hD8CC;
defparam \RegFetchUnit|PR1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux26~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux26~1_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux26~0_combout ) # ((\RegFetchUnit|PR1|reg[1][5]~regout  & \RegFetchUnit|PR1|Mux31~2_combout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][5]~regout  & (\RegFetchUnit|PR1|Mux31~2_combout )))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|Mux31~2_combout ),
	.datad(\RegFetchUnit|PR1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux26~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N7
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][4] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][4]~regout ));

// Location: LCCOMB_X58_Y28_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux27~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux27~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (((\RegFetchUnit|PR1|reg[0][4]~regout )))) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[2][4]~regout )) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[0][4]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux27~0 .lut_mask = 16'hE2F0;
defparam \RegFetchUnit|PR1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux27~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux27~1_combout  = (\RegFetchUnit|PR1|reg[1][4]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ) # ((\RegFetchUnit|PR1|Mux31~1_combout  & \RegFetchUnit|PR1|Mux27~0_combout )))) # (!\RegFetchUnit|PR1|reg[1][4]~regout  & 
// (\RegFetchUnit|PR1|Mux31~1_combout  & (\RegFetchUnit|PR1|Mux27~0_combout )))

	.dataa(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datab(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datac(\RegFetchUnit|PR1|Mux27~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux27~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N9
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][1] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][1]~regout ));

// Location: LCCOMB_X58_Y24_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux62~3 (
// Equation(s):
// \RegFetchUnit|PR1|Mux62~3_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][1]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][1]~regout )))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(vcc),
	.datac(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux62~3 .lut_mask = 16'hF5A0;
defparam \RegFetchUnit|PR1|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneii_lcell_comb \ALUOPUNIT|m2|output[1]~1 (
// Equation(s):
// \ALUOPUNIT|m2|output[1]~1_combout  = (!\CONTROLLER|Mux7~8_combout  & ((\RegFetchUnit|PR1|Mux62~2_combout ) # ((!\InstFetchUnit|instmemory|Mux22~1_combout  & \RegFetchUnit|PR1|Mux62~3_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\RegFetchUnit|PR1|Mux62~3_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux62~2_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[1]~1 .lut_mask = 16'h0F04;
defparam \ALUOPUNIT|m2|output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~0 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~0_combout  = (\RegFetchUnit|PR1|Mux31~3_combout  & ((GND) # (!\ALUOPUNIT|m2|output[0]~0_combout ))) # (!\RegFetchUnit|PR1|Mux31~3_combout  & (\ALUOPUNIT|m2|output[0]~0_combout  $ (GND)))
// \ALUOPUNIT|ALU1|Add1~1  = CARRY((\RegFetchUnit|PR1|Mux31~3_combout ) # (!\ALUOPUNIT|m2|output[0]~0_combout ))

	.dataa(\RegFetchUnit|PR1|Mux31~3_combout ),
	.datab(\ALUOPUNIT|m2|output[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~0_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~1 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~0 .lut_mask = 16'h66BB;
defparam \ALUOPUNIT|ALU1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~4 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~4_combout  = (\RegFetchUnit|PR1|Mux30~1_combout  & ((\ALUOPUNIT|m2|output[1]~1_combout  & (!\ALUOPUNIT|ALU1|Add1~1 )) # (!\ALUOPUNIT|m2|output[1]~1_combout  & (\ALUOPUNIT|ALU1|Add1~1  & VCC)))) # (!\RegFetchUnit|PR1|Mux30~1_combout  & 
// ((\ALUOPUNIT|m2|output[1]~1_combout  & ((\ALUOPUNIT|ALU1|Add1~1 ) # (GND))) # (!\ALUOPUNIT|m2|output[1]~1_combout  & (!\ALUOPUNIT|ALU1|Add1~1 ))))
// \ALUOPUNIT|ALU1|Add1~5  = CARRY((\RegFetchUnit|PR1|Mux30~1_combout  & (\ALUOPUNIT|m2|output[1]~1_combout  & !\ALUOPUNIT|ALU1|Add1~1 )) # (!\RegFetchUnit|PR1|Mux30~1_combout  & ((\ALUOPUNIT|m2|output[1]~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~1 ))))

	.dataa(\RegFetchUnit|PR1|Mux30~1_combout ),
	.datab(\ALUOPUNIT|m2|output[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~1 ),
	.combout(\ALUOPUNIT|ALU1|Add1~4_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~5 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~4 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~8 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~8_combout  = ((\ALUOPUNIT|m2|output[2]~2_combout  $ (\RegFetchUnit|PR1|Mux29~1_combout  $ (\ALUOPUNIT|ALU1|Add1~5 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~9  = CARRY((\ALUOPUNIT|m2|output[2]~2_combout  & (\RegFetchUnit|PR1|Mux29~1_combout  & !\ALUOPUNIT|ALU1|Add1~5 )) # (!\ALUOPUNIT|m2|output[2]~2_combout  & ((\RegFetchUnit|PR1|Mux29~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~5 ))))

	.dataa(\ALUOPUNIT|m2|output[2]~2_combout ),
	.datab(\RegFetchUnit|PR1|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~5 ),
	.combout(\ALUOPUNIT|ALU1|Add1~8_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~9 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~8 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~12 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~12_combout  = (\ALUOPUNIT|m2|output[3]~3_combout  & ((\RegFetchUnit|PR1|Mux28~1_combout  & (!\ALUOPUNIT|ALU1|Add1~9 )) # (!\RegFetchUnit|PR1|Mux28~1_combout  & ((\ALUOPUNIT|ALU1|Add1~9 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[3]~3_combout  & ((\RegFetchUnit|PR1|Mux28~1_combout  & (\ALUOPUNIT|ALU1|Add1~9  & VCC)) # (!\RegFetchUnit|PR1|Mux28~1_combout  & (!\ALUOPUNIT|ALU1|Add1~9 ))))
// \ALUOPUNIT|ALU1|Add1~13  = CARRY((\ALUOPUNIT|m2|output[3]~3_combout  & ((!\ALUOPUNIT|ALU1|Add1~9 ) # (!\RegFetchUnit|PR1|Mux28~1_combout ))) # (!\ALUOPUNIT|m2|output[3]~3_combout  & (!\RegFetchUnit|PR1|Mux28~1_combout  & !\ALUOPUNIT|ALU1|Add1~9 )))

	.dataa(\ALUOPUNIT|m2|output[3]~3_combout ),
	.datab(\RegFetchUnit|PR1|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~9 ),
	.combout(\ALUOPUNIT|ALU1|Add1~12_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~13 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~12 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~16 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~16_combout  = ((\ALUOPUNIT|m2|output[4]~4_combout  $ (\RegFetchUnit|PR1|Mux27~1_combout  $ (\ALUOPUNIT|ALU1|Add1~13 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~17  = CARRY((\ALUOPUNIT|m2|output[4]~4_combout  & (\RegFetchUnit|PR1|Mux27~1_combout  & !\ALUOPUNIT|ALU1|Add1~13 )) # (!\ALUOPUNIT|m2|output[4]~4_combout  & ((\RegFetchUnit|PR1|Mux27~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~13 ))))

	.dataa(\ALUOPUNIT|m2|output[4]~4_combout ),
	.datab(\RegFetchUnit|PR1|Mux27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~13 ),
	.combout(\ALUOPUNIT|ALU1|Add1~16_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~17 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~16 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~20 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~20_combout  = (\RegFetchUnit|PR1|Mux26~1_combout  & ((\ALUOPUNIT|m2|output[5]~5_combout  & (!\ALUOPUNIT|ALU1|Add1~17 )) # (!\ALUOPUNIT|m2|output[5]~5_combout  & (\ALUOPUNIT|ALU1|Add1~17  & VCC)))) # (!\RegFetchUnit|PR1|Mux26~1_combout 
//  & ((\ALUOPUNIT|m2|output[5]~5_combout  & ((\ALUOPUNIT|ALU1|Add1~17 ) # (GND))) # (!\ALUOPUNIT|m2|output[5]~5_combout  & (!\ALUOPUNIT|ALU1|Add1~17 ))))
// \ALUOPUNIT|ALU1|Add1~21  = CARRY((\RegFetchUnit|PR1|Mux26~1_combout  & (\ALUOPUNIT|m2|output[5]~5_combout  & !\ALUOPUNIT|ALU1|Add1~17 )) # (!\RegFetchUnit|PR1|Mux26~1_combout  & ((\ALUOPUNIT|m2|output[5]~5_combout ) # (!\ALUOPUNIT|ALU1|Add1~17 ))))

	.dataa(\RegFetchUnit|PR1|Mux26~1_combout ),
	.datab(\ALUOPUNIT|m2|output[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~17 ),
	.combout(\ALUOPUNIT|ALU1|Add1~20_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~21 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~20 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~22 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~22_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~20_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[5]~5_combout ) # ((\RegFetchUnit|PR1|Mux26~1_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|m2|output[5]~5_combout ),
	.datac(\RegFetchUnit|PR1|Mux26~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~20_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~22 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneii_lcell_comb \ALUOPUNIT|m2|output[3]~3 (
// Equation(s):
// \ALUOPUNIT|m2|output[3]~3_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux60~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\CONTROLLER|Mux7~8_combout ),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux60~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[3]~3 .lut_mask = 16'hB380;
defparam \ALUOPUNIT|m2|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~4 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~4_combout  = ((\ALUOPUNIT|m2|output[2]~2_combout  $ (\RegFetchUnit|PR1|Mux29~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~3 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~5  = CARRY((\ALUOPUNIT|m2|output[2]~2_combout  & ((\RegFetchUnit|PR1|Mux29~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~3 ))) # (!\ALUOPUNIT|m2|output[2]~2_combout  & (\RegFetchUnit|PR1|Mux29~1_combout  & !\ALUOPUNIT|ALU1|Add0~3 )))

	.dataa(\ALUOPUNIT|m2|output[2]~2_combout ),
	.datab(\RegFetchUnit|PR1|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~3 ),
	.combout(\ALUOPUNIT|ALU1|Add0~4_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~5 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~4 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~8 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~8_combout  = ((\RegFetchUnit|PR1|Mux27~1_combout  $ (\ALUOPUNIT|m2|output[4]~4_combout  $ (!\ALUOPUNIT|ALU1|Add0~7 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~9  = CARRY((\RegFetchUnit|PR1|Mux27~1_combout  & ((\ALUOPUNIT|m2|output[4]~4_combout ) # (!\ALUOPUNIT|ALU1|Add0~7 ))) # (!\RegFetchUnit|PR1|Mux27~1_combout  & (\ALUOPUNIT|m2|output[4]~4_combout  & !\ALUOPUNIT|ALU1|Add0~7 )))

	.dataa(\RegFetchUnit|PR1|Mux27~1_combout ),
	.datab(\ALUOPUNIT|m2|output[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~7 ),
	.combout(\ALUOPUNIT|ALU1|Add0~8_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~9 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~8 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~10 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~10_combout  = (\ALUOPUNIT|m2|output[5]~5_combout  & ((\RegFetchUnit|PR1|Mux26~1_combout  & (\ALUOPUNIT|ALU1|Add0~9  & VCC)) # (!\RegFetchUnit|PR1|Mux26~1_combout  & (!\ALUOPUNIT|ALU1|Add0~9 )))) # (!\ALUOPUNIT|m2|output[5]~5_combout  
// & ((\RegFetchUnit|PR1|Mux26~1_combout  & (!\ALUOPUNIT|ALU1|Add0~9 )) # (!\RegFetchUnit|PR1|Mux26~1_combout  & ((\ALUOPUNIT|ALU1|Add0~9 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~11  = CARRY((\ALUOPUNIT|m2|output[5]~5_combout  & (!\RegFetchUnit|PR1|Mux26~1_combout  & !\ALUOPUNIT|ALU1|Add0~9 )) # (!\ALUOPUNIT|m2|output[5]~5_combout  & ((!\ALUOPUNIT|ALU1|Add0~9 ) # (!\RegFetchUnit|PR1|Mux26~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[5]~5_combout ),
	.datab(\RegFetchUnit|PR1|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~9 ),
	.combout(\ALUOPUNIT|ALU1|Add0~10_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~11 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~10 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[5]~5 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[5]~5_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add1~22_combout )) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add0~10_combout )))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~22_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~10_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[5]~5 .lut_mask = 16'h5140;
defparam \DATAFETCHUNIT|M4|output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[5]~6 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[5]~6_combout  = (\DATAFETCHUNIT|M4|output[5]~5_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [26]))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [26]),
	.datad(\DATAFETCHUNIT|M4|output[5]~5_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[5]~6 .lut_mask = 16'hFFC0;
defparam \DATAFETCHUNIT|M4|output[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N21
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][5] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[5]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][5]~regout ));

// Location: LCCOMB_X59_Y28_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux58~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux58~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][5]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][5]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datab(vcc),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux58~0 .lut_mask = 16'hF0AA;
defparam \RegFetchUnit|PR1|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux58~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux58~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][5]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux58~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux58~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux58~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N21
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][6] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[6]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][6]~regout ));

// Location: LCCOMB_X58_Y28_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux25~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux25~1_combout  = (\RegFetchUnit|PR1|Mux25~0_combout  & ((\RegFetchUnit|PR1|Mux31~1_combout ) # ((\RegFetchUnit|PR1|reg[1][6]~regout  & \RegFetchUnit|PR1|Mux31~2_combout )))) # (!\RegFetchUnit|PR1|Mux25~0_combout  & 
// (\RegFetchUnit|PR1|reg[1][6]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux25~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datac(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux25~1 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~12 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~12_combout  = ((\ALUOPUNIT|m2|output[6]~6_combout  $ (\RegFetchUnit|PR1|Mux25~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~11 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~13  = CARRY((\ALUOPUNIT|m2|output[6]~6_combout  & ((\RegFetchUnit|PR1|Mux25~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~11 ))) # (!\ALUOPUNIT|m2|output[6]~6_combout  & (\RegFetchUnit|PR1|Mux25~1_combout  & !\ALUOPUNIT|ALU1|Add0~11 )))

	.dataa(\ALUOPUNIT|m2|output[6]~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux25~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~11 ),
	.combout(\ALUOPUNIT|ALU1|Add0~12_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~13 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~12 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneii_lcell_comb \ALUOPUNIT|m2|output[6]~6 (
// Equation(s):
// \ALUOPUNIT|m2|output[6]~6_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux57~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux57~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[6]~6 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~23 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~23_combout  = ((\RegFetchUnit|PR1|Mux25~1_combout  $ (\ALUOPUNIT|m2|output[6]~6_combout  $ (\ALUOPUNIT|ALU1|Add1~21 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~24  = CARRY((\RegFetchUnit|PR1|Mux25~1_combout  & ((!\ALUOPUNIT|ALU1|Add1~21 ) # (!\ALUOPUNIT|m2|output[6]~6_combout ))) # (!\RegFetchUnit|PR1|Mux25~1_combout  & (!\ALUOPUNIT|m2|output[6]~6_combout  & !\ALUOPUNIT|ALU1|Add1~21 )))

	.dataa(\RegFetchUnit|PR1|Mux25~1_combout ),
	.datab(\ALUOPUNIT|m2|output[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~21 ),
	.combout(\ALUOPUNIT|ALU1|Add1~23_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~24 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~23 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~25 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~25_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~23_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[6]~6_combout ) # ((\RegFetchUnit|PR1|Mux25~1_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|m2|output[6]~6_combout ),
	.datac(\RegFetchUnit|PR1|Mux25~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~23_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~25 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[6]~7 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[6]~7_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~25_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~12_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~12_combout ),
	.datac(\CONTROLLER|Mux3~8_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~25_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[6]~7 .lut_mask = 16'h0E04;
defparam \DATAFETCHUNIT|M4|output[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[6]~8 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[6]~8_combout  = (\DATAFETCHUNIT|M4|output[6]~7_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [25]))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [25]),
	.datad(\DATAFETCHUNIT|M4|output[6]~7_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[6]~8 .lut_mask = 16'hFFC0;
defparam \DATAFETCHUNIT|M4|output[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][6] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[6]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][6]~regout ));

// Location: LCCOMB_X56_Y28_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][6]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][6]~feeder_combout  = \DATAFETCHUNIT|M4|output[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[6]~8_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][6] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][6]~regout ));

// Location: LCCOMB_X60_Y28_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux57~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux57~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][6]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][6]~regout )))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux57~0 .lut_mask = 16'hCCF0;
defparam \RegFetchUnit|PR1|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux57~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux57~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][6]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux57~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux57~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux57~1 .lut_mask = 16'hD580;
defparam \RegFetchUnit|PR1|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][7] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[7]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][7]~regout ));

// Location: LCCOMB_X57_Y28_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux24~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux24~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][7]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[2][7]~regout ))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][7]~regout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux24~0 .lut_mask = 16'hD8CC;
defparam \RegFetchUnit|PR1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux24~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux24~1_combout  = (\RegFetchUnit|PR1|reg[1][7]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ) # ((\RegFetchUnit|PR1|Mux24~0_combout  & \RegFetchUnit|PR1|Mux31~1_combout )))) # (!\RegFetchUnit|PR1|reg[1][7]~regout  & 
// (\RegFetchUnit|PR1|Mux24~0_combout  & (\RegFetchUnit|PR1|Mux31~1_combout )))

	.dataa(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.datab(\RegFetchUnit|PR1|Mux24~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux24~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~26 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~26_combout  = (\ALUOPUNIT|m2|output[7]~7_combout  & ((\RegFetchUnit|PR1|Mux24~1_combout  & (!\ALUOPUNIT|ALU1|Add1~24 )) # (!\RegFetchUnit|PR1|Mux24~1_combout  & ((\ALUOPUNIT|ALU1|Add1~24 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[7]~7_combout  & ((\RegFetchUnit|PR1|Mux24~1_combout  & (\ALUOPUNIT|ALU1|Add1~24  & VCC)) # (!\RegFetchUnit|PR1|Mux24~1_combout  & (!\ALUOPUNIT|ALU1|Add1~24 ))))
// \ALUOPUNIT|ALU1|Add1~27  = CARRY((\ALUOPUNIT|m2|output[7]~7_combout  & ((!\ALUOPUNIT|ALU1|Add1~24 ) # (!\RegFetchUnit|PR1|Mux24~1_combout ))) # (!\ALUOPUNIT|m2|output[7]~7_combout  & (!\RegFetchUnit|PR1|Mux24~1_combout  & !\ALUOPUNIT|ALU1|Add1~24 )))

	.dataa(\ALUOPUNIT|m2|output[7]~7_combout ),
	.datab(\RegFetchUnit|PR1|Mux24~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~24 ),
	.combout(\ALUOPUNIT|ALU1|Add1~26_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~27 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~26 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~28 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~28_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~26_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux24~1_combout ) # ((\ALUOPUNIT|m2|output[7]~7_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux24~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\ALUOPUNIT|m2|output[7]~7_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~26_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~28 .lut_mask = 16'hFE32;
defparam \ALUOPUNIT|ALU1|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~14 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~14_combout  = (\RegFetchUnit|PR1|Mux24~1_combout  & ((\ALUOPUNIT|m2|output[7]~7_combout  & (\ALUOPUNIT|ALU1|Add0~13  & VCC)) # (!\ALUOPUNIT|m2|output[7]~7_combout  & (!\ALUOPUNIT|ALU1|Add0~13 )))) # (!\RegFetchUnit|PR1|Mux24~1_combout 
//  & ((\ALUOPUNIT|m2|output[7]~7_combout  & (!\ALUOPUNIT|ALU1|Add0~13 )) # (!\ALUOPUNIT|m2|output[7]~7_combout  & ((\ALUOPUNIT|ALU1|Add0~13 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~15  = CARRY((\RegFetchUnit|PR1|Mux24~1_combout  & (!\ALUOPUNIT|m2|output[7]~7_combout  & !\ALUOPUNIT|ALU1|Add0~13 )) # (!\RegFetchUnit|PR1|Mux24~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~13 ) # (!\ALUOPUNIT|m2|output[7]~7_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux24~1_combout ),
	.datab(\ALUOPUNIT|m2|output[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~13 ),
	.combout(\ALUOPUNIT|ALU1|Add0~14_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~15 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~14 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[7]~9 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[7]~9_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add1~28_combout )) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add0~14_combout )))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~28_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~14_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[7]~9 .lut_mask = 16'h5140;
defparam \DATAFETCHUNIT|M4|output[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[7]~10 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[7]~10_combout  = (\DATAFETCHUNIT|M4|output[7]~9_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [24]))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [24]),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[7]~9_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[7]~10 .lut_mask = 16'hFF88;
defparam \DATAFETCHUNIT|M4|output[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N19
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][7] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[7]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][7]~regout ));

// Location: LCFF_X60_Y28_N19
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][7] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[7]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][7]~regout ));

// Location: LCCOMB_X60_Y28_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux56~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux56~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][7]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][7]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux56~0 .lut_mask = 16'hF0CC;
defparam \RegFetchUnit|PR1|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux56~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux56~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][7]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux56~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux56~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux56~1 .lut_mask = 16'hD580;
defparam \RegFetchUnit|PR1|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneii_lcell_comb \ALUOPUNIT|m2|output[7]~7 (
// Equation(s):
// \ALUOPUNIT|m2|output[7]~7_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux56~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux56~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[7]~7 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~16 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~16_combout  = ((\ALUOPUNIT|m2|output[8]~8_combout  $ (\RegFetchUnit|PR1|Mux23~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~15 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~17  = CARRY((\ALUOPUNIT|m2|output[8]~8_combout  & ((\RegFetchUnit|PR1|Mux23~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~15 ))) # (!\ALUOPUNIT|m2|output[8]~8_combout  & (\RegFetchUnit|PR1|Mux23~1_combout  & !\ALUOPUNIT|ALU1|Add0~15 )))

	.dataa(\ALUOPUNIT|m2|output[8]~8_combout ),
	.datab(\RegFetchUnit|PR1|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~15 ),
	.combout(\ALUOPUNIT|ALU1|Add0~16_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~17 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~16 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~29 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~29_combout  = ((\ALUOPUNIT|m2|output[8]~8_combout  $ (\RegFetchUnit|PR1|Mux23~1_combout  $ (\ALUOPUNIT|ALU1|Add1~27 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~30  = CARRY((\ALUOPUNIT|m2|output[8]~8_combout  & (\RegFetchUnit|PR1|Mux23~1_combout  & !\ALUOPUNIT|ALU1|Add1~27 )) # (!\ALUOPUNIT|m2|output[8]~8_combout  & ((\RegFetchUnit|PR1|Mux23~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~27 ))))

	.dataa(\ALUOPUNIT|m2|output[8]~8_combout ),
	.datab(\RegFetchUnit|PR1|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~27 ),
	.combout(\ALUOPUNIT|ALU1|Add1~29_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~30 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~29 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~31 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~31_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~29_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[8]~8_combout ) # ((\RegFetchUnit|PR1|Mux23~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[8]~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\RegFetchUnit|PR1|Mux23~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~29_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~31 .lut_mask = 16'hFE32;
defparam \ALUOPUNIT|ALU1|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[8]~11 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[8]~11_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~31_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~16_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~16_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~31_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[8]~11 .lut_mask = 16'h3210;
defparam \DATAFETCHUNIT|M4|output[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[8]~12 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[8]~12_combout  = (\DATAFETCHUNIT|M4|output[8]~11_combout ) # ((\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [23] & \CONTROLLER|Mux3~8_combout ))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [23]),
	.datab(vcc),
	.datac(\CONTROLLER|Mux3~8_combout ),
	.datad(\DATAFETCHUNIT|M4|output[8]~11_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[8]~12 .lut_mask = 16'hFFA0;
defparam \DATAFETCHUNIT|M4|output[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N1
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][8] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][8]~regout ));

// Location: LCFF_X59_Y28_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][8] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[8]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][8]~regout ));

// Location: LCCOMB_X59_Y28_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux55~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux55~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][8]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][8]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][8]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][8]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux55~0 .lut_mask = 16'hF0CC;
defparam \RegFetchUnit|PR1|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux55~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux55~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][8]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux55~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][8]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux55~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux55~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux22~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux22~0_combout  = (\InstFetchUnit|instmemory|Mux17~0_combout  & ((\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][9]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\RegFetchUnit|PR1|reg[2][9]~regout ))))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][9]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[0][9]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][9]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datad(\InstFetchUnit|PCReg|pcNew [6]),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux22~0 .lut_mask = 16'hAACA;
defparam \RegFetchUnit|PR1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux22~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux22~1_combout  = (\RegFetchUnit|PR1|reg[1][9]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ) # ((\RegFetchUnit|PR1|Mux31~1_combout  & \RegFetchUnit|PR1|Mux22~0_combout )))) # (!\RegFetchUnit|PR1|reg[1][9]~regout  & 
// (\RegFetchUnit|PR1|Mux31~1_combout  & (\RegFetchUnit|PR1|Mux22~0_combout )))

	.dataa(\RegFetchUnit|PR1|reg[1][9]~regout ),
	.datab(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datac(\RegFetchUnit|PR1|Mux22~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux22~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~18 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~18_combout  = (\ALUOPUNIT|m2|output[9]~9_combout  & ((\RegFetchUnit|PR1|Mux22~1_combout  & (\ALUOPUNIT|ALU1|Add0~17  & VCC)) # (!\RegFetchUnit|PR1|Mux22~1_combout  & (!\ALUOPUNIT|ALU1|Add0~17 )))) # (!\ALUOPUNIT|m2|output[9]~9_combout 
//  & ((\RegFetchUnit|PR1|Mux22~1_combout  & (!\ALUOPUNIT|ALU1|Add0~17 )) # (!\RegFetchUnit|PR1|Mux22~1_combout  & ((\ALUOPUNIT|ALU1|Add0~17 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~19  = CARRY((\ALUOPUNIT|m2|output[9]~9_combout  & (!\RegFetchUnit|PR1|Mux22~1_combout  & !\ALUOPUNIT|ALU1|Add0~17 )) # (!\ALUOPUNIT|m2|output[9]~9_combout  & ((!\ALUOPUNIT|ALU1|Add0~17 ) # (!\RegFetchUnit|PR1|Mux22~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[9]~9_combout ),
	.datab(\RegFetchUnit|PR1|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~17 ),
	.combout(\ALUOPUNIT|ALU1|Add0~18_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~19 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~18 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneii_lcell_comb \ALUOPUNIT|m2|output[9]~9 (
// Equation(s):
// \ALUOPUNIT|m2|output[9]~9_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux54~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux54~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[9]~9 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~32 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~32_combout  = (\RegFetchUnit|PR1|Mux22~1_combout  & ((\ALUOPUNIT|m2|output[9]~9_combout  & (!\ALUOPUNIT|ALU1|Add1~30 )) # (!\ALUOPUNIT|m2|output[9]~9_combout  & (\ALUOPUNIT|ALU1|Add1~30  & VCC)))) # (!\RegFetchUnit|PR1|Mux22~1_combout 
//  & ((\ALUOPUNIT|m2|output[9]~9_combout  & ((\ALUOPUNIT|ALU1|Add1~30 ) # (GND))) # (!\ALUOPUNIT|m2|output[9]~9_combout  & (!\ALUOPUNIT|ALU1|Add1~30 ))))
// \ALUOPUNIT|ALU1|Add1~33  = CARRY((\RegFetchUnit|PR1|Mux22~1_combout  & (\ALUOPUNIT|m2|output[9]~9_combout  & !\ALUOPUNIT|ALU1|Add1~30 )) # (!\RegFetchUnit|PR1|Mux22~1_combout  & ((\ALUOPUNIT|m2|output[9]~9_combout ) # (!\ALUOPUNIT|ALU1|Add1~30 ))))

	.dataa(\RegFetchUnit|PR1|Mux22~1_combout ),
	.datab(\ALUOPUNIT|m2|output[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~30 ),
	.combout(\ALUOPUNIT|ALU1|Add1~32_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~33 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~32 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~34 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~34_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~32_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux22~1_combout ) # ((\ALUOPUNIT|m2|output[9]~9_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux22~1_combout ),
	.datac(\ALUOPUNIT|m2|output[9]~9_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~32_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~34 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[9]~13 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[9]~13_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~34_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~18_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~18_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~34_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[9]~13 .lut_mask = 16'h3210;
defparam \DATAFETCHUNIT|M4|output[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[9]~14 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[9]~14_combout  = (\DATAFETCHUNIT|M4|output[9]~13_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [22]))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [22]),
	.datad(\DATAFETCHUNIT|M4|output[9]~13_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[9]~14 .lut_mask = 16'hFFC0;
defparam \DATAFETCHUNIT|M4|output[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N9
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][9] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[9]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][9]~regout ));

// Location: LCCOMB_X57_Y28_N4
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][9]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][9]~feeder_combout  = \DATAFETCHUNIT|M4|output[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[9]~14_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][9] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][9]~regout ));

// Location: LCCOMB_X57_Y28_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux54~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux54~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][9]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][9]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][9]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][9]~regout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux54~0 .lut_mask = 16'hAACC;
defparam \RegFetchUnit|PR1|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux54~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux54~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][9]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux54~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][9]~regout ),
	.datad(\RegFetchUnit|PR1|Mux54~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux54~1 .lut_mask = 16'hD580;
defparam \RegFetchUnit|PR1|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][10] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[10]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][10]~regout ));

// Location: LCCOMB_X58_Y25_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux21~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux21~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (((\RegFetchUnit|PR1|reg[0][10]~regout )))) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[2][10]~regout )) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[0][10]~regout )))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][10]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][10]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux21~0 .lut_mask = 16'hFB40;
defparam \RegFetchUnit|PR1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux21~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux21~1_combout  = (\RegFetchUnit|PR1|reg[1][10]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ) # ((\RegFetchUnit|PR1|Mux21~0_combout  & \RegFetchUnit|PR1|Mux31~1_combout )))) # (!\RegFetchUnit|PR1|reg[1][10]~regout  & 
// (\RegFetchUnit|PR1|Mux21~0_combout  & ((\RegFetchUnit|PR1|Mux31~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][10]~regout ),
	.datab(\RegFetchUnit|PR1|Mux21~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux31~2_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux21~1 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneii_lcell_comb \ALUOPUNIT|m2|output[10]~10 (
// Equation(s):
// \ALUOPUNIT|m2|output[10]~10_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux53~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux53~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[10]~10 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~35 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~35_combout  = ((\ALUOPUNIT|m2|output[10]~10_combout  $ (\RegFetchUnit|PR1|Mux21~1_combout  $ (\ALUOPUNIT|ALU1|Add1~33 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~36  = CARRY((\ALUOPUNIT|m2|output[10]~10_combout  & (\RegFetchUnit|PR1|Mux21~1_combout  & !\ALUOPUNIT|ALU1|Add1~33 )) # (!\ALUOPUNIT|m2|output[10]~10_combout  & ((\RegFetchUnit|PR1|Mux21~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~33 ))))

	.dataa(\ALUOPUNIT|m2|output[10]~10_combout ),
	.datab(\RegFetchUnit|PR1|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~33 ),
	.combout(\ALUOPUNIT|ALU1|Add1~35_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~36 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~35 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~37 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~37_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~35_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux21~1_combout ) # ((\ALUOPUNIT|m2|output[10]~10_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux21~1_combout ),
	.datac(\ALUOPUNIT|m2|output[10]~10_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~35_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~37 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~20 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~20_combout  = ((\RegFetchUnit|PR1|Mux21~1_combout  $ (\ALUOPUNIT|m2|output[10]~10_combout  $ (!\ALUOPUNIT|ALU1|Add0~19 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~21  = CARRY((\RegFetchUnit|PR1|Mux21~1_combout  & ((\ALUOPUNIT|m2|output[10]~10_combout ) # (!\ALUOPUNIT|ALU1|Add0~19 ))) # (!\RegFetchUnit|PR1|Mux21~1_combout  & (\ALUOPUNIT|m2|output[10]~10_combout  & !\ALUOPUNIT|ALU1|Add0~19 )))

	.dataa(\RegFetchUnit|PR1|Mux21~1_combout ),
	.datab(\ALUOPUNIT|m2|output[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~19 ),
	.combout(\ALUOPUNIT|ALU1|Add0~20_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~21 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~20 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[10]~15 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[10]~15_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add1~37_combout )) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add0~20_combout )))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~37_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~20_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[10]~15 .lut_mask = 16'h4540;
defparam \DATAFETCHUNIT|M4|output[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[10]~16 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[10]~16_combout  = (\DATAFETCHUNIT|M4|output[10]~15_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [21]))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(vcc),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [21]),
	.datad(\DATAFETCHUNIT|M4|output[10]~15_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[10]~16 .lut_mask = 16'hFFA0;
defparam \DATAFETCHUNIT|M4|output[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][10] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[10]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][10]~regout ));

// Location: LCCOMB_X58_Y25_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux53~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux53~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][10]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][10]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][10]~regout ),
	.datab(vcc),
	.datac(\RegFetchUnit|PR1|reg[0][10]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux53~0 .lut_mask = 16'hF0AA;
defparam \RegFetchUnit|PR1|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux53~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux53~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[2][10]~regout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & 
// (((\RegFetchUnit|PR1|Mux53~0_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux53~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[2][10]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux53~1 .lut_mask = 16'hD850;
defparam \RegFetchUnit|PR1|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][12]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][12]~feeder_combout  = \DATAFETCHUNIT|M4|output[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[12]~20_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][12] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][12]~regout ));

// Location: LCFF_X56_Y27_N11
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][12] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][12]~regout ));

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux19~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux19~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][12]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[2][12]~regout ))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][12]~regout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\RegFetchUnit|PR1|reg[0][12]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][12]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux19~0 .lut_mask = 16'hD8CC;
defparam \RegFetchUnit|PR1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux19~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux19~1_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux19~0_combout ) # ((\RegFetchUnit|PR1|reg[1][12]~regout  & \RegFetchUnit|PR1|Mux31~2_combout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][12]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][12]~regout ),
	.datac(\RegFetchUnit|PR1|Mux19~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux19~1 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \ALUOPUNIT|m2|output[12]~12 (
// Equation(s):
// \ALUOPUNIT|m2|output[12]~12_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|instmemory|Mux11~0_combout  & (!\InstFetchUnit|PCReg|pcNew [6]))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux51~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux11~0_combout ),
	.datab(\CONTROLLER|Mux7~8_combout ),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\RegFetchUnit|PR1|Mux51~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[12]~12 .lut_mask = 16'h3B08;
defparam \ALUOPUNIT|m2|output[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~38 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~38_combout  = (\RegFetchUnit|PR1|Mux20~1_combout  & ((\ALUOPUNIT|m2|output[11]~11_combout  & (!\ALUOPUNIT|ALU1|Add1~36 )) # (!\ALUOPUNIT|m2|output[11]~11_combout  & (\ALUOPUNIT|ALU1|Add1~36  & VCC)))) # 
// (!\RegFetchUnit|PR1|Mux20~1_combout  & ((\ALUOPUNIT|m2|output[11]~11_combout  & ((\ALUOPUNIT|ALU1|Add1~36 ) # (GND))) # (!\ALUOPUNIT|m2|output[11]~11_combout  & (!\ALUOPUNIT|ALU1|Add1~36 ))))
// \ALUOPUNIT|ALU1|Add1~39  = CARRY((\RegFetchUnit|PR1|Mux20~1_combout  & (\ALUOPUNIT|m2|output[11]~11_combout  & !\ALUOPUNIT|ALU1|Add1~36 )) # (!\RegFetchUnit|PR1|Mux20~1_combout  & ((\ALUOPUNIT|m2|output[11]~11_combout ) # (!\ALUOPUNIT|ALU1|Add1~36 ))))

	.dataa(\RegFetchUnit|PR1|Mux20~1_combout ),
	.datab(\ALUOPUNIT|m2|output[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~36 ),
	.combout(\ALUOPUNIT|ALU1|Add1~38_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~39 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~38 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~41 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~41_combout  = ((\ALUOPUNIT|m2|output[12]~12_combout  $ (\RegFetchUnit|PR1|Mux19~1_combout  $ (\ALUOPUNIT|ALU1|Add1~39 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~42  = CARRY((\ALUOPUNIT|m2|output[12]~12_combout  & (\RegFetchUnit|PR1|Mux19~1_combout  & !\ALUOPUNIT|ALU1|Add1~39 )) # (!\ALUOPUNIT|m2|output[12]~12_combout  & ((\RegFetchUnit|PR1|Mux19~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~39 ))))

	.dataa(\ALUOPUNIT|m2|output[12]~12_combout ),
	.datab(\RegFetchUnit|PR1|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~39 ),
	.combout(\ALUOPUNIT|ALU1|Add1~41_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~42 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~41 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~43 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~43_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~41_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux19~1_combout ) # ((\ALUOPUNIT|m2|output[12]~12_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux19~1_combout ),
	.datac(\ALUOPUNIT|m2|output[12]~12_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~41_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~43 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~22 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~22_combout  = (\RegFetchUnit|PR1|Mux20~1_combout  & ((\ALUOPUNIT|m2|output[11]~11_combout  & (\ALUOPUNIT|ALU1|Add0~21  & VCC)) # (!\ALUOPUNIT|m2|output[11]~11_combout  & (!\ALUOPUNIT|ALU1|Add0~21 )))) # 
// (!\RegFetchUnit|PR1|Mux20~1_combout  & ((\ALUOPUNIT|m2|output[11]~11_combout  & (!\ALUOPUNIT|ALU1|Add0~21 )) # (!\ALUOPUNIT|m2|output[11]~11_combout  & ((\ALUOPUNIT|ALU1|Add0~21 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~23  = CARRY((\RegFetchUnit|PR1|Mux20~1_combout  & (!\ALUOPUNIT|m2|output[11]~11_combout  & !\ALUOPUNIT|ALU1|Add0~21 )) # (!\RegFetchUnit|PR1|Mux20~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~21 ) # (!\ALUOPUNIT|m2|output[11]~11_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux20~1_combout ),
	.datab(\ALUOPUNIT|m2|output[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~21 ),
	.combout(\ALUOPUNIT|ALU1|Add0~22_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~23 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~22 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~24 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~24_combout  = ((\RegFetchUnit|PR1|Mux19~1_combout  $ (\ALUOPUNIT|m2|output[12]~12_combout  $ (!\ALUOPUNIT|ALU1|Add0~23 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~25  = CARRY((\RegFetchUnit|PR1|Mux19~1_combout  & ((\ALUOPUNIT|m2|output[12]~12_combout ) # (!\ALUOPUNIT|ALU1|Add0~23 ))) # (!\RegFetchUnit|PR1|Mux19~1_combout  & (\ALUOPUNIT|m2|output[12]~12_combout  & !\ALUOPUNIT|ALU1|Add0~23 )))

	.dataa(\RegFetchUnit|PR1|Mux19~1_combout ),
	.datab(\ALUOPUNIT|m2|output[12]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~23 ),
	.combout(\ALUOPUNIT|ALU1|Add0~24_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~25 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~24 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[12]~19 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[12]~19_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add1~43_combout )) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add0~24_combout )))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~43_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~24_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[12]~19 .lut_mask = 16'h3120;
defparam \DATAFETCHUNIT|M4|output[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[12]~20 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[12]~20_combout  = (\DATAFETCHUNIT|M4|output[12]~19_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [19]))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [19]),
	.datad(\DATAFETCHUNIT|M4|output[12]~19_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[12]~20 .lut_mask = 16'hFFC0;
defparam \DATAFETCHUNIT|M4|output[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][12]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][12]~feeder_combout  = \DATAFETCHUNIT|M4|output[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[12]~20_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][12] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][12]~regout ));

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux51~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux51~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][12]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][12]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][12]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][12]~regout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux51~0 .lut_mask = 16'hAACC;
defparam \RegFetchUnit|PR1|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux51~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux51~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][12]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux51~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][12]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux51~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux51~1 .lut_mask = 16'h8F80;
defparam \RegFetchUnit|PR1|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \ALUOPUNIT|m2|output[13]~13 (
// Equation(s):
// \ALUOPUNIT|m2|output[13]~13_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux50~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\CONTROLLER|Mux7~8_combout ),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux50~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[13]~13 .lut_mask = 16'hB380;
defparam \ALUOPUNIT|m2|output[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~26 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~26_combout  = (\RegFetchUnit|PR1|Mux18~1_combout  & ((\ALUOPUNIT|m2|output[13]~13_combout  & (\ALUOPUNIT|ALU1|Add0~25  & VCC)) # (!\ALUOPUNIT|m2|output[13]~13_combout  & (!\ALUOPUNIT|ALU1|Add0~25 )))) # 
// (!\RegFetchUnit|PR1|Mux18~1_combout  & ((\ALUOPUNIT|m2|output[13]~13_combout  & (!\ALUOPUNIT|ALU1|Add0~25 )) # (!\ALUOPUNIT|m2|output[13]~13_combout  & ((\ALUOPUNIT|ALU1|Add0~25 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~27  = CARRY((\RegFetchUnit|PR1|Mux18~1_combout  & (!\ALUOPUNIT|m2|output[13]~13_combout  & !\ALUOPUNIT|ALU1|Add0~25 )) # (!\RegFetchUnit|PR1|Mux18~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~25 ) # (!\ALUOPUNIT|m2|output[13]~13_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux18~1_combout ),
	.datab(\ALUOPUNIT|m2|output[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~25 ),
	.combout(\ALUOPUNIT|ALU1|Add0~26_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~27 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~26 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][13]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][13]~feeder_combout  = \DATAFETCHUNIT|M4|output[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[13]~22_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][13] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][13]~regout ));

// Location: LCFF_X56_Y27_N1
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][13] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[13]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][13]~regout ));

// Location: LCCOMB_X56_Y27_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux18~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux18~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][13]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[2][13]~regout ))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][13]~regout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\RegFetchUnit|PR1|reg[0][13]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][13]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux18~0 .lut_mask = 16'hD8CC;
defparam \RegFetchUnit|PR1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux18~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux18~1_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux18~0_combout ) # ((\RegFetchUnit|PR1|reg[1][13]~regout  & \RegFetchUnit|PR1|Mux31~2_combout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][13]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][13]~regout ),
	.datac(\RegFetchUnit|PR1|Mux18~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux18~1 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~44 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~44_combout  = (\RegFetchUnit|PR1|Mux18~1_combout  & ((\ALUOPUNIT|m2|output[13]~13_combout  & (!\ALUOPUNIT|ALU1|Add1~42 )) # (!\ALUOPUNIT|m2|output[13]~13_combout  & (\ALUOPUNIT|ALU1|Add1~42  & VCC)))) # 
// (!\RegFetchUnit|PR1|Mux18~1_combout  & ((\ALUOPUNIT|m2|output[13]~13_combout  & ((\ALUOPUNIT|ALU1|Add1~42 ) # (GND))) # (!\ALUOPUNIT|m2|output[13]~13_combout  & (!\ALUOPUNIT|ALU1|Add1~42 ))))
// \ALUOPUNIT|ALU1|Add1~45  = CARRY((\RegFetchUnit|PR1|Mux18~1_combout  & (\ALUOPUNIT|m2|output[13]~13_combout  & !\ALUOPUNIT|ALU1|Add1~42 )) # (!\RegFetchUnit|PR1|Mux18~1_combout  & ((\ALUOPUNIT|m2|output[13]~13_combout ) # (!\ALUOPUNIT|ALU1|Add1~42 ))))

	.dataa(\RegFetchUnit|PR1|Mux18~1_combout ),
	.datab(\ALUOPUNIT|m2|output[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~42 ),
	.combout(\ALUOPUNIT|ALU1|Add1~44_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~45 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~44 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~46 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~46_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~44_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux18~1_combout ) # ((\ALUOPUNIT|m2|output[13]~13_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux18~1_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~44_combout ),
	.datad(\ALUOPUNIT|m2|output[13]~13_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~46 .lut_mask = 16'hF5E4;
defparam \ALUOPUNIT|ALU1|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[13]~21 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[13]~21_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~46_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~26_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~26_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~46_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[13]~21 .lut_mask = 16'h5404;
defparam \DATAFETCHUNIT|M4|output[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[13]~22 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[13]~22_combout  = (\DATAFETCHUNIT|M4|output[13]~21_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [18]))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [18]),
	.datad(\DATAFETCHUNIT|M4|output[13]~21_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[13]~22 .lut_mask = 16'hFFC0;
defparam \DATAFETCHUNIT|M4|output[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][13] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][13]~regout ));

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux50~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux50~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][13]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][13]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][13]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][13]~regout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux50~0 .lut_mask = 16'hCCAA;
defparam \RegFetchUnit|PR1|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux50~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux50~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][13]~regout  & ((\InstFetchUnit|instmemory|Mux23~0_combout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & 
// (((\RegFetchUnit|PR1|Mux50~0_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][13]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\RegFetchUnit|PR1|Mux50~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux50~1 .lut_mask = 16'hB830;
defparam \RegFetchUnit|PR1|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][14]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][14]~feeder_combout  = \DATAFETCHUNIT|M4|output[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[14]~24_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][14] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][14]~regout ));

// Location: LCCOMB_X59_Y27_N6
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux18~1 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux18~1_combout  = (\InstFetchUnit|PCReg|pcNew [6]) # (\InstFetchUnit|instmemory|Mux18~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|instmemory|Mux18~0_combout ),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux18~1 .lut_mask = 16'hFFF0;
defparam \InstFetchUnit|instmemory|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux17~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux17~0_combout  = (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\InstFetchUnit|instmemory|Mux18~1_combout  & ((\RegFetchUnit|PR1|reg[0][14]~regout ))) # (!\InstFetchUnit|instmemory|Mux18~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][14]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][14]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][14]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux17~0 .lut_mask = 16'h0C0A;
defparam \RegFetchUnit|PR1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux17~2 (
// Equation(s):
// \RegFetchUnit|PR1|Mux17~2_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux17~0_combout ) # ((\RegFetchUnit|PR1|Mux17~1_combout  & \RegFetchUnit|PR1|reg[2][14]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|Mux17~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][14]~regout ),
	.datad(\RegFetchUnit|PR1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux17~2 .lut_mask = 16'h5540;
defparam \RegFetchUnit|PR1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneii_lcell_comb \ALUOPUNIT|m2|output[14]~14 (
// Equation(s):
// \ALUOPUNIT|m2|output[14]~14_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|instmemory|Mux4~0_combout  & (\InstFetchUnit|PCReg|pcNew [5]))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux49~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux49~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[14]~14 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~47 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~47_combout  = ((\RegFetchUnit|PR1|Mux17~2_combout  $ (\ALUOPUNIT|m2|output[14]~14_combout  $ (\ALUOPUNIT|ALU1|Add1~45 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~48  = CARRY((\RegFetchUnit|PR1|Mux17~2_combout  & ((!\ALUOPUNIT|ALU1|Add1~45 ) # (!\ALUOPUNIT|m2|output[14]~14_combout ))) # (!\RegFetchUnit|PR1|Mux17~2_combout  & (!\ALUOPUNIT|m2|output[14]~14_combout  & !\ALUOPUNIT|ALU1|Add1~45 )))

	.dataa(\RegFetchUnit|PR1|Mux17~2_combout ),
	.datab(\ALUOPUNIT|m2|output[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~45 ),
	.combout(\ALUOPUNIT|ALU1|Add1~47_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~48 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~47 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~49 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~49_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~47_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[14]~14_combout ) # ((\RegFetchUnit|PR1|Mux17~2_combout ))))

	.dataa(\ALUOPUNIT|m2|output[14]~14_combout ),
	.datab(\RegFetchUnit|PR1|Mux17~2_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~47_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~49 .lut_mask = 16'hFE0E;
defparam \ALUOPUNIT|ALU1|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[14]~23 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[14]~23_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~49_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~28_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Add0~28_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~49_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[14]~23 .lut_mask = 16'h3202;
defparam \DATAFETCHUNIT|M4|output[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[14]~24 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[14]~24_combout  = (\DATAFETCHUNIT|M4|output[14]~23_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [17]))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(vcc),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [17]),
	.datad(\DATAFETCHUNIT|M4|output[14]~23_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[14]~24 .lut_mask = 16'hFFA0;
defparam \DATAFETCHUNIT|M4|output[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N3
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][14] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][14]~regout ));

// Location: LCCOMB_X59_Y25_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux49~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux49~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (((\InstFetchUnit|instmemory|Mux23~0_combout  & \RegFetchUnit|PR1|reg[2][14]~regout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|Mux49~0_combout 
// ))

	.dataa(\RegFetchUnit|PR1|Mux49~0_combout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[2][14]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux49~1 .lut_mask = 16'hE222;
defparam \RegFetchUnit|PR1|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneii_lcell_comb \ALUOPUNIT|m2|output[15]~15 (
// Equation(s):
// \ALUOPUNIT|m2|output[15]~15_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|instmemory|Mux4~0_combout  & ((\InstFetchUnit|PCReg|pcNew [5])))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux48~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datab(\CONTROLLER|Mux7~8_combout ),
	.datac(\RegFetchUnit|PR1|Mux48~1_combout ),
	.datad(\InstFetchUnit|PCReg|pcNew [5]),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[15]~15 .lut_mask = 16'hB830;
defparam \ALUOPUNIT|m2|output[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~50 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~50_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux16~1_combout ) # (\ALUOPUNIT|m2|output[15]~15_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux16~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|m2|output[15]~15_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~50 .lut_mask = 16'h00C8;
defparam \ALUOPUNIT|ALU1|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~28 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~28_combout  = ((\RegFetchUnit|PR1|Mux17~2_combout  $ (\ALUOPUNIT|m2|output[14]~14_combout  $ (!\ALUOPUNIT|ALU1|Add0~27 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~29  = CARRY((\RegFetchUnit|PR1|Mux17~2_combout  & ((\ALUOPUNIT|m2|output[14]~14_combout ) # (!\ALUOPUNIT|ALU1|Add0~27 ))) # (!\RegFetchUnit|PR1|Mux17~2_combout  & (\ALUOPUNIT|m2|output[14]~14_combout  & !\ALUOPUNIT|ALU1|Add0~27 )))

	.dataa(\RegFetchUnit|PR1|Mux17~2_combout ),
	.datab(\ALUOPUNIT|m2|output[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~27 ),
	.combout(\ALUOPUNIT|ALU1|Add0~28_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~29 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~28 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~30 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~30_combout  = (\RegFetchUnit|PR1|Mux16~1_combout  & ((\ALUOPUNIT|m2|output[15]~15_combout  & (\ALUOPUNIT|ALU1|Add0~29  & VCC)) # (!\ALUOPUNIT|m2|output[15]~15_combout  & (!\ALUOPUNIT|ALU1|Add0~29 )))) # 
// (!\RegFetchUnit|PR1|Mux16~1_combout  & ((\ALUOPUNIT|m2|output[15]~15_combout  & (!\ALUOPUNIT|ALU1|Add0~29 )) # (!\ALUOPUNIT|m2|output[15]~15_combout  & ((\ALUOPUNIT|ALU1|Add0~29 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~31  = CARRY((\RegFetchUnit|PR1|Mux16~1_combout  & (!\ALUOPUNIT|m2|output[15]~15_combout  & !\ALUOPUNIT|ALU1|Add0~29 )) # (!\RegFetchUnit|PR1|Mux16~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~29 ) # (!\ALUOPUNIT|m2|output[15]~15_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux16~1_combout ),
	.datab(\ALUOPUNIT|m2|output[15]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~29 ),
	.combout(\ALUOPUNIT|ALU1|Add0~30_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~31 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~30 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~51 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~51_combout  = (\ALUOPUNIT|m2|output[15]~15_combout  & ((\RegFetchUnit|PR1|Mux16~1_combout  & (!\ALUOPUNIT|ALU1|Add1~48 )) # (!\RegFetchUnit|PR1|Mux16~1_combout  & ((\ALUOPUNIT|ALU1|Add1~48 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[15]~15_combout  & ((\RegFetchUnit|PR1|Mux16~1_combout  & (\ALUOPUNIT|ALU1|Add1~48  & VCC)) # (!\RegFetchUnit|PR1|Mux16~1_combout  & (!\ALUOPUNIT|ALU1|Add1~48 ))))
// \ALUOPUNIT|ALU1|Add1~52  = CARRY((\ALUOPUNIT|m2|output[15]~15_combout  & ((!\ALUOPUNIT|ALU1|Add1~48 ) # (!\RegFetchUnit|PR1|Mux16~1_combout ))) # (!\ALUOPUNIT|m2|output[15]~15_combout  & (!\RegFetchUnit|PR1|Mux16~1_combout  & !\ALUOPUNIT|ALU1|Add1~48 )))

	.dataa(\ALUOPUNIT|m2|output[15]~15_combout ),
	.datab(\RegFetchUnit|PR1|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~48 ),
	.combout(\ALUOPUNIT|ALU1|Add1~51_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~52 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~51 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~53 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~53_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|ALU1|Add1~51_combout )))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (((\ALUOPUNIT|ALU1|Add0~30_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~30_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~51_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~53 .lut_mask = 16'hB830;
defparam \ALUOPUNIT|ALU1|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[15]~25 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[15]~25_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [16])) # (!\CONTROLLER|Mux3~8_combout  & (((\ALUOPUNIT|ALU1|Add1~50_combout ) # (\ALUOPUNIT|ALU1|Add1~53_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [16]),
	.datac(\ALUOPUNIT|ALU1|Add1~50_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~53_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[15]~25 .lut_mask = 16'hDDD8;
defparam \DATAFETCHUNIT|M4|output[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][15]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][15]~feeder_combout  = \DATAFETCHUNIT|M4|output[15]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[15]~25_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N23
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][15] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][15]~regout ));

// Location: LCCOMB_X58_Y25_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux16~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux16~0_combout  = (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\InstFetchUnit|instmemory|Mux18~1_combout  & ((\RegFetchUnit|PR1|reg[0][15]~regout ))) # (!\InstFetchUnit|instmemory|Mux18~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][15]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][15]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][15]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux16~0 .lut_mask = 16'h5044;
defparam \RegFetchUnit|PR1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux16~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux16~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux16~0_combout ) # ((\RegFetchUnit|PR1|reg[2][15]~regout  & \RegFetchUnit|PR1|Mux17~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][15]~regout ),
	.datab(\RegFetchUnit|PR1|Mux17~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux16~1 .lut_mask = 16'h0F08;
defparam \RegFetchUnit|PR1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~55 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~55_combout  = ((\RegFetchUnit|PR1|Mux15~1_combout  $ (\ALUOPUNIT|m2|output[16]~16_combout  $ (\ALUOPUNIT|ALU1|Add1~52 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~56  = CARRY((\RegFetchUnit|PR1|Mux15~1_combout  & ((!\ALUOPUNIT|ALU1|Add1~52 ) # (!\ALUOPUNIT|m2|output[16]~16_combout ))) # (!\RegFetchUnit|PR1|Mux15~1_combout  & (!\ALUOPUNIT|m2|output[16]~16_combout  & !\ALUOPUNIT|ALU1|Add1~52 )))

	.dataa(\RegFetchUnit|PR1|Mux15~1_combout ),
	.datab(\ALUOPUNIT|m2|output[16]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~52 ),
	.combout(\ALUOPUNIT|ALU1|Add1~55_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~56 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~55 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~57 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~57_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & (((\ALUOPUNIT|ALU1|Equal1~6_combout  & \ALUOPUNIT|ALU1|Add1~55_combout )))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~32_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~32_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~55_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~57 .lut_mask = 16'hC0AA;
defparam \ALUOPUNIT|ALU1|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~54 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~54_combout  = (!\ALUOPUNIT|ALU1|Equal1~6_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\RegFetchUnit|PR1|Mux15~1_combout ) # (\ALUOPUNIT|m2|output[16]~16_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux15~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|m2|output[16]~16_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~54 .lut_mask = 16'h3020;
defparam \ALUOPUNIT|ALU1|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[16]~26 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[16]~26_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [15])) # (!\CONTROLLER|Mux3~8_combout  & (((\ALUOPUNIT|ALU1|Add1~57_combout ) # (\ALUOPUNIT|ALU1|Add1~54_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [15]),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~57_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~54_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[16]~26 .lut_mask = 16'hBBB8;
defparam \DATAFETCHUNIT|M4|output[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][16] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[16]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][16]~regout ));

// Location: LCFF_X59_Y26_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][16] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[16]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][16]~regout ));

// Location: LCFF_X59_Y25_N7
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][16] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[16]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][16]~regout ));

// Location: LCCOMB_X59_Y26_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux47~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux47~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][16]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][16]~regout ))

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[1][16]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][16]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux47~0 .lut_mask = 16'hFC30;
defparam \RegFetchUnit|PR1|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux47~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux47~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][16]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux47~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][16]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux47~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux47~1 .lut_mask = 16'h8F80;
defparam \RegFetchUnit|PR1|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~59 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~59_combout  = (\ALUOPUNIT|m2|output[17]~17_combout  & ((\RegFetchUnit|PR1|Mux14~1_combout  & (!\ALUOPUNIT|ALU1|Add1~56 )) # (!\RegFetchUnit|PR1|Mux14~1_combout  & ((\ALUOPUNIT|ALU1|Add1~56 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[17]~17_combout  & ((\RegFetchUnit|PR1|Mux14~1_combout  & (\ALUOPUNIT|ALU1|Add1~56  & VCC)) # (!\RegFetchUnit|PR1|Mux14~1_combout  & (!\ALUOPUNIT|ALU1|Add1~56 ))))
// \ALUOPUNIT|ALU1|Add1~60  = CARRY((\ALUOPUNIT|m2|output[17]~17_combout  & ((!\ALUOPUNIT|ALU1|Add1~56 ) # (!\RegFetchUnit|PR1|Mux14~1_combout ))) # (!\ALUOPUNIT|m2|output[17]~17_combout  & (!\RegFetchUnit|PR1|Mux14~1_combout  & !\ALUOPUNIT|ALU1|Add1~56 )))

	.dataa(\ALUOPUNIT|m2|output[17]~17_combout ),
	.datab(\RegFetchUnit|PR1|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~56 ),
	.combout(\ALUOPUNIT|ALU1|Add1~59_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~60 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~59 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~61 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~61_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & (((\ALUOPUNIT|ALU1|Equal1~6_combout  & \ALUOPUNIT|ALU1|Add1~59_combout )))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~34_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~34_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~59_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~61 .lut_mask = 16'hE222;
defparam \ALUOPUNIT|ALU1|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[17]~27 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[17]~27_combout  = (\CONTROLLER|Mux3~8_combout  & (((\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [14])))) # (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Add1~58_combout ) # ((\ALUOPUNIT|ALU1|Add1~61_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~58_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [14]),
	.datad(\ALUOPUNIT|ALU1|Add1~61_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[17]~27 .lut_mask = 16'hF5E4;
defparam \DATAFETCHUNIT|M4|output[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][17] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[17]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][17]~regout ));

// Location: LCCOMB_X58_Y23_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][17]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][17]~feeder_combout  = \DATAFETCHUNIT|M4|output[17]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[17]~27_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][17]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][17] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][17]~regout ));

// Location: LCCOMB_X57_Y26_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux14~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux14~0_combout  = (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\InstFetchUnit|instmemory|Mux18~1_combout  & (\RegFetchUnit|PR1|reg[0][17]~regout )) # (!\InstFetchUnit|instmemory|Mux18~1_combout  & 
// ((\RegFetchUnit|PR1|reg[1][17]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[0][17]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][17]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux14~0 .lut_mask = 16'h0A0C;
defparam \RegFetchUnit|PR1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux14~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux14~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux14~0_combout ) # ((\RegFetchUnit|PR1|reg[2][17]~regout  & \RegFetchUnit|PR1|Mux17~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][17]~regout ),
	.datac(\RegFetchUnit|PR1|Mux17~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux14~1 .lut_mask = 16'h5540;
defparam \RegFetchUnit|PR1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~62 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~62_combout  = ((\ALUOPUNIT|m2|output[18]~18_combout  $ (\RegFetchUnit|PR1|Mux13~1_combout  $ (\ALUOPUNIT|ALU1|Add1~60 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~63  = CARRY((\ALUOPUNIT|m2|output[18]~18_combout  & (\RegFetchUnit|PR1|Mux13~1_combout  & !\ALUOPUNIT|ALU1|Add1~60 )) # (!\ALUOPUNIT|m2|output[18]~18_combout  & ((\RegFetchUnit|PR1|Mux13~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~60 ))))

	.dataa(\ALUOPUNIT|m2|output[18]~18_combout ),
	.datab(\RegFetchUnit|PR1|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~60 ),
	.combout(\ALUOPUNIT|ALU1|Add1~62_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~63 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~62 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[18]~29 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[18]~29_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~62_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[18]~18_combout ) # ((\RegFetchUnit|PR1|Mux13~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[18]~18_combout ),
	.datab(\RegFetchUnit|PR1|Mux13~1_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~62_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[18]~29 .lut_mask = 16'hFE0E;
defparam \DATAFETCHUNIT|M4|output[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux15~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux15~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux15~0_combout ) # ((\RegFetchUnit|PR1|reg[2][16]~regout  & \RegFetchUnit|PR1|Mux17~1_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux15~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][16]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux15~1 .lut_mask = 16'h0E0A;
defparam \RegFetchUnit|PR1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~32 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~32_combout  = ((\ALUOPUNIT|m2|output[16]~16_combout  $ (\RegFetchUnit|PR1|Mux15~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~31 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~33  = CARRY((\ALUOPUNIT|m2|output[16]~16_combout  & ((\RegFetchUnit|PR1|Mux15~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~31 ))) # (!\ALUOPUNIT|m2|output[16]~16_combout  & (\RegFetchUnit|PR1|Mux15~1_combout  & !\ALUOPUNIT|ALU1|Add0~31 )))

	.dataa(\ALUOPUNIT|m2|output[16]~16_combout ),
	.datab(\RegFetchUnit|PR1|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~31 ),
	.combout(\ALUOPUNIT|ALU1|Add0~32_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~33 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~32 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~36 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~36_combout  = ((\ALUOPUNIT|m2|output[18]~18_combout  $ (\RegFetchUnit|PR1|Mux13~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~35 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~37  = CARRY((\ALUOPUNIT|m2|output[18]~18_combout  & ((\RegFetchUnit|PR1|Mux13~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~35 ))) # (!\ALUOPUNIT|m2|output[18]~18_combout  & (\RegFetchUnit|PR1|Mux13~1_combout  & !\ALUOPUNIT|ALU1|Add0~35 )))

	.dataa(\ALUOPUNIT|m2|output[18]~18_combout ),
	.datab(\RegFetchUnit|PR1|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~35 ),
	.combout(\ALUOPUNIT|ALU1|Add0~36_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~37 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~36 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[18]~28 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[18]~28_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [13])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~36_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [13]),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~36_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[18]~28 .lut_mask = 16'h8D88;
defparam \DATAFETCHUNIT|M4|output[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[18]~30 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[18]~30_combout  = (\DATAFETCHUNIT|M4|output[18]~28_combout ) # ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (!\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|M4|output[18]~29_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|M4|output[18]~29_combout ),
	.datad(\DATAFETCHUNIT|M4|output[18]~28_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[18]~30 .lut_mask = 16'hFF20;
defparam \DATAFETCHUNIT|M4|output[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][18] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[18]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][18]~regout ));

// Location: LCCOMB_X58_Y23_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux13~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux13~0_combout  = (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\InstFetchUnit|instmemory|Mux18~1_combout  & ((\RegFetchUnit|PR1|reg[0][18]~regout ))) # (!\InstFetchUnit|instmemory|Mux18~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][18]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][18]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][18]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux13~0 .lut_mask = 16'h0C0A;
defparam \RegFetchUnit|PR1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux13~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux13~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux13~0_combout ) # ((\RegFetchUnit|PR1|Mux17~1_combout  & \RegFetchUnit|PR1|reg[2][18]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|Mux17~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][18]~regout ),
	.datad(\RegFetchUnit|PR1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux13~1 .lut_mask = 16'h5540;
defparam \RegFetchUnit|PR1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~64 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~64_combout  = (\RegFetchUnit|PR1|Mux12~1_combout  & ((\ALUOPUNIT|m2|output[19]~19_combout  & (!\ALUOPUNIT|ALU1|Add1~63 )) # (!\ALUOPUNIT|m2|output[19]~19_combout  & (\ALUOPUNIT|ALU1|Add1~63  & VCC)))) # 
// (!\RegFetchUnit|PR1|Mux12~1_combout  & ((\ALUOPUNIT|m2|output[19]~19_combout  & ((\ALUOPUNIT|ALU1|Add1~63 ) # (GND))) # (!\ALUOPUNIT|m2|output[19]~19_combout  & (!\ALUOPUNIT|ALU1|Add1~63 ))))
// \ALUOPUNIT|ALU1|Add1~65  = CARRY((\RegFetchUnit|PR1|Mux12~1_combout  & (\ALUOPUNIT|m2|output[19]~19_combout  & !\ALUOPUNIT|ALU1|Add1~63 )) # (!\RegFetchUnit|PR1|Mux12~1_combout  & ((\ALUOPUNIT|m2|output[19]~19_combout ) # (!\ALUOPUNIT|ALU1|Add1~63 ))))

	.dataa(\RegFetchUnit|PR1|Mux12~1_combout ),
	.datab(\ALUOPUNIT|m2|output[19]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~63 ),
	.combout(\ALUOPUNIT|ALU1|Add1~64_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~65 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~64 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[19]~32 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[19]~32_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~64_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[19]~19_combout ) # ((\RegFetchUnit|PR1|Mux12~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[19]~19_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\RegFetchUnit|PR1|Mux12~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~64_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[19]~32 .lut_mask = 16'hFE32;
defparam \DATAFETCHUNIT|M4|output[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~38 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~38_combout  = (\RegFetchUnit|PR1|Mux12~1_combout  & ((\ALUOPUNIT|m2|output[19]~19_combout  & (\ALUOPUNIT|ALU1|Add0~37  & VCC)) # (!\ALUOPUNIT|m2|output[19]~19_combout  & (!\ALUOPUNIT|ALU1|Add0~37 )))) # 
// (!\RegFetchUnit|PR1|Mux12~1_combout  & ((\ALUOPUNIT|m2|output[19]~19_combout  & (!\ALUOPUNIT|ALU1|Add0~37 )) # (!\ALUOPUNIT|m2|output[19]~19_combout  & ((\ALUOPUNIT|ALU1|Add0~37 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~39  = CARRY((\RegFetchUnit|PR1|Mux12~1_combout  & (!\ALUOPUNIT|m2|output[19]~19_combout  & !\ALUOPUNIT|ALU1|Add0~37 )) # (!\RegFetchUnit|PR1|Mux12~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~37 ) # (!\ALUOPUNIT|m2|output[19]~19_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux12~1_combout ),
	.datab(\ALUOPUNIT|m2|output[19]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~37 ),
	.combout(\ALUOPUNIT|ALU1|Add0~38_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~39 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~38 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[19]~31 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[19]~31_combout  = (\CONTROLLER|Mux3~8_combout  & (((\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [12])))) # (!\CONTROLLER|Mux3~8_combout  & (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~38_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~38_combout ),
	.datad(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[19]~31 .lut_mask = 16'hBA10;
defparam \DATAFETCHUNIT|M4|output[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[19]~33 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[19]~33_combout  = (\DATAFETCHUNIT|M4|output[19]~31_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|M4|output[19]~32_combout  & \ALUOPUNIT|ALU1|Equal0~3_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|M4|output[19]~32_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\DATAFETCHUNIT|M4|output[19]~31_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[19]~33 .lut_mask = 16'hFF40;
defparam \DATAFETCHUNIT|M4|output[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N21
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][19] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[19]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][19]~regout ));

// Location: LCCOMB_X58_Y25_N4
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux44~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux44~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][19]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][19]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][19]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][19]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux44~0 .lut_mask = 16'hF0CC;
defparam \RegFetchUnit|PR1|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux44~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux44~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][19]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux44~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][19]~regout ),
	.datac(\RegFetchUnit|PR1|Mux44~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux44~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N19
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][20] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[20]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][20]~regout ));

// Location: LCCOMB_X58_Y25_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux11~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux11~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[2][20]~regout ))) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// (\RegFetchUnit|PR1|reg[0][20]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[0][20]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][20]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux11~0 .lut_mask = 16'hA088;
defparam \RegFetchUnit|PR1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux11~2 (
// Equation(s):
// \RegFetchUnit|PR1|Mux11~2_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux11~0_combout ) # ((\RegFetchUnit|PR1|reg[1][20]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][20]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux11~2 .lut_mask = 16'h3320;
defparam \RegFetchUnit|PR1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~40 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~40_combout  = ((\ALUOPUNIT|m2|output[20]~20_combout  $ (\RegFetchUnit|PR1|Mux11~2_combout  $ (!\ALUOPUNIT|ALU1|Add0~39 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~41  = CARRY((\ALUOPUNIT|m2|output[20]~20_combout  & ((\RegFetchUnit|PR1|Mux11~2_combout ) # (!\ALUOPUNIT|ALU1|Add0~39 ))) # (!\ALUOPUNIT|m2|output[20]~20_combout  & (\RegFetchUnit|PR1|Mux11~2_combout  & !\ALUOPUNIT|ALU1|Add0~39 )))

	.dataa(\ALUOPUNIT|m2|output[20]~20_combout ),
	.datab(\RegFetchUnit|PR1|Mux11~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~39 ),
	.combout(\ALUOPUNIT|ALU1|Add0~40_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~41 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~40 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[20]~34 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[20]~34_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [11])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~40_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [11]),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~40_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[20]~34 .lut_mask = 16'h8D88;
defparam \DATAFETCHUNIT|M4|output[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~66 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~66_combout  = ((\RegFetchUnit|PR1|Mux11~2_combout  $ (\ALUOPUNIT|m2|output[20]~20_combout  $ (\ALUOPUNIT|ALU1|Add1~65 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~67  = CARRY((\RegFetchUnit|PR1|Mux11~2_combout  & ((!\ALUOPUNIT|ALU1|Add1~65 ) # (!\ALUOPUNIT|m2|output[20]~20_combout ))) # (!\RegFetchUnit|PR1|Mux11~2_combout  & (!\ALUOPUNIT|m2|output[20]~20_combout  & !\ALUOPUNIT|ALU1|Add1~65 )))

	.dataa(\RegFetchUnit|PR1|Mux11~2_combout ),
	.datab(\ALUOPUNIT|m2|output[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~65 ),
	.combout(\ALUOPUNIT|ALU1|Add1~66_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~67 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~66 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[20]~35 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[20]~35_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~66_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux11~2_combout ) # ((\ALUOPUNIT|m2|output[20]~20_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux11~2_combout ),
	.datab(\ALUOPUNIT|m2|output[20]~20_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~66_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[20]~35 .lut_mask = 16'hFE0E;
defparam \DATAFETCHUNIT|M4|output[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[20]~36 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[20]~36_combout  = (\DATAFETCHUNIT|M4|output[20]~34_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[20]~35_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[20]~34_combout ),
	.datad(\DATAFETCHUNIT|M4|output[20]~35_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[20]~36 .lut_mask = 16'hF4F0;
defparam \DATAFETCHUNIT|M4|output[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N13
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][20] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[20]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][20]~regout ));

// Location: LCCOMB_X58_Y25_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux43~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux43~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][20]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][20]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][20]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[0][20]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux43~0 .lut_mask = 16'hE2E2;
defparam \RegFetchUnit|PR1|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux43~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux43~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][20]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux43~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][20]~regout ),
	.datad(\RegFetchUnit|PR1|Mux43~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux43~1 .lut_mask = 16'hD580;
defparam \RegFetchUnit|PR1|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneii_lcell_comb \ALUOPUNIT|m2|output[20]~20 (
// Equation(s):
// \ALUOPUNIT|m2|output[20]~20_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|instmemory|Mux4~0_combout  & (\InstFetchUnit|PCReg|pcNew [5]))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux43~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux43~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[20]~20 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~68 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~68_combout  = (\ALUOPUNIT|m2|output[21]~21_combout  & ((\RegFetchUnit|PR1|Mux10~1_combout  & (!\ALUOPUNIT|ALU1|Add1~67 )) # (!\RegFetchUnit|PR1|Mux10~1_combout  & ((\ALUOPUNIT|ALU1|Add1~67 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[21]~21_combout  & ((\RegFetchUnit|PR1|Mux10~1_combout  & (\ALUOPUNIT|ALU1|Add1~67  & VCC)) # (!\RegFetchUnit|PR1|Mux10~1_combout  & (!\ALUOPUNIT|ALU1|Add1~67 ))))
// \ALUOPUNIT|ALU1|Add1~69  = CARRY((\ALUOPUNIT|m2|output[21]~21_combout  & ((!\ALUOPUNIT|ALU1|Add1~67 ) # (!\RegFetchUnit|PR1|Mux10~1_combout ))) # (!\ALUOPUNIT|m2|output[21]~21_combout  & (!\RegFetchUnit|PR1|Mux10~1_combout  & !\ALUOPUNIT|ALU1|Add1~67 )))

	.dataa(\ALUOPUNIT|m2|output[21]~21_combout ),
	.datab(\RegFetchUnit|PR1|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~67 ),
	.combout(\ALUOPUNIT|ALU1|Add1~68_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~69 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~68 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[21]~38 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[21]~38_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~68_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux10~1_combout ) # ((\ALUOPUNIT|m2|output[21]~21_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux10~1_combout ),
	.datab(\ALUOPUNIT|m2|output[21]~21_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~68_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[21]~38 .lut_mask = 16'hFE0E;
defparam \DATAFETCHUNIT|M4|output[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~42 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~42_combout  = (\ALUOPUNIT|m2|output[21]~21_combout  & ((\RegFetchUnit|PR1|Mux10~1_combout  & (\ALUOPUNIT|ALU1|Add0~41  & VCC)) # (!\RegFetchUnit|PR1|Mux10~1_combout  & (!\ALUOPUNIT|ALU1|Add0~41 )))) # 
// (!\ALUOPUNIT|m2|output[21]~21_combout  & ((\RegFetchUnit|PR1|Mux10~1_combout  & (!\ALUOPUNIT|ALU1|Add0~41 )) # (!\RegFetchUnit|PR1|Mux10~1_combout  & ((\ALUOPUNIT|ALU1|Add0~41 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~43  = CARRY((\ALUOPUNIT|m2|output[21]~21_combout  & (!\RegFetchUnit|PR1|Mux10~1_combout  & !\ALUOPUNIT|ALU1|Add0~41 )) # (!\ALUOPUNIT|m2|output[21]~21_combout  & ((!\ALUOPUNIT|ALU1|Add0~41 ) # (!\RegFetchUnit|PR1|Mux10~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[21]~21_combout ),
	.datab(\RegFetchUnit|PR1|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~41 ),
	.combout(\ALUOPUNIT|ALU1|Add0~42_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~43 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~42 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[21]~37 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[21]~37_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [10])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~42_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [10]),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~42_combout ),
	.datad(\CONTROLLER|Mux3~8_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[21]~37 .lut_mask = 16'hAA30;
defparam \DATAFETCHUNIT|M4|output[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[21]~39 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[21]~39_combout  = (\DATAFETCHUNIT|M4|output[21]~37_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[21]~38_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[21]~38_combout ),
	.datad(\DATAFETCHUNIT|M4|output[21]~37_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[21]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[21]~39 .lut_mask = 16'hFF40;
defparam \DATAFETCHUNIT|M4|output[21]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][21] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[21]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][21]~regout ));

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux10~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux10~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & (\RegFetchUnit|PR1|reg[2][21]~regout )) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// ((\RegFetchUnit|PR1|reg[0][21]~regout )))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][21]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][21]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux10~0 .lut_mask = 16'h88A0;
defparam \RegFetchUnit|PR1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux10~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux10~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux10~0_combout ) # ((\RegFetchUnit|PR1|reg[1][21]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][21]~regout ),
	.datab(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux10~1 .lut_mask = 16'h0F08;
defparam \RegFetchUnit|PR1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~44 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~44_combout  = ((\ALUOPUNIT|m2|output[22]~22_combout  $ (\RegFetchUnit|PR1|Mux9~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~43 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~45  = CARRY((\ALUOPUNIT|m2|output[22]~22_combout  & ((\RegFetchUnit|PR1|Mux9~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~43 ))) # (!\ALUOPUNIT|m2|output[22]~22_combout  & (\RegFetchUnit|PR1|Mux9~1_combout  & !\ALUOPUNIT|ALU1|Add0~43 )))

	.dataa(\ALUOPUNIT|m2|output[22]~22_combout ),
	.datab(\RegFetchUnit|PR1|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~43 ),
	.combout(\ALUOPUNIT|ALU1|Add0~44_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~45 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~44 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[22]~40 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[22]~40_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [9])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~44_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [9]),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\CONTROLLER|Mux3~8_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~44_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[22]~40 .lut_mask = 16'hA3A0;
defparam \DATAFETCHUNIT|M4|output[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \ALUOPUNIT|m2|output[22]~22 (
// Equation(s):
// \ALUOPUNIT|m2|output[22]~22_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux41~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux41~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[22]~22 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~70 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~70_combout  = ((\RegFetchUnit|PR1|Mux9~1_combout  $ (\ALUOPUNIT|m2|output[22]~22_combout  $ (\ALUOPUNIT|ALU1|Add1~69 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~71  = CARRY((\RegFetchUnit|PR1|Mux9~1_combout  & ((!\ALUOPUNIT|ALU1|Add1~69 ) # (!\ALUOPUNIT|m2|output[22]~22_combout ))) # (!\RegFetchUnit|PR1|Mux9~1_combout  & (!\ALUOPUNIT|m2|output[22]~22_combout  & !\ALUOPUNIT|ALU1|Add1~69 )))

	.dataa(\RegFetchUnit|PR1|Mux9~1_combout ),
	.datab(\ALUOPUNIT|m2|output[22]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~69 ),
	.combout(\ALUOPUNIT|ALU1|Add1~70_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~71 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~70 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[22]~41 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[22]~41_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~70_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux9~1_combout ) # ((\ALUOPUNIT|m2|output[22]~22_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux9~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\ALUOPUNIT|m2|output[22]~22_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~70_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[22]~41 .lut_mask = 16'hFE32;
defparam \DATAFETCHUNIT|M4|output[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[22]~42 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[22]~42_combout  = (\DATAFETCHUNIT|M4|output[22]~40_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[22]~41_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[22]~40_combout ),
	.datad(\DATAFETCHUNIT|M4|output[22]~41_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[22]~42 .lut_mask = 16'hF4F0;
defparam \DATAFETCHUNIT|M4|output[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][22]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][22]~feeder_combout  = \DATAFETCHUNIT|M4|output[22]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[22]~42_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][22]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][22] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][22]~regout ));

// Location: LCFF_X62_Y26_N23
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][22] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[22]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][22]~regout ));

// Location: LCCOMB_X62_Y26_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux9~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux9~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[2][22]~regout ))) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// (\RegFetchUnit|PR1|reg[0][22]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[0][22]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][22]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux9~0 .lut_mask = 16'hA088;
defparam \RegFetchUnit|PR1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][22]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][22]~feeder_combout  = \DATAFETCHUNIT|M4|output[22]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[22]~42_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][22] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][22]~regout ));

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux9~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux9~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux9~0_combout ) # ((\RegFetchUnit|PR1|reg[1][22]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|Mux9~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[1][22]~regout ),
	.datad(\RegFetchUnit|PR1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux9~1 .lut_mask = 16'h5444;
defparam \RegFetchUnit|PR1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~46 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~46_combout  = (\RegFetchUnit|PR1|Mux8~1_combout  & ((\ALUOPUNIT|m2|output[23]~23_combout  & (\ALUOPUNIT|ALU1|Add0~45  & VCC)) # (!\ALUOPUNIT|m2|output[23]~23_combout  & (!\ALUOPUNIT|ALU1|Add0~45 )))) # 
// (!\RegFetchUnit|PR1|Mux8~1_combout  & ((\ALUOPUNIT|m2|output[23]~23_combout  & (!\ALUOPUNIT|ALU1|Add0~45 )) # (!\ALUOPUNIT|m2|output[23]~23_combout  & ((\ALUOPUNIT|ALU1|Add0~45 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~47  = CARRY((\RegFetchUnit|PR1|Mux8~1_combout  & (!\ALUOPUNIT|m2|output[23]~23_combout  & !\ALUOPUNIT|ALU1|Add0~45 )) # (!\RegFetchUnit|PR1|Mux8~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~45 ) # (!\ALUOPUNIT|m2|output[23]~23_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux8~1_combout ),
	.datab(\ALUOPUNIT|m2|output[23]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~45 ),
	.combout(\ALUOPUNIT|ALU1|Add0~46_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~47 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~46 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[23]~43 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[23]~43_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [8])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~46_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [8]),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~46_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[23]~43 .lut_mask = 16'h8B88;
defparam \DATAFETCHUNIT|M4|output[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~72 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~72_combout  = (\ALUOPUNIT|m2|output[23]~23_combout  & ((\RegFetchUnit|PR1|Mux8~1_combout  & (!\ALUOPUNIT|ALU1|Add1~71 )) # (!\RegFetchUnit|PR1|Mux8~1_combout  & ((\ALUOPUNIT|ALU1|Add1~71 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[23]~23_combout  & ((\RegFetchUnit|PR1|Mux8~1_combout  & (\ALUOPUNIT|ALU1|Add1~71  & VCC)) # (!\RegFetchUnit|PR1|Mux8~1_combout  & (!\ALUOPUNIT|ALU1|Add1~71 ))))
// \ALUOPUNIT|ALU1|Add1~73  = CARRY((\ALUOPUNIT|m2|output[23]~23_combout  & ((!\ALUOPUNIT|ALU1|Add1~71 ) # (!\RegFetchUnit|PR1|Mux8~1_combout ))) # (!\ALUOPUNIT|m2|output[23]~23_combout  & (!\RegFetchUnit|PR1|Mux8~1_combout  & !\ALUOPUNIT|ALU1|Add1~71 )))

	.dataa(\ALUOPUNIT|m2|output[23]~23_combout ),
	.datab(\RegFetchUnit|PR1|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~71 ),
	.combout(\ALUOPUNIT|ALU1|Add1~72_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~73 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~72 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[23]~44 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[23]~44_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~72_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux8~1_combout ) # ((\ALUOPUNIT|m2|output[23]~23_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux8~1_combout ),
	.datac(\ALUOPUNIT|m2|output[23]~23_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~72_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[23]~44 .lut_mask = 16'hFE54;
defparam \DATAFETCHUNIT|M4|output[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[23]~45 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[23]~45_combout  = (\DATAFETCHUNIT|M4|output[23]~43_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[23]~44_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[23]~43_combout ),
	.datad(\DATAFETCHUNIT|M4|output[23]~44_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[23]~45 .lut_mask = 16'hF4F0;
defparam \DATAFETCHUNIT|M4|output[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N9
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][23] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[23]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][23]~regout ));

// Location: LCCOMB_X55_Y26_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux8~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux8~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[2][23]~regout ))) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// (\RegFetchUnit|PR1|reg[0][23]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[0][23]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][23]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux8~0 .lut_mask = 16'hA088;
defparam \RegFetchUnit|PR1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux8~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux8~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux8~0_combout ) # ((\RegFetchUnit|PR1|reg[1][23]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][23]~regout ),
	.datab(\RegFetchUnit|PR1|Mux8~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux8~1 .lut_mask = 16'h0E0C;
defparam \RegFetchUnit|PR1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~74 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~74_combout  = ((\RegFetchUnit|PR1|Mux7~1_combout  $ (\ALUOPUNIT|m2|output[24]~24_combout  $ (\ALUOPUNIT|ALU1|Add1~73 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~75  = CARRY((\RegFetchUnit|PR1|Mux7~1_combout  & ((!\ALUOPUNIT|ALU1|Add1~73 ) # (!\ALUOPUNIT|m2|output[24]~24_combout ))) # (!\RegFetchUnit|PR1|Mux7~1_combout  & (!\ALUOPUNIT|m2|output[24]~24_combout  & !\ALUOPUNIT|ALU1|Add1~73 )))

	.dataa(\RegFetchUnit|PR1|Mux7~1_combout ),
	.datab(\ALUOPUNIT|m2|output[24]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~73 ),
	.combout(\ALUOPUNIT|ALU1|Add1~74_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~75 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~74 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[24]~47 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[24]~47_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~74_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux7~1_combout ) # ((\ALUOPUNIT|m2|output[24]~24_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux7~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\ALUOPUNIT|m2|output[24]~24_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~74_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[24]~47 .lut_mask = 16'hFE32;
defparam \DATAFETCHUNIT|M4|output[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~48 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~48_combout  = ((\RegFetchUnit|PR1|Mux7~1_combout  $ (\ALUOPUNIT|m2|output[24]~24_combout  $ (!\ALUOPUNIT|ALU1|Add0~47 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~49  = CARRY((\RegFetchUnit|PR1|Mux7~1_combout  & ((\ALUOPUNIT|m2|output[24]~24_combout ) # (!\ALUOPUNIT|ALU1|Add0~47 ))) # (!\RegFetchUnit|PR1|Mux7~1_combout  & (\ALUOPUNIT|m2|output[24]~24_combout  & !\ALUOPUNIT|ALU1|Add0~47 )))

	.dataa(\RegFetchUnit|PR1|Mux7~1_combout ),
	.datab(\ALUOPUNIT|m2|output[24]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~47 ),
	.combout(\ALUOPUNIT|ALU1|Add0~48_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~49 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~48 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[24]~46 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[24]~46_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [7])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~48_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [7]),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\CONTROLLER|Mux3~8_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~48_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[24]~46 .lut_mask = 16'hA3A0;
defparam \DATAFETCHUNIT|M4|output[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[24]~48 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[24]~48_combout  = (\DATAFETCHUNIT|M4|output[24]~46_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[24]~47_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[24]~47_combout ),
	.datad(\DATAFETCHUNIT|M4|output[24]~46_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[24]~48 .lut_mask = 16'hFF40;
defparam \DATAFETCHUNIT|M4|output[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N21
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][24] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[24]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][24]~regout ));

// Location: LCCOMB_X61_Y24_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][24]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][24]~feeder_combout  = \DATAFETCHUNIT|M4|output[24]~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[24]~48_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][24]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][24] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][24]~regout ));

// Location: LCFF_X62_Y26_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][24] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[24]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][24]~regout ));

// Location: LCCOMB_X61_Y24_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux39~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux39~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][24]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][24]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][24]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][24]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux39~0 .lut_mask = 16'hFC0C;
defparam \RegFetchUnit|PR1|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux39~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux39~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][24]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux39~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][24]~regout ),
	.datad(\RegFetchUnit|PR1|Mux39~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux39~1 .lut_mask = 16'hD580;
defparam \RegFetchUnit|PR1|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~50 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~50_combout  = (\ALUOPUNIT|m2|output[25]~25_combout  & ((\RegFetchUnit|PR1|Mux6~1_combout  & (\ALUOPUNIT|ALU1|Add0~49  & VCC)) # (!\RegFetchUnit|PR1|Mux6~1_combout  & (!\ALUOPUNIT|ALU1|Add0~49 )))) # 
// (!\ALUOPUNIT|m2|output[25]~25_combout  & ((\RegFetchUnit|PR1|Mux6~1_combout  & (!\ALUOPUNIT|ALU1|Add0~49 )) # (!\RegFetchUnit|PR1|Mux6~1_combout  & ((\ALUOPUNIT|ALU1|Add0~49 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~51  = CARRY((\ALUOPUNIT|m2|output[25]~25_combout  & (!\RegFetchUnit|PR1|Mux6~1_combout  & !\ALUOPUNIT|ALU1|Add0~49 )) # (!\ALUOPUNIT|m2|output[25]~25_combout  & ((!\ALUOPUNIT|ALU1|Add0~49 ) # (!\RegFetchUnit|PR1|Mux6~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[25]~25_combout ),
	.datab(\RegFetchUnit|PR1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~49 ),
	.combout(\ALUOPUNIT|ALU1|Add0~50_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~51 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~50 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[25]~49 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[25]~49_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [6])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~50_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [6]),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~50_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[25]~49 .lut_mask = 16'h8D88;
defparam \DATAFETCHUNIT|M4|output[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneii_lcell_comb \ALUOPUNIT|m2|output[25]~25 (
// Equation(s):
// \ALUOPUNIT|m2|output[25]~25_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux38~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux38~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[25]~25 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~76 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~76_combout  = (\ALUOPUNIT|m2|output[25]~25_combout  & ((\RegFetchUnit|PR1|Mux6~1_combout  & (!\ALUOPUNIT|ALU1|Add1~75 )) # (!\RegFetchUnit|PR1|Mux6~1_combout  & ((\ALUOPUNIT|ALU1|Add1~75 ) # (GND))))) # 
// (!\ALUOPUNIT|m2|output[25]~25_combout  & ((\RegFetchUnit|PR1|Mux6~1_combout  & (\ALUOPUNIT|ALU1|Add1~75  & VCC)) # (!\RegFetchUnit|PR1|Mux6~1_combout  & (!\ALUOPUNIT|ALU1|Add1~75 ))))
// \ALUOPUNIT|ALU1|Add1~77  = CARRY((\ALUOPUNIT|m2|output[25]~25_combout  & ((!\ALUOPUNIT|ALU1|Add1~75 ) # (!\RegFetchUnit|PR1|Mux6~1_combout ))) # (!\ALUOPUNIT|m2|output[25]~25_combout  & (!\RegFetchUnit|PR1|Mux6~1_combout  & !\ALUOPUNIT|ALU1|Add1~75 )))

	.dataa(\ALUOPUNIT|m2|output[25]~25_combout ),
	.datab(\RegFetchUnit|PR1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~75 ),
	.combout(\ALUOPUNIT|ALU1|Add1~76_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~77 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~76 .lut_mask = 16'h692B;
defparam \ALUOPUNIT|ALU1|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[25]~50 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[25]~50_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~76_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux6~1_combout ) # ((\ALUOPUNIT|m2|output[25]~25_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux6~1_combout ),
	.datab(\ALUOPUNIT|m2|output[25]~25_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~76_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[25]~50 .lut_mask = 16'hFE0E;
defparam \DATAFETCHUNIT|M4|output[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[25]~51 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[25]~51_combout  = (\DATAFETCHUNIT|M4|output[25]~49_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[25]~50_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[25]~49_combout ),
	.datad(\DATAFETCHUNIT|M4|output[25]~50_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[25]~51 .lut_mask = 16'hF4F0;
defparam \DATAFETCHUNIT|M4|output[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][25]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][25]~feeder_combout  = \DATAFETCHUNIT|M4|output[25]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[25]~51_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][25]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N19
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][25] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][25]~regout ));

// Location: LCCOMB_X57_Y26_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux6~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux6~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & (\RegFetchUnit|PR1|reg[2][25]~regout )) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[0][25]~regout 
// )))))

	.dataa(\RegFetchUnit|PR1|reg[2][25]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][25]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datad(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux6~0 .lut_mask = 16'hAC00;
defparam \RegFetchUnit|PR1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux6~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux6~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux6~0_combout ) # ((\RegFetchUnit|PR1|reg[1][25]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][25]~regout ),
	.datab(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datac(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux6~1 .lut_mask = 16'h0F08;
defparam \RegFetchUnit|PR1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~78 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~78_combout  = ((\RegFetchUnit|PR1|Mux5~1_combout  $ (\ALUOPUNIT|m2|output[26]~26_combout  $ (\ALUOPUNIT|ALU1|Add1~77 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~79  = CARRY((\RegFetchUnit|PR1|Mux5~1_combout  & ((!\ALUOPUNIT|ALU1|Add1~77 ) # (!\ALUOPUNIT|m2|output[26]~26_combout ))) # (!\RegFetchUnit|PR1|Mux5~1_combout  & (!\ALUOPUNIT|m2|output[26]~26_combout  & !\ALUOPUNIT|ALU1|Add1~77 )))

	.dataa(\RegFetchUnit|PR1|Mux5~1_combout ),
	.datab(\ALUOPUNIT|m2|output[26]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~77 ),
	.combout(\ALUOPUNIT|ALU1|Add1~78_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~79 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~78 .lut_mask = 16'h962B;
defparam \ALUOPUNIT|ALU1|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[26]~53 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[26]~53_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~78_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[26]~26_combout ) # ((\RegFetchUnit|PR1|Mux5~1_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|m2|output[26]~26_combout ),
	.datac(\RegFetchUnit|PR1|Mux5~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~78_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[26]~53 .lut_mask = 16'hFE54;
defparam \DATAFETCHUNIT|M4|output[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~52 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~52_combout  = ((\ALUOPUNIT|m2|output[26]~26_combout  $ (\RegFetchUnit|PR1|Mux5~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~51 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~53  = CARRY((\ALUOPUNIT|m2|output[26]~26_combout  & ((\RegFetchUnit|PR1|Mux5~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~51 ))) # (!\ALUOPUNIT|m2|output[26]~26_combout  & (\RegFetchUnit|PR1|Mux5~1_combout  & !\ALUOPUNIT|ALU1|Add0~51 )))

	.dataa(\ALUOPUNIT|m2|output[26]~26_combout ),
	.datab(\RegFetchUnit|PR1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~51 ),
	.combout(\ALUOPUNIT|ALU1|Add0~52_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~53 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~52 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[26]~52 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[26]~52_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [5])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~52_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [5]),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~52_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[26]~52 .lut_mask = 16'h8D88;
defparam \DATAFETCHUNIT|M4|output[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[26]~54 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[26]~54_combout  = (\DATAFETCHUNIT|M4|output[26]~52_combout ) # ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (!\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|M4|output[26]~53_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|M4|output[26]~53_combout ),
	.datad(\DATAFETCHUNIT|M4|output[26]~52_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[26]~54 .lut_mask = 16'hFF20;
defparam \DATAFETCHUNIT|M4|output[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][26] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[26]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][26]~regout ));

// Location: LCCOMB_X57_Y24_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux37~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux37~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][26]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][26]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][26]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][26]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux37~0 .lut_mask = 16'hF0CC;
defparam \RegFetchUnit|PR1|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux37~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux37~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][26]~regout  & ((\InstFetchUnit|instmemory|Mux23~0_combout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & 
// (((\RegFetchUnit|PR1|Mux37~0_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][26]~regout ),
	.datab(\RegFetchUnit|PR1|Mux37~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux37~1 .lut_mask = 16'hA0CC;
defparam \RegFetchUnit|PR1|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneii_lcell_comb \ALUOPUNIT|m2|output[26]~26 (
// Equation(s):
// \ALUOPUNIT|m2|output[26]~26_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux37~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux37~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[26]~26 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~80 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~80_combout  = (\RegFetchUnit|PR1|Mux4~1_combout  & ((\ALUOPUNIT|m2|output[27]~27_combout  & (!\ALUOPUNIT|ALU1|Add1~79 )) # (!\ALUOPUNIT|m2|output[27]~27_combout  & (\ALUOPUNIT|ALU1|Add1~79  & VCC)))) # 
// (!\RegFetchUnit|PR1|Mux4~1_combout  & ((\ALUOPUNIT|m2|output[27]~27_combout  & ((\ALUOPUNIT|ALU1|Add1~79 ) # (GND))) # (!\ALUOPUNIT|m2|output[27]~27_combout  & (!\ALUOPUNIT|ALU1|Add1~79 ))))
// \ALUOPUNIT|ALU1|Add1~81  = CARRY((\RegFetchUnit|PR1|Mux4~1_combout  & (\ALUOPUNIT|m2|output[27]~27_combout  & !\ALUOPUNIT|ALU1|Add1~79 )) # (!\RegFetchUnit|PR1|Mux4~1_combout  & ((\ALUOPUNIT|m2|output[27]~27_combout ) # (!\ALUOPUNIT|ALU1|Add1~79 ))))

	.dataa(\RegFetchUnit|PR1|Mux4~1_combout ),
	.datab(\ALUOPUNIT|m2|output[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~79 ),
	.combout(\ALUOPUNIT|ALU1|Add1~80_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~81 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~80 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[27]~56 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[27]~56_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~80_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux4~1_combout ) # ((\ALUOPUNIT|m2|output[27]~27_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux4~1_combout ),
	.datac(\ALUOPUNIT|m2|output[27]~27_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~80_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[27]~56 .lut_mask = 16'hFE54;
defparam \DATAFETCHUNIT|M4|output[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~54 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~54_combout  = (\RegFetchUnit|PR1|Mux4~1_combout  & ((\ALUOPUNIT|m2|output[27]~27_combout  & (\ALUOPUNIT|ALU1|Add0~53  & VCC)) # (!\ALUOPUNIT|m2|output[27]~27_combout  & (!\ALUOPUNIT|ALU1|Add0~53 )))) # 
// (!\RegFetchUnit|PR1|Mux4~1_combout  & ((\ALUOPUNIT|m2|output[27]~27_combout  & (!\ALUOPUNIT|ALU1|Add0~53 )) # (!\ALUOPUNIT|m2|output[27]~27_combout  & ((\ALUOPUNIT|ALU1|Add0~53 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~55  = CARRY((\RegFetchUnit|PR1|Mux4~1_combout  & (!\ALUOPUNIT|m2|output[27]~27_combout  & !\ALUOPUNIT|ALU1|Add0~53 )) # (!\RegFetchUnit|PR1|Mux4~1_combout  & ((!\ALUOPUNIT|ALU1|Add0~53 ) # (!\ALUOPUNIT|m2|output[27]~27_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux4~1_combout ),
	.datab(\ALUOPUNIT|m2|output[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~53 ),
	.combout(\ALUOPUNIT|ALU1|Add0~54_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~55 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~54 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[27]~55 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[27]~55_combout  = (\CONTROLLER|Mux3~8_combout  & (((\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [4])))) # (!\CONTROLLER|Mux3~8_combout  & (!\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add0~54_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [4]),
	.datad(\ALUOPUNIT|ALU1|Add0~54_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[27]~55 .lut_mask = 16'hD1C0;
defparam \DATAFETCHUNIT|M4|output[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[27]~57 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[27]~57_combout  = (\DATAFETCHUNIT|M4|output[27]~55_combout ) # ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (!\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|M4|output[27]~56_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|M4|output[27]~56_combout ),
	.datad(\DATAFETCHUNIT|M4|output[27]~55_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[27]~57 .lut_mask = 16'hFF20;
defparam \DATAFETCHUNIT|M4|output[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][27] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[27]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][27]~regout ));

// Location: LCCOMB_X57_Y24_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux36~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux36~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][27]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][27]~regout )))

	.dataa(vcc),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[0][27]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][27]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux36~0 .lut_mask = 16'hF3C0;
defparam \RegFetchUnit|PR1|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux36~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux36~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][27]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux36~0_combout 
// ))))

	.dataa(\RegFetchUnit|PR1|reg[2][27]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux36~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux36~1 .lut_mask = 16'h88F0;
defparam \RegFetchUnit|PR1|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[4]~4 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[4]~4_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [27])) # (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Add1~19_combout )))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [27]),
	.datad(\ALUOPUNIT|ALU1|Add1~19_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[4]~4 .lut_mask = 16'hF3C0;
defparam \DATAFETCHUNIT|M4|output[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[2][4]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[2][4]~feeder_combout  = \DATAFETCHUNIT|M4|output[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[4]~4_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N13
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][4] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][4]~regout ));

// Location: LCCOMB_X58_Y28_N4
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][4]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][4]~feeder_combout  = \DATAFETCHUNIT|M4|output[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[4]~4_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][4] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][4]~regout ));

// Location: LCCOMB_X58_Y24_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux59~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux59~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][4]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][4]~regout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux59~0 .lut_mask = 16'hFC0C;
defparam \RegFetchUnit|PR1|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux59~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux59~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[2][4]~regout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux59~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.datad(\RegFetchUnit|PR1|Mux59~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux59~1 .lut_mask = 16'hB380;
defparam \RegFetchUnit|PR1|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneii_lcell_comb \ALUOPUNIT|m2|output[4]~4 (
// Equation(s):
// \ALUOPUNIT|m2|output[4]~4_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux59~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux59~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[4]~4 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~18 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~18_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~16_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[4]~4_combout ) # ((\RegFetchUnit|PR1|Mux27~1_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|m2|output[4]~4_combout ),
	.datac(\RegFetchUnit|PR1|Mux27~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~16_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~18 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~19 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~19_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~18_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~8_combout ))

	.dataa(vcc),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~8_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~18_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~19 .lut_mask = 16'hFC30;
defparam \ALUOPUNIT|ALU1|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[3]~3 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[3]~3_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [28])) # (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Add1~15_combout )))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [28]),
	.datad(\ALUOPUNIT|ALU1|Add1~15_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[3]~3 .lut_mask = 16'hF3C0;
defparam \DATAFETCHUNIT|M4|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N27
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][3] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][3]~regout ));

// Location: LCCOMB_X58_Y28_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux28~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux28~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (((\RegFetchUnit|PR1|reg[0][3]~regout )))) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[2][3]~regout )) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[0][3]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux28~0 .lut_mask = 16'hE2F0;
defparam \RegFetchUnit|PR1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux28~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux28~1_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux28~0_combout ) # ((\RegFetchUnit|PR1|reg[1][3]~regout  & \RegFetchUnit|PR1|Mux31~2_combout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|reg[1][3]~regout  & (\RegFetchUnit|PR1|Mux31~2_combout )))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|Mux31~2_combout ),
	.datad(\RegFetchUnit|PR1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux28~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~14 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~14_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~12_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux28~1_combout ) # ((\ALUOPUNIT|m2|output[3]~3_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux28~1_combout ),
	.datac(\ALUOPUNIT|m2|output[3]~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~12_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~14 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~15 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~15_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~14_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~6_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~6_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(vcc),
	.datad(\ALUOPUNIT|ALU1|Add1~14_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~15 .lut_mask = 16'hEE22;
defparam \ALUOPUNIT|ALU1|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[2]~2 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[2]~2_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [29])) # (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Add1~11_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(vcc),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [29]),
	.datad(\ALUOPUNIT|ALU1|Add1~11_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[2]~2 .lut_mask = 16'hF5A0;
defparam \DATAFETCHUNIT|M4|output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][2] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][2]~regout ));

// Location: LCFF_X60_Y24_N7
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][2] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][2]~regout ));

// Location: LCCOMB_X59_Y27_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux29~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux29~0_combout  = (\InstFetchUnit|instmemory|Mux17~0_combout  & ((\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][2]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\RegFetchUnit|PR1|reg[2][2]~regout ))))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (((\RegFetchUnit|PR1|reg[0][2]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux29~0 .lut_mask = 16'hF2D0;
defparam \RegFetchUnit|PR1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N15
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][2] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][2]~regout ));

// Location: LCCOMB_X59_Y27_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux29~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux29~1_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux29~0_combout ) # ((\RegFetchUnit|PR1|Mux31~2_combout  & \RegFetchUnit|PR1|reg[1][2]~regout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|Mux31~2_combout  & ((\RegFetchUnit|PR1|reg[1][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|Mux31~2_combout ),
	.datac(\RegFetchUnit|PR1|Mux29~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux29~1 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~10 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~10_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~8_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[2]~2_combout ) # ((\RegFetchUnit|PR1|Mux29~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[2]~2_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\RegFetchUnit|PR1|Mux29~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~8_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~10 .lut_mask = 16'hFE32;
defparam \ALUOPUNIT|ALU1|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~11 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~11_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~10_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~4_combout ))

	.dataa(vcc),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~4_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~10_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~11 .lut_mask = 16'hFC30;
defparam \ALUOPUNIT|ALU1|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[1]~1 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[1]~1_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [30])) # (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Add1~7_combout )))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [30]),
	.datad(\ALUOPUNIT|ALU1|Add1~7_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[1]~1 .lut_mask = 16'hF3C0;
defparam \DATAFETCHUNIT|M4|output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][1] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][1]~regout ));

// Location: LCCOMB_X59_Y27_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux30~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux30~0_combout  = (\InstFetchUnit|instmemory|Mux17~0_combout  & ((\InstFetchUnit|PCReg|pcNew [6] & ((\RegFetchUnit|PR1|reg[0][1]~regout ))) # (!\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[2][1]~regout )))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (((\RegFetchUnit|PR1|reg[0][1]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux30~0 .lut_mask = 16'hFD20;
defparam \RegFetchUnit|PR1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux30~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux30~1_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux30~0_combout ) # ((\RegFetchUnit|PR1|Mux31~2_combout  & \RegFetchUnit|PR1|reg[1][1]~regout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|Mux31~2_combout  & (\RegFetchUnit|PR1|reg[1][1]~regout )))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|Mux31~2_combout ),
	.datac(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datad(\RegFetchUnit|PR1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux30~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~6 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~6_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~4_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[1]~1_combout ) # ((\RegFetchUnit|PR1|Mux30~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[1]~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\RegFetchUnit|PR1|Mux30~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~4_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~6 .lut_mask = 16'hFE32;
defparam \ALUOPUNIT|ALU1|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~7 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~7_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~6_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~2_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~2_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(vcc),
	.datad(\ALUOPUNIT|ALU1|Add1~6_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~7 .lut_mask = 16'hEE22;
defparam \ALUOPUNIT|ALU1|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[0]~0 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[0]~0_combout  = (\CONTROLLER|Mux3~8_combout  & ((\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [31]))) # (!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Add1~3_combout ))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(vcc),
	.datac(\ALUOPUNIT|ALU1|Add1~3_combout ),
	.datad(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[0]~0 .lut_mask = 16'hFA50;
defparam \DATAFETCHUNIT|M4|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][0] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][0]~regout ));

// Location: LCCOMB_X60_Y24_N14
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux63~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux63~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[0][0]~regout ))) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[1][0]~regout ))

	.dataa(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux63~0 .lut_mask = 16'hCCAA;
defparam \RegFetchUnit|PR1|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux63~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux63~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][0]~regout  & ((\InstFetchUnit|instmemory|Mux23~0_combout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & 
// (((\RegFetchUnit|PR1|Mux63~0_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datab(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datac(\RegFetchUnit|PR1|Mux63~0_combout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux63~1 .lut_mask = 16'hB830;
defparam \RegFetchUnit|PR1|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneii_lcell_comb \ALUOPUNIT|m2|output[0]~0 (
// Equation(s):
// \ALUOPUNIT|m2|output[0]~0_combout  = (\CONTROLLER|Mux7~8_combout  & (!\InstFetchUnit|PCReg|pcNew [6] & (!\InstFetchUnit|instmemory|Mux7~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux63~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\InstFetchUnit|instmemory|Mux7~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[0]~0 .lut_mask = 16'h5702;
defparam \ALUOPUNIT|m2|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][0] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][0]~regout ));

// Location: LCCOMB_X59_Y27_N16
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux31~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux31~0_combout  = (\InstFetchUnit|instmemory|Mux17~0_combout  & ((\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][0]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\RegFetchUnit|PR1|reg[2][0]~regout ))))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (((\RegFetchUnit|PR1|reg[0][0]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [6]),
	.datac(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux31~0 .lut_mask = 16'hF2D0;
defparam \RegFetchUnit|PR1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][0] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][0]~regout ));

// Location: LCCOMB_X59_Y27_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux31~3 (
// Equation(s):
// \RegFetchUnit|PR1|Mux31~3_combout  = (\RegFetchUnit|PR1|Mux31~1_combout  & ((\RegFetchUnit|PR1|Mux31~0_combout ) # ((\RegFetchUnit|PR1|Mux31~2_combout  & \RegFetchUnit|PR1|reg[1][0]~regout )))) # (!\RegFetchUnit|PR1|Mux31~1_combout  & 
// (\RegFetchUnit|PR1|Mux31~2_combout  & ((\RegFetchUnit|PR1|reg[1][0]~regout ))))

	.dataa(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datab(\RegFetchUnit|PR1|Mux31~2_combout ),
	.datac(\RegFetchUnit|PR1|Mux31~0_combout ),
	.datad(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux31~3 .lut_mask = 16'hECA0;
defparam \RegFetchUnit|PR1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~2 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~2_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~0_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[0]~0_combout ) # ((\RegFetchUnit|PR1|Mux31~3_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|m2|output[0]~0_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~2 .lut_mask = 16'hF5E4;
defparam \ALUOPUNIT|ALU1|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~3 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~3_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~2_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~0_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~0_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(vcc),
	.datad(\ALUOPUNIT|ALU1|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~3 .lut_mask = 16'hEE22;
defparam \ALUOPUNIT|ALU1|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~56 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~56_combout  = ((\ALUOPUNIT|m2|output[28]~28_combout  $ (\RegFetchUnit|PR1|Mux3~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~55 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~57  = CARRY((\ALUOPUNIT|m2|output[28]~28_combout  & ((\RegFetchUnit|PR1|Mux3~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~55 ))) # (!\ALUOPUNIT|m2|output[28]~28_combout  & (\RegFetchUnit|PR1|Mux3~1_combout  & !\ALUOPUNIT|ALU1|Add0~55 )))

	.dataa(\ALUOPUNIT|m2|output[28]~28_combout ),
	.datab(\RegFetchUnit|PR1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~55 ),
	.combout(\ALUOPUNIT|ALU1|Add0~56_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~57 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~56 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[28]~58 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[28]~58_combout  = (\CONTROLLER|Mux3~8_combout  & (((\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [3])))) # (!\CONTROLLER|Mux3~8_combout  & (!\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add0~56_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [3]),
	.datac(\ALUOPUNIT|ALU1|Add0~56_combout ),
	.datad(\CONTROLLER|Mux3~8_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[28]~58 .lut_mask = 16'hCC50;
defparam \DATAFETCHUNIT|M4|output[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~82 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~82_combout  = ((\ALUOPUNIT|m2|output[28]~28_combout  $ (\RegFetchUnit|PR1|Mux3~1_combout  $ (\ALUOPUNIT|ALU1|Add1~81 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~83  = CARRY((\ALUOPUNIT|m2|output[28]~28_combout  & (\RegFetchUnit|PR1|Mux3~1_combout  & !\ALUOPUNIT|ALU1|Add1~81 )) # (!\ALUOPUNIT|m2|output[28]~28_combout  & ((\RegFetchUnit|PR1|Mux3~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~81 ))))

	.dataa(\ALUOPUNIT|m2|output[28]~28_combout ),
	.datab(\RegFetchUnit|PR1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~81 ),
	.combout(\ALUOPUNIT|ALU1|Add1~82_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~83 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~82 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[28]~59 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[28]~59_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~82_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[28]~28_combout ) # ((\RegFetchUnit|PR1|Mux3~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[28]~28_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\RegFetchUnit|PR1|Mux3~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~82_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[28]~59 .lut_mask = 16'hFE32;
defparam \DATAFETCHUNIT|M4|output[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[28]~60 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[28]~60_combout  = (\DATAFETCHUNIT|M4|output[28]~58_combout ) # ((\ALUOPUNIT|ALU1|Equal0~3_combout  & (!\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|M4|output[28]~59_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|M4|output[28]~58_combout ),
	.datad(\DATAFETCHUNIT|M4|output[28]~59_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[28]~60 .lut_mask = 16'hF2F0;
defparam \DATAFETCHUNIT|M4|output[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][28]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][28]~feeder_combout  = \DATAFETCHUNIT|M4|output[28]~60_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[28]~60_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][28]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N3
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][28] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][28]~regout ));

// Location: LCCOMB_X58_Y25_N26
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux3~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux3~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & (\RegFetchUnit|PR1|reg[2][28]~regout )) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[0][28]~regout 
// )))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.datac(\RegFetchUnit|PR1|reg[2][28]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][28]~regout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux3~0 .lut_mask = 16'hA280;
defparam \RegFetchUnit|PR1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux3~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux3~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux3~0_combout ) # ((\RegFetchUnit|PR1|reg[1][28]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][28]~regout ),
	.datac(\RegFetchUnit|PR1|Mux11~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux3~1 .lut_mask = 16'h5540;
defparam \RegFetchUnit|PR1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~84 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~84_combout  = (\RegFetchUnit|PR1|Mux2~1_combout  & ((\ALUOPUNIT|m2|output[29]~29_combout  & (!\ALUOPUNIT|ALU1|Add1~83 )) # (!\ALUOPUNIT|m2|output[29]~29_combout  & (\ALUOPUNIT|ALU1|Add1~83  & VCC)))) # 
// (!\RegFetchUnit|PR1|Mux2~1_combout  & ((\ALUOPUNIT|m2|output[29]~29_combout  & ((\ALUOPUNIT|ALU1|Add1~83 ) # (GND))) # (!\ALUOPUNIT|m2|output[29]~29_combout  & (!\ALUOPUNIT|ALU1|Add1~83 ))))
// \ALUOPUNIT|ALU1|Add1~85  = CARRY((\RegFetchUnit|PR1|Mux2~1_combout  & (\ALUOPUNIT|m2|output[29]~29_combout  & !\ALUOPUNIT|ALU1|Add1~83 )) # (!\RegFetchUnit|PR1|Mux2~1_combout  & ((\ALUOPUNIT|m2|output[29]~29_combout ) # (!\ALUOPUNIT|ALU1|Add1~83 ))))

	.dataa(\RegFetchUnit|PR1|Mux2~1_combout ),
	.datab(\ALUOPUNIT|m2|output[29]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~83 ),
	.combout(\ALUOPUNIT|ALU1|Add1~84_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~85 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~84 .lut_mask = 16'h694D;
defparam \ALUOPUNIT|ALU1|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[29]~62 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[29]~62_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~84_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|m2|output[29]~29_combout ) # ((\RegFetchUnit|PR1|Mux2~1_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\ALUOPUNIT|m2|output[29]~29_combout ),
	.datac(\RegFetchUnit|PR1|Mux2~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~84_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[29]~62 .lut_mask = 16'hFE54;
defparam \DATAFETCHUNIT|M4|output[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~58 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~58_combout  = (\ALUOPUNIT|m2|output[29]~29_combout  & ((\RegFetchUnit|PR1|Mux2~1_combout  & (\ALUOPUNIT|ALU1|Add0~57  & VCC)) # (!\RegFetchUnit|PR1|Mux2~1_combout  & (!\ALUOPUNIT|ALU1|Add0~57 )))) # 
// (!\ALUOPUNIT|m2|output[29]~29_combout  & ((\RegFetchUnit|PR1|Mux2~1_combout  & (!\ALUOPUNIT|ALU1|Add0~57 )) # (!\RegFetchUnit|PR1|Mux2~1_combout  & ((\ALUOPUNIT|ALU1|Add0~57 ) # (GND)))))
// \ALUOPUNIT|ALU1|Add0~59  = CARRY((\ALUOPUNIT|m2|output[29]~29_combout  & (!\RegFetchUnit|PR1|Mux2~1_combout  & !\ALUOPUNIT|ALU1|Add0~57 )) # (!\ALUOPUNIT|m2|output[29]~29_combout  & ((!\ALUOPUNIT|ALU1|Add0~57 ) # (!\RegFetchUnit|PR1|Mux2~1_combout ))))

	.dataa(\ALUOPUNIT|m2|output[29]~29_combout ),
	.datab(\RegFetchUnit|PR1|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~57 ),
	.combout(\ALUOPUNIT|ALU1|Add0~58_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~59 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~58 .lut_mask = 16'h9617;
defparam \ALUOPUNIT|ALU1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[29]~61 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[29]~61_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [2])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~58_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [2]),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~58_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[29]~61 .lut_mask = 16'h8B88;
defparam \DATAFETCHUNIT|M4|output[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[29]~63 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[29]~63_combout  = (\DATAFETCHUNIT|M4|output[29]~61_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[29]~62_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[29]~62_combout ),
	.datad(\DATAFETCHUNIT|M4|output[29]~61_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[29]~63 .lut_mask = 16'hFF40;
defparam \DATAFETCHUNIT|M4|output[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][29]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][29]~feeder_combout  = \DATAFETCHUNIT|M4|output[29]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[29]~63_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][29]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N19
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][29] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][29]~regout ));

// Location: LCCOMB_X59_Y25_N10
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux2~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux2~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux2~0_combout ) # ((\RegFetchUnit|PR1|reg[1][29]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux2~0_combout ),
	.datab(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datac(\RegFetchUnit|PR1|reg[1][29]~regout ),
	.datad(\RegFetchUnit|PR1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux2~1 .lut_mask = 16'h3222;
defparam \RegFetchUnit|PR1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~60 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~60_combout  = ((\ALUOPUNIT|m2|output[30]~30_combout  $ (\RegFetchUnit|PR1|Mux1~1_combout  $ (!\ALUOPUNIT|ALU1|Add0~59 )))) # (GND)
// \ALUOPUNIT|ALU1|Add0~61  = CARRY((\ALUOPUNIT|m2|output[30]~30_combout  & ((\RegFetchUnit|PR1|Mux1~1_combout ) # (!\ALUOPUNIT|ALU1|Add0~59 ))) # (!\ALUOPUNIT|m2|output[30]~30_combout  & (\RegFetchUnit|PR1|Mux1~1_combout  & !\ALUOPUNIT|ALU1|Add0~59 )))

	.dataa(\ALUOPUNIT|m2|output[30]~30_combout ),
	.datab(\RegFetchUnit|PR1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add0~59 ),
	.combout(\ALUOPUNIT|ALU1|Add0~60_combout ),
	.cout(\ALUOPUNIT|ALU1|Add0~61 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~60 .lut_mask = 16'h698E;
defparam \ALUOPUNIT|ALU1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[30]~64 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[30]~64_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [1])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~60_combout ))))

	.dataa(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [1]),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~60_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[30]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[30]~64 .lut_mask = 16'h8B88;
defparam \DATAFETCHUNIT|M4|output[30]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \ALUOPUNIT|m2|output[30]~30 (
// Equation(s):
// \ALUOPUNIT|m2|output[30]~30_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux33~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datac(\CONTROLLER|Mux7~8_combout ),
	.datad(\RegFetchUnit|PR1|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[30]~30 .lut_mask = 16'h8F80;
defparam \ALUOPUNIT|m2|output[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~86 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~86_combout  = ((\ALUOPUNIT|m2|output[30]~30_combout  $ (\RegFetchUnit|PR1|Mux1~1_combout  $ (\ALUOPUNIT|ALU1|Add1~85 )))) # (GND)
// \ALUOPUNIT|ALU1|Add1~87  = CARRY((\ALUOPUNIT|m2|output[30]~30_combout  & (\RegFetchUnit|PR1|Mux1~1_combout  & !\ALUOPUNIT|ALU1|Add1~85 )) # (!\ALUOPUNIT|m2|output[30]~30_combout  & ((\RegFetchUnit|PR1|Mux1~1_combout ) # (!\ALUOPUNIT|ALU1|Add1~85 ))))

	.dataa(\ALUOPUNIT|m2|output[30]~30_combout ),
	.datab(\RegFetchUnit|PR1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~85 ),
	.combout(\ALUOPUNIT|ALU1|Add1~86_combout ),
	.cout(\ALUOPUNIT|ALU1|Add1~87 ));
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~86 .lut_mask = 16'h964D;
defparam \ALUOPUNIT|ALU1|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[30]~65 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[30]~65_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~86_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux1~1_combout ) # ((\ALUOPUNIT|m2|output[30]~30_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux1~1_combout ),
	.datac(\ALUOPUNIT|m2|output[30]~30_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~86_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[30]~65 .lut_mask = 16'hFE54;
defparam \DATAFETCHUNIT|M4|output[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[30]~66 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[30]~66_combout  = (\DATAFETCHUNIT|M4|output[30]~64_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[30]~65_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[30]~64_combout ),
	.datad(\DATAFETCHUNIT|M4|output[30]~65_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[30]~66 .lut_mask = 16'hF4F0;
defparam \DATAFETCHUNIT|M4|output[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][30]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][30]~feeder_combout  = \DATAFETCHUNIT|M4|output[30]~66_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[30]~66_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][30]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N31
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][30] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][30]~regout ));

// Location: LCFF_X55_Y26_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][30] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[30]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][30]~regout ));

// Location: LCCOMB_X55_Y26_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux1~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux1~0_combout  = (\InstFetchUnit|instmemory|Mux18~1_combout  & ((\InstFetchUnit|instmemory|Mux17~1_combout  & ((\RegFetchUnit|PR1|reg[2][30]~regout ))) # (!\InstFetchUnit|instmemory|Mux17~1_combout  & 
// (\RegFetchUnit|PR1|reg[0][30]~regout ))))

	.dataa(\InstFetchUnit|instmemory|Mux18~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[0][30]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][30]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux1~0 .lut_mask = 16'hA088;
defparam \RegFetchUnit|PR1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux1~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux1~1_combout  = (!\InstFetchUnit|instmemory|Mux16~0_combout  & ((\RegFetchUnit|PR1|Mux1~0_combout ) # ((\RegFetchUnit|PR1|reg[1][30]~regout  & \RegFetchUnit|PR1|Mux11~1_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux16~0_combout ),
	.datab(\RegFetchUnit|PR1|reg[1][30]~regout ),
	.datac(\RegFetchUnit|PR1|Mux1~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux1~1 .lut_mask = 16'h5450;
defparam \RegFetchUnit|PR1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~88 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~88_combout  = \ALUOPUNIT|m2|output[31]~31_combout  $ (\RegFetchUnit|PR1|Mux0~1_combout  $ (!\ALUOPUNIT|ALU1|Add1~87 ))

	.dataa(\ALUOPUNIT|m2|output[31]~31_combout ),
	.datab(\RegFetchUnit|PR1|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALUOPUNIT|ALU1|Add1~87 ),
	.combout(\ALUOPUNIT|ALU1|Add1~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~88 .lut_mask = 16'h6969;
defparam \ALUOPUNIT|ALU1|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \ALUOPUNIT|m2|output[31]~31 (
// Equation(s):
// \ALUOPUNIT|m2|output[31]~31_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux32~1_combout ))))

	.dataa(\CONTROLLER|Mux7~8_combout ),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux32~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[31]~31 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|m2|output[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[31]~68 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[31]~68_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~88_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux0~1_combout ) # ((\ALUOPUNIT|m2|output[31]~31_combout ))))

	.dataa(\RegFetchUnit|PR1|Mux0~1_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~88_combout ),
	.datad(\ALUOPUNIT|m2|output[31]~31_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[31]~68 .lut_mask = 16'hF3E2;
defparam \DATAFETCHUNIT|M4|output[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add0~62 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add0~62_combout  = \RegFetchUnit|PR1|Mux0~1_combout  $ (\ALUOPUNIT|ALU1|Add0~61  $ (\ALUOPUNIT|m2|output[31]~31_combout ))

	.dataa(vcc),
	.datab(\RegFetchUnit|PR1|Mux0~1_combout ),
	.datac(vcc),
	.datad(\ALUOPUNIT|m2|output[31]~31_combout ),
	.cin(\ALUOPUNIT|ALU1|Add0~61 ),
	.combout(\ALUOPUNIT|ALU1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add0~62 .lut_mask = 16'hC33C;
defparam \ALUOPUNIT|ALU1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[31]~67 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[31]~67_combout  = (\CONTROLLER|Mux3~8_combout  & (\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [0])) # (!\CONTROLLER|Mux3~8_combout  & (((!\ALUOPUNIT|ALU1|Equal0~3_combout  & \ALUOPUNIT|ALU1|Add0~62_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [0]),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~62_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[31]~67 .lut_mask = 16'h8D88;
defparam \DATAFETCHUNIT|M4|output[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[31]~69 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[31]~69_combout  = (\DATAFETCHUNIT|M4|output[31]~67_combout ) # ((!\CONTROLLER|Mux3~8_combout  & (\ALUOPUNIT|ALU1|Equal0~3_combout  & \DATAFETCHUNIT|M4|output[31]~68_combout )))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\DATAFETCHUNIT|M4|output[31]~68_combout ),
	.datad(\DATAFETCHUNIT|M4|output[31]~67_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[31]~69 .lut_mask = 16'hFF40;
defparam \DATAFETCHUNIT|M4|output[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][31]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][31]~feeder_combout  = \DATAFETCHUNIT|M4|output[31]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[31]~69_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][31]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N25
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][31] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][31]~regout ));

// Location: LCCOMB_X63_Y26_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux32~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux32~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][31]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][31]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][31]~regout ),
	.datab(vcc),
	.datac(\RegFetchUnit|PR1|reg[1][31]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux32~0 .lut_mask = 16'hAAF0;
defparam \RegFetchUnit|PR1|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux32~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux32~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][31]~regout  & ((\InstFetchUnit|instmemory|Mux23~0_combout )))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & 
// (((\RegFetchUnit|PR1|Mux32~0_combout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][31]~regout ),
	.datab(\RegFetchUnit|PR1|Mux32~0_combout ),
	.datac(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux32~1 .lut_mask = 16'hAC0C;
defparam \RegFetchUnit|PR1|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N21
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][11] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][11]~regout ));

// Location: LCCOMB_X56_Y27_N28
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux20~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux20~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\RegFetchUnit|PR1|reg[0][11]~regout )) # (!\InstFetchUnit|PCReg|pcNew [6] & ((\InstFetchUnit|instmemory|Mux17~0_combout  & ((\RegFetchUnit|PR1|reg[2][11]~regout ))) # 
// (!\InstFetchUnit|instmemory|Mux17~0_combout  & (\RegFetchUnit|PR1|reg[0][11]~regout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(\RegFetchUnit|PR1|reg[0][11]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][11]~regout ),
	.datad(\InstFetchUnit|instmemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux20~0 .lut_mask = 16'hD8CC;
defparam \RegFetchUnit|PR1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux20~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux20~1_combout  = (\RegFetchUnit|PR1|reg[1][11]~regout  & ((\RegFetchUnit|PR1|Mux31~2_combout ) # ((\RegFetchUnit|PR1|Mux20~0_combout  & \RegFetchUnit|PR1|Mux31~1_combout )))) # (!\RegFetchUnit|PR1|reg[1][11]~regout  & 
// (\RegFetchUnit|PR1|Mux20~0_combout  & (\RegFetchUnit|PR1|Mux31~1_combout )))

	.dataa(\RegFetchUnit|PR1|reg[1][11]~regout ),
	.datab(\RegFetchUnit|PR1|Mux20~0_combout ),
	.datac(\RegFetchUnit|PR1|Mux31~1_combout ),
	.datad(\RegFetchUnit|PR1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux20~1 .lut_mask = 16'hEAC0;
defparam \RegFetchUnit|PR1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Add1~40 (
// Equation(s):
// \ALUOPUNIT|ALU1|Add1~40_combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & (((\ALUOPUNIT|ALU1|Add1~38_combout )))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\RegFetchUnit|PR1|Mux20~1_combout ) # ((\ALUOPUNIT|m2|output[11]~11_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datab(\RegFetchUnit|PR1|Mux20~1_combout ),
	.datac(\ALUOPUNIT|m2|output[11]~11_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~38_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Add1~40 .lut_mask = 16'hFE54;
defparam \ALUOPUNIT|ALU1|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[11]~17 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[11]~17_combout  = (!\CONTROLLER|Mux3~8_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout  & ((\ALUOPUNIT|ALU1|Add1~40_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Add0~22_combout ))))

	.dataa(\CONTROLLER|Mux3~8_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~22_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~40_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[11]~17 .lut_mask = 16'h5410;
defparam \DATAFETCHUNIT|M4|output[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \DATAFETCHUNIT|M4|output[11]~18 (
// Equation(s):
// \DATAFETCHUNIT|M4|output[11]~18_combout  = (\DATAFETCHUNIT|M4|output[11]~17_combout ) # ((\CONTROLLER|Mux3~8_combout  & \DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [20]))

	.dataa(vcc),
	.datab(\CONTROLLER|Mux3~8_combout ),
	.datac(\DATAFETCHUNIT|DM1|MData[0][31]__1|auto_generated|q_b [20]),
	.datad(\DATAFETCHUNIT|M4|output[11]~17_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|M4|output[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|M4|output[11]~18 .lut_mask = 16'hFFC0;
defparam \DATAFETCHUNIT|M4|output[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N29
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][11] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[11]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][11]~regout ));

// Location: LCCOMB_X61_Y27_N4
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][11]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][11]~feeder_combout  = \DATAFETCHUNIT|M4|output[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[11]~18_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N5
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][11] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][11]~regout ));

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux52~0 (
// Equation(s):
// \RegFetchUnit|PR1|Mux52~0_combout  = (\InstFetchUnit|instmemory|Mux23~0_combout  & (\RegFetchUnit|PR1|reg[0][11]~regout )) # (!\InstFetchUnit|instmemory|Mux23~0_combout  & ((\RegFetchUnit|PR1|reg[1][11]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][11]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][11]~regout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux52~0 .lut_mask = 16'hAACC;
defparam \RegFetchUnit|PR1|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \RegFetchUnit|PR1|Mux52~1 (
// Equation(s):
// \RegFetchUnit|PR1|Mux52~1_combout  = (\InstFetchUnit|instmemory|Mux22~1_combout  & (\RegFetchUnit|PR1|reg[2][11]~regout  & (\InstFetchUnit|instmemory|Mux23~0_combout ))) # (!\InstFetchUnit|instmemory|Mux22~1_combout  & (((\RegFetchUnit|PR1|Mux52~0_combout 
// ))))

	.dataa(\InstFetchUnit|instmemory|Mux22~1_combout ),
	.datab(\RegFetchUnit|PR1|reg[2][11]~regout ),
	.datac(\InstFetchUnit|instmemory|Mux23~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux52~0_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|Mux52~1 .lut_mask = 16'hD580;
defparam \RegFetchUnit|PR1|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \ALUOPUNIT|m2|output[11]~11 (
// Equation(s):
// \ALUOPUNIT|m2|output[11]~11_combout  = (\CONTROLLER|Mux7~8_combout  & (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|instmemory|Mux4~0_combout ))) # (!\CONTROLLER|Mux7~8_combout  & (((\RegFetchUnit|PR1|Mux52~1_combout ))))

	.dataa(\InstFetchUnit|PCReg|pcNew [5]),
	.datab(\CONTROLLER|Mux7~8_combout ),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\RegFetchUnit|PR1|Mux52~1_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|m2|output[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|m2|output[11]~11 .lut_mask = 16'hB380;
defparam \ALUOPUNIT|m2|output[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~16 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~16_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~20_combout  & !\ALUOPUNIT|ALU1|Add0~18_combout ))

	.dataa(vcc),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~20_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~16 .lut_mask = 16'hCCCF;
defparam \ALUOPUNIT|ALU1|Equal2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~17 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~17_combout  = (\ALUOPUNIT|ALU1|Equal2~16_combout  & ((\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~22_combout  & !\ALUOPUNIT|ALU1|Add0~24_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~22_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~16_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~24_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~17 .lut_mask = 16'hA0B0;
defparam \ALUOPUNIT|ALU1|Equal2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~21 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~21_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~50_combout  & !\ALUOPUNIT|ALU1|Add0~52_combout ))

	.dataa(vcc),
	.datab(\ALUOPUNIT|ALU1|Add0~50_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~52_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~21 .lut_mask = 16'hF0F3;
defparam \ALUOPUNIT|ALU1|Equal2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~18 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~18_combout  = (\ALUOPUNIT|ALU1|Add0~38_combout ) # ((\ALUOPUNIT|ALU1|Add0~32_combout ) # (\ALUOPUNIT|ALU1|Add0~28_combout ))

	.dataa(vcc),
	.datab(\ALUOPUNIT|ALU1|Add0~38_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~32_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~18 .lut_mask = 16'hFFFC;
defparam \ALUOPUNIT|ALU1|Equal2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~19 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~19_combout  = (\ALUOPUNIT|ALU1|Add0~34_combout ) # ((\ALUOPUNIT|ALU1|Add0~40_combout ) # ((\ALUOPUNIT|ALU1|Add0~30_combout ) # (\ALUOPUNIT|ALU1|Add0~36_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add0~34_combout ),
	.datab(\ALUOPUNIT|ALU1|Add0~40_combout ),
	.datac(\ALUOPUNIT|ALU1|Add0~30_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~36_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~19 .lut_mask = 16'hFFFE;
defparam \ALUOPUNIT|ALU1|Equal2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~20 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~20_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout ) # ((!\ALUOPUNIT|ALU1|Add0~26_combout  & (!\ALUOPUNIT|ALU1|Equal2~18_combout  & !\ALUOPUNIT|ALU1|Equal2~19_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add0~26_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~18_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~19_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~20 .lut_mask = 16'hCCCD;
defparam \ALUOPUNIT|ALU1|Equal2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~22 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~22_combout  = (\ALUOPUNIT|ALU1|Equal2~15_combout  & (\ALUOPUNIT|ALU1|Equal2~17_combout  & (\ALUOPUNIT|ALU1|Equal2~21_combout  & \ALUOPUNIT|ALU1|Equal2~20_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal2~15_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal2~17_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~21_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~20_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~22 .lut_mask = 16'h8000;
defparam \ALUOPUNIT|ALU1|Equal2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~8 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~8_combout  = (!\ALUOPUNIT|ALU1|Add1~62_combout  & (!\ALUOPUNIT|ALU1|Add1~55_combout  & (!\ALUOPUNIT|ALU1|Add1~59_combout  & !\ALUOPUNIT|ALU1|Add1~64_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~62_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~55_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~59_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~64_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~8 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~9 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~9_combout  = (!\ALUOPUNIT|ALU1|Add1~66_combout  & !\ALUOPUNIT|ALU1|Add1~68_combout )

	.dataa(\ALUOPUNIT|ALU1|Add1~66_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALUOPUNIT|ALU1|Add1~68_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~9 .lut_mask = 16'h0055;
defparam \ALUOPUNIT|ALU1|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~10 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~10_combout  = (!\ALUOPUNIT|ALU1|Add1~70_combout  & (!\ALUOPUNIT|ALU1|Add1~72_combout  & (\ALUOPUNIT|ALU1|Equal2~8_combout  & \ALUOPUNIT|ALU1|Equal2~9_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~70_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~72_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~8_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~9_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~10 .lut_mask = 16'h1000;
defparam \ALUOPUNIT|ALU1|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~11 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~11_combout  = (!\ALUOPUNIT|ALU1|Add1~82_combout  & (!\ALUOPUNIT|ALU1|Add1~84_combout  & (!\ALUOPUNIT|ALU1|Add1~86_combout  & !\ALUOPUNIT|ALU1|Add1~88_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~82_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~84_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~86_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~88_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~11 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~13 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~13_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & (((\ALUOPUNIT|ALU1|Equal2~10_combout  & \ALUOPUNIT|ALU1|Equal2~11_combout )))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (!\ALUOPUNIT|ALU1|Equal2~12_combout ))

	.dataa(\ALUOPUNIT|ALU1|Equal2~12_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~10_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~11_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~13 .lut_mask = 16'hD111;
defparam \ALUOPUNIT|ALU1|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~5 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~5_combout  = (!\ALUOPUNIT|ALU1|Add1~76_combout  & (!\ALUOPUNIT|ALU1|Add1~80_combout  & (!\ALUOPUNIT|ALU1|Add1~74_combout  & !\ALUOPUNIT|ALU1|Add1~78_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~76_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~80_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~74_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~78_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~5 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~2 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~2_combout  = (!\ALUOPUNIT|ALU1|Add1~38_combout  & (!\ALUOPUNIT|ALU1|Add1~29_combout  & (!\ALUOPUNIT|ALU1|Add1~32_combout  & !\ALUOPUNIT|ALU1|Add1~35_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~38_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~29_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~32_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~35_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~2 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~1 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~1_combout  = (!\ALUOPUNIT|ALU1|Add1~20_combout  & (!\ALUOPUNIT|ALU1|Add1~16_combout  & (!\ALUOPUNIT|ALU1|Add1~26_combout  & !\ALUOPUNIT|ALU1|Add1~23_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~20_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~16_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~26_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~23_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~1 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~3 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~3_combout  = (!\ALUOPUNIT|ALU1|Add1~41_combout  & (!\ALUOPUNIT|ALU1|Add1~44_combout  & (!\ALUOPUNIT|ALU1|Add1~51_combout  & !\ALUOPUNIT|ALU1|Add1~47_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~41_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~44_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~51_combout ),
	.datad(\ALUOPUNIT|ALU1|Add1~47_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~3 .lut_mask = 16'h0001;
defparam \ALUOPUNIT|ALU1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~4 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~4_combout  = (\ALUOPUNIT|ALU1|Equal2~0_combout  & (\ALUOPUNIT|ALU1|Equal2~2_combout  & (\ALUOPUNIT|ALU1|Equal2~1_combout  & \ALUOPUNIT|ALU1|Equal2~3_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal2~0_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal2~2_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~1_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~3_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~4 .lut_mask = 16'h8000;
defparam \ALUOPUNIT|ALU1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~6 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~6_combout  = (!\ALUOPUNIT|ALU1|Add0~0_combout  & (!\ALUOPUNIT|ALU1|Add0~56_combout  & !\ALUOPUNIT|ALU1|Add0~54_combout ))

	.dataa(\ALUOPUNIT|ALU1|Add0~0_combout ),
	.datab(vcc),
	.datac(\ALUOPUNIT|ALU1|Add0~56_combout ),
	.datad(\ALUOPUNIT|ALU1|Add0~54_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~6 .lut_mask = 16'h0005;
defparam \ALUOPUNIT|ALU1|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~7 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~7_combout  = (\ALUOPUNIT|ALU1|Equal0~3_combout  & (\ALUOPUNIT|ALU1|Equal2~5_combout  & (\ALUOPUNIT|ALU1|Equal2~4_combout ))) # (!\ALUOPUNIT|ALU1|Equal0~3_combout  & (((\ALUOPUNIT|ALU1|Equal2~6_combout ))))

	.dataa(\ALUOPUNIT|ALU1|Equal0~3_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal2~5_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~4_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~6_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~7 .lut_mask = 16'hD580;
defparam \ALUOPUNIT|ALU1|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneii_lcell_comb \ALUOPUNIT|ALU1|Equal2~26 (
// Equation(s):
// \ALUOPUNIT|ALU1|Equal2~26_combout  = (\ALUOPUNIT|ALU1|Equal2~25_combout  & (\ALUOPUNIT|ALU1|Equal2~22_combout  & (\ALUOPUNIT|ALU1|Equal2~13_combout  & \ALUOPUNIT|ALU1|Equal2~7_combout )))

	.dataa(\ALUOPUNIT|ALU1|Equal2~25_combout ),
	.datab(\ALUOPUNIT|ALU1|Equal2~22_combout ),
	.datac(\ALUOPUNIT|ALU1|Equal2~13_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~7_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|Equal2~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|Equal2~26 .lut_mask = 16'h8000;
defparam \ALUOPUNIT|ALU1|Equal2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneii_lcell_comb \ALUOPUNIT|ALU1|zero (
// Equation(s):
// \ALUOPUNIT|ALU1|zero~combout  = (\ALUOPUNIT|ALU1|Equal1~6_combout  & ((\ALUOPUNIT|ALU1|Equal2~26_combout ))) # (!\ALUOPUNIT|ALU1|Equal1~6_combout  & (\ALUOPUNIT|ALU1|zero~combout ))

	.dataa(\ALUOPUNIT|ALU1|zero~combout ),
	.datab(vcc),
	.datac(\ALUOPUNIT|ALU1|Equal1~6_combout ),
	.datad(\ALUOPUNIT|ALU1|Equal2~26_combout ),
	.cin(gnd),
	.combout(\ALUOPUNIT|ALU1|zero~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOPUNIT|ALU1|zero .lut_mask = 16'hFA0A;
defparam \ALUOPUNIT|ALU1|zero .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = (!\InstFetchUnit|PCReg|pcNew [6] & (\ALUOPUNIT|ALU1|zero~combout  & \InstFetchUnit|PCReg|pcNew [5]))

	.dataa(\InstFetchUnit|PCReg|pcNew [6]),
	.datab(vcc),
	.datac(\ALUOPUNIT|ALU1|zero~combout ),
	.datad(\InstFetchUnit|PCReg|pcNew [5]),
	.cin(gnd),
	.combout(\comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb~5 .lut_mask = 16'h5000;
defparam \comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneii_lcell_comb \comb~14 (
// Equation(s):
// \comb~14_combout  = (\InstFetchUnit|PCReg|pcNew [4]) # ((\InstFetchUnit|PCReg|pcNew [3]) # ((\InstFetchUnit|PCReg|pcNew [2]) # (!\comb~5_combout )))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(\comb~5_combout ),
	.cin(gnd),
	.combout(\comb~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb~14 .lut_mask = 16'hFEFF;
defparam \comb~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N3
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[2] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[2]~30_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [2]));

// Location: LCCOMB_X62_Y24_N12
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~10 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~10_combout  = (\InstFetchUnit|PCReg|pcNew [7] & (!\InstFetchUnit|PCAdder|Add0~9 )) # (!\InstFetchUnit|PCReg|pcNew [7] & ((\InstFetchUnit|PCAdder|Add0~9 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~11  = CARRY((!\InstFetchUnit|PCAdder|Add0~9 ) # (!\InstFetchUnit|PCReg|pcNew [7]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~9 ),
	.combout(\InstFetchUnit|PCAdder|Add0~10_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~11 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~10 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[7]~40 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[7]~40_combout  = (\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~10_combout  & (\InstFetchUnit|PCReg|pcNew[6]~39  & VCC)) # (!\InstFetchUnit|PCAdder|Add0~10_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[6]~39 )))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~10_combout  & (!\InstFetchUnit|PCReg|pcNew[6]~39 )) # (!\InstFetchUnit|PCAdder|Add0~10_combout  & ((\InstFetchUnit|PCReg|pcNew[6]~39 ) # 
// (GND)))))
// \InstFetchUnit|PCReg|pcNew[7]~41  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCAdder|Add0~10_combout  & !\InstFetchUnit|PCReg|pcNew[6]~39 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((!\InstFetchUnit|PCReg|pcNew[6]~39 ) # 
// (!\InstFetchUnit|PCAdder|Add0~10_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[6]~39 ),
	.combout(\InstFetchUnit|PCReg|pcNew[7]~40_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[7]~41 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[7]~40 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N13
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[7] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[7]~40_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [7]));

// Location: LCCOMB_X62_Y24_N14
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~12 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~12_combout  = (\InstFetchUnit|PCReg|pcNew [8] & (\InstFetchUnit|PCAdder|Add0~11  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [8] & (!\InstFetchUnit|PCAdder|Add0~11  & VCC))
// \InstFetchUnit|PCAdder|Add0~13  = CARRY((\InstFetchUnit|PCReg|pcNew [8] & !\InstFetchUnit|PCAdder|Add0~11 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~11 ),
	.combout(\InstFetchUnit|PCAdder|Add0~12_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~13 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~12 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[8]~42 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[8]~42_combout  = ((\InstFetchUnit|instmemory|Mux4~1_combout  $ (\InstFetchUnit|PCAdder|Add0~12_combout  $ (!\InstFetchUnit|PCReg|pcNew[7]~41 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[8]~43  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~12_combout ) # (!\InstFetchUnit|PCReg|pcNew[7]~41 ))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (\InstFetchUnit|PCAdder|Add0~12_combout  & !\InstFetchUnit|PCReg|pcNew[7]~41 )))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[7]~41 ),
	.combout(\InstFetchUnit|PCReg|pcNew[8]~42_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[8]~43 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[8]~42 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N15
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[8] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[8]~42_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [8]));

// Location: LCCOMB_X58_Y23_N8
cycloneii_lcell_comb \InstFetchUnit|instmemory|Mux4~1 (
// Equation(s):
// \InstFetchUnit|instmemory|Mux4~1_combout  = (\InstFetchUnit|instmemory|Mux4~0_combout  & \InstFetchUnit|PCReg|pcNew [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstFetchUnit|instmemory|Mux4~0_combout ),
	.datad(\InstFetchUnit|PCReg|pcNew [5]),
	.cin(gnd),
	.combout(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|instmemory|Mux4~1 .lut_mask = 16'hF000;
defparam \InstFetchUnit|instmemory|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[9]~44 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[9]~44_combout  = (\InstFetchUnit|PCAdder|Add0~14_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[8]~43  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[8]~43 )))) # (!\InstFetchUnit|PCAdder|Add0~14_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[8]~43 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[8]~43 ) 
// # (GND)))))
// \InstFetchUnit|PCReg|pcNew[9]~45  = CARRY((\InstFetchUnit|PCAdder|Add0~14_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[8]~43 )) # (!\InstFetchUnit|PCAdder|Add0~14_combout  & ((!\InstFetchUnit|PCReg|pcNew[8]~43 ) # 
// (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~14_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[8]~43 ),
	.combout(\InstFetchUnit|PCReg|pcNew[9]~44_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[9]~45 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[9]~44 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~14 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~14_combout  = (\InstFetchUnit|PCReg|pcNew [9] & (!\InstFetchUnit|PCAdder|Add0~13 )) # (!\InstFetchUnit|PCReg|pcNew [9] & ((\InstFetchUnit|PCAdder|Add0~13 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~15  = CARRY((!\InstFetchUnit|PCAdder|Add0~13 ) # (!\InstFetchUnit|PCReg|pcNew [9]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~13 ),
	.combout(\InstFetchUnit|PCAdder|Add0~14_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~15 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~14 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N17
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[9] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[9]~44_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [9]));

// Location: LCCOMB_X59_Y24_N18
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[10]~46 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[10]~46_combout  = ((\InstFetchUnit|PCAdder|Add0~16_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[9]~45 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[10]~47  = CARRY((\InstFetchUnit|PCAdder|Add0~16_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[9]~45 ))) # (!\InstFetchUnit|PCAdder|Add0~16_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[9]~45 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~16_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[9]~45 ),
	.combout(\InstFetchUnit|PCReg|pcNew[10]~46_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[10]~47 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[10]~46 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~16 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~16_combout  = (\InstFetchUnit|PCReg|pcNew [10] & (\InstFetchUnit|PCAdder|Add0~15  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [10] & (!\InstFetchUnit|PCAdder|Add0~15  & VCC))
// \InstFetchUnit|PCAdder|Add0~17  = CARRY((\InstFetchUnit|PCReg|pcNew [10] & !\InstFetchUnit|PCAdder|Add0~15 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~15 ),
	.combout(\InstFetchUnit|PCAdder|Add0~16_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~17 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~16 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N19
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[10] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[10]~46_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [10]));

// Location: LCCOMB_X59_Y24_N20
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[11]~48 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[11]~48_combout  = (\InstFetchUnit|PCAdder|Add0~18_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[10]~47  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[10]~47 )))) # (!\InstFetchUnit|PCAdder|Add0~18_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[10]~47 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[10]~47 
// ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[11]~49  = CARRY((\InstFetchUnit|PCAdder|Add0~18_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[10]~47 )) # (!\InstFetchUnit|PCAdder|Add0~18_combout  & ((!\InstFetchUnit|PCReg|pcNew[10]~47 ) 
// # (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~18_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[10]~47 ),
	.combout(\InstFetchUnit|PCReg|pcNew[11]~48_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[11]~49 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[11]~48 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~18 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~18_combout  = (\InstFetchUnit|PCReg|pcNew [11] & (!\InstFetchUnit|PCAdder|Add0~17 )) # (!\InstFetchUnit|PCReg|pcNew [11] & ((\InstFetchUnit|PCAdder|Add0~17 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~19  = CARRY((!\InstFetchUnit|PCAdder|Add0~17 ) # (!\InstFetchUnit|PCReg|pcNew [11]))

	.dataa(\InstFetchUnit|PCReg|pcNew [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~17 ),
	.combout(\InstFetchUnit|PCAdder|Add0~18_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~19 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~18 .lut_mask = 16'h5A5F;
defparam \InstFetchUnit|PCAdder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N21
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[11] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[11]~48_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [11]));

// Location: LCCOMB_X59_Y24_N22
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[12]~50 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[12]~50_combout  = ((\InstFetchUnit|PCAdder|Add0~20_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[11]~49 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[12]~51  = CARRY((\InstFetchUnit|PCAdder|Add0~20_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[11]~49 ))) # (!\InstFetchUnit|PCAdder|Add0~20_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[11]~49 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~20_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[11]~49 ),
	.combout(\InstFetchUnit|PCReg|pcNew[12]~50_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[12]~51 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[12]~50 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~20 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~20_combout  = (\InstFetchUnit|PCReg|pcNew [12] & (\InstFetchUnit|PCAdder|Add0~19  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [12] & (!\InstFetchUnit|PCAdder|Add0~19  & VCC))
// \InstFetchUnit|PCAdder|Add0~21  = CARRY((\InstFetchUnit|PCReg|pcNew [12] & !\InstFetchUnit|PCAdder|Add0~19 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~19 ),
	.combout(\InstFetchUnit|PCAdder|Add0~20_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~21 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~20 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N23
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[12] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[12]~50_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [12]));

// Location: LCCOMB_X59_Y24_N24
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[13]~52 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[13]~52_combout  = (\InstFetchUnit|PCAdder|Add0~22_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[12]~51  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[12]~51 )))) # (!\InstFetchUnit|PCAdder|Add0~22_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[12]~51 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[12]~51 
// ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[13]~53  = CARRY((\InstFetchUnit|PCAdder|Add0~22_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[12]~51 )) # (!\InstFetchUnit|PCAdder|Add0~22_combout  & ((!\InstFetchUnit|PCReg|pcNew[12]~51 ) 
// # (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~22_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[12]~51 ),
	.combout(\InstFetchUnit|PCReg|pcNew[13]~52_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[13]~53 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[13]~52 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~22 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~22_combout  = (\InstFetchUnit|PCReg|pcNew [13] & (!\InstFetchUnit|PCAdder|Add0~21 )) # (!\InstFetchUnit|PCReg|pcNew [13] & ((\InstFetchUnit|PCAdder|Add0~21 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~23  = CARRY((!\InstFetchUnit|PCAdder|Add0~21 ) # (!\InstFetchUnit|PCReg|pcNew [13]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~21 ),
	.combout(\InstFetchUnit|PCAdder|Add0~22_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~23 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~22 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N25
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[13] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[13]~52_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [13]));

// Location: LCCOMB_X62_Y24_N26
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~24 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~24_combout  = (\InstFetchUnit|PCReg|pcNew [14] & (\InstFetchUnit|PCAdder|Add0~23  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [14] & (!\InstFetchUnit|PCAdder|Add0~23  & VCC))
// \InstFetchUnit|PCAdder|Add0~25  = CARRY((\InstFetchUnit|PCReg|pcNew [14] & !\InstFetchUnit|PCAdder|Add0~23 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~23 ),
	.combout(\InstFetchUnit|PCAdder|Add0~24_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~25 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~24 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[14]~54 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[14]~54_combout  = ((\InstFetchUnit|instmemory|Mux11~1_combout  $ (\InstFetchUnit|PCAdder|Add0~24_combout  $ (!\InstFetchUnit|PCReg|pcNew[13]~53 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[14]~55  = CARRY((\InstFetchUnit|instmemory|Mux11~1_combout  & ((\InstFetchUnit|PCAdder|Add0~24_combout ) # (!\InstFetchUnit|PCReg|pcNew[13]~53 ))) # (!\InstFetchUnit|instmemory|Mux11~1_combout  & 
// (\InstFetchUnit|PCAdder|Add0~24_combout  & !\InstFetchUnit|PCReg|pcNew[13]~53 )))

	.dataa(\InstFetchUnit|instmemory|Mux11~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[13]~53 ),
	.combout(\InstFetchUnit|PCReg|pcNew[14]~54_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[14]~55 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[14]~54 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N27
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[14] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[14]~54_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [14]));

// Location: LCCOMB_X59_Y24_N28
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[15]~56 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[15]~56_combout  = (\InstFetchUnit|PCAdder|Add0~26_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[14]~55  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[14]~55 )))) # (!\InstFetchUnit|PCAdder|Add0~26_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[14]~55 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[14]~55 
// ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[15]~57  = CARRY((\InstFetchUnit|PCAdder|Add0~26_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[14]~55 )) # (!\InstFetchUnit|PCAdder|Add0~26_combout  & ((!\InstFetchUnit|PCReg|pcNew[14]~55 ) 
// # (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~26_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[14]~55 ),
	.combout(\InstFetchUnit|PCReg|pcNew[15]~56_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[15]~57 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[15]~56 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~26 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~26_combout  = (\InstFetchUnit|PCReg|pcNew [15] & (!\InstFetchUnit|PCAdder|Add0~25 )) # (!\InstFetchUnit|PCReg|pcNew [15] & ((\InstFetchUnit|PCAdder|Add0~25 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~27  = CARRY((!\InstFetchUnit|PCAdder|Add0~25 ) # (!\InstFetchUnit|PCReg|pcNew [15]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~25 ),
	.combout(\InstFetchUnit|PCAdder|Add0~26_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~27 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~26 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N29
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[15] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[15]~56_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [15]));

// Location: LCCOMB_X59_Y24_N30
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[16]~58 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[16]~58_combout  = ((\InstFetchUnit|PCAdder|Add0~28_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[15]~57 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[16]~59  = CARRY((\InstFetchUnit|PCAdder|Add0~28_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[15]~57 ))) # (!\InstFetchUnit|PCAdder|Add0~28_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[15]~57 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~28_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[15]~57 ),
	.combout(\InstFetchUnit|PCReg|pcNew[16]~58_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[16]~59 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[16]~58 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~28 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~28_combout  = (\InstFetchUnit|PCReg|pcNew [16] & (\InstFetchUnit|PCAdder|Add0~27  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [16] & (!\InstFetchUnit|PCAdder|Add0~27  & VCC))
// \InstFetchUnit|PCAdder|Add0~29  = CARRY((\InstFetchUnit|PCReg|pcNew [16] & !\InstFetchUnit|PCAdder|Add0~27 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~27 ),
	.combout(\InstFetchUnit|PCAdder|Add0~28_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~29 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~28 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y24_N31
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[16] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[16]~58_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [16]));

// Location: LCCOMB_X62_Y23_N0
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~30 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~30_combout  = (\InstFetchUnit|PCReg|pcNew [17] & (!\InstFetchUnit|PCAdder|Add0~29 )) # (!\InstFetchUnit|PCReg|pcNew [17] & ((\InstFetchUnit|PCAdder|Add0~29 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~31  = CARRY((!\InstFetchUnit|PCAdder|Add0~29 ) # (!\InstFetchUnit|PCReg|pcNew [17]))

	.dataa(\InstFetchUnit|PCReg|pcNew [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~29 ),
	.combout(\InstFetchUnit|PCAdder|Add0~30_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~31 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~30 .lut_mask = 16'h5A5F;
defparam \InstFetchUnit|PCAdder|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[17]~60 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[17]~60_combout  = (\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~30_combout  & (\InstFetchUnit|PCReg|pcNew[16]~59  & VCC)) # (!\InstFetchUnit|PCAdder|Add0~30_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[16]~59 )))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~30_combout  & (!\InstFetchUnit|PCReg|pcNew[16]~59 )) # (!\InstFetchUnit|PCAdder|Add0~30_combout  & ((\InstFetchUnit|PCReg|pcNew[16]~59 ) 
// # (GND)))))
// \InstFetchUnit|PCReg|pcNew[17]~61  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCAdder|Add0~30_combout  & !\InstFetchUnit|PCReg|pcNew[16]~59 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((!\InstFetchUnit|PCReg|pcNew[16]~59 
// ) # (!\InstFetchUnit|PCAdder|Add0~30_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[16]~59 ),
	.combout(\InstFetchUnit|PCReg|pcNew[17]~60_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[17]~61 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[17]~60 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N1
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[17] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[17]~60_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [17]));

// Location: LCCOMB_X62_Y23_N2
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~32 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~32_combout  = (\InstFetchUnit|PCReg|pcNew [18] & (\InstFetchUnit|PCAdder|Add0~31  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [18] & (!\InstFetchUnit|PCAdder|Add0~31  & VCC))
// \InstFetchUnit|PCAdder|Add0~33  = CARRY((\InstFetchUnit|PCReg|pcNew [18] & !\InstFetchUnit|PCAdder|Add0~31 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~31 ),
	.combout(\InstFetchUnit|PCAdder|Add0~32_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~33 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~32 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[18]~62 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[18]~62_combout  = ((\InstFetchUnit|instmemory|Mux4~1_combout  $ (\InstFetchUnit|PCAdder|Add0~32_combout  $ (!\InstFetchUnit|PCReg|pcNew[17]~61 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[18]~63  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~32_combout ) # (!\InstFetchUnit|PCReg|pcNew[17]~61 ))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (\InstFetchUnit|PCAdder|Add0~32_combout  & !\InstFetchUnit|PCReg|pcNew[17]~61 )))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[17]~61 ),
	.combout(\InstFetchUnit|PCReg|pcNew[18]~62_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[18]~63 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[18]~62 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N3
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[18] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[18]~62_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [18]));

// Location: LCCOMB_X62_Y23_N4
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~34 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~34_combout  = (\InstFetchUnit|PCReg|pcNew [19] & (!\InstFetchUnit|PCAdder|Add0~33 )) # (!\InstFetchUnit|PCReg|pcNew [19] & ((\InstFetchUnit|PCAdder|Add0~33 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~35  = CARRY((!\InstFetchUnit|PCAdder|Add0~33 ) # (!\InstFetchUnit|PCReg|pcNew [19]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~33 ),
	.combout(\InstFetchUnit|PCAdder|Add0~34_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~35 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~34 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[19]~64 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[19]~64_combout  = (\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~34_combout  & (\InstFetchUnit|PCReg|pcNew[18]~63  & VCC)) # (!\InstFetchUnit|PCAdder|Add0~34_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[18]~63 )))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~34_combout  & (!\InstFetchUnit|PCReg|pcNew[18]~63 )) # (!\InstFetchUnit|PCAdder|Add0~34_combout  & ((\InstFetchUnit|PCReg|pcNew[18]~63 ) 
// # (GND)))))
// \InstFetchUnit|PCReg|pcNew[19]~65  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCAdder|Add0~34_combout  & !\InstFetchUnit|PCReg|pcNew[18]~63 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((!\InstFetchUnit|PCReg|pcNew[18]~63 
// ) # (!\InstFetchUnit|PCAdder|Add0~34_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[18]~63 ),
	.combout(\InstFetchUnit|PCReg|pcNew[19]~64_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[19]~65 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[19]~64 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N5
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[19] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[19]~64_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [19]));

// Location: LCCOMB_X62_Y23_N6
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~36 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~36_combout  = (\InstFetchUnit|PCReg|pcNew [20] & (\InstFetchUnit|PCAdder|Add0~35  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [20] & (!\InstFetchUnit|PCAdder|Add0~35  & VCC))
// \InstFetchUnit|PCAdder|Add0~37  = CARRY((\InstFetchUnit|PCReg|pcNew [20] & !\InstFetchUnit|PCAdder|Add0~35 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~35 ),
	.combout(\InstFetchUnit|PCAdder|Add0~36_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~37 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~36 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[20]~66 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[20]~66_combout  = ((\InstFetchUnit|instmemory|Mux4~1_combout  $ (\InstFetchUnit|PCAdder|Add0~36_combout  $ (!\InstFetchUnit|PCReg|pcNew[19]~65 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[20]~67  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~36_combout ) # (!\InstFetchUnit|PCReg|pcNew[19]~65 ))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (\InstFetchUnit|PCAdder|Add0~36_combout  & !\InstFetchUnit|PCReg|pcNew[19]~65 )))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[19]~65 ),
	.combout(\InstFetchUnit|PCReg|pcNew[20]~66_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[20]~67 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[20]~66 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N7
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[20] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[20]~66_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [20]));

// Location: LCCOMB_X62_Y23_N8
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~38 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~38_combout  = (\InstFetchUnit|PCReg|pcNew [21] & (!\InstFetchUnit|PCAdder|Add0~37 )) # (!\InstFetchUnit|PCReg|pcNew [21] & ((\InstFetchUnit|PCAdder|Add0~37 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~39  = CARRY((!\InstFetchUnit|PCAdder|Add0~37 ) # (!\InstFetchUnit|PCReg|pcNew [21]))

	.dataa(\InstFetchUnit|PCReg|pcNew [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~37 ),
	.combout(\InstFetchUnit|PCAdder|Add0~38_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~39 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~38 .lut_mask = 16'h5A5F;
defparam \InstFetchUnit|PCAdder|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[21]~68 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[21]~68_combout  = (\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~38_combout  & (\InstFetchUnit|PCReg|pcNew[20]~67  & VCC)) # (!\InstFetchUnit|PCAdder|Add0~38_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[20]~67 )))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~38_combout  & (!\InstFetchUnit|PCReg|pcNew[20]~67 )) # (!\InstFetchUnit|PCAdder|Add0~38_combout  & ((\InstFetchUnit|PCReg|pcNew[20]~67 ) 
// # (GND)))))
// \InstFetchUnit|PCReg|pcNew[21]~69  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCAdder|Add0~38_combout  & !\InstFetchUnit|PCReg|pcNew[20]~67 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((!\InstFetchUnit|PCReg|pcNew[20]~67 
// ) # (!\InstFetchUnit|PCAdder|Add0~38_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[20]~67 ),
	.combout(\InstFetchUnit|PCReg|pcNew[21]~68_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[21]~69 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[21]~68 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N9
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[21] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[21]~68_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [21]));

// Location: LCCOMB_X62_Y23_N10
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~40 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~40_combout  = (\InstFetchUnit|PCReg|pcNew [22] & (\InstFetchUnit|PCAdder|Add0~39  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [22] & (!\InstFetchUnit|PCAdder|Add0~39  & VCC))
// \InstFetchUnit|PCAdder|Add0~41  = CARRY((\InstFetchUnit|PCReg|pcNew [22] & !\InstFetchUnit|PCAdder|Add0~39 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~39 ),
	.combout(\InstFetchUnit|PCAdder|Add0~40_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~41 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~40 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[22]~70 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[22]~70_combout  = ((\InstFetchUnit|instmemory|Mux4~1_combout  $ (\InstFetchUnit|PCAdder|Add0~40_combout  $ (!\InstFetchUnit|PCReg|pcNew[21]~69 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[22]~71  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~40_combout ) # (!\InstFetchUnit|PCReg|pcNew[21]~69 ))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (\InstFetchUnit|PCAdder|Add0~40_combout  & !\InstFetchUnit|PCReg|pcNew[21]~69 )))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[21]~69 ),
	.combout(\InstFetchUnit|PCReg|pcNew[22]~70_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[22]~71 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[22]~70 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N11
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[22] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[22]~70_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [22]));

// Location: LCCOMB_X62_Y23_N12
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~42 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~42_combout  = (\InstFetchUnit|PCReg|pcNew [23] & (!\InstFetchUnit|PCAdder|Add0~41 )) # (!\InstFetchUnit|PCReg|pcNew [23] & ((\InstFetchUnit|PCAdder|Add0~41 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~43  = CARRY((!\InstFetchUnit|PCAdder|Add0~41 ) # (!\InstFetchUnit|PCReg|pcNew [23]))

	.dataa(\InstFetchUnit|PCReg|pcNew [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~41 ),
	.combout(\InstFetchUnit|PCAdder|Add0~42_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~43 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~42 .lut_mask = 16'h5A5F;
defparam \InstFetchUnit|PCAdder|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[23]~72 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[23]~72_combout  = (\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~42_combout  & (\InstFetchUnit|PCReg|pcNew[22]~71  & VCC)) # (!\InstFetchUnit|PCAdder|Add0~42_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[22]~71 )))) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCAdder|Add0~42_combout  & (!\InstFetchUnit|PCReg|pcNew[22]~71 )) # (!\InstFetchUnit|PCAdder|Add0~42_combout  & ((\InstFetchUnit|PCReg|pcNew[22]~71 ) 
// # (GND)))))
// \InstFetchUnit|PCReg|pcNew[23]~73  = CARRY((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCAdder|Add0~42_combout  & !\InstFetchUnit|PCReg|pcNew[22]~71 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((!\InstFetchUnit|PCReg|pcNew[22]~71 
// ) # (!\InstFetchUnit|PCAdder|Add0~42_combout ))))

	.dataa(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datab(\InstFetchUnit|PCAdder|Add0~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[22]~71 ),
	.combout(\InstFetchUnit|PCReg|pcNew[23]~72_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[23]~73 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[23]~72 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N13
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[23] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[23]~72_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [23]));

// Location: LCCOMB_X59_Y23_N14
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[24]~74 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[24]~74_combout  = ((\InstFetchUnit|PCAdder|Add0~44_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[23]~73 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[24]~75  = CARRY((\InstFetchUnit|PCAdder|Add0~44_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[23]~73 ))) # (!\InstFetchUnit|PCAdder|Add0~44_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[23]~73 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~44_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[23]~73 ),
	.combout(\InstFetchUnit|PCReg|pcNew[24]~74_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[24]~75 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[24]~74 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~44 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~44_combout  = (\InstFetchUnit|PCReg|pcNew [24] & (\InstFetchUnit|PCAdder|Add0~43  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [24] & (!\InstFetchUnit|PCAdder|Add0~43  & VCC))
// \InstFetchUnit|PCAdder|Add0~45  = CARRY((\InstFetchUnit|PCReg|pcNew [24] & !\InstFetchUnit|PCAdder|Add0~43 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~43 ),
	.combout(\InstFetchUnit|PCAdder|Add0~44_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~45 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~44 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N15
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[24] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[24]~74_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [24]));

// Location: LCCOMB_X59_Y23_N16
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[25]~76 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[25]~76_combout  = (\InstFetchUnit|PCAdder|Add0~46_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[24]~75  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[24]~75 )))) # (!\InstFetchUnit|PCAdder|Add0~46_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[24]~75 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[24]~75 
// ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[25]~77  = CARRY((\InstFetchUnit|PCAdder|Add0~46_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[24]~75 )) # (!\InstFetchUnit|PCAdder|Add0~46_combout  & ((!\InstFetchUnit|PCReg|pcNew[24]~75 ) 
// # (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~46_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[24]~75 ),
	.combout(\InstFetchUnit|PCReg|pcNew[25]~76_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[25]~77 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[25]~76 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~46 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~46_combout  = (\InstFetchUnit|PCReg|pcNew [25] & (!\InstFetchUnit|PCAdder|Add0~45 )) # (!\InstFetchUnit|PCReg|pcNew [25] & ((\InstFetchUnit|PCAdder|Add0~45 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~47  = CARRY((!\InstFetchUnit|PCAdder|Add0~45 ) # (!\InstFetchUnit|PCReg|pcNew [25]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~45 ),
	.combout(\InstFetchUnit|PCAdder|Add0~46_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~47 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~46 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N17
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[25] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[25]~76_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [25]));

// Location: LCCOMB_X59_Y23_N18
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[26]~78 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[26]~78_combout  = ((\InstFetchUnit|PCAdder|Add0~48_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[25]~77 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[26]~79  = CARRY((\InstFetchUnit|PCAdder|Add0~48_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[25]~77 ))) # (!\InstFetchUnit|PCAdder|Add0~48_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[25]~77 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~48_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[25]~77 ),
	.combout(\InstFetchUnit|PCReg|pcNew[26]~78_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[26]~79 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[26]~78 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~48 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~48_combout  = (\InstFetchUnit|PCReg|pcNew [26] & (\InstFetchUnit|PCAdder|Add0~47  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [26] & (!\InstFetchUnit|PCAdder|Add0~47  & VCC))
// \InstFetchUnit|PCAdder|Add0~49  = CARRY((\InstFetchUnit|PCReg|pcNew [26] & !\InstFetchUnit|PCAdder|Add0~47 ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~47 ),
	.combout(\InstFetchUnit|PCAdder|Add0~48_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~49 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~48 .lut_mask = 16'hC30C;
defparam \InstFetchUnit|PCAdder|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N19
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[26] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[26]~78_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [26]));

// Location: LCCOMB_X59_Y23_N20
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[27]~80 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[27]~80_combout  = (\InstFetchUnit|PCAdder|Add0~50_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[26]~79  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[26]~79 )))) # (!\InstFetchUnit|PCAdder|Add0~50_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[26]~79 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[26]~79 
// ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[27]~81  = CARRY((\InstFetchUnit|PCAdder|Add0~50_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[26]~79 )) # (!\InstFetchUnit|PCAdder|Add0~50_combout  & ((!\InstFetchUnit|PCReg|pcNew[26]~79 ) 
// # (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~50_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[26]~79 ),
	.combout(\InstFetchUnit|PCReg|pcNew[27]~80_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[27]~81 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[27]~80 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~50 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~50_combout  = (\InstFetchUnit|PCReg|pcNew [27] & (!\InstFetchUnit|PCAdder|Add0~49 )) # (!\InstFetchUnit|PCReg|pcNew [27] & ((\InstFetchUnit|PCAdder|Add0~49 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~51  = CARRY((!\InstFetchUnit|PCAdder|Add0~49 ) # (!\InstFetchUnit|PCReg|pcNew [27]))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~49 ),
	.combout(\InstFetchUnit|PCAdder|Add0~50_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~51 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~50 .lut_mask = 16'h3C3F;
defparam \InstFetchUnit|PCAdder|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N21
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[27] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[27]~80_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [27]));

// Location: LCCOMB_X59_Y23_N22
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[28]~82 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[28]~82_combout  = ((\InstFetchUnit|PCAdder|Add0~52_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[27]~81 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[28]~83  = CARRY((\InstFetchUnit|PCAdder|Add0~52_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[27]~81 ))) # (!\InstFetchUnit|PCAdder|Add0~52_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[27]~81 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~52_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[27]~81 ),
	.combout(\InstFetchUnit|PCReg|pcNew[28]~82_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[28]~83 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[28]~82 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~52 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~52_combout  = (\InstFetchUnit|PCReg|pcNew [28] & (\InstFetchUnit|PCAdder|Add0~51  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [28] & (!\InstFetchUnit|PCAdder|Add0~51  & VCC))
// \InstFetchUnit|PCAdder|Add0~53  = CARRY((\InstFetchUnit|PCReg|pcNew [28] & !\InstFetchUnit|PCAdder|Add0~51 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~51 ),
	.combout(\InstFetchUnit|PCAdder|Add0~52_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~53 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~52 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N23
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[28] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[28]~82_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [28]));

// Location: LCCOMB_X59_Y23_N24
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[29]~84 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[29]~84_combout  = (\InstFetchUnit|PCAdder|Add0~54_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (\InstFetchUnit|PCReg|pcNew[28]~83  & VCC)) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & 
// (!\InstFetchUnit|PCReg|pcNew[28]~83 )))) # (!\InstFetchUnit|PCAdder|Add0~54_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout  & (!\InstFetchUnit|PCReg|pcNew[28]~83 )) # (!\InstFetchUnit|instmemory|Mux4~1_combout  & ((\InstFetchUnit|PCReg|pcNew[28]~83 
// ) # (GND)))))
// \InstFetchUnit|PCReg|pcNew[29]~85  = CARRY((\InstFetchUnit|PCAdder|Add0~54_combout  & (!\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[28]~83 )) # (!\InstFetchUnit|PCAdder|Add0~54_combout  & ((!\InstFetchUnit|PCReg|pcNew[28]~83 ) 
// # (!\InstFetchUnit|instmemory|Mux4~1_combout ))))

	.dataa(\InstFetchUnit|PCAdder|Add0~54_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[28]~83 ),
	.combout(\InstFetchUnit|PCReg|pcNew[29]~84_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[29]~85 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[29]~84 .lut_mask = 16'h9617;
defparam \InstFetchUnit|PCReg|pcNew[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~54 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~54_combout  = (\InstFetchUnit|PCReg|pcNew [29] & (!\InstFetchUnit|PCAdder|Add0~53 )) # (!\InstFetchUnit|PCReg|pcNew [29] & ((\InstFetchUnit|PCAdder|Add0~53 ) # (GND)))
// \InstFetchUnit|PCAdder|Add0~55  = CARRY((!\InstFetchUnit|PCAdder|Add0~53 ) # (!\InstFetchUnit|PCReg|pcNew [29]))

	.dataa(\InstFetchUnit|PCReg|pcNew [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~53 ),
	.combout(\InstFetchUnit|PCAdder|Add0~54_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~55 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~54 .lut_mask = 16'h5A5F;
defparam \InstFetchUnit|PCAdder|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N25
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[29] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[29]~84_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [29]));

// Location: LCCOMB_X59_Y23_N26
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[30]~86 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[30]~86_combout  = ((\InstFetchUnit|PCAdder|Add0~56_combout  $ (\InstFetchUnit|instmemory|Mux4~1_combout  $ (!\InstFetchUnit|PCReg|pcNew[29]~85 )))) # (GND)
// \InstFetchUnit|PCReg|pcNew[30]~87  = CARRY((\InstFetchUnit|PCAdder|Add0~56_combout  & ((\InstFetchUnit|instmemory|Mux4~1_combout ) # (!\InstFetchUnit|PCReg|pcNew[29]~85 ))) # (!\InstFetchUnit|PCAdder|Add0~56_combout  & 
// (\InstFetchUnit|instmemory|Mux4~1_combout  & !\InstFetchUnit|PCReg|pcNew[29]~85 )))

	.dataa(\InstFetchUnit|PCAdder|Add0~56_combout ),
	.datab(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCReg|pcNew[29]~85 ),
	.combout(\InstFetchUnit|PCReg|pcNew[30]~86_combout ),
	.cout(\InstFetchUnit|PCReg|pcNew[30]~87 ));
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[30]~86 .lut_mask = 16'h698E;
defparam \InstFetchUnit|PCReg|pcNew[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~56 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~56_combout  = (\InstFetchUnit|PCReg|pcNew [30] & (\InstFetchUnit|PCAdder|Add0~55  $ (GND))) # (!\InstFetchUnit|PCReg|pcNew [30] & (!\InstFetchUnit|PCAdder|Add0~55  & VCC))
// \InstFetchUnit|PCAdder|Add0~57  = CARRY((\InstFetchUnit|PCReg|pcNew [30] & !\InstFetchUnit|PCAdder|Add0~55 ))

	.dataa(\InstFetchUnit|PCReg|pcNew [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~55 ),
	.combout(\InstFetchUnit|PCAdder|Add0~56_combout ),
	.cout(\InstFetchUnit|PCAdder|Add0~57 ));
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~56 .lut_mask = 16'hA50A;
defparam \InstFetchUnit|PCAdder|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N27
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[30] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[30]~86_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [30]));

// Location: LCCOMB_X62_Y23_N28
cycloneii_lcell_comb \InstFetchUnit|PCAdder|Add0~58 (
// Equation(s):
// \InstFetchUnit|PCAdder|Add0~58_combout  = \InstFetchUnit|PCReg|pcNew [31] $ (\InstFetchUnit|PCAdder|Add0~57 )

	.dataa(\InstFetchUnit|PCReg|pcNew [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\InstFetchUnit|PCAdder|Add0~57 ),
	.combout(\InstFetchUnit|PCAdder|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|PCAdder|Add0~58 .lut_mask = 16'h5A5A;
defparam \InstFetchUnit|PCAdder|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneii_lcell_comb \InstFetchUnit|PCReg|pcNew[31]~88 (
// Equation(s):
// \InstFetchUnit|PCReg|pcNew[31]~88_combout  = \InstFetchUnit|PCAdder|Add0~58_combout  $ (\InstFetchUnit|PCReg|pcNew[30]~87  $ (\InstFetchUnit|instmemory|Mux4~1_combout ))

	.dataa(vcc),
	.datab(\InstFetchUnit|PCAdder|Add0~58_combout ),
	.datac(vcc),
	.datad(\InstFetchUnit|instmemory|Mux4~1_combout ),
	.cin(\InstFetchUnit|PCReg|pcNew[30]~87 ),
	.combout(\InstFetchUnit|PCReg|pcNew[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \InstFetchUnit|PCReg|pcNew[31]~88 .lut_mask = 16'hC33C;
defparam \InstFetchUnit|PCReg|pcNew[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y23_N29
cycloneii_lcell_ff \InstFetchUnit|PCReg|pcNew[31] (
	.clk(\Clk_1~combout ),
	.datain(\InstFetchUnit|PCReg|pcNew[31]~88_combout ),
	.sdata(\InstFetchUnit|PCAdder|Add0~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\comb~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstFetchUnit|PCReg|pcNew [31]));

// Location: LCCOMB_X56_Y28_N0
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[0][9]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[0][9]~feeder_combout  = \DATAFETCHUNIT|M4|output[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[9]~14_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N1
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[0][9] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[0][9]~regout ));

// Location: LCFF_X57_Y25_N13
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][10] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[10]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][10]~regout ));

// Location: LCFF_X59_Y26_N1
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][14] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][14]~regout ));

// Location: LCCOMB_X57_Y25_N8
cycloneii_lcell_comb \RegFetchUnit|PR1|reg[1][20]~feeder (
// Equation(s):
// \RegFetchUnit|PR1|reg[1][20]~feeder_combout  = \DATAFETCHUNIT|M4|output[20]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAFETCHUNIT|M4|output[20]~36_combout ),
	.cin(gnd),
	.combout(\RegFetchUnit|PR1|reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFetchUnit|PR1|reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \RegFetchUnit|PR1|reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N9
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][20] (
	.clk(\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|reg[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][20]~regout ));

// Location: LCFF_X61_Y26_N11
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[1][25] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[25]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[1][25]~regout ));

// Location: LCFF_X58_Y28_N17
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][8] (
	.clk(\Clk_1~combout ),
	.datain(gnd),
	.sdata(\DATAFETCHUNIT|M4|output[8]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][8]~regout ));

// Location: LCFF_X57_Y25_N1
cycloneii_lcell_ff \RegFetchUnit|PR1|reg[2][15] (
	.clk(\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|M4|output[15]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFetchUnit|PR1|reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegFetchUnit|PR1|reg[2][15]~regout ));

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][0]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][0]~feeder_combout  = \RegFetchUnit|PR1|Mux63~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux63~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][0]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|Decoder0~0 (
// Equation(s):
// \DATAFETCHUNIT|DM1|Decoder0~0_combout  = (\CONTROLLER|Mux6~10_combout  & (!\ALUOPUNIT|ALU1|Add1~11_combout  & !\ALUOPUNIT|ALU1|Add1~7_combout ))

	.dataa(\CONTROLLER|Mux6~10_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~11_combout ),
	.datac(vcc),
	.datad(\ALUOPUNIT|ALU1|Add1~7_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|Decoder0~0 .lut_mask = 16'h0022;
defparam \DATAFETCHUNIT|DM1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|Decoder0~1 (
// Equation(s):
// \DATAFETCHUNIT|DM1|Decoder0~1_combout  = (!\ALUOPUNIT|ALU1|Add1~3_combout  & (!\ALUOPUNIT|ALU1|Add1~19_combout  & (!\ALUOPUNIT|ALU1|Add1~15_combout  & \DATAFETCHUNIT|DM1|Decoder0~0_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~3_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~19_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~15_combout ),
	.datad(\DATAFETCHUNIT|DM1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|Decoder0~1 .lut_mask = 16'h0100;
defparam \DATAFETCHUNIT|DM1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N31
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][0] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][0]~regout ));

// Location: LCFF_X57_Y27_N25
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][1] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux62~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][1]~regout ));

// Location: LCCOMB_X58_Y23_N18
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][2]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][2]~feeder_combout  = \RegFetchUnit|PR1|Mux61~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux61~4_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][2]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N19
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][2] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][2]~regout ));

// Location: LCFF_X62_Y27_N11
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][3] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux60~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][3]~regout ));

// Location: LCCOMB_X64_Y27_N8
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][4]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][4]~feeder_combout  = \RegFetchUnit|PR1|Mux59~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux59~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][4]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N9
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][4] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][4]~regout ));

// Location: LCFF_X59_Y28_N13
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][5] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux58~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][5]~regout ));

// Location: LCFF_X59_Y28_N19
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][6] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux57~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][6]~regout ));

// Location: LCFF_X59_Y28_N1
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][7] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux56~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][7]~regout ));

// Location: LCFF_X59_Y28_N31
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][8] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux55~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][8]~regout ));

// Location: LCFF_X59_Y28_N29
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][9] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux54~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][9]~regout ));

// Location: LCFF_X59_Y28_N27
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][10] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux53~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][10]~regout ));

// Location: LCFF_X61_Y27_N29
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][11] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux52~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][11]~regout ));

// Location: LCFF_X61_Y27_N19
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][12] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux51~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][12]~regout ));

// Location: LCFF_X61_Y27_N21
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][13] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux50~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][13]~regout ));

// Location: LCFF_X59_Y25_N17
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][14] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux49~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][14]~regout ));

// Location: LCFF_X59_Y25_N15
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][15] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux48~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][15]~regout ));

// Location: LCFF_X59_Y25_N13
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][16] (
	.clk(!\Clk_1~combout ),
	.datain(\RegFetchUnit|PR1|Mux47~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][16]~regout ));

// Location: LCCOMB_X58_Y23_N20
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][17]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][17]~feeder_combout  = \RegFetchUnit|PR1|Mux46~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux46~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][17]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N21
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][17] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][17]~regout ));

// Location: LCCOMB_X58_Y23_N30
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][18]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][18]~feeder_combout  = \RegFetchUnit|PR1|Mux45~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux45~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][18]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N31
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][18] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][18]~regout ));

// Location: LCCOMB_X58_Y23_N16
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][19]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][19]~feeder_combout  = \RegFetchUnit|PR1|Mux44~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux44~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][19]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N17
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][19] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][19]~regout ));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][20]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][20]~feeder_combout  = \RegFetchUnit|PR1|Mux43~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux43~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][20]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N1
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][20] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][20]~regout ));

// Location: LCCOMB_X61_Y27_N2
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][21]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][21]~feeder_combout  = \RegFetchUnit|PR1|Mux42~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux42~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][21]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N3
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][21] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][21]~regout ));

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][22] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux41~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][22]~regout ));

// Location: LCCOMB_X61_Y27_N8
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][23]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][23]~feeder_combout  = \RegFetchUnit|PR1|Mux40~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux40~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][23]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N9
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][23] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][23]~regout ));

// Location: LCFF_X58_Y23_N7
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][24] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux39~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][24]~regout ));

// Location: LCCOMB_X64_Y27_N22
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][25]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][25]~feeder_combout  = \RegFetchUnit|PR1|Mux38~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux38~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][25]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N23
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][25] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][25]~regout ));

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][26]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][26]~feeder_combout  = \RegFetchUnit|PR1|Mux37~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux37~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][26]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][26] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][26]~regout ));

// Location: LCFF_X62_Y27_N15
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][27] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux36~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][27]~regout ));

// Location: LCFF_X56_Y24_N17
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][28] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux35~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][28]~regout ));

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][29]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][29]~feeder_combout  = \RegFetchUnit|PR1|Mux34~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][29]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N15
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][29] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][29]~regout ));

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[0][30]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[0][30]~feeder_combout  = \RegFetchUnit|PR1|Mux33~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux33~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[0][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[0][30]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[0][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][30] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[0][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][30]~regout ));

// Location: LCFF_X56_Y24_N31
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[0][31] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux32~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[0][31]~regout ));

// Location: LCCOMB_X57_Y27_N18
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|Decoder0~2 (
// Equation(s):
// \DATAFETCHUNIT|DM1|Decoder0~2_combout  = (\ALUOPUNIT|ALU1|Add1~3_combout  & (!\ALUOPUNIT|ALU1|Add1~19_combout  & (!\ALUOPUNIT|ALU1|Add1~15_combout  & \DATAFETCHUNIT|DM1|Decoder0~0_combout )))

	.dataa(\ALUOPUNIT|ALU1|Add1~3_combout ),
	.datab(\ALUOPUNIT|ALU1|Add1~19_combout ),
	.datac(\ALUOPUNIT|ALU1|Add1~15_combout ),
	.datad(\DATAFETCHUNIT|DM1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|Decoder0~2 .lut_mask = 16'h0200;
defparam \DATAFETCHUNIT|DM1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y27_N11
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][0] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux63~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][0]~regout ));

// Location: LCFF_X57_Y27_N15
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][1] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux62~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][1]~regout ));

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][2]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][2]~feeder_combout  = \RegFetchUnit|PR1|Mux61~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux61~4_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][2]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N29
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][2] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][2]~regout ));

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][3]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][3]~feeder_combout  = \RegFetchUnit|PR1|Mux60~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux60~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][3]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N7
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][3] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][3]~regout ));

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][4]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][4]~feeder_combout  = \RegFetchUnit|PR1|Mux59~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux59~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][4]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N9
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][4] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][4]~regout ));

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][5]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][5]~feeder_combout  = \RegFetchUnit|PR1|Mux58~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux58~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][5]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N3
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][5] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][5]~regout ));

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][6]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][6]~feeder_combout  = \RegFetchUnit|PR1|Mux57~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux57~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][6]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][6] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][6]~regout ));

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][7]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][7]~feeder_combout  = \RegFetchUnit|PR1|Mux56~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux56~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][7]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N15
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][7] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][7]~regout ));

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][8]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][8]~feeder_combout  = \RegFetchUnit|PR1|Mux55~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux55~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][8]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N13
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][8] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][8]~regout ));

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][9]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][9]~feeder_combout  = \RegFetchUnit|PR1|Mux54~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux54~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][9]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][9] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][9]~regout ));

// Location: LCFF_X54_Y27_N27
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][10] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux53~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][10]~regout ));

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][11]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][11]~feeder_combout  = \RegFetchUnit|PR1|Mux52~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux52~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][11]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N11
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][11] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][11]~regout ));

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][12]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][12]~feeder_combout  = \RegFetchUnit|PR1|Mux51~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux51~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][12]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][12] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][12]~regout ));

// Location: LCFF_X60_Y27_N19
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][13] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux50~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][13]~regout ));

// Location: LCFF_X54_Y27_N7
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][14] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux49~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][14]~regout ));

// Location: LCFF_X53_Y27_N13
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][15] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux48~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][15]~regout ));

// Location: LCFF_X57_Y27_N13
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][16] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux47~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][16]~regout ));

// Location: LCFF_X53_Y27_N31
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][17] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux46~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][17]~regout ));

// Location: LCFF_X54_Y27_N5
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][18] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux45~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][18]~regout ));

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][19] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux44~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][19]~regout ));

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][20]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][20]~feeder_combout  = \RegFetchUnit|PR1|Mux43~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux43~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][20]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][20] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][20]~regout ));

// Location: LCFF_X60_Y27_N29
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][21] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux42~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][21]~regout ));

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][22]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][22]~feeder_combout  = \RegFetchUnit|PR1|Mux41~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux41~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][22]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N25
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][22] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][22]~regout ));

// Location: LCFF_X58_Y27_N23
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][23] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux40~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][23]~regout ));

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][24]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][24]~feeder_combout  = \RegFetchUnit|PR1|Mux39~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux39~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][24]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N19
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][24] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][24]~regout ));

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][25]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][25]~feeder_combout  = \RegFetchUnit|PR1|Mux38~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux38~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][25]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N1
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][25] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][25]~regout ));

// Location: LCFF_X54_Y27_N23
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][26] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux37~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][26]~regout ));

// Location: LCFF_X53_Y27_N3
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][27] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux36~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][27]~regout ));

// Location: LCFF_X57_Y27_N7
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][28] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux35~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][28]~regout ));

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][29]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][29]~feeder_combout  = \RegFetchUnit|PR1|Mux34~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][29]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N5
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][29] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][29]~regout ));

// Location: LCFF_X53_Y27_N23
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][30] (
	.clk(!\Clk_1~combout ),
	.datain(gnd),
	.sdata(\RegFetchUnit|PR1|Mux33~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][30]~regout ));

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \DATAFETCHUNIT|DM1|MData[1][31]~feeder (
// Equation(s):
// \DATAFETCHUNIT|DM1|MData[1][31]~feeder_combout  = \RegFetchUnit|PR1|Mux32~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegFetchUnit|PR1|Mux32~1_combout ),
	.cin(gnd),
	.combout(\DATAFETCHUNIT|DM1|MData[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAFETCHUNIT|DM1|MData[1][31]~feeder .lut_mask = 16'hFF00;
defparam \DATAFETCHUNIT|DM1|MData[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N25
cycloneii_lcell_ff \DATAFETCHUNIT|DM1|MData[1][31] (
	.clk(!\Clk_1~combout ),
	.datain(\DATAFETCHUNIT|DM1|MData[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATAFETCHUNIT|DM1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAFETCHUNIT|DM1|MData[1][31]~regout ));

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \H1|Mux6~0 (
// Equation(s):
// \H1|Mux6~0_combout  = (!\InstFetchUnit|PCReg|pcNew [3] & \InstFetchUnit|PCReg|pcNew [2])

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux6~0 .lut_mask = 16'h3030;
defparam \H1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneii_lcell_comb \H1|Mux5~0 (
// Equation(s):
// \H1|Mux5~0_combout  = (\InstFetchUnit|PCReg|pcNew [3] & \InstFetchUnit|PCReg|pcNew [2])

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux5~0 .lut_mask = 16'hC0C0;
defparam \H1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneii_lcell_comb \H1|Mux0~0 (
// Equation(s):
// \H1|Mux0~0_combout  = \InstFetchUnit|PCReg|pcNew [3] $ (\InstFetchUnit|PCReg|pcNew [2])

	.dataa(vcc),
	.datab(\InstFetchUnit|PCReg|pcNew [3]),
	.datac(\InstFetchUnit|PCReg|pcNew [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux0~0 .lut_mask = 16'h3C3C;
defparam \H1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \H1|Mux13~0 (
// Equation(s):
// \H1|Mux13~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (!\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|PCReg|pcNew [4] $ (!\InstFetchUnit|PCReg|pcNew [7])))) # (!\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|PCReg|pcNew [4] & 
// (\InstFetchUnit|PCReg|pcNew [5] $ (!\InstFetchUnit|PCReg|pcNew [7]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux13~0 .lut_mask = 16'h2812;
defparam \H1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \H1|Mux12~0 (
// Equation(s):
// \H1|Mux12~0_combout  = (\InstFetchUnit|PCReg|pcNew [5] & ((\InstFetchUnit|PCReg|pcNew [4] & ((\InstFetchUnit|PCReg|pcNew [7]))) # (!\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCReg|pcNew [6])))) # (!\InstFetchUnit|PCReg|pcNew [5] & 
// (\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|PCReg|pcNew [4] $ (\InstFetchUnit|PCReg|pcNew [7]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux12~0 .lut_mask = 16'hD860;
defparam \H1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \H1|Mux11~0 (
// Equation(s):
// \H1|Mux11~0_combout  = (\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|PCReg|pcNew [7] & ((\InstFetchUnit|PCReg|pcNew [5]) # (!\InstFetchUnit|PCReg|pcNew [4])))) # (!\InstFetchUnit|PCReg|pcNew [6] & (!\InstFetchUnit|PCReg|pcNew [4] & 
// (\InstFetchUnit|PCReg|pcNew [5] & !\InstFetchUnit|PCReg|pcNew [7])))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux11~0 .lut_mask = 16'hD004;
defparam \H1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \H1|Mux10~0 (
// Equation(s):
// \H1|Mux10~0_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCReg|pcNew [5] $ ((!\InstFetchUnit|PCReg|pcNew [6])))) # (!\InstFetchUnit|PCReg|pcNew [4] & ((\InstFetchUnit|PCReg|pcNew [5] & (!\InstFetchUnit|PCReg|pcNew [6] & 
// \InstFetchUnit|PCReg|pcNew [7])) # (!\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|PCReg|pcNew [6] & !\InstFetchUnit|PCReg|pcNew [7]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux10~0 .lut_mask = 16'h8692;
defparam \H1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \H1|Mux9~0 (
// Equation(s):
// \H1|Mux9~0_combout  = (\InstFetchUnit|PCReg|pcNew [5] & (\InstFetchUnit|PCReg|pcNew [4] & ((!\InstFetchUnit|PCReg|pcNew [7])))) # (!\InstFetchUnit|PCReg|pcNew [5] & ((\InstFetchUnit|PCReg|pcNew [6] & ((!\InstFetchUnit|PCReg|pcNew [7]))) # 
// (!\InstFetchUnit|PCReg|pcNew [6] & (\InstFetchUnit|PCReg|pcNew [4]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux9~0 .lut_mask = 16'h02BA;
defparam \H1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \H1|Mux8~0 (
// Equation(s):
// \H1|Mux8~0_combout  = (\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCReg|pcNew [7] $ (((\InstFetchUnit|PCReg|pcNew [5]) # (!\InstFetchUnit|PCReg|pcNew [6]))))) # (!\InstFetchUnit|PCReg|pcNew [4] & (\InstFetchUnit|PCReg|pcNew [5] & 
// (!\InstFetchUnit|PCReg|pcNew [6] & !\InstFetchUnit|PCReg|pcNew [7])))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux8~0 .lut_mask = 16'h208E;
defparam \H1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \H1|Mux7~0 (
// Equation(s):
// \H1|Mux7~0_combout  = (\InstFetchUnit|PCReg|pcNew [4] & ((\InstFetchUnit|PCReg|pcNew [7]) # (\InstFetchUnit|PCReg|pcNew [5] $ (\InstFetchUnit|PCReg|pcNew [6])))) # (!\InstFetchUnit|PCReg|pcNew [4] & ((\InstFetchUnit|PCReg|pcNew [5]) # 
// (\InstFetchUnit|PCReg|pcNew [6] $ (\InstFetchUnit|PCReg|pcNew [7]))))

	.dataa(\InstFetchUnit|PCReg|pcNew [4]),
	.datab(\InstFetchUnit|PCReg|pcNew [5]),
	.datac(\InstFetchUnit|PCReg|pcNew [6]),
	.datad(\InstFetchUnit|PCReg|pcNew [7]),
	.cin(gnd),
	.combout(\H1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|Mux7~0 .lut_mask = 16'hEF7C;
defparam \H1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneii_lcell_comb \H2|Mux6~0 (
// Equation(s):
// \H2|Mux6~0_combout  = (\RegFetchUnit|PR1|reg[0][2]~regout  & (!\RegFetchUnit|PR1|reg[0][1]~regout  & (\RegFetchUnit|PR1|reg[0][3]~regout  $ (!\RegFetchUnit|PR1|reg[0][0]~regout )))) # (!\RegFetchUnit|PR1|reg[0][2]~regout  & 
// (\RegFetchUnit|PR1|reg[0][0]~regout  & (\RegFetchUnit|PR1|reg[0][1]~regout  $ (!\RegFetchUnit|PR1|reg[0][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.cin(gnd),
	.combout(\H2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux6~0 .lut_mask = 16'h6102;
defparam \H2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneii_lcell_comb \H2|Mux5~0 (
// Equation(s):
// \H2|Mux5~0_combout  = (\RegFetchUnit|PR1|reg[0][1]~regout  & ((\RegFetchUnit|PR1|reg[0][0]~regout  & ((\RegFetchUnit|PR1|reg[0][3]~regout ))) # (!\RegFetchUnit|PR1|reg[0][0]~regout  & (\RegFetchUnit|PR1|reg[0][2]~regout )))) # 
// (!\RegFetchUnit|PR1|reg[0][1]~regout  & (\RegFetchUnit|PR1|reg[0][2]~regout  & (\RegFetchUnit|PR1|reg[0][0]~regout  $ (\RegFetchUnit|PR1|reg[0][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.cin(gnd),
	.combout(\H2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux5~0 .lut_mask = 16'hE228;
defparam \H2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
cycloneii_lcell_comb \H2|Mux4~0 (
// Equation(s):
// \H2|Mux4~0_combout  = (\RegFetchUnit|PR1|reg[0][3]~regout  & (\RegFetchUnit|PR1|reg[0][2]~regout  & ((\RegFetchUnit|PR1|reg[0][1]~regout ) # (!\RegFetchUnit|PR1|reg[0][0]~regout )))) # (!\RegFetchUnit|PR1|reg[0][3]~regout  & 
// (\RegFetchUnit|PR1|reg[0][1]~regout  & (!\RegFetchUnit|PR1|reg[0][2]~regout  & !\RegFetchUnit|PR1|reg[0][0]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.cin(gnd),
	.combout(\H2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux4~0 .lut_mask = 16'h80C2;
defparam \H2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneii_lcell_comb \H2|Mux3~0 (
// Equation(s):
// \H2|Mux3~0_combout  = (\RegFetchUnit|PR1|reg[0][0]~regout  & (\RegFetchUnit|PR1|reg[0][1]~regout  $ (((!\RegFetchUnit|PR1|reg[0][2]~regout ))))) # (!\RegFetchUnit|PR1|reg[0][0]~regout  & ((\RegFetchUnit|PR1|reg[0][1]~regout  & 
// (\RegFetchUnit|PR1|reg[0][3]~regout  & !\RegFetchUnit|PR1|reg[0][2]~regout )) # (!\RegFetchUnit|PR1|reg[0][1]~regout  & (!\RegFetchUnit|PR1|reg[0][3]~regout  & \RegFetchUnit|PR1|reg[0][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.cin(gnd),
	.combout(\H2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux3~0 .lut_mask = 16'hA518;
defparam \H2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneii_lcell_comb \H2|Mux2~0 (
// Equation(s):
// \H2|Mux2~0_combout  = (\RegFetchUnit|PR1|reg[0][1]~regout  & (!\RegFetchUnit|PR1|reg[0][3]~regout  & ((\RegFetchUnit|PR1|reg[0][0]~regout )))) # (!\RegFetchUnit|PR1|reg[0][1]~regout  & ((\RegFetchUnit|PR1|reg[0][2]~regout  & 
// (!\RegFetchUnit|PR1|reg[0][3]~regout )) # (!\RegFetchUnit|PR1|reg[0][2]~regout  & ((\RegFetchUnit|PR1|reg[0][0]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.cin(gnd),
	.combout(\H2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux2~0 .lut_mask = 16'h3710;
defparam \H2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
cycloneii_lcell_comb \H2|Mux1~0 (
// Equation(s):
// \H2|Mux1~0_combout  = (\RegFetchUnit|PR1|reg[0][1]~regout  & (!\RegFetchUnit|PR1|reg[0][3]~regout  & ((\RegFetchUnit|PR1|reg[0][0]~regout ) # (!\RegFetchUnit|PR1|reg[0][2]~regout )))) # (!\RegFetchUnit|PR1|reg[0][1]~regout  & 
// (\RegFetchUnit|PR1|reg[0][0]~regout  & (\RegFetchUnit|PR1|reg[0][3]~regout  $ (!\RegFetchUnit|PR1|reg[0][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.cin(gnd),
	.combout(\H2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux1~0 .lut_mask = 16'h6302;
defparam \H2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneii_lcell_comb \H2|Mux0~0 (
// Equation(s):
// \H2|Mux0~0_combout  = (\RegFetchUnit|PR1|reg[0][0]~regout  & ((\RegFetchUnit|PR1|reg[0][3]~regout ) # (\RegFetchUnit|PR1|reg[0][1]~regout  $ (\RegFetchUnit|PR1|reg[0][2]~regout )))) # (!\RegFetchUnit|PR1|reg[0][0]~regout  & 
// ((\RegFetchUnit|PR1|reg[0][1]~regout ) # (\RegFetchUnit|PR1|reg[0][3]~regout  $ (\RegFetchUnit|PR1|reg[0][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.cin(gnd),
	.combout(\H2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux0~0 .lut_mask = 16'hDEBE;
defparam \H2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneii_lcell_comb \H2|Mux13~0 (
// Equation(s):
// \H2|Mux13~0_combout  = (\RegFetchUnit|PR1|reg[0][6]~regout  & (!\RegFetchUnit|PR1|reg[0][5]~regout  & (\RegFetchUnit|PR1|reg[0][7]~regout  $ (!\RegFetchUnit|PR1|reg[0][4]~regout )))) # (!\RegFetchUnit|PR1|reg[0][6]~regout  & 
// (\RegFetchUnit|PR1|reg[0][4]~regout  & (\RegFetchUnit|PR1|reg[0][7]~regout  $ (!\RegFetchUnit|PR1|reg[0][5]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux13~0 .lut_mask = 16'h4902;
defparam \H2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneii_lcell_comb \H2|Mux12~0 (
// Equation(s):
// \H2|Mux12~0_combout  = (\RegFetchUnit|PR1|reg[0][7]~regout  & ((\RegFetchUnit|PR1|reg[0][4]~regout  & ((\RegFetchUnit|PR1|reg[0][5]~regout ))) # (!\RegFetchUnit|PR1|reg[0][4]~regout  & (\RegFetchUnit|PR1|reg[0][6]~regout )))) # 
// (!\RegFetchUnit|PR1|reg[0][7]~regout  & (\RegFetchUnit|PR1|reg[0][6]~regout  & (\RegFetchUnit|PR1|reg[0][5]~regout  $ (\RegFetchUnit|PR1|reg[0][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux12~0 .lut_mask = 16'hC2A8;
defparam \H2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneii_lcell_comb \H2|Mux11~0 (
// Equation(s):
// \H2|Mux11~0_combout  = (\RegFetchUnit|PR1|reg[0][6]~regout  & (\RegFetchUnit|PR1|reg[0][7]~regout  & ((\RegFetchUnit|PR1|reg[0][5]~regout ) # (!\RegFetchUnit|PR1|reg[0][4]~regout )))) # (!\RegFetchUnit|PR1|reg[0][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[0][7]~regout  & (\RegFetchUnit|PR1|reg[0][5]~regout  & !\RegFetchUnit|PR1|reg[0][4]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux11~0 .lut_mask = 16'h8098;
defparam \H2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneii_lcell_comb \H2|Mux10~0 (
// Equation(s):
// \H2|Mux10~0_combout  = (\RegFetchUnit|PR1|reg[0][4]~regout  & (\RegFetchUnit|PR1|reg[0][6]~regout  $ (((!\RegFetchUnit|PR1|reg[0][5]~regout ))))) # (!\RegFetchUnit|PR1|reg[0][4]~regout  & ((\RegFetchUnit|PR1|reg[0][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[0][7]~regout  & !\RegFetchUnit|PR1|reg[0][5]~regout )) # (!\RegFetchUnit|PR1|reg[0][6]~regout  & (\RegFetchUnit|PR1|reg[0][7]~regout  & \RegFetchUnit|PR1|reg[0][5]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux10~0 .lut_mask = 16'hA542;
defparam \H2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneii_lcell_comb \H2|Mux9~0 (
// Equation(s):
// \H2|Mux9~0_combout  = (\RegFetchUnit|PR1|reg[0][5]~regout  & (((!\RegFetchUnit|PR1|reg[0][7]~regout  & \RegFetchUnit|PR1|reg[0][4]~regout )))) # (!\RegFetchUnit|PR1|reg[0][5]~regout  & ((\RegFetchUnit|PR1|reg[0][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[0][7]~regout )) # (!\RegFetchUnit|PR1|reg[0][6]~regout  & ((\RegFetchUnit|PR1|reg[0][4]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux9~0 .lut_mask = 16'h3702;
defparam \H2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneii_lcell_comb \H2|Mux8~0 (
// Equation(s):
// \H2|Mux8~0_combout  = (\RegFetchUnit|PR1|reg[0][6]~regout  & (\RegFetchUnit|PR1|reg[0][4]~regout  & (\RegFetchUnit|PR1|reg[0][7]~regout  $ (\RegFetchUnit|PR1|reg[0][5]~regout )))) # (!\RegFetchUnit|PR1|reg[0][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[0][7]~regout  & ((\RegFetchUnit|PR1|reg[0][5]~regout ) # (\RegFetchUnit|PR1|reg[0][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux8~0 .lut_mask = 16'h3910;
defparam \H2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneii_lcell_comb \H2|Mux7~0 (
// Equation(s):
// \H2|Mux7~0_combout  = (\RegFetchUnit|PR1|reg[0][4]~regout  & ((\RegFetchUnit|PR1|reg[0][7]~regout ) # (\RegFetchUnit|PR1|reg[0][6]~regout  $ (\RegFetchUnit|PR1|reg[0][5]~regout )))) # (!\RegFetchUnit|PR1|reg[0][4]~regout  & 
// ((\RegFetchUnit|PR1|reg[0][5]~regout ) # (\RegFetchUnit|PR1|reg[0][6]~regout  $ (\RegFetchUnit|PR1|reg[0][7]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.datac(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.datad(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.cin(gnd),
	.combout(\H2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|Mux7~0 .lut_mask = 16'hDEF6;
defparam \H2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneii_lcell_comb \H3|Mux6~0 (
// Equation(s):
// \H3|Mux6~0_combout  = (\RegFetchUnit|PR1|reg[1][3]~regout  & (\RegFetchUnit|PR1|reg[1][0]~regout  & (\RegFetchUnit|PR1|reg[1][1]~regout  $ (\RegFetchUnit|PR1|reg[1][2]~regout )))) # (!\RegFetchUnit|PR1|reg[1][3]~regout  & 
// (!\RegFetchUnit|PR1|reg[1][1]~regout  & (\RegFetchUnit|PR1|reg[1][0]~regout  $ (\RegFetchUnit|PR1|reg[1][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux6~0 .lut_mask = 16'h4190;
defparam \H3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneii_lcell_comb \H3|Mux5~0 (
// Equation(s):
// \H3|Mux5~0_combout  = (\RegFetchUnit|PR1|reg[1][1]~regout  & ((\RegFetchUnit|PR1|reg[1][0]~regout  & (\RegFetchUnit|PR1|reg[1][3]~regout )) # (!\RegFetchUnit|PR1|reg[1][0]~regout  & ((\RegFetchUnit|PR1|reg[1][2]~regout ))))) # 
// (!\RegFetchUnit|PR1|reg[1][1]~regout  & (\RegFetchUnit|PR1|reg[1][2]~regout  & (\RegFetchUnit|PR1|reg[1][3]~regout  $ (\RegFetchUnit|PR1|reg[1][0]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux5~0 .lut_mask = 16'h9E80;
defparam \H3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneii_lcell_comb \H3|Mux4~0 (
// Equation(s):
// \H3|Mux4~0_combout  = (\RegFetchUnit|PR1|reg[1][3]~regout  & (\RegFetchUnit|PR1|reg[1][2]~regout  & ((\RegFetchUnit|PR1|reg[1][1]~regout ) # (!\RegFetchUnit|PR1|reg[1][0]~regout )))) # (!\RegFetchUnit|PR1|reg[1][3]~regout  & 
// (\RegFetchUnit|PR1|reg[1][1]~regout  & (!\RegFetchUnit|PR1|reg[1][0]~regout  & !\RegFetchUnit|PR1|reg[1][2]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux4~0 .lut_mask = 16'h8C02;
defparam \H3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneii_lcell_comb \H3|Mux3~0 (
// Equation(s):
// \H3|Mux3~0_combout  = (\RegFetchUnit|PR1|reg[1][0]~regout  & (\RegFetchUnit|PR1|reg[1][1]~regout  $ (((!\RegFetchUnit|PR1|reg[1][2]~regout ))))) # (!\RegFetchUnit|PR1|reg[1][0]~regout  & ((\RegFetchUnit|PR1|reg[1][1]~regout  & 
// (\RegFetchUnit|PR1|reg[1][3]~regout  & !\RegFetchUnit|PR1|reg[1][2]~regout )) # (!\RegFetchUnit|PR1|reg[1][1]~regout  & (!\RegFetchUnit|PR1|reg[1][3]~regout  & \RegFetchUnit|PR1|reg[1][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux3~0 .lut_mask = 16'hA158;
defparam \H3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneii_lcell_comb \H3|Mux2~0 (
// Equation(s):
// \H3|Mux2~0_combout  = (\RegFetchUnit|PR1|reg[1][1]~regout  & (!\RegFetchUnit|PR1|reg[1][3]~regout  & (\RegFetchUnit|PR1|reg[1][0]~regout ))) # (!\RegFetchUnit|PR1|reg[1][1]~regout  & ((\RegFetchUnit|PR1|reg[1][2]~regout  & 
// (!\RegFetchUnit|PR1|reg[1][3]~regout )) # (!\RegFetchUnit|PR1|reg[1][2]~regout  & ((\RegFetchUnit|PR1|reg[1][0]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux2~0 .lut_mask = 16'h3170;
defparam \H3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneii_lcell_comb \H3|Mux1~0 (
// Equation(s):
// \H3|Mux1~0_combout  = (\RegFetchUnit|PR1|reg[1][1]~regout  & (!\RegFetchUnit|PR1|reg[1][3]~regout  & ((\RegFetchUnit|PR1|reg[1][0]~regout ) # (!\RegFetchUnit|PR1|reg[1][2]~regout )))) # (!\RegFetchUnit|PR1|reg[1][1]~regout  & 
// (\RegFetchUnit|PR1|reg[1][0]~regout  & (\RegFetchUnit|PR1|reg[1][3]~regout  $ (!\RegFetchUnit|PR1|reg[1][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux1~0 .lut_mask = 16'h6032;
defparam \H3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneii_lcell_comb \H3|Mux0~0 (
// Equation(s):
// \H3|Mux0~0_combout  = (\RegFetchUnit|PR1|reg[1][0]~regout  & ((\RegFetchUnit|PR1|reg[1][3]~regout ) # (\RegFetchUnit|PR1|reg[1][1]~regout  $ (\RegFetchUnit|PR1|reg[1][2]~regout )))) # (!\RegFetchUnit|PR1|reg[1][0]~regout  & 
// ((\RegFetchUnit|PR1|reg[1][1]~regout ) # (\RegFetchUnit|PR1|reg[1][3]~regout  $ (\RegFetchUnit|PR1|reg[1][2]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.cin(gnd),
	.combout(\H3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux0~0 .lut_mask = 16'hDBEE;
defparam \H3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneii_lcell_comb \H3|Mux13~0 (
// Equation(s):
// \H3|Mux13~0_combout  = (\RegFetchUnit|PR1|reg[1][6]~regout  & (!\RegFetchUnit|PR1|reg[1][5]~regout  & (\RegFetchUnit|PR1|reg[1][4]~regout  $ (!\RegFetchUnit|PR1|reg[1][7]~regout )))) # (!\RegFetchUnit|PR1|reg[1][6]~regout  & 
// (\RegFetchUnit|PR1|reg[1][4]~regout  & (\RegFetchUnit|PR1|reg[1][5]~regout  $ (!\RegFetchUnit|PR1|reg[1][7]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.cin(gnd),
	.combout(\H3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux13~0 .lut_mask = 16'h2812;
defparam \H3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneii_lcell_comb \H3|Mux12~0 (
// Equation(s):
// \H3|Mux12~0_combout  = (\RegFetchUnit|PR1|reg[1][5]~regout  & ((\RegFetchUnit|PR1|reg[1][4]~regout  & ((\RegFetchUnit|PR1|reg[1][7]~regout ))) # (!\RegFetchUnit|PR1|reg[1][4]~regout  & (\RegFetchUnit|PR1|reg[1][6]~regout )))) # 
// (!\RegFetchUnit|PR1|reg[1][5]~regout  & (\RegFetchUnit|PR1|reg[1][6]~regout  & (\RegFetchUnit|PR1|reg[1][7]~regout  $ (\RegFetchUnit|PR1|reg[1][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.cin(gnd),
	.combout(\H3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux12~0 .lut_mask = 16'hC2A8;
defparam \H3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneii_lcell_comb \H3|Mux11~0 (
// Equation(s):
// \H3|Mux11~0_combout  = (\RegFetchUnit|PR1|reg[1][6]~regout  & (\RegFetchUnit|PR1|reg[1][7]~regout  & ((\RegFetchUnit|PR1|reg[1][5]~regout ) # (!\RegFetchUnit|PR1|reg[1][4]~regout )))) # (!\RegFetchUnit|PR1|reg[1][6]~regout  & 
// (\RegFetchUnit|PR1|reg[1][5]~regout  & (!\RegFetchUnit|PR1|reg[1][4]~regout  & !\RegFetchUnit|PR1|reg[1][7]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.cin(gnd),
	.combout(\H3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux11~0 .lut_mask = 16'h8A04;
defparam \H3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneii_lcell_comb \H3|Mux10~0 (
// Equation(s):
// \H3|Mux10~0_combout  = (\RegFetchUnit|PR1|reg[1][4]~regout  & (\RegFetchUnit|PR1|reg[1][6]~regout  $ ((!\RegFetchUnit|PR1|reg[1][5]~regout )))) # (!\RegFetchUnit|PR1|reg[1][4]~regout  & ((\RegFetchUnit|PR1|reg[1][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[1][5]~regout  & !\RegFetchUnit|PR1|reg[1][7]~regout )) # (!\RegFetchUnit|PR1|reg[1][6]~regout  & (\RegFetchUnit|PR1|reg[1][5]~regout  & \RegFetchUnit|PR1|reg[1][7]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.cin(gnd),
	.combout(\H3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux10~0 .lut_mask = 16'h9492;
defparam \H3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneii_lcell_comb \H3|Mux9~0 (
// Equation(s):
// \H3|Mux9~0_combout  = (\RegFetchUnit|PR1|reg[1][5]~regout  & (((\RegFetchUnit|PR1|reg[1][4]~regout  & !\RegFetchUnit|PR1|reg[1][7]~regout )))) # (!\RegFetchUnit|PR1|reg[1][5]~regout  & ((\RegFetchUnit|PR1|reg[1][6]~regout  & 
// ((!\RegFetchUnit|PR1|reg[1][7]~regout ))) # (!\RegFetchUnit|PR1|reg[1][6]~regout  & (\RegFetchUnit|PR1|reg[1][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.cin(gnd),
	.combout(\H3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux9~0 .lut_mask = 16'h10F2;
defparam \H3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneii_lcell_comb \H3|Mux8~0 (
// Equation(s):
// \H3|Mux8~0_combout  = (\RegFetchUnit|PR1|reg[1][6]~regout  & (\RegFetchUnit|PR1|reg[1][4]~regout  & (\RegFetchUnit|PR1|reg[1][5]~regout  $ (\RegFetchUnit|PR1|reg[1][7]~regout )))) # (!\RegFetchUnit|PR1|reg[1][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[1][7]~regout  & ((\RegFetchUnit|PR1|reg[1][5]~regout ) # (\RegFetchUnit|PR1|reg[1][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.cin(gnd),
	.combout(\H3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux8~0 .lut_mask = 16'h20D4;
defparam \H3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneii_lcell_comb \H3|Mux7~0 (
// Equation(s):
// \H3|Mux7~0_combout  = (\RegFetchUnit|PR1|reg[1][4]~regout  & ((\RegFetchUnit|PR1|reg[1][7]~regout ) # (\RegFetchUnit|PR1|reg[1][6]~regout  $ (\RegFetchUnit|PR1|reg[1][5]~regout )))) # (!\RegFetchUnit|PR1|reg[1][4]~regout  & 
// ((\RegFetchUnit|PR1|reg[1][5]~regout ) # (\RegFetchUnit|PR1|reg[1][6]~regout  $ (\RegFetchUnit|PR1|reg[1][7]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.datab(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.datad(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.cin(gnd),
	.combout(\H3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|Mux7~0 .lut_mask = 16'hFD6E;
defparam \H3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N16
cycloneii_lcell_comb \H4|Mux6~0 (
// Equation(s):
// \H4|Mux6~0_combout  = (\RegFetchUnit|PR1|reg[2][2]~regout  & (!\RegFetchUnit|PR1|reg[2][1]~regout  & (\RegFetchUnit|PR1|reg[2][0]~regout  $ (!\RegFetchUnit|PR1|reg[2][3]~regout )))) # (!\RegFetchUnit|PR1|reg[2][2]~regout  & 
// (\RegFetchUnit|PR1|reg[2][0]~regout  & (\RegFetchUnit|PR1|reg[2][1]~regout  $ (!\RegFetchUnit|PR1|reg[2][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux6~0 .lut_mask = 16'h6014;
defparam \H4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N14
cycloneii_lcell_comb \H4|Mux5~0 (
// Equation(s):
// \H4|Mux5~0_combout  = (\RegFetchUnit|PR1|reg[2][1]~regout  & ((\RegFetchUnit|PR1|reg[2][0]~regout  & ((\RegFetchUnit|PR1|reg[2][3]~regout ))) # (!\RegFetchUnit|PR1|reg[2][0]~regout  & (\RegFetchUnit|PR1|reg[2][2]~regout )))) # 
// (!\RegFetchUnit|PR1|reg[2][1]~regout  & (\RegFetchUnit|PR1|reg[2][2]~regout  & (\RegFetchUnit|PR1|reg[2][0]~regout  $ (\RegFetchUnit|PR1|reg[2][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux5~0 .lut_mask = 16'hAC48;
defparam \H4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N12
cycloneii_lcell_comb \H4|Mux4~0 (
// Equation(s):
// \H4|Mux4~0_combout  = (\RegFetchUnit|PR1|reg[2][2]~regout  & (\RegFetchUnit|PR1|reg[2][3]~regout  & ((\RegFetchUnit|PR1|reg[2][1]~regout ) # (!\RegFetchUnit|PR1|reg[2][0]~regout )))) # (!\RegFetchUnit|PR1|reg[2][2]~regout  & 
// (\RegFetchUnit|PR1|reg[2][1]~regout  & (!\RegFetchUnit|PR1|reg[2][0]~regout  & !\RegFetchUnit|PR1|reg[2][3]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux4~0 .lut_mask = 16'h8C02;
defparam \H4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N30
cycloneii_lcell_comb \H4|Mux3~0 (
// Equation(s):
// \H4|Mux3~0_combout  = (\RegFetchUnit|PR1|reg[2][0]~regout  & (\RegFetchUnit|PR1|reg[2][1]~regout  $ ((!\RegFetchUnit|PR1|reg[2][2]~regout )))) # (!\RegFetchUnit|PR1|reg[2][0]~regout  & ((\RegFetchUnit|PR1|reg[2][1]~regout  & 
// (!\RegFetchUnit|PR1|reg[2][2]~regout  & \RegFetchUnit|PR1|reg[2][3]~regout )) # (!\RegFetchUnit|PR1|reg[2][1]~regout  & (\RegFetchUnit|PR1|reg[2][2]~regout  & !\RegFetchUnit|PR1|reg[2][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux3~0 .lut_mask = 16'h9294;
defparam \H4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N0
cycloneii_lcell_comb \H4|Mux2~0 (
// Equation(s):
// \H4|Mux2~0_combout  = (\RegFetchUnit|PR1|reg[2][1]~regout  & (((\RegFetchUnit|PR1|reg[2][0]~regout  & !\RegFetchUnit|PR1|reg[2][3]~regout )))) # (!\RegFetchUnit|PR1|reg[2][1]~regout  & ((\RegFetchUnit|PR1|reg[2][2]~regout  & 
// ((!\RegFetchUnit|PR1|reg[2][3]~regout ))) # (!\RegFetchUnit|PR1|reg[2][2]~regout  & (\RegFetchUnit|PR1|reg[2][0]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux2~0 .lut_mask = 16'h10F4;
defparam \H4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N10
cycloneii_lcell_comb \H4|Mux1~0 (
// Equation(s):
// \H4|Mux1~0_combout  = (\RegFetchUnit|PR1|reg[2][1]~regout  & (!\RegFetchUnit|PR1|reg[2][3]~regout  & ((\RegFetchUnit|PR1|reg[2][0]~regout ) # (!\RegFetchUnit|PR1|reg[2][2]~regout )))) # (!\RegFetchUnit|PR1|reg[2][1]~regout  & 
// (\RegFetchUnit|PR1|reg[2][0]~regout  & (\RegFetchUnit|PR1|reg[2][2]~regout  $ (!\RegFetchUnit|PR1|reg[2][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux1~0 .lut_mask = 16'h40B2;
defparam \H4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N24
cycloneii_lcell_comb \H4|Mux0~0 (
// Equation(s):
// \H4|Mux0~0_combout  = (\RegFetchUnit|PR1|reg[2][0]~regout  & ((\RegFetchUnit|PR1|reg[2][3]~regout ) # (\RegFetchUnit|PR1|reg[2][1]~regout  $ (\RegFetchUnit|PR1|reg[2][2]~regout )))) # (!\RegFetchUnit|PR1|reg[2][0]~regout  & 
// ((\RegFetchUnit|PR1|reg[2][1]~regout ) # (\RegFetchUnit|PR1|reg[2][2]~regout  $ (\RegFetchUnit|PR1|reg[2][3]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.cin(gnd),
	.combout(\H4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux0~0 .lut_mask = 16'hFB6E;
defparam \H4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \H4|Mux13~0 (
// Equation(s):
// \H4|Mux13~0_combout  = (\RegFetchUnit|PR1|reg[2][7]~regout  & (\RegFetchUnit|PR1|reg[2][4]~regout  & (\RegFetchUnit|PR1|reg[2][5]~regout  $ (\RegFetchUnit|PR1|reg[2][6]~regout )))) # (!\RegFetchUnit|PR1|reg[2][7]~regout  & 
// (!\RegFetchUnit|PR1|reg[2][5]~regout  & (\RegFetchUnit|PR1|reg[2][6]~regout  $ (\RegFetchUnit|PR1|reg[2][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux13~0 .lut_mask = 16'h2910;
defparam \H4|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \H4|Mux12~0 (
// Equation(s):
// \H4|Mux12~0_combout  = (\RegFetchUnit|PR1|reg[2][7]~regout  & ((\RegFetchUnit|PR1|reg[2][4]~regout  & (\RegFetchUnit|PR1|reg[2][5]~regout )) # (!\RegFetchUnit|PR1|reg[2][4]~regout  & ((\RegFetchUnit|PR1|reg[2][6]~regout ))))) # 
// (!\RegFetchUnit|PR1|reg[2][7]~regout  & (\RegFetchUnit|PR1|reg[2][6]~regout  & (\RegFetchUnit|PR1|reg[2][5]~regout  $ (\RegFetchUnit|PR1|reg[2][4]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux12~0 .lut_mask = 16'h98E0;
defparam \H4|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \H4|Mux11~0 (
// Equation(s):
// \H4|Mux11~0_combout  = (\RegFetchUnit|PR1|reg[2][7]~regout  & (\RegFetchUnit|PR1|reg[2][6]~regout  & ((\RegFetchUnit|PR1|reg[2][5]~regout ) # (!\RegFetchUnit|PR1|reg[2][4]~regout )))) # (!\RegFetchUnit|PR1|reg[2][7]~regout  & 
// (\RegFetchUnit|PR1|reg[2][5]~regout  & (!\RegFetchUnit|PR1|reg[2][6]~regout  & !\RegFetchUnit|PR1|reg[2][4]~regout )))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux11~0 .lut_mask = 16'h80A4;
defparam \H4|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \H4|Mux10~0 (
// Equation(s):
// \H4|Mux10~0_combout  = (\RegFetchUnit|PR1|reg[2][4]~regout  & ((\RegFetchUnit|PR1|reg[2][5]~regout  $ (!\RegFetchUnit|PR1|reg[2][6]~regout )))) # (!\RegFetchUnit|PR1|reg[2][4]~regout  & ((\RegFetchUnit|PR1|reg[2][7]~regout  & 
// (\RegFetchUnit|PR1|reg[2][5]~regout  & !\RegFetchUnit|PR1|reg[2][6]~regout )) # (!\RegFetchUnit|PR1|reg[2][7]~regout  & (!\RegFetchUnit|PR1|reg[2][5]~regout  & \RegFetchUnit|PR1|reg[2][6]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux10~0 .lut_mask = 16'hC318;
defparam \H4|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \H4|Mux9~0 (
// Equation(s):
// \H4|Mux9~0_combout  = (\RegFetchUnit|PR1|reg[2][5]~regout  & (!\RegFetchUnit|PR1|reg[2][7]~regout  & ((\RegFetchUnit|PR1|reg[2][4]~regout )))) # (!\RegFetchUnit|PR1|reg[2][5]~regout  & ((\RegFetchUnit|PR1|reg[2][6]~regout  & 
// (!\RegFetchUnit|PR1|reg[2][7]~regout )) # (!\RegFetchUnit|PR1|reg[2][6]~regout  & ((\RegFetchUnit|PR1|reg[2][4]~regout )))))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux9~0 .lut_mask = 16'h5710;
defparam \H4|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \H4|Mux8~0 (
// Equation(s):
// \H4|Mux8~0_combout  = (\RegFetchUnit|PR1|reg[2][5]~regout  & (!\RegFetchUnit|PR1|reg[2][7]~regout  & ((\RegFetchUnit|PR1|reg[2][4]~regout ) # (!\RegFetchUnit|PR1|reg[2][6]~regout )))) # (!\RegFetchUnit|PR1|reg[2][5]~regout  & 
// (\RegFetchUnit|PR1|reg[2][4]~regout  & (\RegFetchUnit|PR1|reg[2][7]~regout  $ (!\RegFetchUnit|PR1|reg[2][6]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux8~0 .lut_mask = 16'h6504;
defparam \H4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \H4|Mux7~0 (
// Equation(s):
// \H4|Mux7~0_combout  = (\RegFetchUnit|PR1|reg[2][4]~regout  & ((\RegFetchUnit|PR1|reg[2][7]~regout ) # (\RegFetchUnit|PR1|reg[2][5]~regout  $ (\RegFetchUnit|PR1|reg[2][6]~regout )))) # (!\RegFetchUnit|PR1|reg[2][4]~regout  & 
// ((\RegFetchUnit|PR1|reg[2][5]~regout ) # (\RegFetchUnit|PR1|reg[2][7]~regout  $ (\RegFetchUnit|PR1|reg[2][6]~regout ))))

	.dataa(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.datab(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.datac(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.datad(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.cin(gnd),
	.combout(\H4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|Mux7~0 .lut_mask = 16'hBEDE;
defparam \H4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[0]));
// synopsys translate_off
defparam \PC_1[0]~I .input_async_reset = "none";
defparam \PC_1[0]~I .input_power_up = "low";
defparam \PC_1[0]~I .input_register_mode = "none";
defparam \PC_1[0]~I .input_sync_reset = "none";
defparam \PC_1[0]~I .oe_async_reset = "none";
defparam \PC_1[0]~I .oe_power_up = "low";
defparam \PC_1[0]~I .oe_register_mode = "none";
defparam \PC_1[0]~I .oe_sync_reset = "none";
defparam \PC_1[0]~I .operation_mode = "output";
defparam \PC_1[0]~I .output_async_reset = "none";
defparam \PC_1[0]~I .output_power_up = "low";
defparam \PC_1[0]~I .output_register_mode = "none";
defparam \PC_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[1]));
// synopsys translate_off
defparam \PC_1[1]~I .input_async_reset = "none";
defparam \PC_1[1]~I .input_power_up = "low";
defparam \PC_1[1]~I .input_register_mode = "none";
defparam \PC_1[1]~I .input_sync_reset = "none";
defparam \PC_1[1]~I .oe_async_reset = "none";
defparam \PC_1[1]~I .oe_power_up = "low";
defparam \PC_1[1]~I .oe_register_mode = "none";
defparam \PC_1[1]~I .oe_sync_reset = "none";
defparam \PC_1[1]~I .operation_mode = "output";
defparam \PC_1[1]~I .output_async_reset = "none";
defparam \PC_1[1]~I .output_power_up = "low";
defparam \PC_1[1]~I .output_register_mode = "none";
defparam \PC_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[2]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[2]));
// synopsys translate_off
defparam \PC_1[2]~I .input_async_reset = "none";
defparam \PC_1[2]~I .input_power_up = "low";
defparam \PC_1[2]~I .input_register_mode = "none";
defparam \PC_1[2]~I .input_sync_reset = "none";
defparam \PC_1[2]~I .oe_async_reset = "none";
defparam \PC_1[2]~I .oe_power_up = "low";
defparam \PC_1[2]~I .oe_register_mode = "none";
defparam \PC_1[2]~I .oe_sync_reset = "none";
defparam \PC_1[2]~I .operation_mode = "output";
defparam \PC_1[2]~I .output_async_reset = "none";
defparam \PC_1[2]~I .output_power_up = "low";
defparam \PC_1[2]~I .output_register_mode = "none";
defparam \PC_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[3]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[3]));
// synopsys translate_off
defparam \PC_1[3]~I .input_async_reset = "none";
defparam \PC_1[3]~I .input_power_up = "low";
defparam \PC_1[3]~I .input_register_mode = "none";
defparam \PC_1[3]~I .input_sync_reset = "none";
defparam \PC_1[3]~I .oe_async_reset = "none";
defparam \PC_1[3]~I .oe_power_up = "low";
defparam \PC_1[3]~I .oe_register_mode = "none";
defparam \PC_1[3]~I .oe_sync_reset = "none";
defparam \PC_1[3]~I .operation_mode = "output";
defparam \PC_1[3]~I .output_async_reset = "none";
defparam \PC_1[3]~I .output_power_up = "low";
defparam \PC_1[3]~I .output_register_mode = "none";
defparam \PC_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[4]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[4]));
// synopsys translate_off
defparam \PC_1[4]~I .input_async_reset = "none";
defparam \PC_1[4]~I .input_power_up = "low";
defparam \PC_1[4]~I .input_register_mode = "none";
defparam \PC_1[4]~I .input_sync_reset = "none";
defparam \PC_1[4]~I .oe_async_reset = "none";
defparam \PC_1[4]~I .oe_power_up = "low";
defparam \PC_1[4]~I .oe_register_mode = "none";
defparam \PC_1[4]~I .oe_sync_reset = "none";
defparam \PC_1[4]~I .operation_mode = "output";
defparam \PC_1[4]~I .output_async_reset = "none";
defparam \PC_1[4]~I .output_power_up = "low";
defparam \PC_1[4]~I .output_register_mode = "none";
defparam \PC_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[5]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[5]));
// synopsys translate_off
defparam \PC_1[5]~I .input_async_reset = "none";
defparam \PC_1[5]~I .input_power_up = "low";
defparam \PC_1[5]~I .input_register_mode = "none";
defparam \PC_1[5]~I .input_sync_reset = "none";
defparam \PC_1[5]~I .oe_async_reset = "none";
defparam \PC_1[5]~I .oe_power_up = "low";
defparam \PC_1[5]~I .oe_register_mode = "none";
defparam \PC_1[5]~I .oe_sync_reset = "none";
defparam \PC_1[5]~I .operation_mode = "output";
defparam \PC_1[5]~I .output_async_reset = "none";
defparam \PC_1[5]~I .output_power_up = "low";
defparam \PC_1[5]~I .output_register_mode = "none";
defparam \PC_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[6]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[6]));
// synopsys translate_off
defparam \PC_1[6]~I .input_async_reset = "none";
defparam \PC_1[6]~I .input_power_up = "low";
defparam \PC_1[6]~I .input_register_mode = "none";
defparam \PC_1[6]~I .input_sync_reset = "none";
defparam \PC_1[6]~I .oe_async_reset = "none";
defparam \PC_1[6]~I .oe_power_up = "low";
defparam \PC_1[6]~I .oe_register_mode = "none";
defparam \PC_1[6]~I .oe_sync_reset = "none";
defparam \PC_1[6]~I .operation_mode = "output";
defparam \PC_1[6]~I .output_async_reset = "none";
defparam \PC_1[6]~I .output_power_up = "low";
defparam \PC_1[6]~I .output_register_mode = "none";
defparam \PC_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[7]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[7]));
// synopsys translate_off
defparam \PC_1[7]~I .input_async_reset = "none";
defparam \PC_1[7]~I .input_power_up = "low";
defparam \PC_1[7]~I .input_register_mode = "none";
defparam \PC_1[7]~I .input_sync_reset = "none";
defparam \PC_1[7]~I .oe_async_reset = "none";
defparam \PC_1[7]~I .oe_power_up = "low";
defparam \PC_1[7]~I .oe_register_mode = "none";
defparam \PC_1[7]~I .oe_sync_reset = "none";
defparam \PC_1[7]~I .operation_mode = "output";
defparam \PC_1[7]~I .output_async_reset = "none";
defparam \PC_1[7]~I .output_power_up = "low";
defparam \PC_1[7]~I .output_register_mode = "none";
defparam \PC_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[8]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[8]));
// synopsys translate_off
defparam \PC_1[8]~I .input_async_reset = "none";
defparam \PC_1[8]~I .input_power_up = "low";
defparam \PC_1[8]~I .input_register_mode = "none";
defparam \PC_1[8]~I .input_sync_reset = "none";
defparam \PC_1[8]~I .oe_async_reset = "none";
defparam \PC_1[8]~I .oe_power_up = "low";
defparam \PC_1[8]~I .oe_register_mode = "none";
defparam \PC_1[8]~I .oe_sync_reset = "none";
defparam \PC_1[8]~I .operation_mode = "output";
defparam \PC_1[8]~I .output_async_reset = "none";
defparam \PC_1[8]~I .output_power_up = "low";
defparam \PC_1[8]~I .output_register_mode = "none";
defparam \PC_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[9]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[9]));
// synopsys translate_off
defparam \PC_1[9]~I .input_async_reset = "none";
defparam \PC_1[9]~I .input_power_up = "low";
defparam \PC_1[9]~I .input_register_mode = "none";
defparam \PC_1[9]~I .input_sync_reset = "none";
defparam \PC_1[9]~I .oe_async_reset = "none";
defparam \PC_1[9]~I .oe_power_up = "low";
defparam \PC_1[9]~I .oe_register_mode = "none";
defparam \PC_1[9]~I .oe_sync_reset = "none";
defparam \PC_1[9]~I .operation_mode = "output";
defparam \PC_1[9]~I .output_async_reset = "none";
defparam \PC_1[9]~I .output_power_up = "low";
defparam \PC_1[9]~I .output_register_mode = "none";
defparam \PC_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[10]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[10]));
// synopsys translate_off
defparam \PC_1[10]~I .input_async_reset = "none";
defparam \PC_1[10]~I .input_power_up = "low";
defparam \PC_1[10]~I .input_register_mode = "none";
defparam \PC_1[10]~I .input_sync_reset = "none";
defparam \PC_1[10]~I .oe_async_reset = "none";
defparam \PC_1[10]~I .oe_power_up = "low";
defparam \PC_1[10]~I .oe_register_mode = "none";
defparam \PC_1[10]~I .oe_sync_reset = "none";
defparam \PC_1[10]~I .operation_mode = "output";
defparam \PC_1[10]~I .output_async_reset = "none";
defparam \PC_1[10]~I .output_power_up = "low";
defparam \PC_1[10]~I .output_register_mode = "none";
defparam \PC_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[11]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[11]));
// synopsys translate_off
defparam \PC_1[11]~I .input_async_reset = "none";
defparam \PC_1[11]~I .input_power_up = "low";
defparam \PC_1[11]~I .input_register_mode = "none";
defparam \PC_1[11]~I .input_sync_reset = "none";
defparam \PC_1[11]~I .oe_async_reset = "none";
defparam \PC_1[11]~I .oe_power_up = "low";
defparam \PC_1[11]~I .oe_register_mode = "none";
defparam \PC_1[11]~I .oe_sync_reset = "none";
defparam \PC_1[11]~I .operation_mode = "output";
defparam \PC_1[11]~I .output_async_reset = "none";
defparam \PC_1[11]~I .output_power_up = "low";
defparam \PC_1[11]~I .output_register_mode = "none";
defparam \PC_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[12]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[12]));
// synopsys translate_off
defparam \PC_1[12]~I .input_async_reset = "none";
defparam \PC_1[12]~I .input_power_up = "low";
defparam \PC_1[12]~I .input_register_mode = "none";
defparam \PC_1[12]~I .input_sync_reset = "none";
defparam \PC_1[12]~I .oe_async_reset = "none";
defparam \PC_1[12]~I .oe_power_up = "low";
defparam \PC_1[12]~I .oe_register_mode = "none";
defparam \PC_1[12]~I .oe_sync_reset = "none";
defparam \PC_1[12]~I .operation_mode = "output";
defparam \PC_1[12]~I .output_async_reset = "none";
defparam \PC_1[12]~I .output_power_up = "low";
defparam \PC_1[12]~I .output_register_mode = "none";
defparam \PC_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[13]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[13]));
// synopsys translate_off
defparam \PC_1[13]~I .input_async_reset = "none";
defparam \PC_1[13]~I .input_power_up = "low";
defparam \PC_1[13]~I .input_register_mode = "none";
defparam \PC_1[13]~I .input_sync_reset = "none";
defparam \PC_1[13]~I .oe_async_reset = "none";
defparam \PC_1[13]~I .oe_power_up = "low";
defparam \PC_1[13]~I .oe_register_mode = "none";
defparam \PC_1[13]~I .oe_sync_reset = "none";
defparam \PC_1[13]~I .operation_mode = "output";
defparam \PC_1[13]~I .output_async_reset = "none";
defparam \PC_1[13]~I .output_power_up = "low";
defparam \PC_1[13]~I .output_register_mode = "none";
defparam \PC_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[14]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[14]));
// synopsys translate_off
defparam \PC_1[14]~I .input_async_reset = "none";
defparam \PC_1[14]~I .input_power_up = "low";
defparam \PC_1[14]~I .input_register_mode = "none";
defparam \PC_1[14]~I .input_sync_reset = "none";
defparam \PC_1[14]~I .oe_async_reset = "none";
defparam \PC_1[14]~I .oe_power_up = "low";
defparam \PC_1[14]~I .oe_register_mode = "none";
defparam \PC_1[14]~I .oe_sync_reset = "none";
defparam \PC_1[14]~I .operation_mode = "output";
defparam \PC_1[14]~I .output_async_reset = "none";
defparam \PC_1[14]~I .output_power_up = "low";
defparam \PC_1[14]~I .output_register_mode = "none";
defparam \PC_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[15]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[15]));
// synopsys translate_off
defparam \PC_1[15]~I .input_async_reset = "none";
defparam \PC_1[15]~I .input_power_up = "low";
defparam \PC_1[15]~I .input_register_mode = "none";
defparam \PC_1[15]~I .input_sync_reset = "none";
defparam \PC_1[15]~I .oe_async_reset = "none";
defparam \PC_1[15]~I .oe_power_up = "low";
defparam \PC_1[15]~I .oe_register_mode = "none";
defparam \PC_1[15]~I .oe_sync_reset = "none";
defparam \PC_1[15]~I .operation_mode = "output";
defparam \PC_1[15]~I .output_async_reset = "none";
defparam \PC_1[15]~I .output_power_up = "low";
defparam \PC_1[15]~I .output_register_mode = "none";
defparam \PC_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[16]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[16]));
// synopsys translate_off
defparam \PC_1[16]~I .input_async_reset = "none";
defparam \PC_1[16]~I .input_power_up = "low";
defparam \PC_1[16]~I .input_register_mode = "none";
defparam \PC_1[16]~I .input_sync_reset = "none";
defparam \PC_1[16]~I .oe_async_reset = "none";
defparam \PC_1[16]~I .oe_power_up = "low";
defparam \PC_1[16]~I .oe_register_mode = "none";
defparam \PC_1[16]~I .oe_sync_reset = "none";
defparam \PC_1[16]~I .operation_mode = "output";
defparam \PC_1[16]~I .output_async_reset = "none";
defparam \PC_1[16]~I .output_power_up = "low";
defparam \PC_1[16]~I .output_register_mode = "none";
defparam \PC_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[17]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[17]));
// synopsys translate_off
defparam \PC_1[17]~I .input_async_reset = "none";
defparam \PC_1[17]~I .input_power_up = "low";
defparam \PC_1[17]~I .input_register_mode = "none";
defparam \PC_1[17]~I .input_sync_reset = "none";
defparam \PC_1[17]~I .oe_async_reset = "none";
defparam \PC_1[17]~I .oe_power_up = "low";
defparam \PC_1[17]~I .oe_register_mode = "none";
defparam \PC_1[17]~I .oe_sync_reset = "none";
defparam \PC_1[17]~I .operation_mode = "output";
defparam \PC_1[17]~I .output_async_reset = "none";
defparam \PC_1[17]~I .output_power_up = "low";
defparam \PC_1[17]~I .output_register_mode = "none";
defparam \PC_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[18]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[18]));
// synopsys translate_off
defparam \PC_1[18]~I .input_async_reset = "none";
defparam \PC_1[18]~I .input_power_up = "low";
defparam \PC_1[18]~I .input_register_mode = "none";
defparam \PC_1[18]~I .input_sync_reset = "none";
defparam \PC_1[18]~I .oe_async_reset = "none";
defparam \PC_1[18]~I .oe_power_up = "low";
defparam \PC_1[18]~I .oe_register_mode = "none";
defparam \PC_1[18]~I .oe_sync_reset = "none";
defparam \PC_1[18]~I .operation_mode = "output";
defparam \PC_1[18]~I .output_async_reset = "none";
defparam \PC_1[18]~I .output_power_up = "low";
defparam \PC_1[18]~I .output_register_mode = "none";
defparam \PC_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[19]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[19]));
// synopsys translate_off
defparam \PC_1[19]~I .input_async_reset = "none";
defparam \PC_1[19]~I .input_power_up = "low";
defparam \PC_1[19]~I .input_register_mode = "none";
defparam \PC_1[19]~I .input_sync_reset = "none";
defparam \PC_1[19]~I .oe_async_reset = "none";
defparam \PC_1[19]~I .oe_power_up = "low";
defparam \PC_1[19]~I .oe_register_mode = "none";
defparam \PC_1[19]~I .oe_sync_reset = "none";
defparam \PC_1[19]~I .operation_mode = "output";
defparam \PC_1[19]~I .output_async_reset = "none";
defparam \PC_1[19]~I .output_power_up = "low";
defparam \PC_1[19]~I .output_register_mode = "none";
defparam \PC_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[20]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[20]));
// synopsys translate_off
defparam \PC_1[20]~I .input_async_reset = "none";
defparam \PC_1[20]~I .input_power_up = "low";
defparam \PC_1[20]~I .input_register_mode = "none";
defparam \PC_1[20]~I .input_sync_reset = "none";
defparam \PC_1[20]~I .oe_async_reset = "none";
defparam \PC_1[20]~I .oe_power_up = "low";
defparam \PC_1[20]~I .oe_register_mode = "none";
defparam \PC_1[20]~I .oe_sync_reset = "none";
defparam \PC_1[20]~I .operation_mode = "output";
defparam \PC_1[20]~I .output_async_reset = "none";
defparam \PC_1[20]~I .output_power_up = "low";
defparam \PC_1[20]~I .output_register_mode = "none";
defparam \PC_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[21]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[21]));
// synopsys translate_off
defparam \PC_1[21]~I .input_async_reset = "none";
defparam \PC_1[21]~I .input_power_up = "low";
defparam \PC_1[21]~I .input_register_mode = "none";
defparam \PC_1[21]~I .input_sync_reset = "none";
defparam \PC_1[21]~I .oe_async_reset = "none";
defparam \PC_1[21]~I .oe_power_up = "low";
defparam \PC_1[21]~I .oe_register_mode = "none";
defparam \PC_1[21]~I .oe_sync_reset = "none";
defparam \PC_1[21]~I .operation_mode = "output";
defparam \PC_1[21]~I .output_async_reset = "none";
defparam \PC_1[21]~I .output_power_up = "low";
defparam \PC_1[21]~I .output_register_mode = "none";
defparam \PC_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[22]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[22]));
// synopsys translate_off
defparam \PC_1[22]~I .input_async_reset = "none";
defparam \PC_1[22]~I .input_power_up = "low";
defparam \PC_1[22]~I .input_register_mode = "none";
defparam \PC_1[22]~I .input_sync_reset = "none";
defparam \PC_1[22]~I .oe_async_reset = "none";
defparam \PC_1[22]~I .oe_power_up = "low";
defparam \PC_1[22]~I .oe_register_mode = "none";
defparam \PC_1[22]~I .oe_sync_reset = "none";
defparam \PC_1[22]~I .operation_mode = "output";
defparam \PC_1[22]~I .output_async_reset = "none";
defparam \PC_1[22]~I .output_power_up = "low";
defparam \PC_1[22]~I .output_register_mode = "none";
defparam \PC_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[23]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[23]));
// synopsys translate_off
defparam \PC_1[23]~I .input_async_reset = "none";
defparam \PC_1[23]~I .input_power_up = "low";
defparam \PC_1[23]~I .input_register_mode = "none";
defparam \PC_1[23]~I .input_sync_reset = "none";
defparam \PC_1[23]~I .oe_async_reset = "none";
defparam \PC_1[23]~I .oe_power_up = "low";
defparam \PC_1[23]~I .oe_register_mode = "none";
defparam \PC_1[23]~I .oe_sync_reset = "none";
defparam \PC_1[23]~I .operation_mode = "output";
defparam \PC_1[23]~I .output_async_reset = "none";
defparam \PC_1[23]~I .output_power_up = "low";
defparam \PC_1[23]~I .output_register_mode = "none";
defparam \PC_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[24]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[24]));
// synopsys translate_off
defparam \PC_1[24]~I .input_async_reset = "none";
defparam \PC_1[24]~I .input_power_up = "low";
defparam \PC_1[24]~I .input_register_mode = "none";
defparam \PC_1[24]~I .input_sync_reset = "none";
defparam \PC_1[24]~I .oe_async_reset = "none";
defparam \PC_1[24]~I .oe_power_up = "low";
defparam \PC_1[24]~I .oe_register_mode = "none";
defparam \PC_1[24]~I .oe_sync_reset = "none";
defparam \PC_1[24]~I .operation_mode = "output";
defparam \PC_1[24]~I .output_async_reset = "none";
defparam \PC_1[24]~I .output_power_up = "low";
defparam \PC_1[24]~I .output_register_mode = "none";
defparam \PC_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[25]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[25]));
// synopsys translate_off
defparam \PC_1[25]~I .input_async_reset = "none";
defparam \PC_1[25]~I .input_power_up = "low";
defparam \PC_1[25]~I .input_register_mode = "none";
defparam \PC_1[25]~I .input_sync_reset = "none";
defparam \PC_1[25]~I .oe_async_reset = "none";
defparam \PC_1[25]~I .oe_power_up = "low";
defparam \PC_1[25]~I .oe_register_mode = "none";
defparam \PC_1[25]~I .oe_sync_reset = "none";
defparam \PC_1[25]~I .operation_mode = "output";
defparam \PC_1[25]~I .output_async_reset = "none";
defparam \PC_1[25]~I .output_power_up = "low";
defparam \PC_1[25]~I .output_register_mode = "none";
defparam \PC_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[26]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[26]));
// synopsys translate_off
defparam \PC_1[26]~I .input_async_reset = "none";
defparam \PC_1[26]~I .input_power_up = "low";
defparam \PC_1[26]~I .input_register_mode = "none";
defparam \PC_1[26]~I .input_sync_reset = "none";
defparam \PC_1[26]~I .oe_async_reset = "none";
defparam \PC_1[26]~I .oe_power_up = "low";
defparam \PC_1[26]~I .oe_register_mode = "none";
defparam \PC_1[26]~I .oe_sync_reset = "none";
defparam \PC_1[26]~I .operation_mode = "output";
defparam \PC_1[26]~I .output_async_reset = "none";
defparam \PC_1[26]~I .output_power_up = "low";
defparam \PC_1[26]~I .output_register_mode = "none";
defparam \PC_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[27]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[27]));
// synopsys translate_off
defparam \PC_1[27]~I .input_async_reset = "none";
defparam \PC_1[27]~I .input_power_up = "low";
defparam \PC_1[27]~I .input_register_mode = "none";
defparam \PC_1[27]~I .input_sync_reset = "none";
defparam \PC_1[27]~I .oe_async_reset = "none";
defparam \PC_1[27]~I .oe_power_up = "low";
defparam \PC_1[27]~I .oe_register_mode = "none";
defparam \PC_1[27]~I .oe_sync_reset = "none";
defparam \PC_1[27]~I .operation_mode = "output";
defparam \PC_1[27]~I .output_async_reset = "none";
defparam \PC_1[27]~I .output_power_up = "low";
defparam \PC_1[27]~I .output_register_mode = "none";
defparam \PC_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[28]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[28]));
// synopsys translate_off
defparam \PC_1[28]~I .input_async_reset = "none";
defparam \PC_1[28]~I .input_power_up = "low";
defparam \PC_1[28]~I .input_register_mode = "none";
defparam \PC_1[28]~I .input_sync_reset = "none";
defparam \PC_1[28]~I .oe_async_reset = "none";
defparam \PC_1[28]~I .oe_power_up = "low";
defparam \PC_1[28]~I .oe_register_mode = "none";
defparam \PC_1[28]~I .oe_sync_reset = "none";
defparam \PC_1[28]~I .operation_mode = "output";
defparam \PC_1[28]~I .output_async_reset = "none";
defparam \PC_1[28]~I .output_power_up = "low";
defparam \PC_1[28]~I .output_register_mode = "none";
defparam \PC_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[29]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[29]));
// synopsys translate_off
defparam \PC_1[29]~I .input_async_reset = "none";
defparam \PC_1[29]~I .input_power_up = "low";
defparam \PC_1[29]~I .input_register_mode = "none";
defparam \PC_1[29]~I .input_sync_reset = "none";
defparam \PC_1[29]~I .oe_async_reset = "none";
defparam \PC_1[29]~I .oe_power_up = "low";
defparam \PC_1[29]~I .oe_register_mode = "none";
defparam \PC_1[29]~I .oe_sync_reset = "none";
defparam \PC_1[29]~I .operation_mode = "output";
defparam \PC_1[29]~I .output_async_reset = "none";
defparam \PC_1[29]~I .output_power_up = "low";
defparam \PC_1[29]~I .output_register_mode = "none";
defparam \PC_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[30]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[30]));
// synopsys translate_off
defparam \PC_1[30]~I .input_async_reset = "none";
defparam \PC_1[30]~I .input_power_up = "low";
defparam \PC_1[30]~I .input_register_mode = "none";
defparam \PC_1[30]~I .input_sync_reset = "none";
defparam \PC_1[30]~I .oe_async_reset = "none";
defparam \PC_1[30]~I .oe_power_up = "low";
defparam \PC_1[30]~I .oe_register_mode = "none";
defparam \PC_1[30]~I .oe_sync_reset = "none";
defparam \PC_1[30]~I .operation_mode = "output";
defparam \PC_1[30]~I .output_async_reset = "none";
defparam \PC_1[30]~I .output_power_up = "low";
defparam \PC_1[30]~I .output_register_mode = "none";
defparam \PC_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_1[31]~I (
	.datain(\InstFetchUnit|PCReg|pcNew [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_1[31]));
// synopsys translate_off
defparam \PC_1[31]~I .input_async_reset = "none";
defparam \PC_1[31]~I .input_power_up = "low";
defparam \PC_1[31]~I .input_register_mode = "none";
defparam \PC_1[31]~I .input_sync_reset = "none";
defparam \PC_1[31]~I .oe_async_reset = "none";
defparam \PC_1[31]~I .oe_power_up = "low";
defparam \PC_1[31]~I .oe_register_mode = "none";
defparam \PC_1[31]~I .oe_sync_reset = "none";
defparam \PC_1[31]~I .operation_mode = "output";
defparam \PC_1[31]~I .output_async_reset = "none";
defparam \PC_1[31]~I .output_power_up = "low";
defparam \PC_1[31]~I .output_register_mode = "none";
defparam \PC_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[0]~I (
	.datain(\RegFetchUnit|PR1|reg[0][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[0]));
// synopsys translate_off
defparam \r_1[0]~I .input_async_reset = "none";
defparam \r_1[0]~I .input_power_up = "low";
defparam \r_1[0]~I .input_register_mode = "none";
defparam \r_1[0]~I .input_sync_reset = "none";
defparam \r_1[0]~I .oe_async_reset = "none";
defparam \r_1[0]~I .oe_power_up = "low";
defparam \r_1[0]~I .oe_register_mode = "none";
defparam \r_1[0]~I .oe_sync_reset = "none";
defparam \r_1[0]~I .operation_mode = "output";
defparam \r_1[0]~I .output_async_reset = "none";
defparam \r_1[0]~I .output_power_up = "low";
defparam \r_1[0]~I .output_register_mode = "none";
defparam \r_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[1]~I (
	.datain(\RegFetchUnit|PR1|reg[0][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[1]));
// synopsys translate_off
defparam \r_1[1]~I .input_async_reset = "none";
defparam \r_1[1]~I .input_power_up = "low";
defparam \r_1[1]~I .input_register_mode = "none";
defparam \r_1[1]~I .input_sync_reset = "none";
defparam \r_1[1]~I .oe_async_reset = "none";
defparam \r_1[1]~I .oe_power_up = "low";
defparam \r_1[1]~I .oe_register_mode = "none";
defparam \r_1[1]~I .oe_sync_reset = "none";
defparam \r_1[1]~I .operation_mode = "output";
defparam \r_1[1]~I .output_async_reset = "none";
defparam \r_1[1]~I .output_power_up = "low";
defparam \r_1[1]~I .output_register_mode = "none";
defparam \r_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[2]~I (
	.datain(\RegFetchUnit|PR1|reg[0][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[2]));
// synopsys translate_off
defparam \r_1[2]~I .input_async_reset = "none";
defparam \r_1[2]~I .input_power_up = "low";
defparam \r_1[2]~I .input_register_mode = "none";
defparam \r_1[2]~I .input_sync_reset = "none";
defparam \r_1[2]~I .oe_async_reset = "none";
defparam \r_1[2]~I .oe_power_up = "low";
defparam \r_1[2]~I .oe_register_mode = "none";
defparam \r_1[2]~I .oe_sync_reset = "none";
defparam \r_1[2]~I .operation_mode = "output";
defparam \r_1[2]~I .output_async_reset = "none";
defparam \r_1[2]~I .output_power_up = "low";
defparam \r_1[2]~I .output_register_mode = "none";
defparam \r_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[3]~I (
	.datain(\RegFetchUnit|PR1|reg[0][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[3]));
// synopsys translate_off
defparam \r_1[3]~I .input_async_reset = "none";
defparam \r_1[3]~I .input_power_up = "low";
defparam \r_1[3]~I .input_register_mode = "none";
defparam \r_1[3]~I .input_sync_reset = "none";
defparam \r_1[3]~I .oe_async_reset = "none";
defparam \r_1[3]~I .oe_power_up = "low";
defparam \r_1[3]~I .oe_register_mode = "none";
defparam \r_1[3]~I .oe_sync_reset = "none";
defparam \r_1[3]~I .operation_mode = "output";
defparam \r_1[3]~I .output_async_reset = "none";
defparam \r_1[3]~I .output_power_up = "low";
defparam \r_1[3]~I .output_register_mode = "none";
defparam \r_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[4]~I (
	.datain(\RegFetchUnit|PR1|reg[0][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[4]));
// synopsys translate_off
defparam \r_1[4]~I .input_async_reset = "none";
defparam \r_1[4]~I .input_power_up = "low";
defparam \r_1[4]~I .input_register_mode = "none";
defparam \r_1[4]~I .input_sync_reset = "none";
defparam \r_1[4]~I .oe_async_reset = "none";
defparam \r_1[4]~I .oe_power_up = "low";
defparam \r_1[4]~I .oe_register_mode = "none";
defparam \r_1[4]~I .oe_sync_reset = "none";
defparam \r_1[4]~I .operation_mode = "output";
defparam \r_1[4]~I .output_async_reset = "none";
defparam \r_1[4]~I .output_power_up = "low";
defparam \r_1[4]~I .output_register_mode = "none";
defparam \r_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[5]~I (
	.datain(\RegFetchUnit|PR1|reg[0][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[5]));
// synopsys translate_off
defparam \r_1[5]~I .input_async_reset = "none";
defparam \r_1[5]~I .input_power_up = "low";
defparam \r_1[5]~I .input_register_mode = "none";
defparam \r_1[5]~I .input_sync_reset = "none";
defparam \r_1[5]~I .oe_async_reset = "none";
defparam \r_1[5]~I .oe_power_up = "low";
defparam \r_1[5]~I .oe_register_mode = "none";
defparam \r_1[5]~I .oe_sync_reset = "none";
defparam \r_1[5]~I .operation_mode = "output";
defparam \r_1[5]~I .output_async_reset = "none";
defparam \r_1[5]~I .output_power_up = "low";
defparam \r_1[5]~I .output_register_mode = "none";
defparam \r_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[6]~I (
	.datain(\RegFetchUnit|PR1|reg[0][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[6]));
// synopsys translate_off
defparam \r_1[6]~I .input_async_reset = "none";
defparam \r_1[6]~I .input_power_up = "low";
defparam \r_1[6]~I .input_register_mode = "none";
defparam \r_1[6]~I .input_sync_reset = "none";
defparam \r_1[6]~I .oe_async_reset = "none";
defparam \r_1[6]~I .oe_power_up = "low";
defparam \r_1[6]~I .oe_register_mode = "none";
defparam \r_1[6]~I .oe_sync_reset = "none";
defparam \r_1[6]~I .operation_mode = "output";
defparam \r_1[6]~I .output_async_reset = "none";
defparam \r_1[6]~I .output_power_up = "low";
defparam \r_1[6]~I .output_register_mode = "none";
defparam \r_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[7]~I (
	.datain(\RegFetchUnit|PR1|reg[0][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[7]));
// synopsys translate_off
defparam \r_1[7]~I .input_async_reset = "none";
defparam \r_1[7]~I .input_power_up = "low";
defparam \r_1[7]~I .input_register_mode = "none";
defparam \r_1[7]~I .input_sync_reset = "none";
defparam \r_1[7]~I .oe_async_reset = "none";
defparam \r_1[7]~I .oe_power_up = "low";
defparam \r_1[7]~I .oe_register_mode = "none";
defparam \r_1[7]~I .oe_sync_reset = "none";
defparam \r_1[7]~I .operation_mode = "output";
defparam \r_1[7]~I .output_async_reset = "none";
defparam \r_1[7]~I .output_power_up = "low";
defparam \r_1[7]~I .output_register_mode = "none";
defparam \r_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[8]~I (
	.datain(\RegFetchUnit|PR1|reg[0][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[8]));
// synopsys translate_off
defparam \r_1[8]~I .input_async_reset = "none";
defparam \r_1[8]~I .input_power_up = "low";
defparam \r_1[8]~I .input_register_mode = "none";
defparam \r_1[8]~I .input_sync_reset = "none";
defparam \r_1[8]~I .oe_async_reset = "none";
defparam \r_1[8]~I .oe_power_up = "low";
defparam \r_1[8]~I .oe_register_mode = "none";
defparam \r_1[8]~I .oe_sync_reset = "none";
defparam \r_1[8]~I .operation_mode = "output";
defparam \r_1[8]~I .output_async_reset = "none";
defparam \r_1[8]~I .output_power_up = "low";
defparam \r_1[8]~I .output_register_mode = "none";
defparam \r_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[9]~I (
	.datain(\RegFetchUnit|PR1|reg[0][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[9]));
// synopsys translate_off
defparam \r_1[9]~I .input_async_reset = "none";
defparam \r_1[9]~I .input_power_up = "low";
defparam \r_1[9]~I .input_register_mode = "none";
defparam \r_1[9]~I .input_sync_reset = "none";
defparam \r_1[9]~I .oe_async_reset = "none";
defparam \r_1[9]~I .oe_power_up = "low";
defparam \r_1[9]~I .oe_register_mode = "none";
defparam \r_1[9]~I .oe_sync_reset = "none";
defparam \r_1[9]~I .operation_mode = "output";
defparam \r_1[9]~I .output_async_reset = "none";
defparam \r_1[9]~I .output_power_up = "low";
defparam \r_1[9]~I .output_register_mode = "none";
defparam \r_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[10]~I (
	.datain(\RegFetchUnit|PR1|reg[0][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[10]));
// synopsys translate_off
defparam \r_1[10]~I .input_async_reset = "none";
defparam \r_1[10]~I .input_power_up = "low";
defparam \r_1[10]~I .input_register_mode = "none";
defparam \r_1[10]~I .input_sync_reset = "none";
defparam \r_1[10]~I .oe_async_reset = "none";
defparam \r_1[10]~I .oe_power_up = "low";
defparam \r_1[10]~I .oe_register_mode = "none";
defparam \r_1[10]~I .oe_sync_reset = "none";
defparam \r_1[10]~I .operation_mode = "output";
defparam \r_1[10]~I .output_async_reset = "none";
defparam \r_1[10]~I .output_power_up = "low";
defparam \r_1[10]~I .output_register_mode = "none";
defparam \r_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[11]~I (
	.datain(\RegFetchUnit|PR1|reg[0][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[11]));
// synopsys translate_off
defparam \r_1[11]~I .input_async_reset = "none";
defparam \r_1[11]~I .input_power_up = "low";
defparam \r_1[11]~I .input_register_mode = "none";
defparam \r_1[11]~I .input_sync_reset = "none";
defparam \r_1[11]~I .oe_async_reset = "none";
defparam \r_1[11]~I .oe_power_up = "low";
defparam \r_1[11]~I .oe_register_mode = "none";
defparam \r_1[11]~I .oe_sync_reset = "none";
defparam \r_1[11]~I .operation_mode = "output";
defparam \r_1[11]~I .output_async_reset = "none";
defparam \r_1[11]~I .output_power_up = "low";
defparam \r_1[11]~I .output_register_mode = "none";
defparam \r_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[12]~I (
	.datain(\RegFetchUnit|PR1|reg[0][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[12]));
// synopsys translate_off
defparam \r_1[12]~I .input_async_reset = "none";
defparam \r_1[12]~I .input_power_up = "low";
defparam \r_1[12]~I .input_register_mode = "none";
defparam \r_1[12]~I .input_sync_reset = "none";
defparam \r_1[12]~I .oe_async_reset = "none";
defparam \r_1[12]~I .oe_power_up = "low";
defparam \r_1[12]~I .oe_register_mode = "none";
defparam \r_1[12]~I .oe_sync_reset = "none";
defparam \r_1[12]~I .operation_mode = "output";
defparam \r_1[12]~I .output_async_reset = "none";
defparam \r_1[12]~I .output_power_up = "low";
defparam \r_1[12]~I .output_register_mode = "none";
defparam \r_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[13]~I (
	.datain(\RegFetchUnit|PR1|reg[0][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[13]));
// synopsys translate_off
defparam \r_1[13]~I .input_async_reset = "none";
defparam \r_1[13]~I .input_power_up = "low";
defparam \r_1[13]~I .input_register_mode = "none";
defparam \r_1[13]~I .input_sync_reset = "none";
defparam \r_1[13]~I .oe_async_reset = "none";
defparam \r_1[13]~I .oe_power_up = "low";
defparam \r_1[13]~I .oe_register_mode = "none";
defparam \r_1[13]~I .oe_sync_reset = "none";
defparam \r_1[13]~I .operation_mode = "output";
defparam \r_1[13]~I .output_async_reset = "none";
defparam \r_1[13]~I .output_power_up = "low";
defparam \r_1[13]~I .output_register_mode = "none";
defparam \r_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[14]~I (
	.datain(\RegFetchUnit|PR1|reg[0][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[14]));
// synopsys translate_off
defparam \r_1[14]~I .input_async_reset = "none";
defparam \r_1[14]~I .input_power_up = "low";
defparam \r_1[14]~I .input_register_mode = "none";
defparam \r_1[14]~I .input_sync_reset = "none";
defparam \r_1[14]~I .oe_async_reset = "none";
defparam \r_1[14]~I .oe_power_up = "low";
defparam \r_1[14]~I .oe_register_mode = "none";
defparam \r_1[14]~I .oe_sync_reset = "none";
defparam \r_1[14]~I .operation_mode = "output";
defparam \r_1[14]~I .output_async_reset = "none";
defparam \r_1[14]~I .output_power_up = "low";
defparam \r_1[14]~I .output_register_mode = "none";
defparam \r_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[15]~I (
	.datain(\RegFetchUnit|PR1|reg[0][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[15]));
// synopsys translate_off
defparam \r_1[15]~I .input_async_reset = "none";
defparam \r_1[15]~I .input_power_up = "low";
defparam \r_1[15]~I .input_register_mode = "none";
defparam \r_1[15]~I .input_sync_reset = "none";
defparam \r_1[15]~I .oe_async_reset = "none";
defparam \r_1[15]~I .oe_power_up = "low";
defparam \r_1[15]~I .oe_register_mode = "none";
defparam \r_1[15]~I .oe_sync_reset = "none";
defparam \r_1[15]~I .operation_mode = "output";
defparam \r_1[15]~I .output_async_reset = "none";
defparam \r_1[15]~I .output_power_up = "low";
defparam \r_1[15]~I .output_register_mode = "none";
defparam \r_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[16]~I (
	.datain(\RegFetchUnit|PR1|reg[0][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[16]));
// synopsys translate_off
defparam \r_1[16]~I .input_async_reset = "none";
defparam \r_1[16]~I .input_power_up = "low";
defparam \r_1[16]~I .input_register_mode = "none";
defparam \r_1[16]~I .input_sync_reset = "none";
defparam \r_1[16]~I .oe_async_reset = "none";
defparam \r_1[16]~I .oe_power_up = "low";
defparam \r_1[16]~I .oe_register_mode = "none";
defparam \r_1[16]~I .oe_sync_reset = "none";
defparam \r_1[16]~I .operation_mode = "output";
defparam \r_1[16]~I .output_async_reset = "none";
defparam \r_1[16]~I .output_power_up = "low";
defparam \r_1[16]~I .output_register_mode = "none";
defparam \r_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[17]~I (
	.datain(\RegFetchUnit|PR1|reg[0][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[17]));
// synopsys translate_off
defparam \r_1[17]~I .input_async_reset = "none";
defparam \r_1[17]~I .input_power_up = "low";
defparam \r_1[17]~I .input_register_mode = "none";
defparam \r_1[17]~I .input_sync_reset = "none";
defparam \r_1[17]~I .oe_async_reset = "none";
defparam \r_1[17]~I .oe_power_up = "low";
defparam \r_1[17]~I .oe_register_mode = "none";
defparam \r_1[17]~I .oe_sync_reset = "none";
defparam \r_1[17]~I .operation_mode = "output";
defparam \r_1[17]~I .output_async_reset = "none";
defparam \r_1[17]~I .output_power_up = "low";
defparam \r_1[17]~I .output_register_mode = "none";
defparam \r_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[18]~I (
	.datain(\RegFetchUnit|PR1|reg[0][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[18]));
// synopsys translate_off
defparam \r_1[18]~I .input_async_reset = "none";
defparam \r_1[18]~I .input_power_up = "low";
defparam \r_1[18]~I .input_register_mode = "none";
defparam \r_1[18]~I .input_sync_reset = "none";
defparam \r_1[18]~I .oe_async_reset = "none";
defparam \r_1[18]~I .oe_power_up = "low";
defparam \r_1[18]~I .oe_register_mode = "none";
defparam \r_1[18]~I .oe_sync_reset = "none";
defparam \r_1[18]~I .operation_mode = "output";
defparam \r_1[18]~I .output_async_reset = "none";
defparam \r_1[18]~I .output_power_up = "low";
defparam \r_1[18]~I .output_register_mode = "none";
defparam \r_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[19]~I (
	.datain(\RegFetchUnit|PR1|reg[0][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[19]));
// synopsys translate_off
defparam \r_1[19]~I .input_async_reset = "none";
defparam \r_1[19]~I .input_power_up = "low";
defparam \r_1[19]~I .input_register_mode = "none";
defparam \r_1[19]~I .input_sync_reset = "none";
defparam \r_1[19]~I .oe_async_reset = "none";
defparam \r_1[19]~I .oe_power_up = "low";
defparam \r_1[19]~I .oe_register_mode = "none";
defparam \r_1[19]~I .oe_sync_reset = "none";
defparam \r_1[19]~I .operation_mode = "output";
defparam \r_1[19]~I .output_async_reset = "none";
defparam \r_1[19]~I .output_power_up = "low";
defparam \r_1[19]~I .output_register_mode = "none";
defparam \r_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[20]~I (
	.datain(\RegFetchUnit|PR1|reg[0][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[20]));
// synopsys translate_off
defparam \r_1[20]~I .input_async_reset = "none";
defparam \r_1[20]~I .input_power_up = "low";
defparam \r_1[20]~I .input_register_mode = "none";
defparam \r_1[20]~I .input_sync_reset = "none";
defparam \r_1[20]~I .oe_async_reset = "none";
defparam \r_1[20]~I .oe_power_up = "low";
defparam \r_1[20]~I .oe_register_mode = "none";
defparam \r_1[20]~I .oe_sync_reset = "none";
defparam \r_1[20]~I .operation_mode = "output";
defparam \r_1[20]~I .output_async_reset = "none";
defparam \r_1[20]~I .output_power_up = "low";
defparam \r_1[20]~I .output_register_mode = "none";
defparam \r_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[21]~I (
	.datain(\RegFetchUnit|PR1|reg[0][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[21]));
// synopsys translate_off
defparam \r_1[21]~I .input_async_reset = "none";
defparam \r_1[21]~I .input_power_up = "low";
defparam \r_1[21]~I .input_register_mode = "none";
defparam \r_1[21]~I .input_sync_reset = "none";
defparam \r_1[21]~I .oe_async_reset = "none";
defparam \r_1[21]~I .oe_power_up = "low";
defparam \r_1[21]~I .oe_register_mode = "none";
defparam \r_1[21]~I .oe_sync_reset = "none";
defparam \r_1[21]~I .operation_mode = "output";
defparam \r_1[21]~I .output_async_reset = "none";
defparam \r_1[21]~I .output_power_up = "low";
defparam \r_1[21]~I .output_register_mode = "none";
defparam \r_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[22]~I (
	.datain(\RegFetchUnit|PR1|reg[0][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[22]));
// synopsys translate_off
defparam \r_1[22]~I .input_async_reset = "none";
defparam \r_1[22]~I .input_power_up = "low";
defparam \r_1[22]~I .input_register_mode = "none";
defparam \r_1[22]~I .input_sync_reset = "none";
defparam \r_1[22]~I .oe_async_reset = "none";
defparam \r_1[22]~I .oe_power_up = "low";
defparam \r_1[22]~I .oe_register_mode = "none";
defparam \r_1[22]~I .oe_sync_reset = "none";
defparam \r_1[22]~I .operation_mode = "output";
defparam \r_1[22]~I .output_async_reset = "none";
defparam \r_1[22]~I .output_power_up = "low";
defparam \r_1[22]~I .output_register_mode = "none";
defparam \r_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[23]~I (
	.datain(\RegFetchUnit|PR1|reg[0][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[23]));
// synopsys translate_off
defparam \r_1[23]~I .input_async_reset = "none";
defparam \r_1[23]~I .input_power_up = "low";
defparam \r_1[23]~I .input_register_mode = "none";
defparam \r_1[23]~I .input_sync_reset = "none";
defparam \r_1[23]~I .oe_async_reset = "none";
defparam \r_1[23]~I .oe_power_up = "low";
defparam \r_1[23]~I .oe_register_mode = "none";
defparam \r_1[23]~I .oe_sync_reset = "none";
defparam \r_1[23]~I .operation_mode = "output";
defparam \r_1[23]~I .output_async_reset = "none";
defparam \r_1[23]~I .output_power_up = "low";
defparam \r_1[23]~I .output_register_mode = "none";
defparam \r_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[24]~I (
	.datain(\RegFetchUnit|PR1|reg[0][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[24]));
// synopsys translate_off
defparam \r_1[24]~I .input_async_reset = "none";
defparam \r_1[24]~I .input_power_up = "low";
defparam \r_1[24]~I .input_register_mode = "none";
defparam \r_1[24]~I .input_sync_reset = "none";
defparam \r_1[24]~I .oe_async_reset = "none";
defparam \r_1[24]~I .oe_power_up = "low";
defparam \r_1[24]~I .oe_register_mode = "none";
defparam \r_1[24]~I .oe_sync_reset = "none";
defparam \r_1[24]~I .operation_mode = "output";
defparam \r_1[24]~I .output_async_reset = "none";
defparam \r_1[24]~I .output_power_up = "low";
defparam \r_1[24]~I .output_register_mode = "none";
defparam \r_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[25]~I (
	.datain(\RegFetchUnit|PR1|reg[0][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[25]));
// synopsys translate_off
defparam \r_1[25]~I .input_async_reset = "none";
defparam \r_1[25]~I .input_power_up = "low";
defparam \r_1[25]~I .input_register_mode = "none";
defparam \r_1[25]~I .input_sync_reset = "none";
defparam \r_1[25]~I .oe_async_reset = "none";
defparam \r_1[25]~I .oe_power_up = "low";
defparam \r_1[25]~I .oe_register_mode = "none";
defparam \r_1[25]~I .oe_sync_reset = "none";
defparam \r_1[25]~I .operation_mode = "output";
defparam \r_1[25]~I .output_async_reset = "none";
defparam \r_1[25]~I .output_power_up = "low";
defparam \r_1[25]~I .output_register_mode = "none";
defparam \r_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[26]~I (
	.datain(\RegFetchUnit|PR1|reg[0][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[26]));
// synopsys translate_off
defparam \r_1[26]~I .input_async_reset = "none";
defparam \r_1[26]~I .input_power_up = "low";
defparam \r_1[26]~I .input_register_mode = "none";
defparam \r_1[26]~I .input_sync_reset = "none";
defparam \r_1[26]~I .oe_async_reset = "none";
defparam \r_1[26]~I .oe_power_up = "low";
defparam \r_1[26]~I .oe_register_mode = "none";
defparam \r_1[26]~I .oe_sync_reset = "none";
defparam \r_1[26]~I .operation_mode = "output";
defparam \r_1[26]~I .output_async_reset = "none";
defparam \r_1[26]~I .output_power_up = "low";
defparam \r_1[26]~I .output_register_mode = "none";
defparam \r_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[27]~I (
	.datain(\RegFetchUnit|PR1|reg[0][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[27]));
// synopsys translate_off
defparam \r_1[27]~I .input_async_reset = "none";
defparam \r_1[27]~I .input_power_up = "low";
defparam \r_1[27]~I .input_register_mode = "none";
defparam \r_1[27]~I .input_sync_reset = "none";
defparam \r_1[27]~I .oe_async_reset = "none";
defparam \r_1[27]~I .oe_power_up = "low";
defparam \r_1[27]~I .oe_register_mode = "none";
defparam \r_1[27]~I .oe_sync_reset = "none";
defparam \r_1[27]~I .operation_mode = "output";
defparam \r_1[27]~I .output_async_reset = "none";
defparam \r_1[27]~I .output_power_up = "low";
defparam \r_1[27]~I .output_register_mode = "none";
defparam \r_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[28]~I (
	.datain(\RegFetchUnit|PR1|reg[0][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[28]));
// synopsys translate_off
defparam \r_1[28]~I .input_async_reset = "none";
defparam \r_1[28]~I .input_power_up = "low";
defparam \r_1[28]~I .input_register_mode = "none";
defparam \r_1[28]~I .input_sync_reset = "none";
defparam \r_1[28]~I .oe_async_reset = "none";
defparam \r_1[28]~I .oe_power_up = "low";
defparam \r_1[28]~I .oe_register_mode = "none";
defparam \r_1[28]~I .oe_sync_reset = "none";
defparam \r_1[28]~I .operation_mode = "output";
defparam \r_1[28]~I .output_async_reset = "none";
defparam \r_1[28]~I .output_power_up = "low";
defparam \r_1[28]~I .output_register_mode = "none";
defparam \r_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[29]~I (
	.datain(\RegFetchUnit|PR1|reg[0][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[29]));
// synopsys translate_off
defparam \r_1[29]~I .input_async_reset = "none";
defparam \r_1[29]~I .input_power_up = "low";
defparam \r_1[29]~I .input_register_mode = "none";
defparam \r_1[29]~I .input_sync_reset = "none";
defparam \r_1[29]~I .oe_async_reset = "none";
defparam \r_1[29]~I .oe_power_up = "low";
defparam \r_1[29]~I .oe_register_mode = "none";
defparam \r_1[29]~I .oe_sync_reset = "none";
defparam \r_1[29]~I .operation_mode = "output";
defparam \r_1[29]~I .output_async_reset = "none";
defparam \r_1[29]~I .output_power_up = "low";
defparam \r_1[29]~I .output_register_mode = "none";
defparam \r_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[30]~I (
	.datain(\RegFetchUnit|PR1|reg[0][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[30]));
// synopsys translate_off
defparam \r_1[30]~I .input_async_reset = "none";
defparam \r_1[30]~I .input_power_up = "low";
defparam \r_1[30]~I .input_register_mode = "none";
defparam \r_1[30]~I .input_sync_reset = "none";
defparam \r_1[30]~I .oe_async_reset = "none";
defparam \r_1[30]~I .oe_power_up = "low";
defparam \r_1[30]~I .oe_register_mode = "none";
defparam \r_1[30]~I .oe_sync_reset = "none";
defparam \r_1[30]~I .operation_mode = "output";
defparam \r_1[30]~I .output_async_reset = "none";
defparam \r_1[30]~I .output_power_up = "low";
defparam \r_1[30]~I .output_register_mode = "none";
defparam \r_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_1[31]~I (
	.datain(\RegFetchUnit|PR1|reg[0][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_1[31]));
// synopsys translate_off
defparam \r_1[31]~I .input_async_reset = "none";
defparam \r_1[31]~I .input_power_up = "low";
defparam \r_1[31]~I .input_register_mode = "none";
defparam \r_1[31]~I .input_sync_reset = "none";
defparam \r_1[31]~I .oe_async_reset = "none";
defparam \r_1[31]~I .oe_power_up = "low";
defparam \r_1[31]~I .oe_register_mode = "none";
defparam \r_1[31]~I .oe_sync_reset = "none";
defparam \r_1[31]~I .operation_mode = "output";
defparam \r_1[31]~I .output_async_reset = "none";
defparam \r_1[31]~I .output_power_up = "low";
defparam \r_1[31]~I .output_register_mode = "none";
defparam \r_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[0]~I (
	.datain(\RegFetchUnit|PR1|reg[1][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[0]));
// synopsys translate_off
defparam \r_2[0]~I .input_async_reset = "none";
defparam \r_2[0]~I .input_power_up = "low";
defparam \r_2[0]~I .input_register_mode = "none";
defparam \r_2[0]~I .input_sync_reset = "none";
defparam \r_2[0]~I .oe_async_reset = "none";
defparam \r_2[0]~I .oe_power_up = "low";
defparam \r_2[0]~I .oe_register_mode = "none";
defparam \r_2[0]~I .oe_sync_reset = "none";
defparam \r_2[0]~I .operation_mode = "output";
defparam \r_2[0]~I .output_async_reset = "none";
defparam \r_2[0]~I .output_power_up = "low";
defparam \r_2[0]~I .output_register_mode = "none";
defparam \r_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[1]~I (
	.datain(\RegFetchUnit|PR1|reg[1][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[1]));
// synopsys translate_off
defparam \r_2[1]~I .input_async_reset = "none";
defparam \r_2[1]~I .input_power_up = "low";
defparam \r_2[1]~I .input_register_mode = "none";
defparam \r_2[1]~I .input_sync_reset = "none";
defparam \r_2[1]~I .oe_async_reset = "none";
defparam \r_2[1]~I .oe_power_up = "low";
defparam \r_2[1]~I .oe_register_mode = "none";
defparam \r_2[1]~I .oe_sync_reset = "none";
defparam \r_2[1]~I .operation_mode = "output";
defparam \r_2[1]~I .output_async_reset = "none";
defparam \r_2[1]~I .output_power_up = "low";
defparam \r_2[1]~I .output_register_mode = "none";
defparam \r_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[2]~I (
	.datain(\RegFetchUnit|PR1|reg[1][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[2]));
// synopsys translate_off
defparam \r_2[2]~I .input_async_reset = "none";
defparam \r_2[2]~I .input_power_up = "low";
defparam \r_2[2]~I .input_register_mode = "none";
defparam \r_2[2]~I .input_sync_reset = "none";
defparam \r_2[2]~I .oe_async_reset = "none";
defparam \r_2[2]~I .oe_power_up = "low";
defparam \r_2[2]~I .oe_register_mode = "none";
defparam \r_2[2]~I .oe_sync_reset = "none";
defparam \r_2[2]~I .operation_mode = "output";
defparam \r_2[2]~I .output_async_reset = "none";
defparam \r_2[2]~I .output_power_up = "low";
defparam \r_2[2]~I .output_register_mode = "none";
defparam \r_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[3]~I (
	.datain(\RegFetchUnit|PR1|reg[1][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[3]));
// synopsys translate_off
defparam \r_2[3]~I .input_async_reset = "none";
defparam \r_2[3]~I .input_power_up = "low";
defparam \r_2[3]~I .input_register_mode = "none";
defparam \r_2[3]~I .input_sync_reset = "none";
defparam \r_2[3]~I .oe_async_reset = "none";
defparam \r_2[3]~I .oe_power_up = "low";
defparam \r_2[3]~I .oe_register_mode = "none";
defparam \r_2[3]~I .oe_sync_reset = "none";
defparam \r_2[3]~I .operation_mode = "output";
defparam \r_2[3]~I .output_async_reset = "none";
defparam \r_2[3]~I .output_power_up = "low";
defparam \r_2[3]~I .output_register_mode = "none";
defparam \r_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[4]~I (
	.datain(\RegFetchUnit|PR1|reg[1][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[4]));
// synopsys translate_off
defparam \r_2[4]~I .input_async_reset = "none";
defparam \r_2[4]~I .input_power_up = "low";
defparam \r_2[4]~I .input_register_mode = "none";
defparam \r_2[4]~I .input_sync_reset = "none";
defparam \r_2[4]~I .oe_async_reset = "none";
defparam \r_2[4]~I .oe_power_up = "low";
defparam \r_2[4]~I .oe_register_mode = "none";
defparam \r_2[4]~I .oe_sync_reset = "none";
defparam \r_2[4]~I .operation_mode = "output";
defparam \r_2[4]~I .output_async_reset = "none";
defparam \r_2[4]~I .output_power_up = "low";
defparam \r_2[4]~I .output_register_mode = "none";
defparam \r_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[5]~I (
	.datain(\RegFetchUnit|PR1|reg[1][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[5]));
// synopsys translate_off
defparam \r_2[5]~I .input_async_reset = "none";
defparam \r_2[5]~I .input_power_up = "low";
defparam \r_2[5]~I .input_register_mode = "none";
defparam \r_2[5]~I .input_sync_reset = "none";
defparam \r_2[5]~I .oe_async_reset = "none";
defparam \r_2[5]~I .oe_power_up = "low";
defparam \r_2[5]~I .oe_register_mode = "none";
defparam \r_2[5]~I .oe_sync_reset = "none";
defparam \r_2[5]~I .operation_mode = "output";
defparam \r_2[5]~I .output_async_reset = "none";
defparam \r_2[5]~I .output_power_up = "low";
defparam \r_2[5]~I .output_register_mode = "none";
defparam \r_2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[6]~I (
	.datain(\RegFetchUnit|PR1|reg[1][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[6]));
// synopsys translate_off
defparam \r_2[6]~I .input_async_reset = "none";
defparam \r_2[6]~I .input_power_up = "low";
defparam \r_2[6]~I .input_register_mode = "none";
defparam \r_2[6]~I .input_sync_reset = "none";
defparam \r_2[6]~I .oe_async_reset = "none";
defparam \r_2[6]~I .oe_power_up = "low";
defparam \r_2[6]~I .oe_register_mode = "none";
defparam \r_2[6]~I .oe_sync_reset = "none";
defparam \r_2[6]~I .operation_mode = "output";
defparam \r_2[6]~I .output_async_reset = "none";
defparam \r_2[6]~I .output_power_up = "low";
defparam \r_2[6]~I .output_register_mode = "none";
defparam \r_2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[7]~I (
	.datain(\RegFetchUnit|PR1|reg[1][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[7]));
// synopsys translate_off
defparam \r_2[7]~I .input_async_reset = "none";
defparam \r_2[7]~I .input_power_up = "low";
defparam \r_2[7]~I .input_register_mode = "none";
defparam \r_2[7]~I .input_sync_reset = "none";
defparam \r_2[7]~I .oe_async_reset = "none";
defparam \r_2[7]~I .oe_power_up = "low";
defparam \r_2[7]~I .oe_register_mode = "none";
defparam \r_2[7]~I .oe_sync_reset = "none";
defparam \r_2[7]~I .operation_mode = "output";
defparam \r_2[7]~I .output_async_reset = "none";
defparam \r_2[7]~I .output_power_up = "low";
defparam \r_2[7]~I .output_register_mode = "none";
defparam \r_2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[8]~I (
	.datain(\RegFetchUnit|PR1|reg[1][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[8]));
// synopsys translate_off
defparam \r_2[8]~I .input_async_reset = "none";
defparam \r_2[8]~I .input_power_up = "low";
defparam \r_2[8]~I .input_register_mode = "none";
defparam \r_2[8]~I .input_sync_reset = "none";
defparam \r_2[8]~I .oe_async_reset = "none";
defparam \r_2[8]~I .oe_power_up = "low";
defparam \r_2[8]~I .oe_register_mode = "none";
defparam \r_2[8]~I .oe_sync_reset = "none";
defparam \r_2[8]~I .operation_mode = "output";
defparam \r_2[8]~I .output_async_reset = "none";
defparam \r_2[8]~I .output_power_up = "low";
defparam \r_2[8]~I .output_register_mode = "none";
defparam \r_2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[9]~I (
	.datain(\RegFetchUnit|PR1|reg[1][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[9]));
// synopsys translate_off
defparam \r_2[9]~I .input_async_reset = "none";
defparam \r_2[9]~I .input_power_up = "low";
defparam \r_2[9]~I .input_register_mode = "none";
defparam \r_2[9]~I .input_sync_reset = "none";
defparam \r_2[9]~I .oe_async_reset = "none";
defparam \r_2[9]~I .oe_power_up = "low";
defparam \r_2[9]~I .oe_register_mode = "none";
defparam \r_2[9]~I .oe_sync_reset = "none";
defparam \r_2[9]~I .operation_mode = "output";
defparam \r_2[9]~I .output_async_reset = "none";
defparam \r_2[9]~I .output_power_up = "low";
defparam \r_2[9]~I .output_register_mode = "none";
defparam \r_2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[10]~I (
	.datain(\RegFetchUnit|PR1|reg[1][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[10]));
// synopsys translate_off
defparam \r_2[10]~I .input_async_reset = "none";
defparam \r_2[10]~I .input_power_up = "low";
defparam \r_2[10]~I .input_register_mode = "none";
defparam \r_2[10]~I .input_sync_reset = "none";
defparam \r_2[10]~I .oe_async_reset = "none";
defparam \r_2[10]~I .oe_power_up = "low";
defparam \r_2[10]~I .oe_register_mode = "none";
defparam \r_2[10]~I .oe_sync_reset = "none";
defparam \r_2[10]~I .operation_mode = "output";
defparam \r_2[10]~I .output_async_reset = "none";
defparam \r_2[10]~I .output_power_up = "low";
defparam \r_2[10]~I .output_register_mode = "none";
defparam \r_2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[11]~I (
	.datain(\RegFetchUnit|PR1|reg[1][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[11]));
// synopsys translate_off
defparam \r_2[11]~I .input_async_reset = "none";
defparam \r_2[11]~I .input_power_up = "low";
defparam \r_2[11]~I .input_register_mode = "none";
defparam \r_2[11]~I .input_sync_reset = "none";
defparam \r_2[11]~I .oe_async_reset = "none";
defparam \r_2[11]~I .oe_power_up = "low";
defparam \r_2[11]~I .oe_register_mode = "none";
defparam \r_2[11]~I .oe_sync_reset = "none";
defparam \r_2[11]~I .operation_mode = "output";
defparam \r_2[11]~I .output_async_reset = "none";
defparam \r_2[11]~I .output_power_up = "low";
defparam \r_2[11]~I .output_register_mode = "none";
defparam \r_2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[12]~I (
	.datain(\RegFetchUnit|PR1|reg[1][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[12]));
// synopsys translate_off
defparam \r_2[12]~I .input_async_reset = "none";
defparam \r_2[12]~I .input_power_up = "low";
defparam \r_2[12]~I .input_register_mode = "none";
defparam \r_2[12]~I .input_sync_reset = "none";
defparam \r_2[12]~I .oe_async_reset = "none";
defparam \r_2[12]~I .oe_power_up = "low";
defparam \r_2[12]~I .oe_register_mode = "none";
defparam \r_2[12]~I .oe_sync_reset = "none";
defparam \r_2[12]~I .operation_mode = "output";
defparam \r_2[12]~I .output_async_reset = "none";
defparam \r_2[12]~I .output_power_up = "low";
defparam \r_2[12]~I .output_register_mode = "none";
defparam \r_2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[13]~I (
	.datain(\RegFetchUnit|PR1|reg[1][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[13]));
// synopsys translate_off
defparam \r_2[13]~I .input_async_reset = "none";
defparam \r_2[13]~I .input_power_up = "low";
defparam \r_2[13]~I .input_register_mode = "none";
defparam \r_2[13]~I .input_sync_reset = "none";
defparam \r_2[13]~I .oe_async_reset = "none";
defparam \r_2[13]~I .oe_power_up = "low";
defparam \r_2[13]~I .oe_register_mode = "none";
defparam \r_2[13]~I .oe_sync_reset = "none";
defparam \r_2[13]~I .operation_mode = "output";
defparam \r_2[13]~I .output_async_reset = "none";
defparam \r_2[13]~I .output_power_up = "low";
defparam \r_2[13]~I .output_register_mode = "none";
defparam \r_2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[14]~I (
	.datain(\RegFetchUnit|PR1|reg[1][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[14]));
// synopsys translate_off
defparam \r_2[14]~I .input_async_reset = "none";
defparam \r_2[14]~I .input_power_up = "low";
defparam \r_2[14]~I .input_register_mode = "none";
defparam \r_2[14]~I .input_sync_reset = "none";
defparam \r_2[14]~I .oe_async_reset = "none";
defparam \r_2[14]~I .oe_power_up = "low";
defparam \r_2[14]~I .oe_register_mode = "none";
defparam \r_2[14]~I .oe_sync_reset = "none";
defparam \r_2[14]~I .operation_mode = "output";
defparam \r_2[14]~I .output_async_reset = "none";
defparam \r_2[14]~I .output_power_up = "low";
defparam \r_2[14]~I .output_register_mode = "none";
defparam \r_2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[15]~I (
	.datain(\RegFetchUnit|PR1|reg[1][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[15]));
// synopsys translate_off
defparam \r_2[15]~I .input_async_reset = "none";
defparam \r_2[15]~I .input_power_up = "low";
defparam \r_2[15]~I .input_register_mode = "none";
defparam \r_2[15]~I .input_sync_reset = "none";
defparam \r_2[15]~I .oe_async_reset = "none";
defparam \r_2[15]~I .oe_power_up = "low";
defparam \r_2[15]~I .oe_register_mode = "none";
defparam \r_2[15]~I .oe_sync_reset = "none";
defparam \r_2[15]~I .operation_mode = "output";
defparam \r_2[15]~I .output_async_reset = "none";
defparam \r_2[15]~I .output_power_up = "low";
defparam \r_2[15]~I .output_register_mode = "none";
defparam \r_2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[16]~I (
	.datain(\RegFetchUnit|PR1|reg[1][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[16]));
// synopsys translate_off
defparam \r_2[16]~I .input_async_reset = "none";
defparam \r_2[16]~I .input_power_up = "low";
defparam \r_2[16]~I .input_register_mode = "none";
defparam \r_2[16]~I .input_sync_reset = "none";
defparam \r_2[16]~I .oe_async_reset = "none";
defparam \r_2[16]~I .oe_power_up = "low";
defparam \r_2[16]~I .oe_register_mode = "none";
defparam \r_2[16]~I .oe_sync_reset = "none";
defparam \r_2[16]~I .operation_mode = "output";
defparam \r_2[16]~I .output_async_reset = "none";
defparam \r_2[16]~I .output_power_up = "low";
defparam \r_2[16]~I .output_register_mode = "none";
defparam \r_2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[17]~I (
	.datain(\RegFetchUnit|PR1|reg[1][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[17]));
// synopsys translate_off
defparam \r_2[17]~I .input_async_reset = "none";
defparam \r_2[17]~I .input_power_up = "low";
defparam \r_2[17]~I .input_register_mode = "none";
defparam \r_2[17]~I .input_sync_reset = "none";
defparam \r_2[17]~I .oe_async_reset = "none";
defparam \r_2[17]~I .oe_power_up = "low";
defparam \r_2[17]~I .oe_register_mode = "none";
defparam \r_2[17]~I .oe_sync_reset = "none";
defparam \r_2[17]~I .operation_mode = "output";
defparam \r_2[17]~I .output_async_reset = "none";
defparam \r_2[17]~I .output_power_up = "low";
defparam \r_2[17]~I .output_register_mode = "none";
defparam \r_2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[18]~I (
	.datain(\RegFetchUnit|PR1|reg[1][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[18]));
// synopsys translate_off
defparam \r_2[18]~I .input_async_reset = "none";
defparam \r_2[18]~I .input_power_up = "low";
defparam \r_2[18]~I .input_register_mode = "none";
defparam \r_2[18]~I .input_sync_reset = "none";
defparam \r_2[18]~I .oe_async_reset = "none";
defparam \r_2[18]~I .oe_power_up = "low";
defparam \r_2[18]~I .oe_register_mode = "none";
defparam \r_2[18]~I .oe_sync_reset = "none";
defparam \r_2[18]~I .operation_mode = "output";
defparam \r_2[18]~I .output_async_reset = "none";
defparam \r_2[18]~I .output_power_up = "low";
defparam \r_2[18]~I .output_register_mode = "none";
defparam \r_2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[19]~I (
	.datain(\RegFetchUnit|PR1|reg[1][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[19]));
// synopsys translate_off
defparam \r_2[19]~I .input_async_reset = "none";
defparam \r_2[19]~I .input_power_up = "low";
defparam \r_2[19]~I .input_register_mode = "none";
defparam \r_2[19]~I .input_sync_reset = "none";
defparam \r_2[19]~I .oe_async_reset = "none";
defparam \r_2[19]~I .oe_power_up = "low";
defparam \r_2[19]~I .oe_register_mode = "none";
defparam \r_2[19]~I .oe_sync_reset = "none";
defparam \r_2[19]~I .operation_mode = "output";
defparam \r_2[19]~I .output_async_reset = "none";
defparam \r_2[19]~I .output_power_up = "low";
defparam \r_2[19]~I .output_register_mode = "none";
defparam \r_2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[20]~I (
	.datain(\RegFetchUnit|PR1|reg[1][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[20]));
// synopsys translate_off
defparam \r_2[20]~I .input_async_reset = "none";
defparam \r_2[20]~I .input_power_up = "low";
defparam \r_2[20]~I .input_register_mode = "none";
defparam \r_2[20]~I .input_sync_reset = "none";
defparam \r_2[20]~I .oe_async_reset = "none";
defparam \r_2[20]~I .oe_power_up = "low";
defparam \r_2[20]~I .oe_register_mode = "none";
defparam \r_2[20]~I .oe_sync_reset = "none";
defparam \r_2[20]~I .operation_mode = "output";
defparam \r_2[20]~I .output_async_reset = "none";
defparam \r_2[20]~I .output_power_up = "low";
defparam \r_2[20]~I .output_register_mode = "none";
defparam \r_2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[21]~I (
	.datain(\RegFetchUnit|PR1|reg[1][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[21]));
// synopsys translate_off
defparam \r_2[21]~I .input_async_reset = "none";
defparam \r_2[21]~I .input_power_up = "low";
defparam \r_2[21]~I .input_register_mode = "none";
defparam \r_2[21]~I .input_sync_reset = "none";
defparam \r_2[21]~I .oe_async_reset = "none";
defparam \r_2[21]~I .oe_power_up = "low";
defparam \r_2[21]~I .oe_register_mode = "none";
defparam \r_2[21]~I .oe_sync_reset = "none";
defparam \r_2[21]~I .operation_mode = "output";
defparam \r_2[21]~I .output_async_reset = "none";
defparam \r_2[21]~I .output_power_up = "low";
defparam \r_2[21]~I .output_register_mode = "none";
defparam \r_2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[22]~I (
	.datain(\RegFetchUnit|PR1|reg[1][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[22]));
// synopsys translate_off
defparam \r_2[22]~I .input_async_reset = "none";
defparam \r_2[22]~I .input_power_up = "low";
defparam \r_2[22]~I .input_register_mode = "none";
defparam \r_2[22]~I .input_sync_reset = "none";
defparam \r_2[22]~I .oe_async_reset = "none";
defparam \r_2[22]~I .oe_power_up = "low";
defparam \r_2[22]~I .oe_register_mode = "none";
defparam \r_2[22]~I .oe_sync_reset = "none";
defparam \r_2[22]~I .operation_mode = "output";
defparam \r_2[22]~I .output_async_reset = "none";
defparam \r_2[22]~I .output_power_up = "low";
defparam \r_2[22]~I .output_register_mode = "none";
defparam \r_2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[23]~I (
	.datain(\RegFetchUnit|PR1|reg[1][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[23]));
// synopsys translate_off
defparam \r_2[23]~I .input_async_reset = "none";
defparam \r_2[23]~I .input_power_up = "low";
defparam \r_2[23]~I .input_register_mode = "none";
defparam \r_2[23]~I .input_sync_reset = "none";
defparam \r_2[23]~I .oe_async_reset = "none";
defparam \r_2[23]~I .oe_power_up = "low";
defparam \r_2[23]~I .oe_register_mode = "none";
defparam \r_2[23]~I .oe_sync_reset = "none";
defparam \r_2[23]~I .operation_mode = "output";
defparam \r_2[23]~I .output_async_reset = "none";
defparam \r_2[23]~I .output_power_up = "low";
defparam \r_2[23]~I .output_register_mode = "none";
defparam \r_2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[24]~I (
	.datain(\RegFetchUnit|PR1|reg[1][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[24]));
// synopsys translate_off
defparam \r_2[24]~I .input_async_reset = "none";
defparam \r_2[24]~I .input_power_up = "low";
defparam \r_2[24]~I .input_register_mode = "none";
defparam \r_2[24]~I .input_sync_reset = "none";
defparam \r_2[24]~I .oe_async_reset = "none";
defparam \r_2[24]~I .oe_power_up = "low";
defparam \r_2[24]~I .oe_register_mode = "none";
defparam \r_2[24]~I .oe_sync_reset = "none";
defparam \r_2[24]~I .operation_mode = "output";
defparam \r_2[24]~I .output_async_reset = "none";
defparam \r_2[24]~I .output_power_up = "low";
defparam \r_2[24]~I .output_register_mode = "none";
defparam \r_2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[25]~I (
	.datain(\RegFetchUnit|PR1|reg[1][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[25]));
// synopsys translate_off
defparam \r_2[25]~I .input_async_reset = "none";
defparam \r_2[25]~I .input_power_up = "low";
defparam \r_2[25]~I .input_register_mode = "none";
defparam \r_2[25]~I .input_sync_reset = "none";
defparam \r_2[25]~I .oe_async_reset = "none";
defparam \r_2[25]~I .oe_power_up = "low";
defparam \r_2[25]~I .oe_register_mode = "none";
defparam \r_2[25]~I .oe_sync_reset = "none";
defparam \r_2[25]~I .operation_mode = "output";
defparam \r_2[25]~I .output_async_reset = "none";
defparam \r_2[25]~I .output_power_up = "low";
defparam \r_2[25]~I .output_register_mode = "none";
defparam \r_2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[26]~I (
	.datain(\RegFetchUnit|PR1|reg[1][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[26]));
// synopsys translate_off
defparam \r_2[26]~I .input_async_reset = "none";
defparam \r_2[26]~I .input_power_up = "low";
defparam \r_2[26]~I .input_register_mode = "none";
defparam \r_2[26]~I .input_sync_reset = "none";
defparam \r_2[26]~I .oe_async_reset = "none";
defparam \r_2[26]~I .oe_power_up = "low";
defparam \r_2[26]~I .oe_register_mode = "none";
defparam \r_2[26]~I .oe_sync_reset = "none";
defparam \r_2[26]~I .operation_mode = "output";
defparam \r_2[26]~I .output_async_reset = "none";
defparam \r_2[26]~I .output_power_up = "low";
defparam \r_2[26]~I .output_register_mode = "none";
defparam \r_2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[27]~I (
	.datain(\RegFetchUnit|PR1|reg[1][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[27]));
// synopsys translate_off
defparam \r_2[27]~I .input_async_reset = "none";
defparam \r_2[27]~I .input_power_up = "low";
defparam \r_2[27]~I .input_register_mode = "none";
defparam \r_2[27]~I .input_sync_reset = "none";
defparam \r_2[27]~I .oe_async_reset = "none";
defparam \r_2[27]~I .oe_power_up = "low";
defparam \r_2[27]~I .oe_register_mode = "none";
defparam \r_2[27]~I .oe_sync_reset = "none";
defparam \r_2[27]~I .operation_mode = "output";
defparam \r_2[27]~I .output_async_reset = "none";
defparam \r_2[27]~I .output_power_up = "low";
defparam \r_2[27]~I .output_register_mode = "none";
defparam \r_2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[28]~I (
	.datain(\RegFetchUnit|PR1|reg[1][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[28]));
// synopsys translate_off
defparam \r_2[28]~I .input_async_reset = "none";
defparam \r_2[28]~I .input_power_up = "low";
defparam \r_2[28]~I .input_register_mode = "none";
defparam \r_2[28]~I .input_sync_reset = "none";
defparam \r_2[28]~I .oe_async_reset = "none";
defparam \r_2[28]~I .oe_power_up = "low";
defparam \r_2[28]~I .oe_register_mode = "none";
defparam \r_2[28]~I .oe_sync_reset = "none";
defparam \r_2[28]~I .operation_mode = "output";
defparam \r_2[28]~I .output_async_reset = "none";
defparam \r_2[28]~I .output_power_up = "low";
defparam \r_2[28]~I .output_register_mode = "none";
defparam \r_2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[29]~I (
	.datain(\RegFetchUnit|PR1|reg[1][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[29]));
// synopsys translate_off
defparam \r_2[29]~I .input_async_reset = "none";
defparam \r_2[29]~I .input_power_up = "low";
defparam \r_2[29]~I .input_register_mode = "none";
defparam \r_2[29]~I .input_sync_reset = "none";
defparam \r_2[29]~I .oe_async_reset = "none";
defparam \r_2[29]~I .oe_power_up = "low";
defparam \r_2[29]~I .oe_register_mode = "none";
defparam \r_2[29]~I .oe_sync_reset = "none";
defparam \r_2[29]~I .operation_mode = "output";
defparam \r_2[29]~I .output_async_reset = "none";
defparam \r_2[29]~I .output_power_up = "low";
defparam \r_2[29]~I .output_register_mode = "none";
defparam \r_2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[30]~I (
	.datain(\RegFetchUnit|PR1|reg[1][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[30]));
// synopsys translate_off
defparam \r_2[30]~I .input_async_reset = "none";
defparam \r_2[30]~I .input_power_up = "low";
defparam \r_2[30]~I .input_register_mode = "none";
defparam \r_2[30]~I .input_sync_reset = "none";
defparam \r_2[30]~I .oe_async_reset = "none";
defparam \r_2[30]~I .oe_power_up = "low";
defparam \r_2[30]~I .oe_register_mode = "none";
defparam \r_2[30]~I .oe_sync_reset = "none";
defparam \r_2[30]~I .operation_mode = "output";
defparam \r_2[30]~I .output_async_reset = "none";
defparam \r_2[30]~I .output_power_up = "low";
defparam \r_2[30]~I .output_register_mode = "none";
defparam \r_2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_2[31]~I (
	.datain(\RegFetchUnit|PR1|reg[1][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_2[31]));
// synopsys translate_off
defparam \r_2[31]~I .input_async_reset = "none";
defparam \r_2[31]~I .input_power_up = "low";
defparam \r_2[31]~I .input_register_mode = "none";
defparam \r_2[31]~I .input_sync_reset = "none";
defparam \r_2[31]~I .oe_async_reset = "none";
defparam \r_2[31]~I .oe_power_up = "low";
defparam \r_2[31]~I .oe_register_mode = "none";
defparam \r_2[31]~I .oe_sync_reset = "none";
defparam \r_2[31]~I .operation_mode = "output";
defparam \r_2[31]~I .output_async_reset = "none";
defparam \r_2[31]~I .output_power_up = "low";
defparam \r_2[31]~I .output_register_mode = "none";
defparam \r_2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[0]~I (
	.datain(\RegFetchUnit|PR1|reg[2][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[0]));
// synopsys translate_off
defparam \r_3[0]~I .input_async_reset = "none";
defparam \r_3[0]~I .input_power_up = "low";
defparam \r_3[0]~I .input_register_mode = "none";
defparam \r_3[0]~I .input_sync_reset = "none";
defparam \r_3[0]~I .oe_async_reset = "none";
defparam \r_3[0]~I .oe_power_up = "low";
defparam \r_3[0]~I .oe_register_mode = "none";
defparam \r_3[0]~I .oe_sync_reset = "none";
defparam \r_3[0]~I .operation_mode = "output";
defparam \r_3[0]~I .output_async_reset = "none";
defparam \r_3[0]~I .output_power_up = "low";
defparam \r_3[0]~I .output_register_mode = "none";
defparam \r_3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[1]~I (
	.datain(\RegFetchUnit|PR1|reg[2][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[1]));
// synopsys translate_off
defparam \r_3[1]~I .input_async_reset = "none";
defparam \r_3[1]~I .input_power_up = "low";
defparam \r_3[1]~I .input_register_mode = "none";
defparam \r_3[1]~I .input_sync_reset = "none";
defparam \r_3[1]~I .oe_async_reset = "none";
defparam \r_3[1]~I .oe_power_up = "low";
defparam \r_3[1]~I .oe_register_mode = "none";
defparam \r_3[1]~I .oe_sync_reset = "none";
defparam \r_3[1]~I .operation_mode = "output";
defparam \r_3[1]~I .output_async_reset = "none";
defparam \r_3[1]~I .output_power_up = "low";
defparam \r_3[1]~I .output_register_mode = "none";
defparam \r_3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[2]~I (
	.datain(\RegFetchUnit|PR1|reg[2][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[2]));
// synopsys translate_off
defparam \r_3[2]~I .input_async_reset = "none";
defparam \r_3[2]~I .input_power_up = "low";
defparam \r_3[2]~I .input_register_mode = "none";
defparam \r_3[2]~I .input_sync_reset = "none";
defparam \r_3[2]~I .oe_async_reset = "none";
defparam \r_3[2]~I .oe_power_up = "low";
defparam \r_3[2]~I .oe_register_mode = "none";
defparam \r_3[2]~I .oe_sync_reset = "none";
defparam \r_3[2]~I .operation_mode = "output";
defparam \r_3[2]~I .output_async_reset = "none";
defparam \r_3[2]~I .output_power_up = "low";
defparam \r_3[2]~I .output_register_mode = "none";
defparam \r_3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[3]~I (
	.datain(\RegFetchUnit|PR1|reg[2][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[3]));
// synopsys translate_off
defparam \r_3[3]~I .input_async_reset = "none";
defparam \r_3[3]~I .input_power_up = "low";
defparam \r_3[3]~I .input_register_mode = "none";
defparam \r_3[3]~I .input_sync_reset = "none";
defparam \r_3[3]~I .oe_async_reset = "none";
defparam \r_3[3]~I .oe_power_up = "low";
defparam \r_3[3]~I .oe_register_mode = "none";
defparam \r_3[3]~I .oe_sync_reset = "none";
defparam \r_3[3]~I .operation_mode = "output";
defparam \r_3[3]~I .output_async_reset = "none";
defparam \r_3[3]~I .output_power_up = "low";
defparam \r_3[3]~I .output_register_mode = "none";
defparam \r_3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[4]~I (
	.datain(\RegFetchUnit|PR1|reg[2][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[4]));
// synopsys translate_off
defparam \r_3[4]~I .input_async_reset = "none";
defparam \r_3[4]~I .input_power_up = "low";
defparam \r_3[4]~I .input_register_mode = "none";
defparam \r_3[4]~I .input_sync_reset = "none";
defparam \r_3[4]~I .oe_async_reset = "none";
defparam \r_3[4]~I .oe_power_up = "low";
defparam \r_3[4]~I .oe_register_mode = "none";
defparam \r_3[4]~I .oe_sync_reset = "none";
defparam \r_3[4]~I .operation_mode = "output";
defparam \r_3[4]~I .output_async_reset = "none";
defparam \r_3[4]~I .output_power_up = "low";
defparam \r_3[4]~I .output_register_mode = "none";
defparam \r_3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[5]~I (
	.datain(\RegFetchUnit|PR1|reg[2][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[5]));
// synopsys translate_off
defparam \r_3[5]~I .input_async_reset = "none";
defparam \r_3[5]~I .input_power_up = "low";
defparam \r_3[5]~I .input_register_mode = "none";
defparam \r_3[5]~I .input_sync_reset = "none";
defparam \r_3[5]~I .oe_async_reset = "none";
defparam \r_3[5]~I .oe_power_up = "low";
defparam \r_3[5]~I .oe_register_mode = "none";
defparam \r_3[5]~I .oe_sync_reset = "none";
defparam \r_3[5]~I .operation_mode = "output";
defparam \r_3[5]~I .output_async_reset = "none";
defparam \r_3[5]~I .output_power_up = "low";
defparam \r_3[5]~I .output_register_mode = "none";
defparam \r_3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[6]~I (
	.datain(\RegFetchUnit|PR1|reg[2][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[6]));
// synopsys translate_off
defparam \r_3[6]~I .input_async_reset = "none";
defparam \r_3[6]~I .input_power_up = "low";
defparam \r_3[6]~I .input_register_mode = "none";
defparam \r_3[6]~I .input_sync_reset = "none";
defparam \r_3[6]~I .oe_async_reset = "none";
defparam \r_3[6]~I .oe_power_up = "low";
defparam \r_3[6]~I .oe_register_mode = "none";
defparam \r_3[6]~I .oe_sync_reset = "none";
defparam \r_3[6]~I .operation_mode = "output";
defparam \r_3[6]~I .output_async_reset = "none";
defparam \r_3[6]~I .output_power_up = "low";
defparam \r_3[6]~I .output_register_mode = "none";
defparam \r_3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[7]~I (
	.datain(\RegFetchUnit|PR1|reg[2][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[7]));
// synopsys translate_off
defparam \r_3[7]~I .input_async_reset = "none";
defparam \r_3[7]~I .input_power_up = "low";
defparam \r_3[7]~I .input_register_mode = "none";
defparam \r_3[7]~I .input_sync_reset = "none";
defparam \r_3[7]~I .oe_async_reset = "none";
defparam \r_3[7]~I .oe_power_up = "low";
defparam \r_3[7]~I .oe_register_mode = "none";
defparam \r_3[7]~I .oe_sync_reset = "none";
defparam \r_3[7]~I .operation_mode = "output";
defparam \r_3[7]~I .output_async_reset = "none";
defparam \r_3[7]~I .output_power_up = "low";
defparam \r_3[7]~I .output_register_mode = "none";
defparam \r_3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[8]~I (
	.datain(\RegFetchUnit|PR1|reg[2][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[8]));
// synopsys translate_off
defparam \r_3[8]~I .input_async_reset = "none";
defparam \r_3[8]~I .input_power_up = "low";
defparam \r_3[8]~I .input_register_mode = "none";
defparam \r_3[8]~I .input_sync_reset = "none";
defparam \r_3[8]~I .oe_async_reset = "none";
defparam \r_3[8]~I .oe_power_up = "low";
defparam \r_3[8]~I .oe_register_mode = "none";
defparam \r_3[8]~I .oe_sync_reset = "none";
defparam \r_3[8]~I .operation_mode = "output";
defparam \r_3[8]~I .output_async_reset = "none";
defparam \r_3[8]~I .output_power_up = "low";
defparam \r_3[8]~I .output_register_mode = "none";
defparam \r_3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[9]~I (
	.datain(\RegFetchUnit|PR1|reg[2][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[9]));
// synopsys translate_off
defparam \r_3[9]~I .input_async_reset = "none";
defparam \r_3[9]~I .input_power_up = "low";
defparam \r_3[9]~I .input_register_mode = "none";
defparam \r_3[9]~I .input_sync_reset = "none";
defparam \r_3[9]~I .oe_async_reset = "none";
defparam \r_3[9]~I .oe_power_up = "low";
defparam \r_3[9]~I .oe_register_mode = "none";
defparam \r_3[9]~I .oe_sync_reset = "none";
defparam \r_3[9]~I .operation_mode = "output";
defparam \r_3[9]~I .output_async_reset = "none";
defparam \r_3[9]~I .output_power_up = "low";
defparam \r_3[9]~I .output_register_mode = "none";
defparam \r_3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[10]~I (
	.datain(\RegFetchUnit|PR1|reg[2][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[10]));
// synopsys translate_off
defparam \r_3[10]~I .input_async_reset = "none";
defparam \r_3[10]~I .input_power_up = "low";
defparam \r_3[10]~I .input_register_mode = "none";
defparam \r_3[10]~I .input_sync_reset = "none";
defparam \r_3[10]~I .oe_async_reset = "none";
defparam \r_3[10]~I .oe_power_up = "low";
defparam \r_3[10]~I .oe_register_mode = "none";
defparam \r_3[10]~I .oe_sync_reset = "none";
defparam \r_3[10]~I .operation_mode = "output";
defparam \r_3[10]~I .output_async_reset = "none";
defparam \r_3[10]~I .output_power_up = "low";
defparam \r_3[10]~I .output_register_mode = "none";
defparam \r_3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[11]~I (
	.datain(\RegFetchUnit|PR1|reg[2][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[11]));
// synopsys translate_off
defparam \r_3[11]~I .input_async_reset = "none";
defparam \r_3[11]~I .input_power_up = "low";
defparam \r_3[11]~I .input_register_mode = "none";
defparam \r_3[11]~I .input_sync_reset = "none";
defparam \r_3[11]~I .oe_async_reset = "none";
defparam \r_3[11]~I .oe_power_up = "low";
defparam \r_3[11]~I .oe_register_mode = "none";
defparam \r_3[11]~I .oe_sync_reset = "none";
defparam \r_3[11]~I .operation_mode = "output";
defparam \r_3[11]~I .output_async_reset = "none";
defparam \r_3[11]~I .output_power_up = "low";
defparam \r_3[11]~I .output_register_mode = "none";
defparam \r_3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[12]~I (
	.datain(\RegFetchUnit|PR1|reg[2][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[12]));
// synopsys translate_off
defparam \r_3[12]~I .input_async_reset = "none";
defparam \r_3[12]~I .input_power_up = "low";
defparam \r_3[12]~I .input_register_mode = "none";
defparam \r_3[12]~I .input_sync_reset = "none";
defparam \r_3[12]~I .oe_async_reset = "none";
defparam \r_3[12]~I .oe_power_up = "low";
defparam \r_3[12]~I .oe_register_mode = "none";
defparam \r_3[12]~I .oe_sync_reset = "none";
defparam \r_3[12]~I .operation_mode = "output";
defparam \r_3[12]~I .output_async_reset = "none";
defparam \r_3[12]~I .output_power_up = "low";
defparam \r_3[12]~I .output_register_mode = "none";
defparam \r_3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[13]~I (
	.datain(\RegFetchUnit|PR1|reg[2][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[13]));
// synopsys translate_off
defparam \r_3[13]~I .input_async_reset = "none";
defparam \r_3[13]~I .input_power_up = "low";
defparam \r_3[13]~I .input_register_mode = "none";
defparam \r_3[13]~I .input_sync_reset = "none";
defparam \r_3[13]~I .oe_async_reset = "none";
defparam \r_3[13]~I .oe_power_up = "low";
defparam \r_3[13]~I .oe_register_mode = "none";
defparam \r_3[13]~I .oe_sync_reset = "none";
defparam \r_3[13]~I .operation_mode = "output";
defparam \r_3[13]~I .output_async_reset = "none";
defparam \r_3[13]~I .output_power_up = "low";
defparam \r_3[13]~I .output_register_mode = "none";
defparam \r_3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[14]~I (
	.datain(\RegFetchUnit|PR1|reg[2][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[14]));
// synopsys translate_off
defparam \r_3[14]~I .input_async_reset = "none";
defparam \r_3[14]~I .input_power_up = "low";
defparam \r_3[14]~I .input_register_mode = "none";
defparam \r_3[14]~I .input_sync_reset = "none";
defparam \r_3[14]~I .oe_async_reset = "none";
defparam \r_3[14]~I .oe_power_up = "low";
defparam \r_3[14]~I .oe_register_mode = "none";
defparam \r_3[14]~I .oe_sync_reset = "none";
defparam \r_3[14]~I .operation_mode = "output";
defparam \r_3[14]~I .output_async_reset = "none";
defparam \r_3[14]~I .output_power_up = "low";
defparam \r_3[14]~I .output_register_mode = "none";
defparam \r_3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[15]~I (
	.datain(\RegFetchUnit|PR1|reg[2][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[15]));
// synopsys translate_off
defparam \r_3[15]~I .input_async_reset = "none";
defparam \r_3[15]~I .input_power_up = "low";
defparam \r_3[15]~I .input_register_mode = "none";
defparam \r_3[15]~I .input_sync_reset = "none";
defparam \r_3[15]~I .oe_async_reset = "none";
defparam \r_3[15]~I .oe_power_up = "low";
defparam \r_3[15]~I .oe_register_mode = "none";
defparam \r_3[15]~I .oe_sync_reset = "none";
defparam \r_3[15]~I .operation_mode = "output";
defparam \r_3[15]~I .output_async_reset = "none";
defparam \r_3[15]~I .output_power_up = "low";
defparam \r_3[15]~I .output_register_mode = "none";
defparam \r_3[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[16]~I (
	.datain(\RegFetchUnit|PR1|reg[2][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[16]));
// synopsys translate_off
defparam \r_3[16]~I .input_async_reset = "none";
defparam \r_3[16]~I .input_power_up = "low";
defparam \r_3[16]~I .input_register_mode = "none";
defparam \r_3[16]~I .input_sync_reset = "none";
defparam \r_3[16]~I .oe_async_reset = "none";
defparam \r_3[16]~I .oe_power_up = "low";
defparam \r_3[16]~I .oe_register_mode = "none";
defparam \r_3[16]~I .oe_sync_reset = "none";
defparam \r_3[16]~I .operation_mode = "output";
defparam \r_3[16]~I .output_async_reset = "none";
defparam \r_3[16]~I .output_power_up = "low";
defparam \r_3[16]~I .output_register_mode = "none";
defparam \r_3[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[17]~I (
	.datain(\RegFetchUnit|PR1|reg[2][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[17]));
// synopsys translate_off
defparam \r_3[17]~I .input_async_reset = "none";
defparam \r_3[17]~I .input_power_up = "low";
defparam \r_3[17]~I .input_register_mode = "none";
defparam \r_3[17]~I .input_sync_reset = "none";
defparam \r_3[17]~I .oe_async_reset = "none";
defparam \r_3[17]~I .oe_power_up = "low";
defparam \r_3[17]~I .oe_register_mode = "none";
defparam \r_3[17]~I .oe_sync_reset = "none";
defparam \r_3[17]~I .operation_mode = "output";
defparam \r_3[17]~I .output_async_reset = "none";
defparam \r_3[17]~I .output_power_up = "low";
defparam \r_3[17]~I .output_register_mode = "none";
defparam \r_3[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[18]~I (
	.datain(\RegFetchUnit|PR1|reg[2][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[18]));
// synopsys translate_off
defparam \r_3[18]~I .input_async_reset = "none";
defparam \r_3[18]~I .input_power_up = "low";
defparam \r_3[18]~I .input_register_mode = "none";
defparam \r_3[18]~I .input_sync_reset = "none";
defparam \r_3[18]~I .oe_async_reset = "none";
defparam \r_3[18]~I .oe_power_up = "low";
defparam \r_3[18]~I .oe_register_mode = "none";
defparam \r_3[18]~I .oe_sync_reset = "none";
defparam \r_3[18]~I .operation_mode = "output";
defparam \r_3[18]~I .output_async_reset = "none";
defparam \r_3[18]~I .output_power_up = "low";
defparam \r_3[18]~I .output_register_mode = "none";
defparam \r_3[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[19]~I (
	.datain(\RegFetchUnit|PR1|reg[2][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[19]));
// synopsys translate_off
defparam \r_3[19]~I .input_async_reset = "none";
defparam \r_3[19]~I .input_power_up = "low";
defparam \r_3[19]~I .input_register_mode = "none";
defparam \r_3[19]~I .input_sync_reset = "none";
defparam \r_3[19]~I .oe_async_reset = "none";
defparam \r_3[19]~I .oe_power_up = "low";
defparam \r_3[19]~I .oe_register_mode = "none";
defparam \r_3[19]~I .oe_sync_reset = "none";
defparam \r_3[19]~I .operation_mode = "output";
defparam \r_3[19]~I .output_async_reset = "none";
defparam \r_3[19]~I .output_power_up = "low";
defparam \r_3[19]~I .output_register_mode = "none";
defparam \r_3[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[20]~I (
	.datain(\RegFetchUnit|PR1|reg[2][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[20]));
// synopsys translate_off
defparam \r_3[20]~I .input_async_reset = "none";
defparam \r_3[20]~I .input_power_up = "low";
defparam \r_3[20]~I .input_register_mode = "none";
defparam \r_3[20]~I .input_sync_reset = "none";
defparam \r_3[20]~I .oe_async_reset = "none";
defparam \r_3[20]~I .oe_power_up = "low";
defparam \r_3[20]~I .oe_register_mode = "none";
defparam \r_3[20]~I .oe_sync_reset = "none";
defparam \r_3[20]~I .operation_mode = "output";
defparam \r_3[20]~I .output_async_reset = "none";
defparam \r_3[20]~I .output_power_up = "low";
defparam \r_3[20]~I .output_register_mode = "none";
defparam \r_3[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[21]~I (
	.datain(\RegFetchUnit|PR1|reg[2][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[21]));
// synopsys translate_off
defparam \r_3[21]~I .input_async_reset = "none";
defparam \r_3[21]~I .input_power_up = "low";
defparam \r_3[21]~I .input_register_mode = "none";
defparam \r_3[21]~I .input_sync_reset = "none";
defparam \r_3[21]~I .oe_async_reset = "none";
defparam \r_3[21]~I .oe_power_up = "low";
defparam \r_3[21]~I .oe_register_mode = "none";
defparam \r_3[21]~I .oe_sync_reset = "none";
defparam \r_3[21]~I .operation_mode = "output";
defparam \r_3[21]~I .output_async_reset = "none";
defparam \r_3[21]~I .output_power_up = "low";
defparam \r_3[21]~I .output_register_mode = "none";
defparam \r_3[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[22]~I (
	.datain(\RegFetchUnit|PR1|reg[2][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[22]));
// synopsys translate_off
defparam \r_3[22]~I .input_async_reset = "none";
defparam \r_3[22]~I .input_power_up = "low";
defparam \r_3[22]~I .input_register_mode = "none";
defparam \r_3[22]~I .input_sync_reset = "none";
defparam \r_3[22]~I .oe_async_reset = "none";
defparam \r_3[22]~I .oe_power_up = "low";
defparam \r_3[22]~I .oe_register_mode = "none";
defparam \r_3[22]~I .oe_sync_reset = "none";
defparam \r_3[22]~I .operation_mode = "output";
defparam \r_3[22]~I .output_async_reset = "none";
defparam \r_3[22]~I .output_power_up = "low";
defparam \r_3[22]~I .output_register_mode = "none";
defparam \r_3[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[23]~I (
	.datain(\RegFetchUnit|PR1|reg[2][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[23]));
// synopsys translate_off
defparam \r_3[23]~I .input_async_reset = "none";
defparam \r_3[23]~I .input_power_up = "low";
defparam \r_3[23]~I .input_register_mode = "none";
defparam \r_3[23]~I .input_sync_reset = "none";
defparam \r_3[23]~I .oe_async_reset = "none";
defparam \r_3[23]~I .oe_power_up = "low";
defparam \r_3[23]~I .oe_register_mode = "none";
defparam \r_3[23]~I .oe_sync_reset = "none";
defparam \r_3[23]~I .operation_mode = "output";
defparam \r_3[23]~I .output_async_reset = "none";
defparam \r_3[23]~I .output_power_up = "low";
defparam \r_3[23]~I .output_register_mode = "none";
defparam \r_3[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[24]~I (
	.datain(\RegFetchUnit|PR1|reg[2][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[24]));
// synopsys translate_off
defparam \r_3[24]~I .input_async_reset = "none";
defparam \r_3[24]~I .input_power_up = "low";
defparam \r_3[24]~I .input_register_mode = "none";
defparam \r_3[24]~I .input_sync_reset = "none";
defparam \r_3[24]~I .oe_async_reset = "none";
defparam \r_3[24]~I .oe_power_up = "low";
defparam \r_3[24]~I .oe_register_mode = "none";
defparam \r_3[24]~I .oe_sync_reset = "none";
defparam \r_3[24]~I .operation_mode = "output";
defparam \r_3[24]~I .output_async_reset = "none";
defparam \r_3[24]~I .output_power_up = "low";
defparam \r_3[24]~I .output_register_mode = "none";
defparam \r_3[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[25]~I (
	.datain(\RegFetchUnit|PR1|reg[2][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[25]));
// synopsys translate_off
defparam \r_3[25]~I .input_async_reset = "none";
defparam \r_3[25]~I .input_power_up = "low";
defparam \r_3[25]~I .input_register_mode = "none";
defparam \r_3[25]~I .input_sync_reset = "none";
defparam \r_3[25]~I .oe_async_reset = "none";
defparam \r_3[25]~I .oe_power_up = "low";
defparam \r_3[25]~I .oe_register_mode = "none";
defparam \r_3[25]~I .oe_sync_reset = "none";
defparam \r_3[25]~I .operation_mode = "output";
defparam \r_3[25]~I .output_async_reset = "none";
defparam \r_3[25]~I .output_power_up = "low";
defparam \r_3[25]~I .output_register_mode = "none";
defparam \r_3[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[26]~I (
	.datain(\RegFetchUnit|PR1|reg[2][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[26]));
// synopsys translate_off
defparam \r_3[26]~I .input_async_reset = "none";
defparam \r_3[26]~I .input_power_up = "low";
defparam \r_3[26]~I .input_register_mode = "none";
defparam \r_3[26]~I .input_sync_reset = "none";
defparam \r_3[26]~I .oe_async_reset = "none";
defparam \r_3[26]~I .oe_power_up = "low";
defparam \r_3[26]~I .oe_register_mode = "none";
defparam \r_3[26]~I .oe_sync_reset = "none";
defparam \r_3[26]~I .operation_mode = "output";
defparam \r_3[26]~I .output_async_reset = "none";
defparam \r_3[26]~I .output_power_up = "low";
defparam \r_3[26]~I .output_register_mode = "none";
defparam \r_3[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[27]~I (
	.datain(\RegFetchUnit|PR1|reg[2][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[27]));
// synopsys translate_off
defparam \r_3[27]~I .input_async_reset = "none";
defparam \r_3[27]~I .input_power_up = "low";
defparam \r_3[27]~I .input_register_mode = "none";
defparam \r_3[27]~I .input_sync_reset = "none";
defparam \r_3[27]~I .oe_async_reset = "none";
defparam \r_3[27]~I .oe_power_up = "low";
defparam \r_3[27]~I .oe_register_mode = "none";
defparam \r_3[27]~I .oe_sync_reset = "none";
defparam \r_3[27]~I .operation_mode = "output";
defparam \r_3[27]~I .output_async_reset = "none";
defparam \r_3[27]~I .output_power_up = "low";
defparam \r_3[27]~I .output_register_mode = "none";
defparam \r_3[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[28]~I (
	.datain(\RegFetchUnit|PR1|reg[2][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[28]));
// synopsys translate_off
defparam \r_3[28]~I .input_async_reset = "none";
defparam \r_3[28]~I .input_power_up = "low";
defparam \r_3[28]~I .input_register_mode = "none";
defparam \r_3[28]~I .input_sync_reset = "none";
defparam \r_3[28]~I .oe_async_reset = "none";
defparam \r_3[28]~I .oe_power_up = "low";
defparam \r_3[28]~I .oe_register_mode = "none";
defparam \r_3[28]~I .oe_sync_reset = "none";
defparam \r_3[28]~I .operation_mode = "output";
defparam \r_3[28]~I .output_async_reset = "none";
defparam \r_3[28]~I .output_power_up = "low";
defparam \r_3[28]~I .output_register_mode = "none";
defparam \r_3[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[29]~I (
	.datain(\RegFetchUnit|PR1|reg[2][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[29]));
// synopsys translate_off
defparam \r_3[29]~I .input_async_reset = "none";
defparam \r_3[29]~I .input_power_up = "low";
defparam \r_3[29]~I .input_register_mode = "none";
defparam \r_3[29]~I .input_sync_reset = "none";
defparam \r_3[29]~I .oe_async_reset = "none";
defparam \r_3[29]~I .oe_power_up = "low";
defparam \r_3[29]~I .oe_register_mode = "none";
defparam \r_3[29]~I .oe_sync_reset = "none";
defparam \r_3[29]~I .operation_mode = "output";
defparam \r_3[29]~I .output_async_reset = "none";
defparam \r_3[29]~I .output_power_up = "low";
defparam \r_3[29]~I .output_register_mode = "none";
defparam \r_3[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[30]~I (
	.datain(\RegFetchUnit|PR1|reg[2][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[30]));
// synopsys translate_off
defparam \r_3[30]~I .input_async_reset = "none";
defparam \r_3[30]~I .input_power_up = "low";
defparam \r_3[30]~I .input_register_mode = "none";
defparam \r_3[30]~I .input_sync_reset = "none";
defparam \r_3[30]~I .oe_async_reset = "none";
defparam \r_3[30]~I .oe_power_up = "low";
defparam \r_3[30]~I .oe_register_mode = "none";
defparam \r_3[30]~I .oe_sync_reset = "none";
defparam \r_3[30]~I .operation_mode = "output";
defparam \r_3[30]~I .output_async_reset = "none";
defparam \r_3[30]~I .output_power_up = "low";
defparam \r_3[30]~I .output_register_mode = "none";
defparam \r_3[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r_3[31]~I (
	.datain(\RegFetchUnit|PR1|reg[2][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_3[31]));
// synopsys translate_off
defparam \r_3[31]~I .input_async_reset = "none";
defparam \r_3[31]~I .input_power_up = "low";
defparam \r_3[31]~I .input_register_mode = "none";
defparam \r_3[31]~I .input_sync_reset = "none";
defparam \r_3[31]~I .oe_async_reset = "none";
defparam \r_3[31]~I .oe_power_up = "low";
defparam \r_3[31]~I .oe_register_mode = "none";
defparam \r_3[31]~I .oe_sync_reset = "none";
defparam \r_3[31]~I .operation_mode = "output";
defparam \r_3[31]~I .output_async_reset = "none";
defparam \r_3[31]~I .output_power_up = "low";
defparam \r_3[31]~I .output_register_mode = "none";
defparam \r_3[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[0]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[0]));
// synopsys translate_off
defparam \dataOut_1[0]~I .input_async_reset = "none";
defparam \dataOut_1[0]~I .input_power_up = "low";
defparam \dataOut_1[0]~I .input_register_mode = "none";
defparam \dataOut_1[0]~I .input_sync_reset = "none";
defparam \dataOut_1[0]~I .oe_async_reset = "none";
defparam \dataOut_1[0]~I .oe_power_up = "low";
defparam \dataOut_1[0]~I .oe_register_mode = "none";
defparam \dataOut_1[0]~I .oe_sync_reset = "none";
defparam \dataOut_1[0]~I .operation_mode = "output";
defparam \dataOut_1[0]~I .output_async_reset = "none";
defparam \dataOut_1[0]~I .output_power_up = "low";
defparam \dataOut_1[0]~I .output_register_mode = "none";
defparam \dataOut_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[1]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[1]));
// synopsys translate_off
defparam \dataOut_1[1]~I .input_async_reset = "none";
defparam \dataOut_1[1]~I .input_power_up = "low";
defparam \dataOut_1[1]~I .input_register_mode = "none";
defparam \dataOut_1[1]~I .input_sync_reset = "none";
defparam \dataOut_1[1]~I .oe_async_reset = "none";
defparam \dataOut_1[1]~I .oe_power_up = "low";
defparam \dataOut_1[1]~I .oe_register_mode = "none";
defparam \dataOut_1[1]~I .oe_sync_reset = "none";
defparam \dataOut_1[1]~I .operation_mode = "output";
defparam \dataOut_1[1]~I .output_async_reset = "none";
defparam \dataOut_1[1]~I .output_power_up = "low";
defparam \dataOut_1[1]~I .output_register_mode = "none";
defparam \dataOut_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[2]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[2]));
// synopsys translate_off
defparam \dataOut_1[2]~I .input_async_reset = "none";
defparam \dataOut_1[2]~I .input_power_up = "low";
defparam \dataOut_1[2]~I .input_register_mode = "none";
defparam \dataOut_1[2]~I .input_sync_reset = "none";
defparam \dataOut_1[2]~I .oe_async_reset = "none";
defparam \dataOut_1[2]~I .oe_power_up = "low";
defparam \dataOut_1[2]~I .oe_register_mode = "none";
defparam \dataOut_1[2]~I .oe_sync_reset = "none";
defparam \dataOut_1[2]~I .operation_mode = "output";
defparam \dataOut_1[2]~I .output_async_reset = "none";
defparam \dataOut_1[2]~I .output_power_up = "low";
defparam \dataOut_1[2]~I .output_register_mode = "none";
defparam \dataOut_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[3]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[3]));
// synopsys translate_off
defparam \dataOut_1[3]~I .input_async_reset = "none";
defparam \dataOut_1[3]~I .input_power_up = "low";
defparam \dataOut_1[3]~I .input_register_mode = "none";
defparam \dataOut_1[3]~I .input_sync_reset = "none";
defparam \dataOut_1[3]~I .oe_async_reset = "none";
defparam \dataOut_1[3]~I .oe_power_up = "low";
defparam \dataOut_1[3]~I .oe_register_mode = "none";
defparam \dataOut_1[3]~I .oe_sync_reset = "none";
defparam \dataOut_1[3]~I .operation_mode = "output";
defparam \dataOut_1[3]~I .output_async_reset = "none";
defparam \dataOut_1[3]~I .output_power_up = "low";
defparam \dataOut_1[3]~I .output_register_mode = "none";
defparam \dataOut_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[4]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[4]));
// synopsys translate_off
defparam \dataOut_1[4]~I .input_async_reset = "none";
defparam \dataOut_1[4]~I .input_power_up = "low";
defparam \dataOut_1[4]~I .input_register_mode = "none";
defparam \dataOut_1[4]~I .input_sync_reset = "none";
defparam \dataOut_1[4]~I .oe_async_reset = "none";
defparam \dataOut_1[4]~I .oe_power_up = "low";
defparam \dataOut_1[4]~I .oe_register_mode = "none";
defparam \dataOut_1[4]~I .oe_sync_reset = "none";
defparam \dataOut_1[4]~I .operation_mode = "output";
defparam \dataOut_1[4]~I .output_async_reset = "none";
defparam \dataOut_1[4]~I .output_power_up = "low";
defparam \dataOut_1[4]~I .output_register_mode = "none";
defparam \dataOut_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[5]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[5]));
// synopsys translate_off
defparam \dataOut_1[5]~I .input_async_reset = "none";
defparam \dataOut_1[5]~I .input_power_up = "low";
defparam \dataOut_1[5]~I .input_register_mode = "none";
defparam \dataOut_1[5]~I .input_sync_reset = "none";
defparam \dataOut_1[5]~I .oe_async_reset = "none";
defparam \dataOut_1[5]~I .oe_power_up = "low";
defparam \dataOut_1[5]~I .oe_register_mode = "none";
defparam \dataOut_1[5]~I .oe_sync_reset = "none";
defparam \dataOut_1[5]~I .operation_mode = "output";
defparam \dataOut_1[5]~I .output_async_reset = "none";
defparam \dataOut_1[5]~I .output_power_up = "low";
defparam \dataOut_1[5]~I .output_register_mode = "none";
defparam \dataOut_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[6]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[6]));
// synopsys translate_off
defparam \dataOut_1[6]~I .input_async_reset = "none";
defparam \dataOut_1[6]~I .input_power_up = "low";
defparam \dataOut_1[6]~I .input_register_mode = "none";
defparam \dataOut_1[6]~I .input_sync_reset = "none";
defparam \dataOut_1[6]~I .oe_async_reset = "none";
defparam \dataOut_1[6]~I .oe_power_up = "low";
defparam \dataOut_1[6]~I .oe_register_mode = "none";
defparam \dataOut_1[6]~I .oe_sync_reset = "none";
defparam \dataOut_1[6]~I .operation_mode = "output";
defparam \dataOut_1[6]~I .output_async_reset = "none";
defparam \dataOut_1[6]~I .output_power_up = "low";
defparam \dataOut_1[6]~I .output_register_mode = "none";
defparam \dataOut_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[7]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[7]));
// synopsys translate_off
defparam \dataOut_1[7]~I .input_async_reset = "none";
defparam \dataOut_1[7]~I .input_power_up = "low";
defparam \dataOut_1[7]~I .input_register_mode = "none";
defparam \dataOut_1[7]~I .input_sync_reset = "none";
defparam \dataOut_1[7]~I .oe_async_reset = "none";
defparam \dataOut_1[7]~I .oe_power_up = "low";
defparam \dataOut_1[7]~I .oe_register_mode = "none";
defparam \dataOut_1[7]~I .oe_sync_reset = "none";
defparam \dataOut_1[7]~I .operation_mode = "output";
defparam \dataOut_1[7]~I .output_async_reset = "none";
defparam \dataOut_1[7]~I .output_power_up = "low";
defparam \dataOut_1[7]~I .output_register_mode = "none";
defparam \dataOut_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[8]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[8]));
// synopsys translate_off
defparam \dataOut_1[8]~I .input_async_reset = "none";
defparam \dataOut_1[8]~I .input_power_up = "low";
defparam \dataOut_1[8]~I .input_register_mode = "none";
defparam \dataOut_1[8]~I .input_sync_reset = "none";
defparam \dataOut_1[8]~I .oe_async_reset = "none";
defparam \dataOut_1[8]~I .oe_power_up = "low";
defparam \dataOut_1[8]~I .oe_register_mode = "none";
defparam \dataOut_1[8]~I .oe_sync_reset = "none";
defparam \dataOut_1[8]~I .operation_mode = "output";
defparam \dataOut_1[8]~I .output_async_reset = "none";
defparam \dataOut_1[8]~I .output_power_up = "low";
defparam \dataOut_1[8]~I .output_register_mode = "none";
defparam \dataOut_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[9]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[9]));
// synopsys translate_off
defparam \dataOut_1[9]~I .input_async_reset = "none";
defparam \dataOut_1[9]~I .input_power_up = "low";
defparam \dataOut_1[9]~I .input_register_mode = "none";
defparam \dataOut_1[9]~I .input_sync_reset = "none";
defparam \dataOut_1[9]~I .oe_async_reset = "none";
defparam \dataOut_1[9]~I .oe_power_up = "low";
defparam \dataOut_1[9]~I .oe_register_mode = "none";
defparam \dataOut_1[9]~I .oe_sync_reset = "none";
defparam \dataOut_1[9]~I .operation_mode = "output";
defparam \dataOut_1[9]~I .output_async_reset = "none";
defparam \dataOut_1[9]~I .output_power_up = "low";
defparam \dataOut_1[9]~I .output_register_mode = "none";
defparam \dataOut_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[10]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[10]));
// synopsys translate_off
defparam \dataOut_1[10]~I .input_async_reset = "none";
defparam \dataOut_1[10]~I .input_power_up = "low";
defparam \dataOut_1[10]~I .input_register_mode = "none";
defparam \dataOut_1[10]~I .input_sync_reset = "none";
defparam \dataOut_1[10]~I .oe_async_reset = "none";
defparam \dataOut_1[10]~I .oe_power_up = "low";
defparam \dataOut_1[10]~I .oe_register_mode = "none";
defparam \dataOut_1[10]~I .oe_sync_reset = "none";
defparam \dataOut_1[10]~I .operation_mode = "output";
defparam \dataOut_1[10]~I .output_async_reset = "none";
defparam \dataOut_1[10]~I .output_power_up = "low";
defparam \dataOut_1[10]~I .output_register_mode = "none";
defparam \dataOut_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[11]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[11]));
// synopsys translate_off
defparam \dataOut_1[11]~I .input_async_reset = "none";
defparam \dataOut_1[11]~I .input_power_up = "low";
defparam \dataOut_1[11]~I .input_register_mode = "none";
defparam \dataOut_1[11]~I .input_sync_reset = "none";
defparam \dataOut_1[11]~I .oe_async_reset = "none";
defparam \dataOut_1[11]~I .oe_power_up = "low";
defparam \dataOut_1[11]~I .oe_register_mode = "none";
defparam \dataOut_1[11]~I .oe_sync_reset = "none";
defparam \dataOut_1[11]~I .operation_mode = "output";
defparam \dataOut_1[11]~I .output_async_reset = "none";
defparam \dataOut_1[11]~I .output_power_up = "low";
defparam \dataOut_1[11]~I .output_register_mode = "none";
defparam \dataOut_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[12]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[12]));
// synopsys translate_off
defparam \dataOut_1[12]~I .input_async_reset = "none";
defparam \dataOut_1[12]~I .input_power_up = "low";
defparam \dataOut_1[12]~I .input_register_mode = "none";
defparam \dataOut_1[12]~I .input_sync_reset = "none";
defparam \dataOut_1[12]~I .oe_async_reset = "none";
defparam \dataOut_1[12]~I .oe_power_up = "low";
defparam \dataOut_1[12]~I .oe_register_mode = "none";
defparam \dataOut_1[12]~I .oe_sync_reset = "none";
defparam \dataOut_1[12]~I .operation_mode = "output";
defparam \dataOut_1[12]~I .output_async_reset = "none";
defparam \dataOut_1[12]~I .output_power_up = "low";
defparam \dataOut_1[12]~I .output_register_mode = "none";
defparam \dataOut_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[13]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[13]));
// synopsys translate_off
defparam \dataOut_1[13]~I .input_async_reset = "none";
defparam \dataOut_1[13]~I .input_power_up = "low";
defparam \dataOut_1[13]~I .input_register_mode = "none";
defparam \dataOut_1[13]~I .input_sync_reset = "none";
defparam \dataOut_1[13]~I .oe_async_reset = "none";
defparam \dataOut_1[13]~I .oe_power_up = "low";
defparam \dataOut_1[13]~I .oe_register_mode = "none";
defparam \dataOut_1[13]~I .oe_sync_reset = "none";
defparam \dataOut_1[13]~I .operation_mode = "output";
defparam \dataOut_1[13]~I .output_async_reset = "none";
defparam \dataOut_1[13]~I .output_power_up = "low";
defparam \dataOut_1[13]~I .output_register_mode = "none";
defparam \dataOut_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[14]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[14]));
// synopsys translate_off
defparam \dataOut_1[14]~I .input_async_reset = "none";
defparam \dataOut_1[14]~I .input_power_up = "low";
defparam \dataOut_1[14]~I .input_register_mode = "none";
defparam \dataOut_1[14]~I .input_sync_reset = "none";
defparam \dataOut_1[14]~I .oe_async_reset = "none";
defparam \dataOut_1[14]~I .oe_power_up = "low";
defparam \dataOut_1[14]~I .oe_register_mode = "none";
defparam \dataOut_1[14]~I .oe_sync_reset = "none";
defparam \dataOut_1[14]~I .operation_mode = "output";
defparam \dataOut_1[14]~I .output_async_reset = "none";
defparam \dataOut_1[14]~I .output_power_up = "low";
defparam \dataOut_1[14]~I .output_register_mode = "none";
defparam \dataOut_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[15]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[15]));
// synopsys translate_off
defparam \dataOut_1[15]~I .input_async_reset = "none";
defparam \dataOut_1[15]~I .input_power_up = "low";
defparam \dataOut_1[15]~I .input_register_mode = "none";
defparam \dataOut_1[15]~I .input_sync_reset = "none";
defparam \dataOut_1[15]~I .oe_async_reset = "none";
defparam \dataOut_1[15]~I .oe_power_up = "low";
defparam \dataOut_1[15]~I .oe_register_mode = "none";
defparam \dataOut_1[15]~I .oe_sync_reset = "none";
defparam \dataOut_1[15]~I .operation_mode = "output";
defparam \dataOut_1[15]~I .output_async_reset = "none";
defparam \dataOut_1[15]~I .output_power_up = "low";
defparam \dataOut_1[15]~I .output_register_mode = "none";
defparam \dataOut_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[16]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[16]));
// synopsys translate_off
defparam \dataOut_1[16]~I .input_async_reset = "none";
defparam \dataOut_1[16]~I .input_power_up = "low";
defparam \dataOut_1[16]~I .input_register_mode = "none";
defparam \dataOut_1[16]~I .input_sync_reset = "none";
defparam \dataOut_1[16]~I .oe_async_reset = "none";
defparam \dataOut_1[16]~I .oe_power_up = "low";
defparam \dataOut_1[16]~I .oe_register_mode = "none";
defparam \dataOut_1[16]~I .oe_sync_reset = "none";
defparam \dataOut_1[16]~I .operation_mode = "output";
defparam \dataOut_1[16]~I .output_async_reset = "none";
defparam \dataOut_1[16]~I .output_power_up = "low";
defparam \dataOut_1[16]~I .output_register_mode = "none";
defparam \dataOut_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[17]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[17]));
// synopsys translate_off
defparam \dataOut_1[17]~I .input_async_reset = "none";
defparam \dataOut_1[17]~I .input_power_up = "low";
defparam \dataOut_1[17]~I .input_register_mode = "none";
defparam \dataOut_1[17]~I .input_sync_reset = "none";
defparam \dataOut_1[17]~I .oe_async_reset = "none";
defparam \dataOut_1[17]~I .oe_power_up = "low";
defparam \dataOut_1[17]~I .oe_register_mode = "none";
defparam \dataOut_1[17]~I .oe_sync_reset = "none";
defparam \dataOut_1[17]~I .operation_mode = "output";
defparam \dataOut_1[17]~I .output_async_reset = "none";
defparam \dataOut_1[17]~I .output_power_up = "low";
defparam \dataOut_1[17]~I .output_register_mode = "none";
defparam \dataOut_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[18]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[18]));
// synopsys translate_off
defparam \dataOut_1[18]~I .input_async_reset = "none";
defparam \dataOut_1[18]~I .input_power_up = "low";
defparam \dataOut_1[18]~I .input_register_mode = "none";
defparam \dataOut_1[18]~I .input_sync_reset = "none";
defparam \dataOut_1[18]~I .oe_async_reset = "none";
defparam \dataOut_1[18]~I .oe_power_up = "low";
defparam \dataOut_1[18]~I .oe_register_mode = "none";
defparam \dataOut_1[18]~I .oe_sync_reset = "none";
defparam \dataOut_1[18]~I .operation_mode = "output";
defparam \dataOut_1[18]~I .output_async_reset = "none";
defparam \dataOut_1[18]~I .output_power_up = "low";
defparam \dataOut_1[18]~I .output_register_mode = "none";
defparam \dataOut_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[19]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[19]));
// synopsys translate_off
defparam \dataOut_1[19]~I .input_async_reset = "none";
defparam \dataOut_1[19]~I .input_power_up = "low";
defparam \dataOut_1[19]~I .input_register_mode = "none";
defparam \dataOut_1[19]~I .input_sync_reset = "none";
defparam \dataOut_1[19]~I .oe_async_reset = "none";
defparam \dataOut_1[19]~I .oe_power_up = "low";
defparam \dataOut_1[19]~I .oe_register_mode = "none";
defparam \dataOut_1[19]~I .oe_sync_reset = "none";
defparam \dataOut_1[19]~I .operation_mode = "output";
defparam \dataOut_1[19]~I .output_async_reset = "none";
defparam \dataOut_1[19]~I .output_power_up = "low";
defparam \dataOut_1[19]~I .output_register_mode = "none";
defparam \dataOut_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[20]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[20]));
// synopsys translate_off
defparam \dataOut_1[20]~I .input_async_reset = "none";
defparam \dataOut_1[20]~I .input_power_up = "low";
defparam \dataOut_1[20]~I .input_register_mode = "none";
defparam \dataOut_1[20]~I .input_sync_reset = "none";
defparam \dataOut_1[20]~I .oe_async_reset = "none";
defparam \dataOut_1[20]~I .oe_power_up = "low";
defparam \dataOut_1[20]~I .oe_register_mode = "none";
defparam \dataOut_1[20]~I .oe_sync_reset = "none";
defparam \dataOut_1[20]~I .operation_mode = "output";
defparam \dataOut_1[20]~I .output_async_reset = "none";
defparam \dataOut_1[20]~I .output_power_up = "low";
defparam \dataOut_1[20]~I .output_register_mode = "none";
defparam \dataOut_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[21]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[21]));
// synopsys translate_off
defparam \dataOut_1[21]~I .input_async_reset = "none";
defparam \dataOut_1[21]~I .input_power_up = "low";
defparam \dataOut_1[21]~I .input_register_mode = "none";
defparam \dataOut_1[21]~I .input_sync_reset = "none";
defparam \dataOut_1[21]~I .oe_async_reset = "none";
defparam \dataOut_1[21]~I .oe_power_up = "low";
defparam \dataOut_1[21]~I .oe_register_mode = "none";
defparam \dataOut_1[21]~I .oe_sync_reset = "none";
defparam \dataOut_1[21]~I .operation_mode = "output";
defparam \dataOut_1[21]~I .output_async_reset = "none";
defparam \dataOut_1[21]~I .output_power_up = "low";
defparam \dataOut_1[21]~I .output_register_mode = "none";
defparam \dataOut_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[22]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[22]));
// synopsys translate_off
defparam \dataOut_1[22]~I .input_async_reset = "none";
defparam \dataOut_1[22]~I .input_power_up = "low";
defparam \dataOut_1[22]~I .input_register_mode = "none";
defparam \dataOut_1[22]~I .input_sync_reset = "none";
defparam \dataOut_1[22]~I .oe_async_reset = "none";
defparam \dataOut_1[22]~I .oe_power_up = "low";
defparam \dataOut_1[22]~I .oe_register_mode = "none";
defparam \dataOut_1[22]~I .oe_sync_reset = "none";
defparam \dataOut_1[22]~I .operation_mode = "output";
defparam \dataOut_1[22]~I .output_async_reset = "none";
defparam \dataOut_1[22]~I .output_power_up = "low";
defparam \dataOut_1[22]~I .output_register_mode = "none";
defparam \dataOut_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[23]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[23]));
// synopsys translate_off
defparam \dataOut_1[23]~I .input_async_reset = "none";
defparam \dataOut_1[23]~I .input_power_up = "low";
defparam \dataOut_1[23]~I .input_register_mode = "none";
defparam \dataOut_1[23]~I .input_sync_reset = "none";
defparam \dataOut_1[23]~I .oe_async_reset = "none";
defparam \dataOut_1[23]~I .oe_power_up = "low";
defparam \dataOut_1[23]~I .oe_register_mode = "none";
defparam \dataOut_1[23]~I .oe_sync_reset = "none";
defparam \dataOut_1[23]~I .operation_mode = "output";
defparam \dataOut_1[23]~I .output_async_reset = "none";
defparam \dataOut_1[23]~I .output_power_up = "low";
defparam \dataOut_1[23]~I .output_register_mode = "none";
defparam \dataOut_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[24]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[24]));
// synopsys translate_off
defparam \dataOut_1[24]~I .input_async_reset = "none";
defparam \dataOut_1[24]~I .input_power_up = "low";
defparam \dataOut_1[24]~I .input_register_mode = "none";
defparam \dataOut_1[24]~I .input_sync_reset = "none";
defparam \dataOut_1[24]~I .oe_async_reset = "none";
defparam \dataOut_1[24]~I .oe_power_up = "low";
defparam \dataOut_1[24]~I .oe_register_mode = "none";
defparam \dataOut_1[24]~I .oe_sync_reset = "none";
defparam \dataOut_1[24]~I .operation_mode = "output";
defparam \dataOut_1[24]~I .output_async_reset = "none";
defparam \dataOut_1[24]~I .output_power_up = "low";
defparam \dataOut_1[24]~I .output_register_mode = "none";
defparam \dataOut_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[25]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[25]));
// synopsys translate_off
defparam \dataOut_1[25]~I .input_async_reset = "none";
defparam \dataOut_1[25]~I .input_power_up = "low";
defparam \dataOut_1[25]~I .input_register_mode = "none";
defparam \dataOut_1[25]~I .input_sync_reset = "none";
defparam \dataOut_1[25]~I .oe_async_reset = "none";
defparam \dataOut_1[25]~I .oe_power_up = "low";
defparam \dataOut_1[25]~I .oe_register_mode = "none";
defparam \dataOut_1[25]~I .oe_sync_reset = "none";
defparam \dataOut_1[25]~I .operation_mode = "output";
defparam \dataOut_1[25]~I .output_async_reset = "none";
defparam \dataOut_1[25]~I .output_power_up = "low";
defparam \dataOut_1[25]~I .output_register_mode = "none";
defparam \dataOut_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[26]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[26]));
// synopsys translate_off
defparam \dataOut_1[26]~I .input_async_reset = "none";
defparam \dataOut_1[26]~I .input_power_up = "low";
defparam \dataOut_1[26]~I .input_register_mode = "none";
defparam \dataOut_1[26]~I .input_sync_reset = "none";
defparam \dataOut_1[26]~I .oe_async_reset = "none";
defparam \dataOut_1[26]~I .oe_power_up = "low";
defparam \dataOut_1[26]~I .oe_register_mode = "none";
defparam \dataOut_1[26]~I .oe_sync_reset = "none";
defparam \dataOut_1[26]~I .operation_mode = "output";
defparam \dataOut_1[26]~I .output_async_reset = "none";
defparam \dataOut_1[26]~I .output_power_up = "low";
defparam \dataOut_1[26]~I .output_register_mode = "none";
defparam \dataOut_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[27]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[27]));
// synopsys translate_off
defparam \dataOut_1[27]~I .input_async_reset = "none";
defparam \dataOut_1[27]~I .input_power_up = "low";
defparam \dataOut_1[27]~I .input_register_mode = "none";
defparam \dataOut_1[27]~I .input_sync_reset = "none";
defparam \dataOut_1[27]~I .oe_async_reset = "none";
defparam \dataOut_1[27]~I .oe_power_up = "low";
defparam \dataOut_1[27]~I .oe_register_mode = "none";
defparam \dataOut_1[27]~I .oe_sync_reset = "none";
defparam \dataOut_1[27]~I .operation_mode = "output";
defparam \dataOut_1[27]~I .output_async_reset = "none";
defparam \dataOut_1[27]~I .output_power_up = "low";
defparam \dataOut_1[27]~I .output_register_mode = "none";
defparam \dataOut_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[28]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[28]));
// synopsys translate_off
defparam \dataOut_1[28]~I .input_async_reset = "none";
defparam \dataOut_1[28]~I .input_power_up = "low";
defparam \dataOut_1[28]~I .input_register_mode = "none";
defparam \dataOut_1[28]~I .input_sync_reset = "none";
defparam \dataOut_1[28]~I .oe_async_reset = "none";
defparam \dataOut_1[28]~I .oe_power_up = "low";
defparam \dataOut_1[28]~I .oe_register_mode = "none";
defparam \dataOut_1[28]~I .oe_sync_reset = "none";
defparam \dataOut_1[28]~I .operation_mode = "output";
defparam \dataOut_1[28]~I .output_async_reset = "none";
defparam \dataOut_1[28]~I .output_power_up = "low";
defparam \dataOut_1[28]~I .output_register_mode = "none";
defparam \dataOut_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[29]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[29]));
// synopsys translate_off
defparam \dataOut_1[29]~I .input_async_reset = "none";
defparam \dataOut_1[29]~I .input_power_up = "low";
defparam \dataOut_1[29]~I .input_register_mode = "none";
defparam \dataOut_1[29]~I .input_sync_reset = "none";
defparam \dataOut_1[29]~I .oe_async_reset = "none";
defparam \dataOut_1[29]~I .oe_power_up = "low";
defparam \dataOut_1[29]~I .oe_register_mode = "none";
defparam \dataOut_1[29]~I .oe_sync_reset = "none";
defparam \dataOut_1[29]~I .operation_mode = "output";
defparam \dataOut_1[29]~I .output_async_reset = "none";
defparam \dataOut_1[29]~I .output_power_up = "low";
defparam \dataOut_1[29]~I .output_register_mode = "none";
defparam \dataOut_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[30]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[30]));
// synopsys translate_off
defparam \dataOut_1[30]~I .input_async_reset = "none";
defparam \dataOut_1[30]~I .input_power_up = "low";
defparam \dataOut_1[30]~I .input_register_mode = "none";
defparam \dataOut_1[30]~I .input_sync_reset = "none";
defparam \dataOut_1[30]~I .oe_async_reset = "none";
defparam \dataOut_1[30]~I .oe_power_up = "low";
defparam \dataOut_1[30]~I .oe_register_mode = "none";
defparam \dataOut_1[30]~I .oe_sync_reset = "none";
defparam \dataOut_1[30]~I .operation_mode = "output";
defparam \dataOut_1[30]~I .output_async_reset = "none";
defparam \dataOut_1[30]~I .output_power_up = "low";
defparam \dataOut_1[30]~I .output_register_mode = "none";
defparam \dataOut_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_1[31]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[0][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_1[31]));
// synopsys translate_off
defparam \dataOut_1[31]~I .input_async_reset = "none";
defparam \dataOut_1[31]~I .input_power_up = "low";
defparam \dataOut_1[31]~I .input_register_mode = "none";
defparam \dataOut_1[31]~I .input_sync_reset = "none";
defparam \dataOut_1[31]~I .oe_async_reset = "none";
defparam \dataOut_1[31]~I .oe_power_up = "low";
defparam \dataOut_1[31]~I .oe_register_mode = "none";
defparam \dataOut_1[31]~I .oe_sync_reset = "none";
defparam \dataOut_1[31]~I .operation_mode = "output";
defparam \dataOut_1[31]~I .output_async_reset = "none";
defparam \dataOut_1[31]~I .output_power_up = "low";
defparam \dataOut_1[31]~I .output_register_mode = "none";
defparam \dataOut_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[0]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[0]));
// synopsys translate_off
defparam \dataOut_2[0]~I .input_async_reset = "none";
defparam \dataOut_2[0]~I .input_power_up = "low";
defparam \dataOut_2[0]~I .input_register_mode = "none";
defparam \dataOut_2[0]~I .input_sync_reset = "none";
defparam \dataOut_2[0]~I .oe_async_reset = "none";
defparam \dataOut_2[0]~I .oe_power_up = "low";
defparam \dataOut_2[0]~I .oe_register_mode = "none";
defparam \dataOut_2[0]~I .oe_sync_reset = "none";
defparam \dataOut_2[0]~I .operation_mode = "output";
defparam \dataOut_2[0]~I .output_async_reset = "none";
defparam \dataOut_2[0]~I .output_power_up = "low";
defparam \dataOut_2[0]~I .output_register_mode = "none";
defparam \dataOut_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[1]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[1]));
// synopsys translate_off
defparam \dataOut_2[1]~I .input_async_reset = "none";
defparam \dataOut_2[1]~I .input_power_up = "low";
defparam \dataOut_2[1]~I .input_register_mode = "none";
defparam \dataOut_2[1]~I .input_sync_reset = "none";
defparam \dataOut_2[1]~I .oe_async_reset = "none";
defparam \dataOut_2[1]~I .oe_power_up = "low";
defparam \dataOut_2[1]~I .oe_register_mode = "none";
defparam \dataOut_2[1]~I .oe_sync_reset = "none";
defparam \dataOut_2[1]~I .operation_mode = "output";
defparam \dataOut_2[1]~I .output_async_reset = "none";
defparam \dataOut_2[1]~I .output_power_up = "low";
defparam \dataOut_2[1]~I .output_register_mode = "none";
defparam \dataOut_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[2]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[2]));
// synopsys translate_off
defparam \dataOut_2[2]~I .input_async_reset = "none";
defparam \dataOut_2[2]~I .input_power_up = "low";
defparam \dataOut_2[2]~I .input_register_mode = "none";
defparam \dataOut_2[2]~I .input_sync_reset = "none";
defparam \dataOut_2[2]~I .oe_async_reset = "none";
defparam \dataOut_2[2]~I .oe_power_up = "low";
defparam \dataOut_2[2]~I .oe_register_mode = "none";
defparam \dataOut_2[2]~I .oe_sync_reset = "none";
defparam \dataOut_2[2]~I .operation_mode = "output";
defparam \dataOut_2[2]~I .output_async_reset = "none";
defparam \dataOut_2[2]~I .output_power_up = "low";
defparam \dataOut_2[2]~I .output_register_mode = "none";
defparam \dataOut_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[3]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[3]));
// synopsys translate_off
defparam \dataOut_2[3]~I .input_async_reset = "none";
defparam \dataOut_2[3]~I .input_power_up = "low";
defparam \dataOut_2[3]~I .input_register_mode = "none";
defparam \dataOut_2[3]~I .input_sync_reset = "none";
defparam \dataOut_2[3]~I .oe_async_reset = "none";
defparam \dataOut_2[3]~I .oe_power_up = "low";
defparam \dataOut_2[3]~I .oe_register_mode = "none";
defparam \dataOut_2[3]~I .oe_sync_reset = "none";
defparam \dataOut_2[3]~I .operation_mode = "output";
defparam \dataOut_2[3]~I .output_async_reset = "none";
defparam \dataOut_2[3]~I .output_power_up = "low";
defparam \dataOut_2[3]~I .output_register_mode = "none";
defparam \dataOut_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[4]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[4]));
// synopsys translate_off
defparam \dataOut_2[4]~I .input_async_reset = "none";
defparam \dataOut_2[4]~I .input_power_up = "low";
defparam \dataOut_2[4]~I .input_register_mode = "none";
defparam \dataOut_2[4]~I .input_sync_reset = "none";
defparam \dataOut_2[4]~I .oe_async_reset = "none";
defparam \dataOut_2[4]~I .oe_power_up = "low";
defparam \dataOut_2[4]~I .oe_register_mode = "none";
defparam \dataOut_2[4]~I .oe_sync_reset = "none";
defparam \dataOut_2[4]~I .operation_mode = "output";
defparam \dataOut_2[4]~I .output_async_reset = "none";
defparam \dataOut_2[4]~I .output_power_up = "low";
defparam \dataOut_2[4]~I .output_register_mode = "none";
defparam \dataOut_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[5]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[5]));
// synopsys translate_off
defparam \dataOut_2[5]~I .input_async_reset = "none";
defparam \dataOut_2[5]~I .input_power_up = "low";
defparam \dataOut_2[5]~I .input_register_mode = "none";
defparam \dataOut_2[5]~I .input_sync_reset = "none";
defparam \dataOut_2[5]~I .oe_async_reset = "none";
defparam \dataOut_2[5]~I .oe_power_up = "low";
defparam \dataOut_2[5]~I .oe_register_mode = "none";
defparam \dataOut_2[5]~I .oe_sync_reset = "none";
defparam \dataOut_2[5]~I .operation_mode = "output";
defparam \dataOut_2[5]~I .output_async_reset = "none";
defparam \dataOut_2[5]~I .output_power_up = "low";
defparam \dataOut_2[5]~I .output_register_mode = "none";
defparam \dataOut_2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[6]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[6]));
// synopsys translate_off
defparam \dataOut_2[6]~I .input_async_reset = "none";
defparam \dataOut_2[6]~I .input_power_up = "low";
defparam \dataOut_2[6]~I .input_register_mode = "none";
defparam \dataOut_2[6]~I .input_sync_reset = "none";
defparam \dataOut_2[6]~I .oe_async_reset = "none";
defparam \dataOut_2[6]~I .oe_power_up = "low";
defparam \dataOut_2[6]~I .oe_register_mode = "none";
defparam \dataOut_2[6]~I .oe_sync_reset = "none";
defparam \dataOut_2[6]~I .operation_mode = "output";
defparam \dataOut_2[6]~I .output_async_reset = "none";
defparam \dataOut_2[6]~I .output_power_up = "low";
defparam \dataOut_2[6]~I .output_register_mode = "none";
defparam \dataOut_2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[7]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[7]));
// synopsys translate_off
defparam \dataOut_2[7]~I .input_async_reset = "none";
defparam \dataOut_2[7]~I .input_power_up = "low";
defparam \dataOut_2[7]~I .input_register_mode = "none";
defparam \dataOut_2[7]~I .input_sync_reset = "none";
defparam \dataOut_2[7]~I .oe_async_reset = "none";
defparam \dataOut_2[7]~I .oe_power_up = "low";
defparam \dataOut_2[7]~I .oe_register_mode = "none";
defparam \dataOut_2[7]~I .oe_sync_reset = "none";
defparam \dataOut_2[7]~I .operation_mode = "output";
defparam \dataOut_2[7]~I .output_async_reset = "none";
defparam \dataOut_2[7]~I .output_power_up = "low";
defparam \dataOut_2[7]~I .output_register_mode = "none";
defparam \dataOut_2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[8]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[8]));
// synopsys translate_off
defparam \dataOut_2[8]~I .input_async_reset = "none";
defparam \dataOut_2[8]~I .input_power_up = "low";
defparam \dataOut_2[8]~I .input_register_mode = "none";
defparam \dataOut_2[8]~I .input_sync_reset = "none";
defparam \dataOut_2[8]~I .oe_async_reset = "none";
defparam \dataOut_2[8]~I .oe_power_up = "low";
defparam \dataOut_2[8]~I .oe_register_mode = "none";
defparam \dataOut_2[8]~I .oe_sync_reset = "none";
defparam \dataOut_2[8]~I .operation_mode = "output";
defparam \dataOut_2[8]~I .output_async_reset = "none";
defparam \dataOut_2[8]~I .output_power_up = "low";
defparam \dataOut_2[8]~I .output_register_mode = "none";
defparam \dataOut_2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[9]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[9]));
// synopsys translate_off
defparam \dataOut_2[9]~I .input_async_reset = "none";
defparam \dataOut_2[9]~I .input_power_up = "low";
defparam \dataOut_2[9]~I .input_register_mode = "none";
defparam \dataOut_2[9]~I .input_sync_reset = "none";
defparam \dataOut_2[9]~I .oe_async_reset = "none";
defparam \dataOut_2[9]~I .oe_power_up = "low";
defparam \dataOut_2[9]~I .oe_register_mode = "none";
defparam \dataOut_2[9]~I .oe_sync_reset = "none";
defparam \dataOut_2[9]~I .operation_mode = "output";
defparam \dataOut_2[9]~I .output_async_reset = "none";
defparam \dataOut_2[9]~I .output_power_up = "low";
defparam \dataOut_2[9]~I .output_register_mode = "none";
defparam \dataOut_2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[10]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[10]));
// synopsys translate_off
defparam \dataOut_2[10]~I .input_async_reset = "none";
defparam \dataOut_2[10]~I .input_power_up = "low";
defparam \dataOut_2[10]~I .input_register_mode = "none";
defparam \dataOut_2[10]~I .input_sync_reset = "none";
defparam \dataOut_2[10]~I .oe_async_reset = "none";
defparam \dataOut_2[10]~I .oe_power_up = "low";
defparam \dataOut_2[10]~I .oe_register_mode = "none";
defparam \dataOut_2[10]~I .oe_sync_reset = "none";
defparam \dataOut_2[10]~I .operation_mode = "output";
defparam \dataOut_2[10]~I .output_async_reset = "none";
defparam \dataOut_2[10]~I .output_power_up = "low";
defparam \dataOut_2[10]~I .output_register_mode = "none";
defparam \dataOut_2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[11]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[11]));
// synopsys translate_off
defparam \dataOut_2[11]~I .input_async_reset = "none";
defparam \dataOut_2[11]~I .input_power_up = "low";
defparam \dataOut_2[11]~I .input_register_mode = "none";
defparam \dataOut_2[11]~I .input_sync_reset = "none";
defparam \dataOut_2[11]~I .oe_async_reset = "none";
defparam \dataOut_2[11]~I .oe_power_up = "low";
defparam \dataOut_2[11]~I .oe_register_mode = "none";
defparam \dataOut_2[11]~I .oe_sync_reset = "none";
defparam \dataOut_2[11]~I .operation_mode = "output";
defparam \dataOut_2[11]~I .output_async_reset = "none";
defparam \dataOut_2[11]~I .output_power_up = "low";
defparam \dataOut_2[11]~I .output_register_mode = "none";
defparam \dataOut_2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[12]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[12]));
// synopsys translate_off
defparam \dataOut_2[12]~I .input_async_reset = "none";
defparam \dataOut_2[12]~I .input_power_up = "low";
defparam \dataOut_2[12]~I .input_register_mode = "none";
defparam \dataOut_2[12]~I .input_sync_reset = "none";
defparam \dataOut_2[12]~I .oe_async_reset = "none";
defparam \dataOut_2[12]~I .oe_power_up = "low";
defparam \dataOut_2[12]~I .oe_register_mode = "none";
defparam \dataOut_2[12]~I .oe_sync_reset = "none";
defparam \dataOut_2[12]~I .operation_mode = "output";
defparam \dataOut_2[12]~I .output_async_reset = "none";
defparam \dataOut_2[12]~I .output_power_up = "low";
defparam \dataOut_2[12]~I .output_register_mode = "none";
defparam \dataOut_2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[13]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[13]));
// synopsys translate_off
defparam \dataOut_2[13]~I .input_async_reset = "none";
defparam \dataOut_2[13]~I .input_power_up = "low";
defparam \dataOut_2[13]~I .input_register_mode = "none";
defparam \dataOut_2[13]~I .input_sync_reset = "none";
defparam \dataOut_2[13]~I .oe_async_reset = "none";
defparam \dataOut_2[13]~I .oe_power_up = "low";
defparam \dataOut_2[13]~I .oe_register_mode = "none";
defparam \dataOut_2[13]~I .oe_sync_reset = "none";
defparam \dataOut_2[13]~I .operation_mode = "output";
defparam \dataOut_2[13]~I .output_async_reset = "none";
defparam \dataOut_2[13]~I .output_power_up = "low";
defparam \dataOut_2[13]~I .output_register_mode = "none";
defparam \dataOut_2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[14]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[14]));
// synopsys translate_off
defparam \dataOut_2[14]~I .input_async_reset = "none";
defparam \dataOut_2[14]~I .input_power_up = "low";
defparam \dataOut_2[14]~I .input_register_mode = "none";
defparam \dataOut_2[14]~I .input_sync_reset = "none";
defparam \dataOut_2[14]~I .oe_async_reset = "none";
defparam \dataOut_2[14]~I .oe_power_up = "low";
defparam \dataOut_2[14]~I .oe_register_mode = "none";
defparam \dataOut_2[14]~I .oe_sync_reset = "none";
defparam \dataOut_2[14]~I .operation_mode = "output";
defparam \dataOut_2[14]~I .output_async_reset = "none";
defparam \dataOut_2[14]~I .output_power_up = "low";
defparam \dataOut_2[14]~I .output_register_mode = "none";
defparam \dataOut_2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[15]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[15]));
// synopsys translate_off
defparam \dataOut_2[15]~I .input_async_reset = "none";
defparam \dataOut_2[15]~I .input_power_up = "low";
defparam \dataOut_2[15]~I .input_register_mode = "none";
defparam \dataOut_2[15]~I .input_sync_reset = "none";
defparam \dataOut_2[15]~I .oe_async_reset = "none";
defparam \dataOut_2[15]~I .oe_power_up = "low";
defparam \dataOut_2[15]~I .oe_register_mode = "none";
defparam \dataOut_2[15]~I .oe_sync_reset = "none";
defparam \dataOut_2[15]~I .operation_mode = "output";
defparam \dataOut_2[15]~I .output_async_reset = "none";
defparam \dataOut_2[15]~I .output_power_up = "low";
defparam \dataOut_2[15]~I .output_register_mode = "none";
defparam \dataOut_2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[16]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[16]));
// synopsys translate_off
defparam \dataOut_2[16]~I .input_async_reset = "none";
defparam \dataOut_2[16]~I .input_power_up = "low";
defparam \dataOut_2[16]~I .input_register_mode = "none";
defparam \dataOut_2[16]~I .input_sync_reset = "none";
defparam \dataOut_2[16]~I .oe_async_reset = "none";
defparam \dataOut_2[16]~I .oe_power_up = "low";
defparam \dataOut_2[16]~I .oe_register_mode = "none";
defparam \dataOut_2[16]~I .oe_sync_reset = "none";
defparam \dataOut_2[16]~I .operation_mode = "output";
defparam \dataOut_2[16]~I .output_async_reset = "none";
defparam \dataOut_2[16]~I .output_power_up = "low";
defparam \dataOut_2[16]~I .output_register_mode = "none";
defparam \dataOut_2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[17]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[17]));
// synopsys translate_off
defparam \dataOut_2[17]~I .input_async_reset = "none";
defparam \dataOut_2[17]~I .input_power_up = "low";
defparam \dataOut_2[17]~I .input_register_mode = "none";
defparam \dataOut_2[17]~I .input_sync_reset = "none";
defparam \dataOut_2[17]~I .oe_async_reset = "none";
defparam \dataOut_2[17]~I .oe_power_up = "low";
defparam \dataOut_2[17]~I .oe_register_mode = "none";
defparam \dataOut_2[17]~I .oe_sync_reset = "none";
defparam \dataOut_2[17]~I .operation_mode = "output";
defparam \dataOut_2[17]~I .output_async_reset = "none";
defparam \dataOut_2[17]~I .output_power_up = "low";
defparam \dataOut_2[17]~I .output_register_mode = "none";
defparam \dataOut_2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[18]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[18]));
// synopsys translate_off
defparam \dataOut_2[18]~I .input_async_reset = "none";
defparam \dataOut_2[18]~I .input_power_up = "low";
defparam \dataOut_2[18]~I .input_register_mode = "none";
defparam \dataOut_2[18]~I .input_sync_reset = "none";
defparam \dataOut_2[18]~I .oe_async_reset = "none";
defparam \dataOut_2[18]~I .oe_power_up = "low";
defparam \dataOut_2[18]~I .oe_register_mode = "none";
defparam \dataOut_2[18]~I .oe_sync_reset = "none";
defparam \dataOut_2[18]~I .operation_mode = "output";
defparam \dataOut_2[18]~I .output_async_reset = "none";
defparam \dataOut_2[18]~I .output_power_up = "low";
defparam \dataOut_2[18]~I .output_register_mode = "none";
defparam \dataOut_2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[19]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[19]));
// synopsys translate_off
defparam \dataOut_2[19]~I .input_async_reset = "none";
defparam \dataOut_2[19]~I .input_power_up = "low";
defparam \dataOut_2[19]~I .input_register_mode = "none";
defparam \dataOut_2[19]~I .input_sync_reset = "none";
defparam \dataOut_2[19]~I .oe_async_reset = "none";
defparam \dataOut_2[19]~I .oe_power_up = "low";
defparam \dataOut_2[19]~I .oe_register_mode = "none";
defparam \dataOut_2[19]~I .oe_sync_reset = "none";
defparam \dataOut_2[19]~I .operation_mode = "output";
defparam \dataOut_2[19]~I .output_async_reset = "none";
defparam \dataOut_2[19]~I .output_power_up = "low";
defparam \dataOut_2[19]~I .output_register_mode = "none";
defparam \dataOut_2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[20]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[20]));
// synopsys translate_off
defparam \dataOut_2[20]~I .input_async_reset = "none";
defparam \dataOut_2[20]~I .input_power_up = "low";
defparam \dataOut_2[20]~I .input_register_mode = "none";
defparam \dataOut_2[20]~I .input_sync_reset = "none";
defparam \dataOut_2[20]~I .oe_async_reset = "none";
defparam \dataOut_2[20]~I .oe_power_up = "low";
defparam \dataOut_2[20]~I .oe_register_mode = "none";
defparam \dataOut_2[20]~I .oe_sync_reset = "none";
defparam \dataOut_2[20]~I .operation_mode = "output";
defparam \dataOut_2[20]~I .output_async_reset = "none";
defparam \dataOut_2[20]~I .output_power_up = "low";
defparam \dataOut_2[20]~I .output_register_mode = "none";
defparam \dataOut_2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[21]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[21]));
// synopsys translate_off
defparam \dataOut_2[21]~I .input_async_reset = "none";
defparam \dataOut_2[21]~I .input_power_up = "low";
defparam \dataOut_2[21]~I .input_register_mode = "none";
defparam \dataOut_2[21]~I .input_sync_reset = "none";
defparam \dataOut_2[21]~I .oe_async_reset = "none";
defparam \dataOut_2[21]~I .oe_power_up = "low";
defparam \dataOut_2[21]~I .oe_register_mode = "none";
defparam \dataOut_2[21]~I .oe_sync_reset = "none";
defparam \dataOut_2[21]~I .operation_mode = "output";
defparam \dataOut_2[21]~I .output_async_reset = "none";
defparam \dataOut_2[21]~I .output_power_up = "low";
defparam \dataOut_2[21]~I .output_register_mode = "none";
defparam \dataOut_2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[22]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[22]));
// synopsys translate_off
defparam \dataOut_2[22]~I .input_async_reset = "none";
defparam \dataOut_2[22]~I .input_power_up = "low";
defparam \dataOut_2[22]~I .input_register_mode = "none";
defparam \dataOut_2[22]~I .input_sync_reset = "none";
defparam \dataOut_2[22]~I .oe_async_reset = "none";
defparam \dataOut_2[22]~I .oe_power_up = "low";
defparam \dataOut_2[22]~I .oe_register_mode = "none";
defparam \dataOut_2[22]~I .oe_sync_reset = "none";
defparam \dataOut_2[22]~I .operation_mode = "output";
defparam \dataOut_2[22]~I .output_async_reset = "none";
defparam \dataOut_2[22]~I .output_power_up = "low";
defparam \dataOut_2[22]~I .output_register_mode = "none";
defparam \dataOut_2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[23]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[23]));
// synopsys translate_off
defparam \dataOut_2[23]~I .input_async_reset = "none";
defparam \dataOut_2[23]~I .input_power_up = "low";
defparam \dataOut_2[23]~I .input_register_mode = "none";
defparam \dataOut_2[23]~I .input_sync_reset = "none";
defparam \dataOut_2[23]~I .oe_async_reset = "none";
defparam \dataOut_2[23]~I .oe_power_up = "low";
defparam \dataOut_2[23]~I .oe_register_mode = "none";
defparam \dataOut_2[23]~I .oe_sync_reset = "none";
defparam \dataOut_2[23]~I .operation_mode = "output";
defparam \dataOut_2[23]~I .output_async_reset = "none";
defparam \dataOut_2[23]~I .output_power_up = "low";
defparam \dataOut_2[23]~I .output_register_mode = "none";
defparam \dataOut_2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[24]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[24]));
// synopsys translate_off
defparam \dataOut_2[24]~I .input_async_reset = "none";
defparam \dataOut_2[24]~I .input_power_up = "low";
defparam \dataOut_2[24]~I .input_register_mode = "none";
defparam \dataOut_2[24]~I .input_sync_reset = "none";
defparam \dataOut_2[24]~I .oe_async_reset = "none";
defparam \dataOut_2[24]~I .oe_power_up = "low";
defparam \dataOut_2[24]~I .oe_register_mode = "none";
defparam \dataOut_2[24]~I .oe_sync_reset = "none";
defparam \dataOut_2[24]~I .operation_mode = "output";
defparam \dataOut_2[24]~I .output_async_reset = "none";
defparam \dataOut_2[24]~I .output_power_up = "low";
defparam \dataOut_2[24]~I .output_register_mode = "none";
defparam \dataOut_2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[25]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[25]));
// synopsys translate_off
defparam \dataOut_2[25]~I .input_async_reset = "none";
defparam \dataOut_2[25]~I .input_power_up = "low";
defparam \dataOut_2[25]~I .input_register_mode = "none";
defparam \dataOut_2[25]~I .input_sync_reset = "none";
defparam \dataOut_2[25]~I .oe_async_reset = "none";
defparam \dataOut_2[25]~I .oe_power_up = "low";
defparam \dataOut_2[25]~I .oe_register_mode = "none";
defparam \dataOut_2[25]~I .oe_sync_reset = "none";
defparam \dataOut_2[25]~I .operation_mode = "output";
defparam \dataOut_2[25]~I .output_async_reset = "none";
defparam \dataOut_2[25]~I .output_power_up = "low";
defparam \dataOut_2[25]~I .output_register_mode = "none";
defparam \dataOut_2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[26]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[26]));
// synopsys translate_off
defparam \dataOut_2[26]~I .input_async_reset = "none";
defparam \dataOut_2[26]~I .input_power_up = "low";
defparam \dataOut_2[26]~I .input_register_mode = "none";
defparam \dataOut_2[26]~I .input_sync_reset = "none";
defparam \dataOut_2[26]~I .oe_async_reset = "none";
defparam \dataOut_2[26]~I .oe_power_up = "low";
defparam \dataOut_2[26]~I .oe_register_mode = "none";
defparam \dataOut_2[26]~I .oe_sync_reset = "none";
defparam \dataOut_2[26]~I .operation_mode = "output";
defparam \dataOut_2[26]~I .output_async_reset = "none";
defparam \dataOut_2[26]~I .output_power_up = "low";
defparam \dataOut_2[26]~I .output_register_mode = "none";
defparam \dataOut_2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[27]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[27]));
// synopsys translate_off
defparam \dataOut_2[27]~I .input_async_reset = "none";
defparam \dataOut_2[27]~I .input_power_up = "low";
defparam \dataOut_2[27]~I .input_register_mode = "none";
defparam \dataOut_2[27]~I .input_sync_reset = "none";
defparam \dataOut_2[27]~I .oe_async_reset = "none";
defparam \dataOut_2[27]~I .oe_power_up = "low";
defparam \dataOut_2[27]~I .oe_register_mode = "none";
defparam \dataOut_2[27]~I .oe_sync_reset = "none";
defparam \dataOut_2[27]~I .operation_mode = "output";
defparam \dataOut_2[27]~I .output_async_reset = "none";
defparam \dataOut_2[27]~I .output_power_up = "low";
defparam \dataOut_2[27]~I .output_register_mode = "none";
defparam \dataOut_2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[28]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[28]));
// synopsys translate_off
defparam \dataOut_2[28]~I .input_async_reset = "none";
defparam \dataOut_2[28]~I .input_power_up = "low";
defparam \dataOut_2[28]~I .input_register_mode = "none";
defparam \dataOut_2[28]~I .input_sync_reset = "none";
defparam \dataOut_2[28]~I .oe_async_reset = "none";
defparam \dataOut_2[28]~I .oe_power_up = "low";
defparam \dataOut_2[28]~I .oe_register_mode = "none";
defparam \dataOut_2[28]~I .oe_sync_reset = "none";
defparam \dataOut_2[28]~I .operation_mode = "output";
defparam \dataOut_2[28]~I .output_async_reset = "none";
defparam \dataOut_2[28]~I .output_power_up = "low";
defparam \dataOut_2[28]~I .output_register_mode = "none";
defparam \dataOut_2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[29]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[29]));
// synopsys translate_off
defparam \dataOut_2[29]~I .input_async_reset = "none";
defparam \dataOut_2[29]~I .input_power_up = "low";
defparam \dataOut_2[29]~I .input_register_mode = "none";
defparam \dataOut_2[29]~I .input_sync_reset = "none";
defparam \dataOut_2[29]~I .oe_async_reset = "none";
defparam \dataOut_2[29]~I .oe_power_up = "low";
defparam \dataOut_2[29]~I .oe_register_mode = "none";
defparam \dataOut_2[29]~I .oe_sync_reset = "none";
defparam \dataOut_2[29]~I .operation_mode = "output";
defparam \dataOut_2[29]~I .output_async_reset = "none";
defparam \dataOut_2[29]~I .output_power_up = "low";
defparam \dataOut_2[29]~I .output_register_mode = "none";
defparam \dataOut_2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[30]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[30]));
// synopsys translate_off
defparam \dataOut_2[30]~I .input_async_reset = "none";
defparam \dataOut_2[30]~I .input_power_up = "low";
defparam \dataOut_2[30]~I .input_register_mode = "none";
defparam \dataOut_2[30]~I .input_sync_reset = "none";
defparam \dataOut_2[30]~I .oe_async_reset = "none";
defparam \dataOut_2[30]~I .oe_power_up = "low";
defparam \dataOut_2[30]~I .oe_register_mode = "none";
defparam \dataOut_2[30]~I .oe_sync_reset = "none";
defparam \dataOut_2[30]~I .operation_mode = "output";
defparam \dataOut_2[30]~I .output_async_reset = "none";
defparam \dataOut_2[30]~I .output_power_up = "low";
defparam \dataOut_2[30]~I .output_register_mode = "none";
defparam \dataOut_2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut_2[31]~I (
	.datain(\DATAFETCHUNIT|DM1|MData[1][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut_2[31]));
// synopsys translate_off
defparam \dataOut_2[31]~I .input_async_reset = "none";
defparam \dataOut_2[31]~I .input_power_up = "low";
defparam \dataOut_2[31]~I .input_register_mode = "none";
defparam \dataOut_2[31]~I .input_sync_reset = "none";
defparam \dataOut_2[31]~I .oe_async_reset = "none";
defparam \dataOut_2[31]~I .oe_power_up = "low";
defparam \dataOut_2[31]~I .oe_register_mode = "none";
defparam \dataOut_2[31]~I .oe_sync_reset = "none";
defparam \dataOut_2[31]~I .operation_mode = "output";
defparam \dataOut_2[31]~I .output_async_reset = "none";
defparam \dataOut_2[31]~I .output_power_up = "low";
defparam \dataOut_2[31]~I .output_register_mode = "none";
defparam \dataOut_2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[0]~I (
	.datain(\H1|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[0]));
// synopsys translate_off
defparam \s1[0]~I .input_async_reset = "none";
defparam \s1[0]~I .input_power_up = "low";
defparam \s1[0]~I .input_register_mode = "none";
defparam \s1[0]~I .input_sync_reset = "none";
defparam \s1[0]~I .oe_async_reset = "none";
defparam \s1[0]~I .oe_power_up = "low";
defparam \s1[0]~I .oe_register_mode = "none";
defparam \s1[0]~I .oe_sync_reset = "none";
defparam \s1[0]~I .operation_mode = "output";
defparam \s1[0]~I .output_async_reset = "none";
defparam \s1[0]~I .output_power_up = "low";
defparam \s1[0]~I .output_register_mode = "none";
defparam \s1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[1]~I (
	.datain(\H1|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[1]));
// synopsys translate_off
defparam \s1[1]~I .input_async_reset = "none";
defparam \s1[1]~I .input_power_up = "low";
defparam \s1[1]~I .input_register_mode = "none";
defparam \s1[1]~I .input_sync_reset = "none";
defparam \s1[1]~I .oe_async_reset = "none";
defparam \s1[1]~I .oe_power_up = "low";
defparam \s1[1]~I .oe_register_mode = "none";
defparam \s1[1]~I .oe_sync_reset = "none";
defparam \s1[1]~I .operation_mode = "output";
defparam \s1[1]~I .output_async_reset = "none";
defparam \s1[1]~I .output_power_up = "low";
defparam \s1[1]~I .output_register_mode = "none";
defparam \s1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[2]~I (
	.datain(\H1|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[2]));
// synopsys translate_off
defparam \s1[2]~I .input_async_reset = "none";
defparam \s1[2]~I .input_power_up = "low";
defparam \s1[2]~I .input_register_mode = "none";
defparam \s1[2]~I .input_sync_reset = "none";
defparam \s1[2]~I .oe_async_reset = "none";
defparam \s1[2]~I .oe_power_up = "low";
defparam \s1[2]~I .oe_register_mode = "none";
defparam \s1[2]~I .oe_sync_reset = "none";
defparam \s1[2]~I .operation_mode = "output";
defparam \s1[2]~I .output_async_reset = "none";
defparam \s1[2]~I .output_power_up = "low";
defparam \s1[2]~I .output_register_mode = "none";
defparam \s1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[3]~I (
	.datain(\H1|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[3]));
// synopsys translate_off
defparam \s1[3]~I .input_async_reset = "none";
defparam \s1[3]~I .input_power_up = "low";
defparam \s1[3]~I .input_register_mode = "none";
defparam \s1[3]~I .input_sync_reset = "none";
defparam \s1[3]~I .oe_async_reset = "none";
defparam \s1[3]~I .oe_power_up = "low";
defparam \s1[3]~I .oe_register_mode = "none";
defparam \s1[3]~I .oe_sync_reset = "none";
defparam \s1[3]~I .operation_mode = "output";
defparam \s1[3]~I .output_async_reset = "none";
defparam \s1[3]~I .output_power_up = "low";
defparam \s1[3]~I .output_register_mode = "none";
defparam \s1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[4]~I (
	.datain(\H1|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[4]));
// synopsys translate_off
defparam \s1[4]~I .input_async_reset = "none";
defparam \s1[4]~I .input_power_up = "low";
defparam \s1[4]~I .input_register_mode = "none";
defparam \s1[4]~I .input_sync_reset = "none";
defparam \s1[4]~I .oe_async_reset = "none";
defparam \s1[4]~I .oe_power_up = "low";
defparam \s1[4]~I .oe_register_mode = "none";
defparam \s1[4]~I .oe_sync_reset = "none";
defparam \s1[4]~I .operation_mode = "output";
defparam \s1[4]~I .output_async_reset = "none";
defparam \s1[4]~I .output_power_up = "low";
defparam \s1[4]~I .output_register_mode = "none";
defparam \s1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[5]));
// synopsys translate_off
defparam \s1[5]~I .input_async_reset = "none";
defparam \s1[5]~I .input_power_up = "low";
defparam \s1[5]~I .input_register_mode = "none";
defparam \s1[5]~I .input_sync_reset = "none";
defparam \s1[5]~I .oe_async_reset = "none";
defparam \s1[5]~I .oe_power_up = "low";
defparam \s1[5]~I .oe_register_mode = "none";
defparam \s1[5]~I .oe_sync_reset = "none";
defparam \s1[5]~I .operation_mode = "output";
defparam \s1[5]~I .output_async_reset = "none";
defparam \s1[5]~I .output_power_up = "low";
defparam \s1[5]~I .output_register_mode = "none";
defparam \s1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1[6]~I (
	.datain(!\H1|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1[6]));
// synopsys translate_off
defparam \s1[6]~I .input_async_reset = "none";
defparam \s1[6]~I .input_power_up = "low";
defparam \s1[6]~I .input_register_mode = "none";
defparam \s1[6]~I .input_sync_reset = "none";
defparam \s1[6]~I .oe_async_reset = "none";
defparam \s1[6]~I .oe_power_up = "low";
defparam \s1[6]~I .oe_register_mode = "none";
defparam \s1[6]~I .oe_sync_reset = "none";
defparam \s1[6]~I .operation_mode = "output";
defparam \s1[6]~I .output_async_reset = "none";
defparam \s1[6]~I .output_power_up = "low";
defparam \s1[6]~I .output_register_mode = "none";
defparam \s1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[0]~I (
	.datain(\H1|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[0]));
// synopsys translate_off
defparam \s2[0]~I .input_async_reset = "none";
defparam \s2[0]~I .input_power_up = "low";
defparam \s2[0]~I .input_register_mode = "none";
defparam \s2[0]~I .input_sync_reset = "none";
defparam \s2[0]~I .oe_async_reset = "none";
defparam \s2[0]~I .oe_power_up = "low";
defparam \s2[0]~I .oe_register_mode = "none";
defparam \s2[0]~I .oe_sync_reset = "none";
defparam \s2[0]~I .operation_mode = "output";
defparam \s2[0]~I .output_async_reset = "none";
defparam \s2[0]~I .output_power_up = "low";
defparam \s2[0]~I .output_register_mode = "none";
defparam \s2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[1]~I (
	.datain(\H1|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[1]));
// synopsys translate_off
defparam \s2[1]~I .input_async_reset = "none";
defparam \s2[1]~I .input_power_up = "low";
defparam \s2[1]~I .input_register_mode = "none";
defparam \s2[1]~I .input_sync_reset = "none";
defparam \s2[1]~I .oe_async_reset = "none";
defparam \s2[1]~I .oe_power_up = "low";
defparam \s2[1]~I .oe_register_mode = "none";
defparam \s2[1]~I .oe_sync_reset = "none";
defparam \s2[1]~I .operation_mode = "output";
defparam \s2[1]~I .output_async_reset = "none";
defparam \s2[1]~I .output_power_up = "low";
defparam \s2[1]~I .output_register_mode = "none";
defparam \s2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[2]~I (
	.datain(\H1|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[2]));
// synopsys translate_off
defparam \s2[2]~I .input_async_reset = "none";
defparam \s2[2]~I .input_power_up = "low";
defparam \s2[2]~I .input_register_mode = "none";
defparam \s2[2]~I .input_sync_reset = "none";
defparam \s2[2]~I .oe_async_reset = "none";
defparam \s2[2]~I .oe_power_up = "low";
defparam \s2[2]~I .oe_register_mode = "none";
defparam \s2[2]~I .oe_sync_reset = "none";
defparam \s2[2]~I .operation_mode = "output";
defparam \s2[2]~I .output_async_reset = "none";
defparam \s2[2]~I .output_power_up = "low";
defparam \s2[2]~I .output_register_mode = "none";
defparam \s2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[3]~I (
	.datain(\H1|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[3]));
// synopsys translate_off
defparam \s2[3]~I .input_async_reset = "none";
defparam \s2[3]~I .input_power_up = "low";
defparam \s2[3]~I .input_register_mode = "none";
defparam \s2[3]~I .input_sync_reset = "none";
defparam \s2[3]~I .oe_async_reset = "none";
defparam \s2[3]~I .oe_power_up = "low";
defparam \s2[3]~I .oe_register_mode = "none";
defparam \s2[3]~I .oe_sync_reset = "none";
defparam \s2[3]~I .operation_mode = "output";
defparam \s2[3]~I .output_async_reset = "none";
defparam \s2[3]~I .output_power_up = "low";
defparam \s2[3]~I .output_register_mode = "none";
defparam \s2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[4]~I (
	.datain(\H1|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[4]));
// synopsys translate_off
defparam \s2[4]~I .input_async_reset = "none";
defparam \s2[4]~I .input_power_up = "low";
defparam \s2[4]~I .input_register_mode = "none";
defparam \s2[4]~I .input_sync_reset = "none";
defparam \s2[4]~I .oe_async_reset = "none";
defparam \s2[4]~I .oe_power_up = "low";
defparam \s2[4]~I .oe_register_mode = "none";
defparam \s2[4]~I .oe_sync_reset = "none";
defparam \s2[4]~I .operation_mode = "output";
defparam \s2[4]~I .output_async_reset = "none";
defparam \s2[4]~I .output_power_up = "low";
defparam \s2[4]~I .output_register_mode = "none";
defparam \s2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[5]~I (
	.datain(\H1|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[5]));
// synopsys translate_off
defparam \s2[5]~I .input_async_reset = "none";
defparam \s2[5]~I .input_power_up = "low";
defparam \s2[5]~I .input_register_mode = "none";
defparam \s2[5]~I .input_sync_reset = "none";
defparam \s2[5]~I .oe_async_reset = "none";
defparam \s2[5]~I .oe_power_up = "low";
defparam \s2[5]~I .oe_register_mode = "none";
defparam \s2[5]~I .oe_sync_reset = "none";
defparam \s2[5]~I .operation_mode = "output";
defparam \s2[5]~I .output_async_reset = "none";
defparam \s2[5]~I .output_power_up = "low";
defparam \s2[5]~I .output_register_mode = "none";
defparam \s2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2[6]~I (
	.datain(!\H1|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2[6]));
// synopsys translate_off
defparam \s2[6]~I .input_async_reset = "none";
defparam \s2[6]~I .input_power_up = "low";
defparam \s2[6]~I .input_register_mode = "none";
defparam \s2[6]~I .input_sync_reset = "none";
defparam \s2[6]~I .oe_async_reset = "none";
defparam \s2[6]~I .oe_power_up = "low";
defparam \s2[6]~I .oe_register_mode = "none";
defparam \s2[6]~I .oe_sync_reset = "none";
defparam \s2[6]~I .operation_mode = "output";
defparam \s2[6]~I .output_async_reset = "none";
defparam \s2[6]~I .output_power_up = "low";
defparam \s2[6]~I .output_register_mode = "none";
defparam \s2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[0]~I (
	.datain(\H2|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[0]));
// synopsys translate_off
defparam \s3[0]~I .input_async_reset = "none";
defparam \s3[0]~I .input_power_up = "low";
defparam \s3[0]~I .input_register_mode = "none";
defparam \s3[0]~I .input_sync_reset = "none";
defparam \s3[0]~I .oe_async_reset = "none";
defparam \s3[0]~I .oe_power_up = "low";
defparam \s3[0]~I .oe_register_mode = "none";
defparam \s3[0]~I .oe_sync_reset = "none";
defparam \s3[0]~I .operation_mode = "output";
defparam \s3[0]~I .output_async_reset = "none";
defparam \s3[0]~I .output_power_up = "low";
defparam \s3[0]~I .output_register_mode = "none";
defparam \s3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[1]~I (
	.datain(\H2|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[1]));
// synopsys translate_off
defparam \s3[1]~I .input_async_reset = "none";
defparam \s3[1]~I .input_power_up = "low";
defparam \s3[1]~I .input_register_mode = "none";
defparam \s3[1]~I .input_sync_reset = "none";
defparam \s3[1]~I .oe_async_reset = "none";
defparam \s3[1]~I .oe_power_up = "low";
defparam \s3[1]~I .oe_register_mode = "none";
defparam \s3[1]~I .oe_sync_reset = "none";
defparam \s3[1]~I .operation_mode = "output";
defparam \s3[1]~I .output_async_reset = "none";
defparam \s3[1]~I .output_power_up = "low";
defparam \s3[1]~I .output_register_mode = "none";
defparam \s3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[2]~I (
	.datain(\H2|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[2]));
// synopsys translate_off
defparam \s3[2]~I .input_async_reset = "none";
defparam \s3[2]~I .input_power_up = "low";
defparam \s3[2]~I .input_register_mode = "none";
defparam \s3[2]~I .input_sync_reset = "none";
defparam \s3[2]~I .oe_async_reset = "none";
defparam \s3[2]~I .oe_power_up = "low";
defparam \s3[2]~I .oe_register_mode = "none";
defparam \s3[2]~I .oe_sync_reset = "none";
defparam \s3[2]~I .operation_mode = "output";
defparam \s3[2]~I .output_async_reset = "none";
defparam \s3[2]~I .output_power_up = "low";
defparam \s3[2]~I .output_register_mode = "none";
defparam \s3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[3]~I (
	.datain(\H2|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[3]));
// synopsys translate_off
defparam \s3[3]~I .input_async_reset = "none";
defparam \s3[3]~I .input_power_up = "low";
defparam \s3[3]~I .input_register_mode = "none";
defparam \s3[3]~I .input_sync_reset = "none";
defparam \s3[3]~I .oe_async_reset = "none";
defparam \s3[3]~I .oe_power_up = "low";
defparam \s3[3]~I .oe_register_mode = "none";
defparam \s3[3]~I .oe_sync_reset = "none";
defparam \s3[3]~I .operation_mode = "output";
defparam \s3[3]~I .output_async_reset = "none";
defparam \s3[3]~I .output_power_up = "low";
defparam \s3[3]~I .output_register_mode = "none";
defparam \s3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[4]~I (
	.datain(\H2|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[4]));
// synopsys translate_off
defparam \s3[4]~I .input_async_reset = "none";
defparam \s3[4]~I .input_power_up = "low";
defparam \s3[4]~I .input_register_mode = "none";
defparam \s3[4]~I .input_sync_reset = "none";
defparam \s3[4]~I .oe_async_reset = "none";
defparam \s3[4]~I .oe_power_up = "low";
defparam \s3[4]~I .oe_register_mode = "none";
defparam \s3[4]~I .oe_sync_reset = "none";
defparam \s3[4]~I .operation_mode = "output";
defparam \s3[4]~I .output_async_reset = "none";
defparam \s3[4]~I .output_power_up = "low";
defparam \s3[4]~I .output_register_mode = "none";
defparam \s3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[5]~I (
	.datain(\H2|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[5]));
// synopsys translate_off
defparam \s3[5]~I .input_async_reset = "none";
defparam \s3[5]~I .input_power_up = "low";
defparam \s3[5]~I .input_register_mode = "none";
defparam \s3[5]~I .input_sync_reset = "none";
defparam \s3[5]~I .oe_async_reset = "none";
defparam \s3[5]~I .oe_power_up = "low";
defparam \s3[5]~I .oe_register_mode = "none";
defparam \s3[5]~I .oe_sync_reset = "none";
defparam \s3[5]~I .operation_mode = "output";
defparam \s3[5]~I .output_async_reset = "none";
defparam \s3[5]~I .output_power_up = "low";
defparam \s3[5]~I .output_register_mode = "none";
defparam \s3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s3[6]~I (
	.datain(!\H2|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s3[6]));
// synopsys translate_off
defparam \s3[6]~I .input_async_reset = "none";
defparam \s3[6]~I .input_power_up = "low";
defparam \s3[6]~I .input_register_mode = "none";
defparam \s3[6]~I .input_sync_reset = "none";
defparam \s3[6]~I .oe_async_reset = "none";
defparam \s3[6]~I .oe_power_up = "low";
defparam \s3[6]~I .oe_register_mode = "none";
defparam \s3[6]~I .oe_sync_reset = "none";
defparam \s3[6]~I .operation_mode = "output";
defparam \s3[6]~I .output_async_reset = "none";
defparam \s3[6]~I .output_power_up = "low";
defparam \s3[6]~I .output_register_mode = "none";
defparam \s3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[0]~I (
	.datain(\H2|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[0]));
// synopsys translate_off
defparam \s4[0]~I .input_async_reset = "none";
defparam \s4[0]~I .input_power_up = "low";
defparam \s4[0]~I .input_register_mode = "none";
defparam \s4[0]~I .input_sync_reset = "none";
defparam \s4[0]~I .oe_async_reset = "none";
defparam \s4[0]~I .oe_power_up = "low";
defparam \s4[0]~I .oe_register_mode = "none";
defparam \s4[0]~I .oe_sync_reset = "none";
defparam \s4[0]~I .operation_mode = "output";
defparam \s4[0]~I .output_async_reset = "none";
defparam \s4[0]~I .output_power_up = "low";
defparam \s4[0]~I .output_register_mode = "none";
defparam \s4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[1]~I (
	.datain(\H2|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[1]));
// synopsys translate_off
defparam \s4[1]~I .input_async_reset = "none";
defparam \s4[1]~I .input_power_up = "low";
defparam \s4[1]~I .input_register_mode = "none";
defparam \s4[1]~I .input_sync_reset = "none";
defparam \s4[1]~I .oe_async_reset = "none";
defparam \s4[1]~I .oe_power_up = "low";
defparam \s4[1]~I .oe_register_mode = "none";
defparam \s4[1]~I .oe_sync_reset = "none";
defparam \s4[1]~I .operation_mode = "output";
defparam \s4[1]~I .output_async_reset = "none";
defparam \s4[1]~I .output_power_up = "low";
defparam \s4[1]~I .output_register_mode = "none";
defparam \s4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[2]~I (
	.datain(\H2|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[2]));
// synopsys translate_off
defparam \s4[2]~I .input_async_reset = "none";
defparam \s4[2]~I .input_power_up = "low";
defparam \s4[2]~I .input_register_mode = "none";
defparam \s4[2]~I .input_sync_reset = "none";
defparam \s4[2]~I .oe_async_reset = "none";
defparam \s4[2]~I .oe_power_up = "low";
defparam \s4[2]~I .oe_register_mode = "none";
defparam \s4[2]~I .oe_sync_reset = "none";
defparam \s4[2]~I .operation_mode = "output";
defparam \s4[2]~I .output_async_reset = "none";
defparam \s4[2]~I .output_power_up = "low";
defparam \s4[2]~I .output_register_mode = "none";
defparam \s4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[3]~I (
	.datain(\H2|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[3]));
// synopsys translate_off
defparam \s4[3]~I .input_async_reset = "none";
defparam \s4[3]~I .input_power_up = "low";
defparam \s4[3]~I .input_register_mode = "none";
defparam \s4[3]~I .input_sync_reset = "none";
defparam \s4[3]~I .oe_async_reset = "none";
defparam \s4[3]~I .oe_power_up = "low";
defparam \s4[3]~I .oe_register_mode = "none";
defparam \s4[3]~I .oe_sync_reset = "none";
defparam \s4[3]~I .operation_mode = "output";
defparam \s4[3]~I .output_async_reset = "none";
defparam \s4[3]~I .output_power_up = "low";
defparam \s4[3]~I .output_register_mode = "none";
defparam \s4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[4]~I (
	.datain(\H2|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[4]));
// synopsys translate_off
defparam \s4[4]~I .input_async_reset = "none";
defparam \s4[4]~I .input_power_up = "low";
defparam \s4[4]~I .input_register_mode = "none";
defparam \s4[4]~I .input_sync_reset = "none";
defparam \s4[4]~I .oe_async_reset = "none";
defparam \s4[4]~I .oe_power_up = "low";
defparam \s4[4]~I .oe_register_mode = "none";
defparam \s4[4]~I .oe_sync_reset = "none";
defparam \s4[4]~I .operation_mode = "output";
defparam \s4[4]~I .output_async_reset = "none";
defparam \s4[4]~I .output_power_up = "low";
defparam \s4[4]~I .output_register_mode = "none";
defparam \s4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[5]~I (
	.datain(\H2|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[5]));
// synopsys translate_off
defparam \s4[5]~I .input_async_reset = "none";
defparam \s4[5]~I .input_power_up = "low";
defparam \s4[5]~I .input_register_mode = "none";
defparam \s4[5]~I .input_sync_reset = "none";
defparam \s4[5]~I .oe_async_reset = "none";
defparam \s4[5]~I .oe_power_up = "low";
defparam \s4[5]~I .oe_register_mode = "none";
defparam \s4[5]~I .oe_sync_reset = "none";
defparam \s4[5]~I .operation_mode = "output";
defparam \s4[5]~I .output_async_reset = "none";
defparam \s4[5]~I .output_power_up = "low";
defparam \s4[5]~I .output_register_mode = "none";
defparam \s4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s4[6]~I (
	.datain(!\H2|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s4[6]));
// synopsys translate_off
defparam \s4[6]~I .input_async_reset = "none";
defparam \s4[6]~I .input_power_up = "low";
defparam \s4[6]~I .input_register_mode = "none";
defparam \s4[6]~I .input_sync_reset = "none";
defparam \s4[6]~I .oe_async_reset = "none";
defparam \s4[6]~I .oe_power_up = "low";
defparam \s4[6]~I .oe_register_mode = "none";
defparam \s4[6]~I .oe_sync_reset = "none";
defparam \s4[6]~I .operation_mode = "output";
defparam \s4[6]~I .output_async_reset = "none";
defparam \s4[6]~I .output_power_up = "low";
defparam \s4[6]~I .output_register_mode = "none";
defparam \s4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[0]~I (
	.datain(\H3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[0]));
// synopsys translate_off
defparam \s5[0]~I .input_async_reset = "none";
defparam \s5[0]~I .input_power_up = "low";
defparam \s5[0]~I .input_register_mode = "none";
defparam \s5[0]~I .input_sync_reset = "none";
defparam \s5[0]~I .oe_async_reset = "none";
defparam \s5[0]~I .oe_power_up = "low";
defparam \s5[0]~I .oe_register_mode = "none";
defparam \s5[0]~I .oe_sync_reset = "none";
defparam \s5[0]~I .operation_mode = "output";
defparam \s5[0]~I .output_async_reset = "none";
defparam \s5[0]~I .output_power_up = "low";
defparam \s5[0]~I .output_register_mode = "none";
defparam \s5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[1]~I (
	.datain(\H3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[1]));
// synopsys translate_off
defparam \s5[1]~I .input_async_reset = "none";
defparam \s5[1]~I .input_power_up = "low";
defparam \s5[1]~I .input_register_mode = "none";
defparam \s5[1]~I .input_sync_reset = "none";
defparam \s5[1]~I .oe_async_reset = "none";
defparam \s5[1]~I .oe_power_up = "low";
defparam \s5[1]~I .oe_register_mode = "none";
defparam \s5[1]~I .oe_sync_reset = "none";
defparam \s5[1]~I .operation_mode = "output";
defparam \s5[1]~I .output_async_reset = "none";
defparam \s5[1]~I .output_power_up = "low";
defparam \s5[1]~I .output_register_mode = "none";
defparam \s5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[2]~I (
	.datain(\H3|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[2]));
// synopsys translate_off
defparam \s5[2]~I .input_async_reset = "none";
defparam \s5[2]~I .input_power_up = "low";
defparam \s5[2]~I .input_register_mode = "none";
defparam \s5[2]~I .input_sync_reset = "none";
defparam \s5[2]~I .oe_async_reset = "none";
defparam \s5[2]~I .oe_power_up = "low";
defparam \s5[2]~I .oe_register_mode = "none";
defparam \s5[2]~I .oe_sync_reset = "none";
defparam \s5[2]~I .operation_mode = "output";
defparam \s5[2]~I .output_async_reset = "none";
defparam \s5[2]~I .output_power_up = "low";
defparam \s5[2]~I .output_register_mode = "none";
defparam \s5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[3]~I (
	.datain(\H3|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[3]));
// synopsys translate_off
defparam \s5[3]~I .input_async_reset = "none";
defparam \s5[3]~I .input_power_up = "low";
defparam \s5[3]~I .input_register_mode = "none";
defparam \s5[3]~I .input_sync_reset = "none";
defparam \s5[3]~I .oe_async_reset = "none";
defparam \s5[3]~I .oe_power_up = "low";
defparam \s5[3]~I .oe_register_mode = "none";
defparam \s5[3]~I .oe_sync_reset = "none";
defparam \s5[3]~I .operation_mode = "output";
defparam \s5[3]~I .output_async_reset = "none";
defparam \s5[3]~I .output_power_up = "low";
defparam \s5[3]~I .output_register_mode = "none";
defparam \s5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[4]~I (
	.datain(\H3|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[4]));
// synopsys translate_off
defparam \s5[4]~I .input_async_reset = "none";
defparam \s5[4]~I .input_power_up = "low";
defparam \s5[4]~I .input_register_mode = "none";
defparam \s5[4]~I .input_sync_reset = "none";
defparam \s5[4]~I .oe_async_reset = "none";
defparam \s5[4]~I .oe_power_up = "low";
defparam \s5[4]~I .oe_register_mode = "none";
defparam \s5[4]~I .oe_sync_reset = "none";
defparam \s5[4]~I .operation_mode = "output";
defparam \s5[4]~I .output_async_reset = "none";
defparam \s5[4]~I .output_power_up = "low";
defparam \s5[4]~I .output_register_mode = "none";
defparam \s5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[5]~I (
	.datain(\H3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[5]));
// synopsys translate_off
defparam \s5[5]~I .input_async_reset = "none";
defparam \s5[5]~I .input_power_up = "low";
defparam \s5[5]~I .input_register_mode = "none";
defparam \s5[5]~I .input_sync_reset = "none";
defparam \s5[5]~I .oe_async_reset = "none";
defparam \s5[5]~I .oe_power_up = "low";
defparam \s5[5]~I .oe_register_mode = "none";
defparam \s5[5]~I .oe_sync_reset = "none";
defparam \s5[5]~I .operation_mode = "output";
defparam \s5[5]~I .output_async_reset = "none";
defparam \s5[5]~I .output_power_up = "low";
defparam \s5[5]~I .output_register_mode = "none";
defparam \s5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s5[6]~I (
	.datain(!\H3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s5[6]));
// synopsys translate_off
defparam \s5[6]~I .input_async_reset = "none";
defparam \s5[6]~I .input_power_up = "low";
defparam \s5[6]~I .input_register_mode = "none";
defparam \s5[6]~I .input_sync_reset = "none";
defparam \s5[6]~I .oe_async_reset = "none";
defparam \s5[6]~I .oe_power_up = "low";
defparam \s5[6]~I .oe_register_mode = "none";
defparam \s5[6]~I .oe_sync_reset = "none";
defparam \s5[6]~I .operation_mode = "output";
defparam \s5[6]~I .output_async_reset = "none";
defparam \s5[6]~I .output_power_up = "low";
defparam \s5[6]~I .output_register_mode = "none";
defparam \s5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[0]~I (
	.datain(\H3|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[0]));
// synopsys translate_off
defparam \s6[0]~I .input_async_reset = "none";
defparam \s6[0]~I .input_power_up = "low";
defparam \s6[0]~I .input_register_mode = "none";
defparam \s6[0]~I .input_sync_reset = "none";
defparam \s6[0]~I .oe_async_reset = "none";
defparam \s6[0]~I .oe_power_up = "low";
defparam \s6[0]~I .oe_register_mode = "none";
defparam \s6[0]~I .oe_sync_reset = "none";
defparam \s6[0]~I .operation_mode = "output";
defparam \s6[0]~I .output_async_reset = "none";
defparam \s6[0]~I .output_power_up = "low";
defparam \s6[0]~I .output_register_mode = "none";
defparam \s6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[1]~I (
	.datain(\H3|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[1]));
// synopsys translate_off
defparam \s6[1]~I .input_async_reset = "none";
defparam \s6[1]~I .input_power_up = "low";
defparam \s6[1]~I .input_register_mode = "none";
defparam \s6[1]~I .input_sync_reset = "none";
defparam \s6[1]~I .oe_async_reset = "none";
defparam \s6[1]~I .oe_power_up = "low";
defparam \s6[1]~I .oe_register_mode = "none";
defparam \s6[1]~I .oe_sync_reset = "none";
defparam \s6[1]~I .operation_mode = "output";
defparam \s6[1]~I .output_async_reset = "none";
defparam \s6[1]~I .output_power_up = "low";
defparam \s6[1]~I .output_register_mode = "none";
defparam \s6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[2]~I (
	.datain(\H3|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[2]));
// synopsys translate_off
defparam \s6[2]~I .input_async_reset = "none";
defparam \s6[2]~I .input_power_up = "low";
defparam \s6[2]~I .input_register_mode = "none";
defparam \s6[2]~I .input_sync_reset = "none";
defparam \s6[2]~I .oe_async_reset = "none";
defparam \s6[2]~I .oe_power_up = "low";
defparam \s6[2]~I .oe_register_mode = "none";
defparam \s6[2]~I .oe_sync_reset = "none";
defparam \s6[2]~I .operation_mode = "output";
defparam \s6[2]~I .output_async_reset = "none";
defparam \s6[2]~I .output_power_up = "low";
defparam \s6[2]~I .output_register_mode = "none";
defparam \s6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[3]~I (
	.datain(\H3|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[3]));
// synopsys translate_off
defparam \s6[3]~I .input_async_reset = "none";
defparam \s6[3]~I .input_power_up = "low";
defparam \s6[3]~I .input_register_mode = "none";
defparam \s6[3]~I .input_sync_reset = "none";
defparam \s6[3]~I .oe_async_reset = "none";
defparam \s6[3]~I .oe_power_up = "low";
defparam \s6[3]~I .oe_register_mode = "none";
defparam \s6[3]~I .oe_sync_reset = "none";
defparam \s6[3]~I .operation_mode = "output";
defparam \s6[3]~I .output_async_reset = "none";
defparam \s6[3]~I .output_power_up = "low";
defparam \s6[3]~I .output_register_mode = "none";
defparam \s6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[4]~I (
	.datain(\H3|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[4]));
// synopsys translate_off
defparam \s6[4]~I .input_async_reset = "none";
defparam \s6[4]~I .input_power_up = "low";
defparam \s6[4]~I .input_register_mode = "none";
defparam \s6[4]~I .input_sync_reset = "none";
defparam \s6[4]~I .oe_async_reset = "none";
defparam \s6[4]~I .oe_power_up = "low";
defparam \s6[4]~I .oe_register_mode = "none";
defparam \s6[4]~I .oe_sync_reset = "none";
defparam \s6[4]~I .operation_mode = "output";
defparam \s6[4]~I .output_async_reset = "none";
defparam \s6[4]~I .output_power_up = "low";
defparam \s6[4]~I .output_register_mode = "none";
defparam \s6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[5]~I (
	.datain(\H3|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[5]));
// synopsys translate_off
defparam \s6[5]~I .input_async_reset = "none";
defparam \s6[5]~I .input_power_up = "low";
defparam \s6[5]~I .input_register_mode = "none";
defparam \s6[5]~I .input_sync_reset = "none";
defparam \s6[5]~I .oe_async_reset = "none";
defparam \s6[5]~I .oe_power_up = "low";
defparam \s6[5]~I .oe_register_mode = "none";
defparam \s6[5]~I .oe_sync_reset = "none";
defparam \s6[5]~I .operation_mode = "output";
defparam \s6[5]~I .output_async_reset = "none";
defparam \s6[5]~I .output_power_up = "low";
defparam \s6[5]~I .output_register_mode = "none";
defparam \s6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s6[6]~I (
	.datain(!\H3|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s6[6]));
// synopsys translate_off
defparam \s6[6]~I .input_async_reset = "none";
defparam \s6[6]~I .input_power_up = "low";
defparam \s6[6]~I .input_register_mode = "none";
defparam \s6[6]~I .input_sync_reset = "none";
defparam \s6[6]~I .oe_async_reset = "none";
defparam \s6[6]~I .oe_power_up = "low";
defparam \s6[6]~I .oe_register_mode = "none";
defparam \s6[6]~I .oe_sync_reset = "none";
defparam \s6[6]~I .operation_mode = "output";
defparam \s6[6]~I .output_async_reset = "none";
defparam \s6[6]~I .output_power_up = "low";
defparam \s6[6]~I .output_register_mode = "none";
defparam \s6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[0]~I (
	.datain(\H4|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[0]));
// synopsys translate_off
defparam \s7[0]~I .input_async_reset = "none";
defparam \s7[0]~I .input_power_up = "low";
defparam \s7[0]~I .input_register_mode = "none";
defparam \s7[0]~I .input_sync_reset = "none";
defparam \s7[0]~I .oe_async_reset = "none";
defparam \s7[0]~I .oe_power_up = "low";
defparam \s7[0]~I .oe_register_mode = "none";
defparam \s7[0]~I .oe_sync_reset = "none";
defparam \s7[0]~I .operation_mode = "output";
defparam \s7[0]~I .output_async_reset = "none";
defparam \s7[0]~I .output_power_up = "low";
defparam \s7[0]~I .output_register_mode = "none";
defparam \s7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[1]~I (
	.datain(\H4|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[1]));
// synopsys translate_off
defparam \s7[1]~I .input_async_reset = "none";
defparam \s7[1]~I .input_power_up = "low";
defparam \s7[1]~I .input_register_mode = "none";
defparam \s7[1]~I .input_sync_reset = "none";
defparam \s7[1]~I .oe_async_reset = "none";
defparam \s7[1]~I .oe_power_up = "low";
defparam \s7[1]~I .oe_register_mode = "none";
defparam \s7[1]~I .oe_sync_reset = "none";
defparam \s7[1]~I .operation_mode = "output";
defparam \s7[1]~I .output_async_reset = "none";
defparam \s7[1]~I .output_power_up = "low";
defparam \s7[1]~I .output_register_mode = "none";
defparam \s7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[2]~I (
	.datain(\H4|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[2]));
// synopsys translate_off
defparam \s7[2]~I .input_async_reset = "none";
defparam \s7[2]~I .input_power_up = "low";
defparam \s7[2]~I .input_register_mode = "none";
defparam \s7[2]~I .input_sync_reset = "none";
defparam \s7[2]~I .oe_async_reset = "none";
defparam \s7[2]~I .oe_power_up = "low";
defparam \s7[2]~I .oe_register_mode = "none";
defparam \s7[2]~I .oe_sync_reset = "none";
defparam \s7[2]~I .operation_mode = "output";
defparam \s7[2]~I .output_async_reset = "none";
defparam \s7[2]~I .output_power_up = "low";
defparam \s7[2]~I .output_register_mode = "none";
defparam \s7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[3]~I (
	.datain(\H4|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[3]));
// synopsys translate_off
defparam \s7[3]~I .input_async_reset = "none";
defparam \s7[3]~I .input_power_up = "low";
defparam \s7[3]~I .input_register_mode = "none";
defparam \s7[3]~I .input_sync_reset = "none";
defparam \s7[3]~I .oe_async_reset = "none";
defparam \s7[3]~I .oe_power_up = "low";
defparam \s7[3]~I .oe_register_mode = "none";
defparam \s7[3]~I .oe_sync_reset = "none";
defparam \s7[3]~I .operation_mode = "output";
defparam \s7[3]~I .output_async_reset = "none";
defparam \s7[3]~I .output_power_up = "low";
defparam \s7[3]~I .output_register_mode = "none";
defparam \s7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[4]~I (
	.datain(\H4|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[4]));
// synopsys translate_off
defparam \s7[4]~I .input_async_reset = "none";
defparam \s7[4]~I .input_power_up = "low";
defparam \s7[4]~I .input_register_mode = "none";
defparam \s7[4]~I .input_sync_reset = "none";
defparam \s7[4]~I .oe_async_reset = "none";
defparam \s7[4]~I .oe_power_up = "low";
defparam \s7[4]~I .oe_register_mode = "none";
defparam \s7[4]~I .oe_sync_reset = "none";
defparam \s7[4]~I .operation_mode = "output";
defparam \s7[4]~I .output_async_reset = "none";
defparam \s7[4]~I .output_power_up = "low";
defparam \s7[4]~I .output_register_mode = "none";
defparam \s7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[5]~I (
	.datain(\H4|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[5]));
// synopsys translate_off
defparam \s7[5]~I .input_async_reset = "none";
defparam \s7[5]~I .input_power_up = "low";
defparam \s7[5]~I .input_register_mode = "none";
defparam \s7[5]~I .input_sync_reset = "none";
defparam \s7[5]~I .oe_async_reset = "none";
defparam \s7[5]~I .oe_power_up = "low";
defparam \s7[5]~I .oe_register_mode = "none";
defparam \s7[5]~I .oe_sync_reset = "none";
defparam \s7[5]~I .operation_mode = "output";
defparam \s7[5]~I .output_async_reset = "none";
defparam \s7[5]~I .output_power_up = "low";
defparam \s7[5]~I .output_register_mode = "none";
defparam \s7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s7[6]~I (
	.datain(!\H4|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s7[6]));
// synopsys translate_off
defparam \s7[6]~I .input_async_reset = "none";
defparam \s7[6]~I .input_power_up = "low";
defparam \s7[6]~I .input_register_mode = "none";
defparam \s7[6]~I .input_sync_reset = "none";
defparam \s7[6]~I .oe_async_reset = "none";
defparam \s7[6]~I .oe_power_up = "low";
defparam \s7[6]~I .oe_register_mode = "none";
defparam \s7[6]~I .oe_sync_reset = "none";
defparam \s7[6]~I .operation_mode = "output";
defparam \s7[6]~I .output_async_reset = "none";
defparam \s7[6]~I .output_power_up = "low";
defparam \s7[6]~I .output_register_mode = "none";
defparam \s7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[0]~I (
	.datain(\H4|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[0]));
// synopsys translate_off
defparam \s8[0]~I .input_async_reset = "none";
defparam \s8[0]~I .input_power_up = "low";
defparam \s8[0]~I .input_register_mode = "none";
defparam \s8[0]~I .input_sync_reset = "none";
defparam \s8[0]~I .oe_async_reset = "none";
defparam \s8[0]~I .oe_power_up = "low";
defparam \s8[0]~I .oe_register_mode = "none";
defparam \s8[0]~I .oe_sync_reset = "none";
defparam \s8[0]~I .operation_mode = "output";
defparam \s8[0]~I .output_async_reset = "none";
defparam \s8[0]~I .output_power_up = "low";
defparam \s8[0]~I .output_register_mode = "none";
defparam \s8[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[1]~I (
	.datain(\H4|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[1]));
// synopsys translate_off
defparam \s8[1]~I .input_async_reset = "none";
defparam \s8[1]~I .input_power_up = "low";
defparam \s8[1]~I .input_register_mode = "none";
defparam \s8[1]~I .input_sync_reset = "none";
defparam \s8[1]~I .oe_async_reset = "none";
defparam \s8[1]~I .oe_power_up = "low";
defparam \s8[1]~I .oe_register_mode = "none";
defparam \s8[1]~I .oe_sync_reset = "none";
defparam \s8[1]~I .operation_mode = "output";
defparam \s8[1]~I .output_async_reset = "none";
defparam \s8[1]~I .output_power_up = "low";
defparam \s8[1]~I .output_register_mode = "none";
defparam \s8[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[2]~I (
	.datain(\H4|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[2]));
// synopsys translate_off
defparam \s8[2]~I .input_async_reset = "none";
defparam \s8[2]~I .input_power_up = "low";
defparam \s8[2]~I .input_register_mode = "none";
defparam \s8[2]~I .input_sync_reset = "none";
defparam \s8[2]~I .oe_async_reset = "none";
defparam \s8[2]~I .oe_power_up = "low";
defparam \s8[2]~I .oe_register_mode = "none";
defparam \s8[2]~I .oe_sync_reset = "none";
defparam \s8[2]~I .operation_mode = "output";
defparam \s8[2]~I .output_async_reset = "none";
defparam \s8[2]~I .output_power_up = "low";
defparam \s8[2]~I .output_register_mode = "none";
defparam \s8[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[3]~I (
	.datain(\H4|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[3]));
// synopsys translate_off
defparam \s8[3]~I .input_async_reset = "none";
defparam \s8[3]~I .input_power_up = "low";
defparam \s8[3]~I .input_register_mode = "none";
defparam \s8[3]~I .input_sync_reset = "none";
defparam \s8[3]~I .oe_async_reset = "none";
defparam \s8[3]~I .oe_power_up = "low";
defparam \s8[3]~I .oe_register_mode = "none";
defparam \s8[3]~I .oe_sync_reset = "none";
defparam \s8[3]~I .operation_mode = "output";
defparam \s8[3]~I .output_async_reset = "none";
defparam \s8[3]~I .output_power_up = "low";
defparam \s8[3]~I .output_register_mode = "none";
defparam \s8[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[4]~I (
	.datain(\H4|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[4]));
// synopsys translate_off
defparam \s8[4]~I .input_async_reset = "none";
defparam \s8[4]~I .input_power_up = "low";
defparam \s8[4]~I .input_register_mode = "none";
defparam \s8[4]~I .input_sync_reset = "none";
defparam \s8[4]~I .oe_async_reset = "none";
defparam \s8[4]~I .oe_power_up = "low";
defparam \s8[4]~I .oe_register_mode = "none";
defparam \s8[4]~I .oe_sync_reset = "none";
defparam \s8[4]~I .operation_mode = "output";
defparam \s8[4]~I .output_async_reset = "none";
defparam \s8[4]~I .output_power_up = "low";
defparam \s8[4]~I .output_register_mode = "none";
defparam \s8[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[5]~I (
	.datain(\H4|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[5]));
// synopsys translate_off
defparam \s8[5]~I .input_async_reset = "none";
defparam \s8[5]~I .input_power_up = "low";
defparam \s8[5]~I .input_register_mode = "none";
defparam \s8[5]~I .input_sync_reset = "none";
defparam \s8[5]~I .oe_async_reset = "none";
defparam \s8[5]~I .oe_power_up = "low";
defparam \s8[5]~I .oe_register_mode = "none";
defparam \s8[5]~I .oe_sync_reset = "none";
defparam \s8[5]~I .operation_mode = "output";
defparam \s8[5]~I .output_async_reset = "none";
defparam \s8[5]~I .output_power_up = "low";
defparam \s8[5]~I .output_register_mode = "none";
defparam \s8[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s8[6]~I (
	.datain(!\H4|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s8[6]));
// synopsys translate_off
defparam \s8[6]~I .input_async_reset = "none";
defparam \s8[6]~I .input_power_up = "low";
defparam \s8[6]~I .input_register_mode = "none";
defparam \s8[6]~I .input_sync_reset = "none";
defparam \s8[6]~I .oe_async_reset = "none";
defparam \s8[6]~I .oe_power_up = "low";
defparam \s8[6]~I .oe_register_mode = "none";
defparam \s8[6]~I .oe_sync_reset = "none";
defparam \s8[6]~I .operation_mode = "output";
defparam \s8[6]~I .output_async_reset = "none";
defparam \s8[6]~I .output_power_up = "low";
defparam \s8[6]~I .output_register_mode = "none";
defparam \s8[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
