.Module REL1
R1_PU1A R1_PU1B R1_HA R1_HB  R1_1NO R1_1NC R1_1OP R1_2OP R1_2NO R1_4OP R1_4NO : REL1

.Signals
I R1_PU1A 
I R1_PU1B 
I R1_HA 
I R1_HB 
I R1_1NO 
I R1_1NC 
O R1_1OP 
I R1_2OP 
O R1_2NO 
I R1_4OP 
O R1_4NO 

.Logic
reg State=0;
wire PU,H;


assign PU=R1_PU1A & ~R1_PU1B;
assign H=R1_HA & ~R1_HB;

always @*
if(PU)
  State=1;
else if(~H)
  State=0;


assign R1_1OP=(R1_1NO&State)|(R1_1NC&~State);
assign R1_2NO=R1_2OP&State;
assign R1_4NO=R1_4OP&State;

.End