	component system is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			reset_reset_n         : in    std_logic                     := 'X';             -- reset_n
			sdram_addr            : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba              : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n           : out   std_logic;                                        -- cas_n
			sdram_cke             : out   std_logic;                                        -- cke
			sdram_cs_n            : out   std_logic;                                        -- cs_n
			sdram_dq              : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm             : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n           : out   std_logic;                                        -- ras_n
			sdram_we_n            : out   std_logic;                                        -- we_n
			uart_wifi_rxd         : in    std_logic                     := 'X';             -- rxd
			uart_wifi_txd         : out   std_logic;                                        -- txd
			pio_led_export        : out   std_logic_vector(6 downto 0);                     -- export
			pio_key_left_export   : in    std_logic                     := 'X';             -- export
			pio_sw_export         : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_ir_emitter_export : out   std_logic;                                        -- export
			uart_mc_rxd           : in    std_logic                     := 'X';             -- rxd
			uart_mc_txd           : out   std_logic                                         -- txd
		);
	end component system;

