static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_2 V_4 )\r\n{\r\nint V_5 ;\r\nT_2 V_6 [] = { V_3 >> 8 , V_3 & 0xff , V_4 } ;\r\nstruct V_7 V_8 = {\r\n. V_9 = V_2 -> V_10 -> V_11 , . V_12 = 0 ,\r\n. V_6 = V_6 , . V_13 = 3 ,\r\n} ;\r\nF_2 ( L_1 , V_3 , V_4 ) ;\r\nV_5 = F_3 ( V_2 -> V_14 , & V_8 , 1 ) ;\r\nif ( V_5 != 1 ) {\r\nF_4 ( L_2 ,\r\nV_8 . V_6 [ 0 ] , V_8 . V_6 [ 1 ] , V_8 . V_6 [ 2 ] , V_5 ) ;\r\nif ( V_5 < 0 )\r\nreturn V_5 ;\r\nelse\r\nreturn - V_15 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( struct V_1 * V_2 , T_1 V_3 , T_2 * V_4 )\r\n{\r\nint V_5 ;\r\nT_2 V_16 [] = { V_3 >> 8 , V_3 & 0xff } ;\r\nstruct V_7 V_8 [] = {\r\n{ . V_9 = V_2 -> V_10 -> V_11 ,\r\n. V_12 = 0 , . V_6 = V_16 , . V_13 = 2 } ,\r\n{ . V_9 = V_2 -> V_10 -> V_11 ,\r\n. V_12 = V_17 , . V_6 = V_4 , . V_13 = 1 } ,\r\n} ;\r\nF_2 ( L_3 , V_3 ) ;\r\nV_5 = F_3 ( V_2 -> V_14 , V_8 , 2 ) ;\r\nif ( V_5 != 2 ) {\r\nF_4 ( L_4 ,\r\nV_2 -> V_10 -> V_11 , V_3 , V_5 ) ;\r\nif ( V_5 < 0 )\r\nreturn V_5 ;\r\nelse\r\nreturn - V_15 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 ,\r\nstruct V_18 * V_19 , int V_13 )\r\n{\r\nint V_20 , V_5 ;\r\nF_2 ( L_5 , V_13 ) ;\r\nfor ( V_20 = 0 ; V_20 < V_13 ; V_20 ++ ) {\r\nV_5 = F_1 ( V_2 , V_19 [ V_20 ] . V_3 , V_19 [ V_20 ] . V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\nreturn V_5 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 ,\r\nT_1 V_3 , int V_21 , int V_22 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nF_2 ( L_6 , V_3 , V_21 , V_22 ) ;\r\nV_5 = F_5 ( V_2 , V_3 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= ~ ( 1 << V_21 ) ;\r\nV_4 |= ( V_22 & 1 ) << V_21 ;\r\nV_5 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_9 ( struct V_24 * V_25 , int V_26 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nint V_5 ;\r\nif ( V_2 -> V_10 -> V_28 )\r\nreturn 0 ;\r\nF_10 ( L_7 , V_26 ) ;\r\nV_5 = F_8 ( V_2 , 0x0000 , 0 , V_26 ? 0 : 1 ) ;\r\nF_11 ( 1 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 )\r\n{\r\nint V_5 ;\r\nF_10 ( L_8 ) ;\r\nV_5 = F_1 ( V_2 , 0x0002 , 0x00 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nF_11 ( 20 ) ;\r\nV_5 = F_1 ( V_2 , 0x0002 , 0x01 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_2 -> V_29 = F_13 ( V_30 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 )\r\n{\r\nint V_5 ;\r\nstatic struct V_18 V_31 [] = {\r\n#if 0\r\n{ .reg = 0x0015, .val = 0xe6 },\r\n#else\r\n{ . V_3 = 0x0015 , . V_4 = 0xf7 } ,\r\n{ . V_3 = 0x001b , . V_4 = 0x52 } ,\r\n{ . V_3 = 0x0208 , . V_4 = 0x00 } ,\r\n{ . V_3 = 0x0209 , . V_4 = 0x82 } ,\r\n{ . V_3 = 0x0210 , . V_4 = 0xf9 } ,\r\n{ . V_3 = 0x020a , . V_4 = 0x00 } ,\r\n{ . V_3 = 0x020b , . V_4 = 0x82 } ,\r\n{ . V_3 = 0x020d , . V_4 = 0x28 } ,\r\n{ . V_3 = 0x020f , . V_4 = 0x14 } ,\r\n#endif\r\n} ;\r\nstatic struct V_18 V_32 [] = {\r\n{ . V_3 = 0x0000 , . V_4 = 0x41 } ,\r\n{ . V_3 = 0x0001 , . V_4 = 0xfb } ,\r\n{ . V_3 = 0x0216 , . V_4 = 0x00 } ,\r\n{ . V_3 = 0x0219 , . V_4 = 0x00 } ,\r\n{ . V_3 = 0x021b , . V_4 = 0x55 } ,\r\n{ . V_3 = 0x0606 , . V_4 = 0x0a } ,\r\n} ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_6 ( V_2 ,\r\nV_31 , F_15 ( V_31 ) ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_6 ( V_2 ,\r\nV_32 , F_15 ( V_32 ) ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\nbreak;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_12 ( V_2 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nF_10 ( L_9 , V_2 -> V_10 -> V_37 ) ;\r\nV_5 = F_5 ( V_2 , 0x0132 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xfb ;\r\nV_4 |= ( 0 == V_2 -> V_10 -> V_37 ) ? 0x04 : 0x00 ;\r\nV_5 = F_1 ( V_2 , 0x0132 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_17 ( struct V_1 * V_2 ,\r\nint V_38 , int V_39 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0100 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xf3 ;\r\nV_4 |= ( V_38 ) ? 0x08 : 0x00 ;\r\nV_4 |= ( V_39 ) ? 0x04 : 0x00 ;\r\nV_5 = F_1 ( V_2 , 0x0100 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 ,\r\nint V_40 , int V_41 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0100 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xfc ;\r\nV_4 |= ( V_40 ) ? 0x02 : 0x00 ;\r\nV_4 |= ( V_41 ) ? 0x01 : 0x00 ;\r\nV_5 = F_1 ( V_2 , 0x0100 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_19 ( struct V_1 * V_2 ,\r\nint V_42 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0008 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xfe ;\r\nV_4 |= ( V_42 ) ? 0x01 : 0x00 ;\r\nV_5 = F_1 ( V_2 , 0x0008 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_20 ( struct V_1 * V_2 ,\r\nint V_43 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0132 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xfd ;\r\nV_4 |= ( V_43 ) ? 0x02 : 0x00 ;\r\nV_5 = F_1 ( V_2 , 0x0132 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn F_12 ( V_2 ) ;\r\n}\r\nstatic int F_21 ( struct V_1 * V_2 , int V_22 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0007 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xbf ;\r\nV_4 |= ( V_22 ) ? 0x40 : 0x00 ;\r\nV_5 = F_1 ( V_2 , 0x0007 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_22 ( struct V_1 * V_2 , int V_44 )\r\n{\r\nint V_5 ;\r\nV_5 = F_1 ( V_2 , 0x013e , V_44 & 0x7f ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_2 -> V_45 = V_44 & 0x7f ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_23 ( struct V_1 * V_2 , int V_44 )\r\n{\r\nint V_5 ;\r\nT_1 V_3 ;\r\nT_2 V_4 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_3 = 0x0400 ;\r\nbreak;\r\ncase V_35 :\r\ndefault:\r\nV_3 = 0x0500 ;\r\nbreak;\r\n}\r\nV_5 = F_5 ( V_2 , V_3 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xfe ;\r\nV_4 |= ( V_44 ) ? 0x01 : 0x00 ;\r\nV_5 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0014 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0xf3 ;\r\nV_4 |= ( V_2 -> V_10 -> V_46 << 2 ) ;\r\nV_5 = F_1 ( V_2 , 0x0014 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_25 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nV_5 = F_5 ( V_2 , 0x0014 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= ~ 0x07 ;\r\nV_4 |= V_2 -> V_10 -> V_47 ;\r\nV_5 = F_1 ( V_2 , 0x0014 , V_4 ) ;\r\nF_7 ( V_5 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_26 ( struct V_1 * V_2 , int V_22 )\r\n{\r\nint V_5 ;\r\nV_5 = F_1 ( V_2 , 0x0017 , 0x23 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_1 ( V_2 , 0x0016 , 0xfc ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_1 ( V_2 , 0x0016 ,\r\n0xfc | ( ( V_22 ) ? 0x02 : 0x00 ) ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_1 ( V_2 , 0x0016 , ( V_22 ) ? 0x10 : 0x00 ) ;\r\nbreak;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_14 ( V_2 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nif ( V_22 ) {\r\nV_5 = F_1 ( V_2 , 0x0017 , 0x03 ) ;\r\nF_7 ( V_5 ) ;\r\n}\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_27 ( struct V_1 * V_2 , T_2 * V_48 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_48 = 0xff ;\r\nV_5 = F_5 ( V_2 , 0x0128 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_48 = ( V_4 >> 3 ) & 0x1f ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_28 ( struct V_1 * V_2 , T_2 * V_49 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_49 = 0xff ;\r\nV_5 = F_5 ( V_2 , 0x0124 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_49 = ( ( V_4 >> 4 ) & 0x07 ) + 1 ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_29 ( struct V_1 * V_2 , T_2 * V_50 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_50 = 0xff ;\r\nV_5 = F_5 ( V_2 , 0x0125 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_50 = V_4 & 0x1f ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_30 ( struct V_1 * V_2 , T_2 * V_51 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_51 = 0xff ;\r\nV_5 = F_5 ( V_2 , 0x0124 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_51 = V_4 & 0x0f ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_31 ( struct V_1 * V_2 , T_2 * V_52 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_52 = 0xff ;\r\nV_5 = F_5 ( V_2 , 0x0125 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_52 = ( ( V_4 >> 5 ) & 0x07 ) + 1 ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_32 ( struct V_1 * V_2 ,\r\nenum V_53 * V_54 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_5 ( V_2 , 0x0410 , & V_4 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_5 ( V_2 , 0x0513 , & V_4 ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nswitch ( ( V_4 >> 4 ) & 0x03 ) {\r\n#if 1\r\ndefault:\r\n#endif\r\ncase 0x00 :\r\n* V_54 = V_55 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_54 = V_56 ;\r\nbreak;\r\n#if 0\r\ndefault:\r\n*rs_framemode = ATSCMH_RSFRAME_RES;\r\nbreak;\r\n#endif\r\n}\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic\r\nint F_33 ( struct V_1 * V_2 ,\r\nenum V_57 * V_58 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_5 ( V_2 , 0x0400 , & V_4 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_5 ( V_2 , 0x0500 , & V_4 ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_4 &= 0x01 ;\r\n* V_58 = (enum V_57 ) V_4 ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 ,\r\nenum V_59 * V_60 ,\r\nenum V_59 * V_61 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_5 ( V_2 , 0x0410 , & V_4 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_5 ( V_2 , 0x0513 , & V_4 ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_60 = (enum V_59 ) ( ( V_4 >> 2 ) & 0x03 ) ;\r\n* V_61 = (enum V_59 ) ( V_4 & 0x03 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_35 ( struct V_1 * V_2 ,\r\nenum V_62 * V_63 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_5 ( V_2 , 0x0315 , & V_4 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_5 ( V_2 , 0x0511 , & V_4 ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nswitch ( V_4 & 0x03 ) {\r\ncase 0x00 :\r\n* V_63 = V_64 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_63 = V_65 ;\r\nbreak;\r\ndefault:\r\n* V_63 = V_66 ;\r\nbreak;\r\n}\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_36 ( struct V_1 * V_2 ,\r\nenum V_67 * V_68 ,\r\nenum V_67 * V_69 ,\r\nenum V_67 * V_70 ,\r\nenum V_67 * V_71 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_5 ( V_2 , 0x0316 , & V_4 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_5 ( V_2 , 0x0512 , & V_4 ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\n}\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nswitch ( ( V_4 >> 6 ) & 0x03 ) {\r\ncase 0x00 :\r\n* V_68 = V_72 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_68 = V_73 ;\r\nbreak;\r\ndefault:\r\n* V_68 = V_74 ;\r\nbreak;\r\n}\r\nswitch ( ( V_4 >> 4 ) & 0x03 ) {\r\ncase 0x00 :\r\n* V_69 = V_72 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_69 = V_73 ;\r\nbreak;\r\ndefault:\r\n* V_69 = V_74 ;\r\nbreak;\r\n}\r\nswitch ( ( V_4 >> 2 ) & 0x03 ) {\r\ncase 0x00 :\r\n* V_70 = V_72 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_70 = V_73 ;\r\nbreak;\r\ndefault:\r\n* V_70 = V_74 ;\r\nbreak;\r\n}\r\nswitch ( V_4 & 0x03 ) {\r\ncase 0x00 :\r\n* V_71 = V_72 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_71 = V_73 ;\r\nbreak;\r\ndefault:\r\n* V_71 = V_74 ;\r\nbreak;\r\n}\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_37 ( struct V_24 * V_25 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nint V_5 ;\r\nF_10 ( L_8 ) ;\r\nV_25 -> V_75 . V_76 = V_77 ;\r\nV_25 -> V_75 . V_78 = V_2 -> V_79 ;\r\nV_25 -> V_75 . V_80 = V_81 ;\r\nV_5 = F_27 ( V_2 ,\r\n& V_25 -> V_75 . V_82 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nif ( V_2 -> V_83 != V_25 -> V_75 . V_82 ) {\r\nV_2 -> V_83 = V_25 -> V_75 . V_82 ;\r\n#if 0\r\nret = lg2160_get_parade_id(state,\r\n&fe->dtv_property_cache.atscmh_parade_id);\r\nif (lg_fail(ret))\r\ngoto fail;\r\nfe->dtv_property_cache.atscmh_parade_id = state->parade_id;\r\n#endif\r\nV_5 = F_28 ( V_2 ,\r\n& V_25 -> V_75 . V_84 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_29 ( V_2 ,\r\n& V_25 -> V_75 . V_85 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_30 ( V_2 ,\r\n& V_25 -> V_75 . V_86 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_31 ( V_2 ,\r\n& V_25 -> V_75 . V_87 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_32 ( V_2 ,\r\n(enum V_53 * )\r\n& V_25 -> V_75 . V_53 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_33 ( V_2 ,\r\n(enum V_57 * )\r\n& V_25 -> V_75 . V_57 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_34 ( V_2 ,\r\n(enum V_59 * )\r\n& V_25 -> V_75 . V_88 ,\r\n(enum V_59 * )\r\n& V_25 -> V_75 . V_89 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_35 ( V_2 ,\r\n(enum V_62 * )\r\n& V_25 -> V_75 . V_62 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_36 ( V_2 ,\r\n(enum V_67 * )\r\n& V_25 -> V_75 . V_90 ,\r\n(enum V_67 * )\r\n& V_25 -> V_75 . V_91 ,\r\n(enum V_67 * )\r\n& V_25 -> V_75 . V_92 ,\r\n(enum V_67 * )\r\n& V_25 -> V_75 . V_93 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n}\r\n#if 0\r\nret = lg216x_read_fic_err_count(state,\r\n(u8 *)&fe->dtv_property_cache.atscmh_fic_err);\r\nif (lg_fail(ret))\r\ngoto fail;\r\nret = lg216x_read_crc_err_count(state,\r\n&fe->dtv_property_cache.atscmh_crc_err);\r\nif (lg_fail(ret))\r\ngoto fail;\r\nret = lg216x_read_rs_err_count(state,\r\n&fe->dtv_property_cache.atscmh_rs_err);\r\nif (lg_fail(ret))\r\ngoto fail;\r\nswitch (state->cfg->lg_chip) {\r\ncase LG2160:\r\nif (((fe->dtv_property_cache.atscmh_rs_err >= 240) &&\r\n(fe->dtv_property_cache.atscmh_crc_err >= 240)) &&\r\n((jiffies_to_msecs(jiffies) - state->last_reset) > 6000))\r\nret = lg216x_soft_reset(state);\r\nbreak;\r\ncase LG2161:\r\nret = 0;\r\nbreak;\r\n}\r\nlg_fail(ret);\r\n#endif\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_38 ( struct V_24 * V_25 ,\r\nstruct V_94 * V_95 )\r\n{\r\nreturn ( V_96 == V_95 -> V_97 ) ?\r\nF_37 ( V_25 ) : 0 ;\r\n}\r\nstatic int F_39 ( struct V_24 * V_25 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nint V_5 ;\r\nF_10 ( L_7 , V_25 -> V_75 . V_78 ) ;\r\nif ( V_25 -> V_98 . V_99 . V_100 ) {\r\nV_5 = V_25 -> V_98 . V_99 . V_100 ( V_25 ) ;\r\nif ( V_25 -> V_98 . V_101 )\r\nV_25 -> V_98 . V_101 ( V_25 , 0 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_2 -> V_79 = V_25 -> V_75 . V_78 ;\r\n}\r\nV_5 = F_17 ( V_2 , 0 , 0 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_18 ( V_2 , 0 , 0 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_19 ( V_2 , 1 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_16 ( V_2 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_20 ( V_2 , V_2 -> V_10 -> V_102 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_12 ( V_2 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_21 ( V_2 , 0 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_24 ( V_2 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_25 ( V_2 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nbreak;\r\n}\r\nV_5 = F_22 ( V_2 , V_25 -> V_75 . V_103 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_23 ( V_2 ,\r\nV_25 -> V_75 . V_57 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_14 ( V_2 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_26 ( V_2 , 1 ) ;\r\nF_7 ( V_5 ) ;\r\nF_37 ( V_25 ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_40 ( struct V_1 * V_2 ,\r\nint * V_104 , int * V_105 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_104 = 0 ;\r\n* V_105 = 0 ;\r\nV_5 = F_5 ( V_2 , 0x011b , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_105 = ( V_4 & 0x20 ) ? 0 : 1 ;\r\n* V_104 = ( V_4 & 0x40 ) ? 0 : 1 ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_41 ( struct V_1 * V_2 ,\r\nint * V_104 , int * V_105 )\r\n{\r\nT_2 V_4 ;\r\nint V_5 ;\r\n* V_104 = 0 ;\r\n* V_105 = 0 ;\r\nV_5 = F_5 ( V_2 , 0x0304 , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_105 = ( V_4 & 0x80 ) ? 0 : 1 ;\r\nV_5 = F_5 ( V_2 , 0x011b , & V_4 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\n* V_104 = ( V_4 & 0x40 ) ? 0 : 1 ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_42 ( struct V_1 * V_2 ,\r\nint * V_104 , int * V_105 )\r\n{\r\n#ifdef F_43\r\nint V_5 ;\r\nswitch ( V_2 -> V_10 -> V_33 ) {\r\ncase V_34 :\r\nV_5 = F_40 ( V_2 , V_104 , V_105 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_5 = F_41 ( V_2 , V_104 , V_105 ) ;\r\nbreak;\r\ndefault:\r\nV_5 = - V_36 ;\r\nbreak;\r\n}\r\nreturn V_5 ;\r\n#else\r\nreturn F_40 ( V_2 , V_104 , V_105 ) ;\r\n#endif\r\n}\r\nstatic int F_44 ( struct V_24 * V_25 , enum V_106 * V_107 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nint V_5 , V_104 , V_105 ;\r\n* V_107 = 0 ;\r\nV_5 = F_42 ( V_2 , & V_104 , & V_105 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nF_10 ( L_10 ,\r\nV_104 ? L_11 : L_12 ,\r\nV_105 ? L_13 : L_12 ) ;\r\nif ( V_104 )\r\n* V_107 |= V_108 ;\r\nif ( V_105 )\r\n* V_107 |= V_109 ;\r\nif ( * V_107 )\r\n* V_107 |= V_110 | V_111 | V_112 ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_45 ( struct V_24 * V_25 , T_1 * V_113 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nT_2 V_114 , V_115 ;\r\nint V_5 ;\r\n* V_113 = 0 ;\r\nV_5 = F_5 ( V_2 , 0x0202 , & V_114 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_5 ( V_2 , 0x0203 , & V_115 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nif ( ( V_114 == 0xba ) || ( V_115 == 0xdf ) )\r\n* V_113 = 0 ;\r\nelse\r\n#if 1\r\n* V_113 = ( ( V_114 >> 4 ) * 100 ) + ( ( V_114 & 0x0f ) * 10 ) + ( V_115 >> 4 ) ;\r\n#else\r\n* V_113 = ( V_115 | ( V_114 << 8 ) ) ;\r\n#endif\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_46 ( struct V_24 * V_25 , T_1 * V_113 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nT_2 V_114 , V_115 ;\r\nint V_5 ;\r\n* V_113 = 0 ;\r\nV_5 = F_5 ( V_2 , 0x0302 , & V_114 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nV_5 = F_5 ( V_2 , 0x0303 , & V_115 ) ;\r\nif ( F_7 ( V_5 ) )\r\ngoto V_23;\r\nif ( ( V_114 == 0xba ) || ( V_115 == 0xfd ) )\r\n* V_113 = 0 ;\r\nelse\r\n* V_113 = ( ( V_114 >> 4 ) * 100 ) + ( ( V_114 & 0x0f ) * 10 ) + ( V_115 & 0x0f ) ;\r\nV_23:\r\nreturn V_5 ;\r\n}\r\nstatic int F_47 ( struct V_24 * V_25 ,\r\nT_1 * V_116 )\r\n{\r\n#if 0\r\nstruct lg216x_state *state = fe->demodulator_priv;\r\nu16 snr;\r\nint ret;\r\n#endif\r\n* V_116 = 0 ;\r\n#if 0\r\nret = fe->ops.read_snr(fe, &snr);\r\nif (lg_fail(ret))\r\ngoto fail;\r\nif (state->snr >= 8960 * 0x10000)\r\n*strength = 0xffff;\r\nelse\r\n*strength = state->snr / 8960;\r\nfail:\r\nreturn ret;\r\n#else\r\nreturn 0 ;\r\n#endif\r\n}\r\nstatic int F_48 ( struct V_24 * V_25 , T_3 * V_117 )\r\n{\r\n#if 0\r\nstruct lg216x_state *state = fe->demodulator_priv;\r\nint ret;\r\nret = lg216x_read_rs_err_count(state,\r\n&fe->dtv_property_cache.atscmh_rs_err);\r\nif (lg_fail(ret))\r\ngoto fail;\r\n*ucblocks = fe->dtv_property_cache.atscmh_rs_err;\r\nfail:\r\n#else\r\n* V_117 = 0 ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_49 ( struct V_24 * V_25 ,\r\nstruct V_118\r\n* V_119 )\r\n{\r\nV_119 -> V_120 = 500 ;\r\nF_10 ( L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_50 ( struct V_24 * V_25 )\r\n{\r\nstruct V_1 * V_2 = V_25 -> V_27 ;\r\nF_10 ( L_8 ) ;\r\nF_51 ( V_2 ) ;\r\n}\r\nstruct V_24 * F_52 ( const struct V_121 * V_122 ,\r\nstruct V_123 * V_14 )\r\n{\r\nstruct V_1 * V_2 = NULL ;\r\nF_10 ( L_14 ,\r\nV_14 ? F_53 ( V_14 ) : 0 ,\r\nV_122 ? V_122 -> V_11 : 0 ) ;\r\nV_2 = F_54 ( sizeof( struct V_1 ) , V_124 ) ;\r\nif ( ! V_2 )\r\nreturn NULL ;\r\nV_2 -> V_10 = V_122 ;\r\nV_2 -> V_14 = V_14 ;\r\nV_2 -> V_83 = 0xff ;\r\nV_2 -> V_45 = 0xff ;\r\nswitch ( V_122 -> V_33 ) {\r\ndefault:\r\nF_55 ( L_15 ) ;\r\ncase V_34 :\r\nmemcpy ( & V_2 -> V_125 . V_98 , & V_126 ,\r\nsizeof( struct V_127 ) ) ;\r\nbreak;\r\ncase V_35 :\r\nmemcpy ( & V_2 -> V_125 . V_98 , & V_128 ,\r\nsizeof( struct V_127 ) ) ;\r\nbreak;\r\n}\r\nV_2 -> V_125 . V_27 = V_2 ;\r\nV_2 -> V_79 = - 1 ;\r\nV_2 -> V_125 . V_75 . V_103 = 1 ;\r\nreturn & V_2 -> V_125 ;\r\n}
