// Seed: 4156256345
module module_0 (
    input  wor   id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  uwire id_4,
    output tri   id_5,
    output wire  id_6
);
  logic id_8;
  ;
  wire id_9;
  wire id_10;
  logic [1 : -1] id_11;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    output wor id_4
);
  initial begin : LABEL_0
    id_0 = id_3;
    id_0 <= id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2
  );
endmodule
