{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 12:30:52 2015 " "Info: Processing started: Mon Dec 21 12:30:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProcessorHW -c ProcessorHW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessorHW -c ProcessorHW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "oneSecClock:myClock\|clock " "Info: Detected ripple clock \"oneSecClock:myClock\|clock\" as buffer" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneSecClock:myClock\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Processor:HW\|controlUnit:myCU\|state.store register Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[2\] 152.74 MHz 6.547 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 152.74 MHz between source register \"Processor:HW\|controlUnit:myCU\|state.store\" and destination register \"Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[2\]\" (period= 6.547 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.304 ns + Longest register register " "Info: + Longest register to register delay is 6.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Processor:HW\|controlUnit:myCU\|state.store 1 REG LCFF_X34_Y24_N11 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N11; Fanout = 39; REG Node = 'Processor:HW\|controlUnit:myCU\|state.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:HW|controlUnit:myCU|state.store } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.545 ns) 0.954 ns Processor:HW\|dataPath:myDP\|dp1:DP1\|Address\[2\]~1 2 COMB LCCOMB_X34_Y24_N14 79 " "Info: 2: + IC(0.409 ns) + CELL(0.545 ns) = 0.954 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 79; COMB Node = 'Processor:HW\|dataPath:myDP\|dp1:DP1\|Address\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Processor:HW|controlUnit:myCU|state.store Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 } "NODE_NAME" } } { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.544 ns) 2.681 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~12 3 COMB LCCOMB_X36_Y22_N12 1 " "Info: 3: + IC(1.183 ns) + CELL(0.544 ns) = 2.681 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 Processor:HW|dataPath:myDP|ram:RAM|Mux5~12 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.178 ns) 3.715 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~13 4 COMB LCCOMB_X35_Y21_N16 1 " "Info: 4: + IC(0.856 ns) + CELL(0.178 ns) = 3.715 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux5~12 Processor:HW|dataPath:myDP|ram:RAM|Mux5~13 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.178 ns) 5.035 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~16 5 COMB LCCOMB_X32_Y23_N0 1 " "Info: 5: + IC(1.142 ns) + CELL(0.178 ns) = 5.035 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux5~13 Processor:HW|dataPath:myDP|ram:RAM|Mux5~16 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 5.500 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~19 6 COMB LCCOMB_X32_Y23_N26 1 " "Info: 6: + IC(0.287 ns) + CELL(0.178 ns) = 5.500 ns; Loc. = LCCOMB_X32_Y23_N26; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux5~16 Processor:HW|dataPath:myDP|ram:RAM|Mux5~19 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 6.208 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~20 7 COMB LCCOMB_X33_Y23_N10 1 " "Info: 7: + IC(0.530 ns) + CELL(0.178 ns) = 6.208 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux5~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux5~19 Processor:HW|dataPath:myDP|ram:RAM|Mux5~20 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.304 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[2\] 8 REG LCFF_X33_Y23_N11 3 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.304 ns; Loc. = LCFF_X33_Y23_N11; Fanout = 3; REG Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux5~20 Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.897 ns ( 30.09 % ) " "Info: Total cell delay = 1.897 ns ( 30.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 69.91 % ) " "Info: Total interconnect delay = 4.407 ns ( 69.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { Processor:HW|controlUnit:myCU|state.store Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 Processor:HW|dataPath:myDP|ram:RAM|Mux5~12 Processor:HW|dataPath:myDP|ram:RAM|Mux5~13 Processor:HW|dataPath:myDP|ram:RAM|Mux5~16 Processor:HW|dataPath:myDP|ram:RAM|Mux5~19 Processor:HW|dataPath:myDP|ram:RAM|Mux5~20 Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.304 ns" { Processor:HW|controlUnit:myCU|state.store {} Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~12 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~13 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~16 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~19 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~20 {} Processor:HW|dataPath:myDP|ram:RAM|Output[2] {} } { 0.000ns 0.409ns 1.183ns 0.856ns 1.142ns 0.287ns 0.530ns 0.000ns } { 0.000ns 0.545ns 0.544ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.344 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 5.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.879 ns) 2.686 ns oneSecClock:myClock\|clock 2 REG LCFF_X1_Y9_N23 2 " "Info: 2: + IC(0.781 ns) + CELL(0.879 ns) = 2.686 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.000 ns) 3.750 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G2 296 " "Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 5.344 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[2\] 4 REG LCFF_X33_Y23_N11 3 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 5.344 ns; Loc. = LCFF_X33_Y23_N11; Fanout = 3; REG Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 46.91 % ) " "Info: Total cell delay = 2.507 ns ( 46.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.837 ns ( 53.09 % ) " "Info: Total interconnect delay = 2.837 ns ( 53.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|Output[2] {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.348 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 5.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.879 ns) 2.686 ns oneSecClock:myClock\|clock 2 REG LCFF_X1_Y9_N23 2 " "Info: 2: + IC(0.781 ns) + CELL(0.879 ns) = 2.686 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.000 ns) 3.750 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G2 296 " "Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.348 ns Processor:HW\|controlUnit:myCU\|state.store 4 REG LCFF_X34_Y24_N11 39 " "Info: 4: + IC(0.996 ns) + CELL(0.602 ns) = 5.348 ns; Loc. = LCFF_X34_Y24_N11; Fanout = 39; REG Node = 'Processor:HW\|controlUnit:myCU\|state.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.store } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 46.88 % ) " "Info: Total cell delay = 2.507 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.841 ns ( 53.12 % ) " "Info: Total interconnect delay = 2.841 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.store {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|Output[2] {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.store {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { Processor:HW|controlUnit:myCU|state.store Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 Processor:HW|dataPath:myDP|ram:RAM|Mux5~12 Processor:HW|dataPath:myDP|ram:RAM|Mux5~13 Processor:HW|dataPath:myDP|ram:RAM|Mux5~16 Processor:HW|dataPath:myDP|ram:RAM|Mux5~19 Processor:HW|dataPath:myDP|ram:RAM|Mux5~20 Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.304 ns" { Processor:HW|controlUnit:myCU|state.store {} Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~12 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~13 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~16 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~19 {} Processor:HW|dataPath:myDP|ram:RAM|Mux5~20 {} Processor:HW|dataPath:myDP|ram:RAM|Output[2] {} } { 0.000ns 0.409ns 1.183ns 0.856ns 1.142ns 0.287ns 0.530ns 0.000ns } { 0.000ns 0.545ns 0.544ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|Output[2] {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.store {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Processor:HW\|dataPath:myDP\|ram:RAM\|register\[5\]\[2\] SW\[8\] CLOCK_50 4.569 ns register " "Info: tsu for register \"Processor:HW\|dataPath:myDP\|ram:RAM\|register\[5\]\[2\]\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is 4.569 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.954 ns + Longest pin register " "Info: + Longest pin to register delay is 9.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns SW\[8\] 1 PIN PIN_G12 49 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_G12; Fanout = 49; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.545 ns) 7.104 ns Processor:HW\|dataPath:myDP\|ram:RAM\|register~36 2 COMB LCCOMB_X33_Y21_N0 15 " "Info: 2: + IC(5.726 ns) + CELL(0.545 ns) = 7.104 ns; Loc. = LCCOMB_X33_Y21_N0; Fanout = 15; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|register~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.271 ns" { SW[8] Processor:HW|dataPath:myDP|ram:RAM|register~36 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.413 ns) 9.954 ns Processor:HW\|dataPath:myDP\|ram:RAM\|register\[5\]\[2\] 3 REG LCFF_X33_Y24_N15 1 " "Info: 3: + IC(2.437 ns) + CELL(0.413 ns) = 9.954 ns; Loc. = LCFF_X33_Y24_N15; Fanout = 1; REG Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|register\[5\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Processor:HW|dataPath:myDP|ram:RAM|register~36 Processor:HW|dataPath:myDP|ram:RAM|register[5][2] } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.791 ns ( 17.99 % ) " "Info: Total cell delay = 1.791 ns ( 17.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.163 ns ( 82.01 % ) " "Info: Total interconnect delay = 8.163 ns ( 82.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.954 ns" { SW[8] Processor:HW|dataPath:myDP|ram:RAM|register~36 Processor:HW|dataPath:myDP|ram:RAM|register[5][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.954 ns" { SW[8] {} SW[8]~combout {} Processor:HW|dataPath:myDP|ram:RAM|register~36 {} Processor:HW|dataPath:myDP|ram:RAM|register[5][2] {} } { 0.000ns 0.000ns 5.726ns 2.437ns } { 0.000ns 0.833ns 0.545ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.347 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 5.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.879 ns) 2.686 ns oneSecClock:myClock\|clock 2 REG LCFF_X1_Y9_N23 2 " "Info: 2: + IC(0.781 ns) + CELL(0.879 ns) = 2.686 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.000 ns) 3.750 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G2 296 " "Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 5.347 ns Processor:HW\|dataPath:myDP\|ram:RAM\|register\[5\]\[2\] 4 REG LCFF_X33_Y24_N15 1 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 5.347 ns; Loc. = LCFF_X33_Y24_N15; Fanout = 1; REG Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|register\[5\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|register[5][2] } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 46.89 % ) " "Info: Total cell delay = 2.507 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.840 ns ( 53.11 % ) " "Info: Total interconnect delay = 2.840 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|register[5][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|register[5][2] {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.954 ns" { SW[8] Processor:HW|dataPath:myDP|ram:RAM|register~36 Processor:HW|dataPath:myDP|ram:RAM|register[5][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.954 ns" { SW[8] {} SW[8]~combout {} Processor:HW|dataPath:myDP|ram:RAM|register~36 {} Processor:HW|dataPath:myDP|ram:RAM|register[5][2] {} } { 0.000ns 0.000ns 5.726ns 2.437ns } { 0.000ns 0.833ns 0.545ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|register[5][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|register[5][2] {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[0\] Processor:HW\|controlUnit:myCU\|state.sub 13.762 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[0\]\" through register \"Processor:HW\|controlUnit:myCU\|state.sub\" is 13.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.348 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.879 ns) 2.686 ns oneSecClock:myClock\|clock 2 REG LCFF_X1_Y9_N23 2 " "Info: 2: + IC(0.781 ns) + CELL(0.879 ns) = 2.686 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.000 ns) 3.750 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G2 296 " "Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.750 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.348 ns Processor:HW\|controlUnit:myCU\|state.sub 4 REG LCFF_X34_Y24_N21 11 " "Info: 4: + IC(0.996 ns) + CELL(0.602 ns) = 5.348 ns; Loc. = LCFF_X34_Y24_N21; Fanout = 11; REG Node = 'Processor:HW\|controlUnit:myCU\|state.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 46.88 % ) " "Info: Total cell delay = 2.507 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.841 ns ( 53.12 % ) " "Info: Total interconnect delay = 2.841 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.sub {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.137 ns + Longest register pin " "Info: + Longest register to pin delay is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Processor:HW\|controlUnit:myCU\|state.sub 1 REG LCFF_X34_Y24_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N21; Fanout = 11; REG Node = 'Processor:HW\|controlUnit:myCU\|state.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.491 ns) + CELL(0.457 ns) 2.948 ns Processor:HW\|controlUnit:myCU\|WideOr2~0 2 COMB LCCOMB_X33_Y20_N28 2 " "Info: 2: + IC(2.491 ns) + CELL(0.457 ns) = 2.948 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'Processor:HW\|controlUnit:myCU\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { Processor:HW|controlUnit:myCU|state.sub Processor:HW|controlUnit:myCU|WideOr2~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 3.768 ns Processor:HW\|controlUnit:myCU\|WideOr3 3 COMB LCCOMB_X33_Y20_N6 1 " "Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 3.768 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 1; COMB Node = 'Processor:HW\|controlUnit:myCU\|WideOr3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { Processor:HW|controlUnit:myCU|WideOr2~0 Processor:HW|controlUnit:myCU|WideOr3 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(3.006 ns) 8.137 ns LEDG\[0\] 4 PIN PIN_A14 0 " "Info: 4: + IC(1.363 ns) + CELL(3.006 ns) = 8.137 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'LEDG\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { Processor:HW|controlUnit:myCU|WideOr3 LEDG[0] } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.984 ns ( 48.96 % ) " "Info: Total cell delay = 3.984 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.153 ns ( 51.04 % ) " "Info: Total interconnect delay = 4.153 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { Processor:HW|controlUnit:myCU|state.sub Processor:HW|controlUnit:myCU|WideOr2~0 Processor:HW|controlUnit:myCU|WideOr3 LEDG[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { Processor:HW|controlUnit:myCU|state.sub {} Processor:HW|controlUnit:myCU|WideOr2~0 {} Processor:HW|controlUnit:myCU|WideOr3 {} LEDG[0] {} } { 0.000ns 2.491ns 0.299ns 1.363ns } { 0.000ns 0.457ns 0.521ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.348 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.sub {} } { 0.000ns 0.000ns 0.781ns 1.064ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { Processor:HW|controlUnit:myCU|state.sub Processor:HW|controlUnit:myCU|WideOr2~0 Processor:HW|controlUnit:myCU|WideOr3 LEDG[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { Processor:HW|controlUnit:myCU|state.sub {} Processor:HW|controlUnit:myCU|WideOr2~0 {} Processor:HW|controlUnit:myCU|WideOr3 {} LEDG[0] {} } { 0.000ns 2.491ns 0.299ns 1.363ns } { 0.000ns 0.457ns 0.521ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "oneSecClock:myClock\|clock KEY\[0\] CLOCK_50 0.593 ns register " "Info: th for register \"oneSecClock:myClock\|clock\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 0.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.409 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.602 ns) 2.409 ns oneSecClock:myClock\|clock 2 REG LCFF_X1_Y9_N23 2 " "Info: 2: + IC(0.781 ns) + CELL(0.602 ns) = 2.409 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 67.58 % ) " "Info: Total cell delay = 1.628 ns ( 67.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.781 ns ( 32.42 % ) " "Info: Total interconnect delay = 0.781 ns ( 32.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.409 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.781ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.102 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 PIN PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.178 ns) 2.006 ns oneSecClock:myClock\|clock~0 2 COMB LCCOMB_X1_Y9_N22 1 " "Info: 2: + IC(0.802 ns) + CELL(0.178 ns) = 2.006 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = 'oneSecClock:myClock\|clock~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { KEY[0] oneSecClock:myClock|clock~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.102 ns oneSecClock:myClock\|clock 3 REG LCFF_X1_Y9_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.102 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 61.85 % ) " "Info: Total cell delay = 1.300 ns ( 61.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 38.15 % ) " "Info: Total interconnect delay = 0.802 ns ( 38.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { KEY[0] oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.102 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:myClock|clock~0 {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.802ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.409 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.781ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { KEY[0] oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.102 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:myClock|clock~0 {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.802ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 12:30:53 2015 " "Info: Processing ended: Mon Dec 21 12:30:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
