;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 0
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	ADD -12, @10
	ADD -12, @10
	SUB #72, @200
	SUB #72, @200
	SUB -12, @10
	SUB 3, @115
	SUB @127, 106
	SUB @121, 106
	ADD -12, @10
	SUB 12, @10
	SUB -127, @107
	SUB @121, 103
	MOV -1, <-20
	JMP @-73
	SPL 0, #2
	DJN <127, 106
	SUB @127, 106
	SUB @127, 106
	JMP 127, <103
	ADD 270, 710
	ADD 270, 710
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMP @12, #200
	ADD 10, 9
	ADD 10, 9
	SUB -1, <-20
	SUB 12, @10
	SPL 0, #2
	SUB 12, @10
	SUB 12, @10
	MOV -1, <-20
	MOV -7, <-20
	ADD 10, 9
	SUB #72, @200
	SUB @121, 106
	ADD -12, @10
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-420
	DJN -1, @-20
	MOV -1, <-20
