{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "none",
    "logical expression": "s_eventually (rst || sig == 1)",
    "Signals": [
      "rst",
      "sig"
    ],
    "Signal Explanations": {
      "rst": "asynchronous reset of the verilog module",
      "sig": "output signal of the verilog module, which is set high after the delay condition is met"
    },
    "Logical Operators": [
      "s_eventually",
      "||",
      "=="
    ],
    "Logical Operators Explanation": {
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "||": "logical OR operator, meaning that if at least one of the conditions is true then the overall condition is satisfied",
      "==": "equal comparison operator that verifies equality"
    },
    "Assertion Explaination": "eventually either the asynchronous reset of the verilog module is asserted or the output signal of the verilog module is equal to logical one"
  }
}