Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 15 18:42:28 2025
| Host         : DESKTOP-J6QLH0T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     26          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   24          
TIMING-20  Warning           Non-clocked latch               74          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (20)

1. checking no_clock (154)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: fsm/reset_turnos_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (20)
-----------------------------
 There are 20 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.520      -29.216                      4                  355        0.110        0.000                      0                  355        4.020        0.000                       0                   262  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.520      -29.216                      4                  325        0.110        0.000                      0                  325        4.020        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.525        0.000                      0                   30        1.458        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.520ns,  Total Violation      -29.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.520ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.472ns  (logic 7.668ns (43.887%)  route 9.804ns (56.113%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=73, routed)          0.965     6.647    dados_aleatorios/dados[0][0]
    SLICE_X34Y106        LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.771    dados_aleatorios/resultado[4]_i_104__1_n_1
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.229 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=27, routed)          0.636     7.865    dados_aleatorios/resultado_reg[4]_i_66__0_n_3
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.332     8.197 r  dados_aleatorios/resultado[4]_i_106__0_comp/O
                         net (fo=1, routed)           0.537     8.735    dados_aleatorios/resultado[4]_i_106__0_n_1
    SLICE_X35Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.200 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=20, routed)          0.500     9.700    dados_aleatorios/resultado_reg[4]_i_67__0_n_3
    SLICE_X35Y107        LUT5 (Prop_lut5_I4_O)        0.329    10.029 f  dados_aleatorios/resultado[4]_i_120__0/O
                         net (fo=1, routed)           0.263    10.292    dados_aleatorios/puntuaciones1/instance_caso_eg/p_2_in[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I3_O)        0.124    10.416 r  dados_aleatorios/resultado[4]_i_114__0/O
                         net (fo=1, routed)           0.330    10.746    dados_aleatorios/resultado[4]_i_114__0_n_1
    SLICE_X36Y107        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.211 r  dados_aleatorios/resultado_reg[4]_i_88__0/CO[1]
                         net (fo=6, routed)           0.638    11.849    dados_aleatorios/resultado_reg[4]_i_88__0_n_3
    SLICE_X33Y108        LUT6 (Prop_lut6_I5_O)        0.329    12.178 r  dados_aleatorios/resultado[4]_i_82__0/O
                         net (fo=5, routed)           0.664    12.842    dados_aleatorios/resultado[4]_i_82__0_n_1
    SLICE_X35Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.966 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.189    13.155    dados_aleatorios/resultado[4]_i_110__0_n_1
    SLICE_X34Y109        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.643 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=11, routed)          0.546    14.189    dados_aleatorios/resultado_reg[4]_i_81__0_n_3
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.332    14.521 r  dados_aleatorios/resultado[4]_i_41__0/O
                         net (fo=9, routed)           0.359    14.880    dados_aleatorios/resultado[4]_i_41__0_n_1
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.004 r  dados_aleatorios/resultado[4]_i_76__0/O
                         net (fo=1, routed)           0.379    15.383    dados_aleatorios/resultado[4]_i_76__0_n_1
    SLICE_X35Y108        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    15.828 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=22, routed)          0.345    16.172    dados_aleatorios/resultado_reg[4]_i_39__0_n_3
    SLICE_X37Y108        LUT3 (Prop_lut3_I2_O)        0.329    16.501 f  dados_aleatorios/resultado[4]_i_55__0/O
                         net (fo=2, routed)           0.595    17.096    dados_aleatorios/resultado[4]_i_55__0_n_1
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    17.220 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.189    17.410    dados_aleatorios/resultado[4]_i_85__0_n_1
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.875 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.494    18.369    dados_aleatorios/resultado_reg[4]_i_48__0_n_3
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.329    18.698 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.481    19.179    dados_aleatorios/resultado[4]_i_94__0_n_1
    SLICE_X38Y109        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.667 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.467    20.134    dados_aleatorios/resultado_reg[4]_i_56__0_n_3
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.332    20.466 r  dados_aleatorios/resultado[4]_i_20__0/O
                         net (fo=1, routed)           0.000    20.466    dados_aleatorios/resultado[4]_i_20__0_n_1
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.046 f  dados_aleatorios/resultado_reg[4]_i_7__0/O[2]
                         net (fo=1, routed)           0.644    21.689    dados_aleatorios/resultado_reg[4]_i_7__0_n_6
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.302    21.991 r  dados_aleatorios/resultado[4]_i_3__0/O
                         net (fo=1, routed)           0.583    22.574    dados_aleatorios/resultado[4]_i_3__0_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I2_O)        0.124    22.698 r  dados_aleatorios/resultado[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    22.698    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X41Y110        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.500    14.922    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X41Y110        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X41Y110        FDCE (Setup_fdce_C_D)        0.032    15.178    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -7.520    

Slack (VIOLATED) :        -7.432ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 7.652ns (44.005%)  route 9.737ns (55.995%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X34Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDCE (Prop_fdce_C_Q)         0.518     5.743 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=71, routed)          0.846     6.589    dados_aleatorios/dados[0][1]
    SLICE_X32Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.713    dados_aleatorios/resultado[4]_i_104_n_1
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.170 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=26, routed)          0.576     7.747    dados_aleatorios/resultado_reg[4]_i_66__2_n_3
    SLICE_X33Y106        LUT3 (Prop_lut3_I2_O)        0.329     8.076 r  dados_aleatorios/resultado[4]_i_118__2/O
                         net (fo=2, routed)           0.308     8.384    dados_aleatorios/resultado[4]_i_118__2_n_1
    SLICE_X33Y105        LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  dados_aleatorios/resultado[4]_i_106__2/O
                         net (fo=1, routed)           0.336     8.844    dados_aleatorios/resultado[4]_i_106__2_n_1
    SLICE_X32Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.309 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=19, routed)          0.526     9.834    dados_aleatorios/resultado_reg[4]_i_67__2_n_3
    SLICE_X32Y105        LUT5 (Prop_lut5_I4_O)        0.329    10.163 f  dados_aleatorios/resultado[4]_i_120__2/O
                         net (fo=1, routed)           0.426    10.590    dados_aleatorios/puntuaciones2/instance_caso_eg/p_2_in[0]
    SLICE_X35Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.714 r  dados_aleatorios/resultado[4]_i_114__2/O
                         net (fo=1, routed)           0.338    11.052    dados_aleatorios/resultado[4]_i_114__2_n_1
    SLICE_X33Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.517 r  dados_aleatorios/resultado_reg[4]_i_88__2/CO[1]
                         net (fo=6, routed)           0.321    11.837    dados_aleatorios/resultado_reg[4]_i_88__2_n_3
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.329    12.166 r  dados_aleatorios/resultado[4]_i_83__2/O
                         net (fo=5, routed)           0.609    12.776    dados_aleatorios/resultado[4]_i_83__2_n_1
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    12.900 r  dados_aleatorios/resultado[4]_i_110__2/O
                         net (fo=1, routed)           0.189    13.089    dados_aleatorios/resultado[4]_i_110__2_n_1
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.577 r  dados_aleatorios/resultado_reg[4]_i_81__2/CO[1]
                         net (fo=10, routed)          0.346    13.922    dados_aleatorios/resultado_reg[4]_i_81__2_n_3
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.332    14.254 r  dados_aleatorios/resultado[4]_i_45__2/O
                         net (fo=9, routed)           0.832    15.087    dados_aleatorios/resultado[4]_i_45__2_n_1
    SLICE_X30Y104        LUT4 (Prop_lut4_I0_O)        0.124    15.211 r  dados_aleatorios/resultado[4]_i_79__2/O
                         net (fo=1, routed)           0.000    15.211    dados_aleatorios/resultado[4]_i_79__2_n_1
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.669 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=20, routed)          0.396    16.065    dados_aleatorios/resultado_reg[4]_i_39__2_n_3
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.332    16.397 r  dados_aleatorios/resultado[4]_i_55__2/O
                         net (fo=4, routed)           0.827    17.224    dados_aleatorios/resultado[4]_i_55__2_n_1
    SLICE_X29Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.348 r  dados_aleatorios/resultado[4]_i_87__2/O
                         net (fo=1, routed)           0.000    17.348    dados_aleatorios/resultado[4]_i_87__2_n_1
    SLICE_X29Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    17.805 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          1.056    18.860    dados_aleatorios/resultado_reg[4]_i_48__2_n_3
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.329    19.189 r  dados_aleatorios/resultado[4]_i_96__2_comp/O
                         net (fo=1, routed)           0.000    19.189    dados_aleatorios/resultado[4]_i_96__2_n_1
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.646 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.546    20.192    dados_aleatorios/resultado_reg[4]_i_56__2_n_3
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.329    20.521 r  dados_aleatorios/resultado[4]_i_24__2/O
                         net (fo=1, routed)           0.195    20.716    dados_aleatorios/resultado[4]_i_24__2_n_1
    SLICE_X28Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.123 f  dados_aleatorios/resultado_reg[4]_i_8__2/O[1]
                         net (fo=1, routed)           0.416    21.539    dados_aleatorios/resultado_reg[4]_i_8__2_n_7
    SLICE_X33Y101        LUT4 (Prop_lut4_I3_O)        0.303    21.842 r  dados_aleatorios/resultado[4]_i_4__2_comp/O
                         net (fo=1, routed)           0.648    22.490    dados_aleatorios/resultado[4]_i_4__2_n_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.124    22.614 r  dados_aleatorios/resultado[4]_i_1__2_comp_1/O
                         net (fo=1, routed)           0.000    22.614    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X33Y101        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.505    14.927    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X33Y101        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X33Y101        FDCE (Setup_fdce_C_D)        0.031    15.182    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                 -7.432    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.247ns  (logic 7.318ns (42.430%)  route 9.929ns (57.570%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=73, routed)          1.105     6.787    dados_aleatorios/dados[0][0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.911 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.911    dados_aleatorios/resultado[4]_i_104__0_n_1
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.369 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=26, routed)          0.531     7.900    dados_aleatorios/resultado_reg[4]_i_66_n_3
    SLICE_X36Y105        LUT3 (Prop_lut3_I2_O)        0.332     8.232 r  dados_aleatorios/resultado[4]_i_118/O
                         net (fo=2, routed)           0.314     8.546    dados_aleatorios/resultado[4]_i_118_n_1
    SLICE_X36Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  dados_aleatorios/resultado[4]_i_106/O
                         net (fo=1, routed)           0.324     8.994    dados_aleatorios/resultado[4]_i_106_n_1
    SLICE_X35Y105        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.459 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=19, routed)          0.670    10.129    dados_aleatorios/resultado_reg[4]_i_67_n_3
    SLICE_X36Y104        LUT5 (Prop_lut5_I4_O)        0.329    10.458 f  dados_aleatorios/resultado[4]_i_121/O
                         net (fo=1, routed)           0.287    10.745    dados_aleatorios/puntuaciones1/instance_caso_ep/p_2_in[1]
    SLICE_X35Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.869 r  dados_aleatorios/resultado[4]_i_114/O
                         net (fo=1, routed)           0.189    11.058    dados_aleatorios/resultado[4]_i_114_n_1
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.546 r  dados_aleatorios/resultado_reg[4]_i_88/CO[1]
                         net (fo=6, routed)           0.494    12.040    dados_aleatorios/resultado_reg[4]_i_88_n_3
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.332    12.372 r  dados_aleatorios/resultado[4]_i_83/O
                         net (fo=5, routed)           0.691    13.063    dados_aleatorios/resultado[4]_i_83_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.187 r  dados_aleatorios/resultado[4]_i_112/O
                         net (fo=1, routed)           0.000    13.187    dados_aleatorios/resultado[4]_i_112_n_1
    SLICE_X36Y102        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    13.644 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=10, routed)          0.484    14.128    dados_aleatorios/resultado_reg[4]_i_81_n_3
    SLICE_X37Y103        LUT5 (Prop_lut5_I4_O)        0.329    14.457 r  dados_aleatorios/resultado[4]_i_50/O
                         net (fo=8, routed)           0.804    15.261    dados_aleatorios/resultado[4]_i_50_n_1
    SLICE_X41Y104        LUT4 (Prop_lut4_I3_O)        0.124    15.385 r  dados_aleatorios/resultado[4]_i_92/O
                         net (fo=1, routed)           0.000    15.385    dados_aleatorios/resultado[4]_i_92_n_1
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.842 r  dados_aleatorios/resultado_reg[4]_i_51/CO[1]
                         net (fo=21, routed)          0.420    16.262    dados_aleatorios/resultado_reg[4]_i_51_n_3
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.329    16.591 r  dados_aleatorios/resultado[4]_i_65/O
                         net (fo=5, routed)           0.580    17.172    dados_aleatorios/resultado[4]_i_65_n_1
    SLICE_X38Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.296 r  dados_aleatorios/resultado[4]_i_85/O
                         net (fo=1, routed)           0.190    17.486    dados_aleatorios/resultado[4]_i_85_n_1
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.951 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.739    18.690    dados_aleatorios/resultado_reg[4]_i_48_n_3
    SLICE_X39Y103        LUT6 (Prop_lut6_I4_O)        0.329    19.019 r  dados_aleatorios/resultado[4]_i_94_comp_1/O
                         net (fo=1, routed)           0.189    19.208    dados_aleatorios/resultado[4]_i_94_n_1
    SLICE_X38Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.696 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.463    20.159    dados_aleatorios/resultado_reg[4]_i_56_n_3
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.332    20.491 r  dados_aleatorios/resultado[4]_i_22/O
                         net (fo=1, routed)           0.519    21.010    dados_aleatorios/resultado[4]_i_22_n_1
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.414 r  dados_aleatorios/resultado_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.936    22.350    dados_aleatorios/resultado_reg[4]_i_8_n_1
    SLICE_X41Y102        LUT6 (Prop_lut6_I1_O)        0.124    22.474 r  dados_aleatorios/resultado[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.474    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X41Y102        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.503    14.925    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y102        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X41Y102        FDCE (Setup_fdce_C_D)        0.031    15.180    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -22.474    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -6.969ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 7.680ns (45.390%)  route 9.240ns (54.610%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X34Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDCE (Prop_fdce_C_Q)         0.518     5.743 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=71, routed)          0.981     6.724    dados_aleatorios/dados[0][1]
    SLICE_X33Y107        LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.848    dados_aleatorios/resultado[4]_i_104__2_n_1
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.305 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=25, routed)          0.560     7.865    dados_aleatorios/resultado_reg[4]_i_66__1_n_3
    SLICE_X34Y108        LUT6 (Prop_lut6_I4_O)        0.329     8.194 r  dados_aleatorios/resultado[4]_i_106__1_comp/O
                         net (fo=1, routed)           0.344     8.538    dados_aleatorios/resultado[4]_i_106__1_n_1
    SLICE_X32Y108        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.003 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.697     9.701    dados_aleatorios/resultado_reg[4]_i_67__1_n_3
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.329    10.030 r  dados_aleatorios/resultado[4]_i_123__1/O
                         net (fo=1, routed)           0.415    10.445    dados_aleatorios/resultado[4]_i_123__1_n_1
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.569 r  dados_aleatorios/resultado[4]_i_116__1/O
                         net (fo=1, routed)           0.000    10.569    dados_aleatorios/resultado[4]_i_116__1_n_1
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.027 r  dados_aleatorios/resultado_reg[4]_i_88__1/CO[1]
                         net (fo=6, routed)           0.337    11.364    dados_aleatorios/resultado_reg[4]_i_88__1_n_3
    SLICE_X29Y106        LUT6 (Prop_lut6_I5_O)        0.332    11.696 r  dados_aleatorios/resultado[4]_i_83__1/O
                         net (fo=5, routed)           0.655    12.350    dados_aleatorios/resultado[4]_i_83__1_n_1
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.474 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.195    12.669    dados_aleatorios/resultado[4]_i_110__1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.134 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=10, routed)          0.663    13.797    dados_aleatorios/resultado_reg[4]_i_81__1_n_3
    SLICE_X28Y105        LUT5 (Prop_lut5_I4_O)        0.329    14.126 r  dados_aleatorios/resultado[4]_i_43__1/O
                         net (fo=8, routed)           0.620    14.746    dados_aleatorios/resultado[4]_i_43__1_n_1
    SLICE_X28Y106        LUT4 (Prop_lut4_I2_O)        0.124    14.870 r  dados_aleatorios/resultado[4]_i_79__1/O
                         net (fo=1, routed)           0.000    14.870    dados_aleatorios/resultado[4]_i_79__1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.327 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=21, routed)          0.407    15.734    dados_aleatorios/resultado_reg[4]_i_39__1_n_3
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.329    16.063 f  dados_aleatorios/resultado[4]_i_55__1/O
                         net (fo=4, routed)           0.594    16.656    dados_aleatorios/resultado[4]_i_55__1_n_1
    SLICE_X29Y107        LUT6 (Prop_lut6_I3_O)        0.124    16.780 r  dados_aleatorios/resultado[4]_i_85__1/O
                         net (fo=1, routed)           0.471    17.251    dados_aleatorios/resultado[4]_i_85__1_n_1
    SLICE_X29Y108        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.716 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=20, routed)          0.575    18.291    dados_aleatorios/resultado_reg[4]_i_48__1_n_3
    SLICE_X29Y109        LUT6 (Prop_lut6_I4_O)        0.329    18.620 r  dados_aleatorios/resultado[4]_i_94__1_comp_1/O
                         net (fo=1, routed)           0.330    18.950    dados_aleatorios/resultado[4]_i_94__1_n_1
    SLICE_X29Y110        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.415 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.507    19.922    dados_aleatorios/resultado_reg[4]_i_56__1_n_3
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.329    20.251 r  dados_aleatorios/resultado[4]_i_24__1/O
                         net (fo=1, routed)           0.189    20.440    dados_aleatorios/resultado[4]_i_24__1_n_1
    SLICE_X30Y111        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    21.019 f  dados_aleatorios/resultado_reg[4]_i_8__1/O[2]
                         net (fo=1, routed)           0.407    21.426    dados_aleatorios/resultado_reg[4]_i_8__1_n_6
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.301    21.727 r  dados_aleatorios/resultado[4]_i_4__1_comp/O
                         net (fo=1, routed)           0.294    22.021    dados_aleatorios/resultado[4]_i_4__1_n_1
    SLICE_X32Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.145 r  dados_aleatorios/resultado[4]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    22.145    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X32Y111        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.501    14.923    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X32Y111        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X32Y111        FDCE (Setup_fdce_C_D)        0.029    15.176    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -22.145    
  -------------------------------------------------------------------
                         slack                                 -6.969    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 2.131ns (24.577%)  route 6.540ns (75.423%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=66, routed)          2.979     8.661    dados_aleatorios/dados[1][0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.785 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.051     9.837    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X42Y118        LUT4 (Prop_lut4_I3_O)        0.150     9.987 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.800    10.786    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X42Y119        LUT4 (Prop_lut4_I3_O)        0.328    11.114 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.034    12.148    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X45Y119        LUT5 (Prop_lut5_I3_O)        0.152    12.300 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.676    12.976    dados_aleatorios/resultado_i[3]_i_2__2_n_1
    SLICE_X45Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.563 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_1
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.897 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.897    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X45Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.487    14.909    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X45Y121        FDRE (Setup_fdre_C_D)        0.062    15.195    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 1.914ns (22.307%)  route 6.666ns (77.693%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=66, routed)          2.979     8.661    dados_aleatorios/dados[1][0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.785 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.051     9.837    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X42Y118        LUT4 (Prop_lut4_I3_O)        0.150     9.987 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.800    10.786    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X42Y119        LUT4 (Prop_lut4_I3_O)        0.328    11.114 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.034    12.148    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.124    12.272 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.802    13.074    dados_aleatorios/resultado_i[3]_i_3__0_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.472 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    dados_aleatorios/resultado_i_reg[3]_i_1_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.806 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.806    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X44Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.487    14.909    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062    15.195    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 2.020ns (23.599%)  route 6.540ns (76.401%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=66, routed)          2.979     8.661    dados_aleatorios/dados[1][0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.785 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.051     9.837    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X42Y118        LUT4 (Prop_lut4_I3_O)        0.150     9.987 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.800    10.786    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X42Y119        LUT4 (Prop_lut4_I3_O)        0.328    11.114 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.034    12.148    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X45Y119        LUT5 (Prop_lut5_I3_O)        0.152    12.300 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.676    12.976    dados_aleatorios/resultado_i[3]_i_2__2_n_1
    SLICE_X45Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.563 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.563    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_1
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.786 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    13.786    puntuaciones2/instance3/resultado_i_reg[9]_0[4]
    SLICE_X45Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.487    14.909    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X45Y121        FDRE (Setup_fdre_C_D)        0.062    15.195    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 1.803ns (21.289%)  route 6.666ns (78.711%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=66, routed)          2.979     8.661    dados_aleatorios/dados[1][0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.785 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.051     9.837    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X42Y118        LUT4 (Prop_lut4_I3_O)        0.150     9.987 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.800    10.786    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X42Y119        LUT4 (Prop_lut4_I3_O)        0.328    11.114 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.034    12.148    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.124    12.272 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.802    13.074    dados_aleatorios/resultado_i[3]_i_3__0_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.472 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    dados_aleatorios/resultado_i_reg[3]_i_1_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.695 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.695    puntuaciones1/instance3/resultado_i_reg[9]_0[4]
    SLICE_X44Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.487    14.909    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.062    15.195    puntuaciones1/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 1.430ns (16.994%)  route 6.985ns (83.006%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=73, routed)          3.521     9.203    dados_aleatorios/dados[0][0]
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.152     9.355 r  dados_aleatorios/resultado[4]_i_13__3/O
                         net (fo=2, routed)           0.420     9.775    dados_aleatorios/resultado[4]_i_13__3_n_1
    SLICE_X44Y114        LUT6 (Prop_lut6_I2_O)        0.326    10.101 r  dados_aleatorios/resultado[4]_i_5__4/O
                         net (fo=2, routed)           0.805    10.906    dados_aleatorios/resultado[4]_i_5__4_n_1
    SLICE_X45Y115        LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  dados_aleatorios/resultado[0]_i_13/O
                         net (fo=1, routed)           0.659    11.689    dados_aleatorios/resultado[0]_i_13_n_1
    SLICE_X44Y115        LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.613    12.426    dados_aleatorios/resultado[0]_i_3_n_1
    SLICE_X46Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.550 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.968    13.517    puntuaciones2/instance_case_t/p_0_in
    SLICE_X49Y118        LUT4 (Prop_lut4_I0_O)        0.124    13.641 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.641    puntuaciones2/instance_case_t/resultado[0]_i_1_n_1
    SLICE_X49Y118        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.487    14.909    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X49Y118        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X49Y118        FDRE (Setup_fdre_C_D)        0.029    15.162    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.621ns (19.560%)  route 6.666ns (80.440%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=66, routed)          2.979     8.661    dados_aleatorios/dados[1][0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.785 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           1.051     9.837    dados_aleatorios/resultado_i[9]_i_9_n_1
    SLICE_X42Y118        LUT4 (Prop_lut4_I3_O)        0.150     9.987 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.800    10.786    dados_aleatorios/resultado_i[9]_i_12_n_1
    SLICE_X42Y119        LUT4 (Prop_lut4_I3_O)        0.328    11.114 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.034    12.148    dados_aleatorios/resultado_i[9]_i_4_n_1
    SLICE_X45Y119        LUT4 (Prop_lut4_I3_O)        0.124    12.272 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.802    13.074    dados_aleatorios/resultado_i[3]_i_3__0_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.439    13.513 r  dados_aleatorios/resultado_i_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.513    puntuaciones1/instance3/resultado_i_reg[9]_0[3]
    SLICE_X44Y120        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.488    14.910    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y120        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[3]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.062    15.196    puntuaciones1/instance3/resultado_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  1.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.501%)  route 0.118ns (45.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.553     1.472    down/U1/clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.118     1.731    down/U1/SREG_reg_n_1_[0]
    SLICE_X34Y124        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.819     1.984    down/U1/clk_IBUF_BUFG
    SLICE_X34Y124        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X34Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.621    down/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.553     1.472    enter/U1/clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.116     1.729    enter/U1/SREG_reg_n_1_[0]
    SLICE_X34Y124        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.819     1.984    enter/U1/clk_IBUF_BUFG
    SLICE_X34Y124        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X34Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.619    enter/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.443%)  route 0.118ns (45.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.553     1.472    up/U1/clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.118     1.731    up/U1/SREG_reg_n_1_[0]
    SLICE_X34Y124        SRL16E                                       r  up/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.819     1.984    up/U1/clk_IBUF_BUFG
    SLICE_X34Y124        SRL16E                                       r  up/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X34Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.613    up/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.549     1.468    fsm/clk_IBUF_BUFG
    SLICE_X41Y124        FDCE                                         r  fsm/FSM_onehot_etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  fsm/FSM_onehot_etapa_reg[2]/Q
                         net (fo=7, routed)           0.079     1.689    fsm/indice_jugador
    SLICE_X41Y124        FDCE                                         r  fsm/FSM_onehot_etapa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.818     1.983    fsm/clk_IBUF_BUFG
    SLICE_X41Y124        FDCE                                         r  fsm/FSM_onehot_etapa_reg[3]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X41Y124        FDCE (Hold_fdce_C_D)         0.075     1.543    fsm/FSM_onehot_etapa_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.248%)  route 0.089ns (38.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.558     1.477    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X51Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/Q
                         net (fo=6, routed)           0.089     1.708    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[6]
    SLICE_X51Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.828     1.993    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X51Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y109        FDPE (Hold_fdpe_C_D)         0.075     1.552    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 up/U2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/caso_punto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    up/U2/clk_IBUF_BUFG
    SLICE_X36Y126        FDRE                                         r  up/U2/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  up/U2/sreg_reg[1]/Q
                         net (fo=3, routed)           0.076     1.688    fsm/sreg_6[1]
    SLICE_X37Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  fsm/caso_punto[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    fsm/caso_punto[0]_i_1_n_1
    SLICE_X37Y126        FDRE                                         r  fsm/caso_punto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.820     1.985    fsm/clk_IBUF_BUFG
    SLICE_X37Y126        FDRE                                         r  fsm/caso_punto_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X37Y126        FDRE (Hold_fdre_C_D)         0.091     1.575    fsm/caso_punto_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.175%)  route 0.140ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.566     1.485    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X28Y105        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[1]/Q
                         net (fo=3, routed)           0.140     1.766    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_1_[1]
    SLICE_X33Y105        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.836     2.001    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X33Y105        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X33Y105        FDPE (Hold_fdpe_C_D)         0.075     1.596    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.561     1.480    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X38Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.079     1.724    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_1_[3]
    SLICE_X38Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.833     1.998    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X38Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDPE (Hold_fdpe_C_D)         0.060     1.540    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/segundo_enter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.232%)  route 0.133ns (41.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.549     1.468    fsm/clk_IBUF_BUFG
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     1.609 f  fsm/FSM_onehot_etapa_reg[12]/Q
                         net (fo=10, routed)          0.133     1.743    fsm/Q[9]
    SLICE_X38Y126        LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  fsm/segundo_enter_i_1/O
                         net (fo=1, routed)           0.000     1.788    fsm/segundo_enter_i_1_n_1
    SLICE_X38Y126        FDRE                                         r  fsm/segundo_enter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.819     1.984    fsm/clk_IBUF_BUFG
    SLICE_X38Y126        FDRE                                         r  fsm/segundo_enter_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X38Y126        FDRE (Hold_fdre_C_D)         0.121     1.603    fsm/segundo_enter_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 enter/U2/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.549     1.468    enter/U2/clk_IBUF_BUFG
    SLICE_X38Y125        FDRE                                         r  enter/U2/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.164     1.632 f  enter/U2/sreg_reg[2]/Q
                         net (fo=15, routed)          0.084     1.717    enter/U2/Q[1]
    SLICE_X39Y125        LUT6 (Prop_lut6_I3_O)        0.045     1.762 r  enter/U2/FSM_onehot_etapa[12]_i_1/O
                         net (fo=1, routed)           0.000     1.762    fsm/D[6]
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.818     1.983    fsm/clk_IBUF_BUFG
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[12]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X39Y125        FDCE (Hold_fdce_C_D)         0.092     1.573    fsm/FSM_onehot_etapa_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y122   dados_aleatorios/CE_prev_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y122   dados_aleatorios/actualizar_dados_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y107   dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y100   dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X34Y107   dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y105   dados_aleatorios/dados_i_reg[0][2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y107   dados_aleatorios/dados_i_reg[1][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X33Y106   dados_aleatorios/dados_i_reg[1][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y107   dados_aleatorios/dados_i_reg[1][2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/actualizar_dados_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y124   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/CE_prev_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/CE_prev_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y122   dados_aleatorios/actualizar_dados_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.552ns (13.790%)  route 3.451ns (86.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.820     9.206    puntuaciones1/instance2/E[0]
    SLICE_X40Y128        FDCE                                         f  puntuaciones1/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.490    14.912    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X40Y128        FDCE                                         r  puntuaciones1/instance2/ready_reg/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X40Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.731    puntuaciones1/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.552ns (13.790%)  route 3.451ns (86.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.820     9.206    puntuaciones1/instance5/E[0]
    SLICE_X40Y128        FDCE                                         f  puntuaciones1/instance5/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.490    14.912    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X40Y128        FDCE                                         r  puntuaciones1/instance5/ready_reg/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X40Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.731    puntuaciones1/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.552ns (13.786%)  route 3.452ns (86.214%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.821     9.207    puntuaciones1/instance_caso_ep/E[0]
    SLICE_X36Y128        FDCE                                         f  puntuaciones1/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.491    14.913    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y128        FDCE                                         r  puntuaciones1/instance_caso_ep/ready_reg/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X36Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    puntuaciones1/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.552ns (13.790%)  route 3.451ns (86.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.820     9.206    puntuaciones2/instance2/E[0]
    SLICE_X40Y128        FDCE                                         f  puntuaciones2/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.490    14.912    puntuaciones2/instance2/clk_IBUF_BUFG
    SLICE_X40Y128        FDCE                                         r  puntuaciones2/instance2/ready_reg/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X40Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.731    puntuaciones2/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.552ns (13.790%)  route 3.451ns (86.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.820     9.206    puntuaciones2/instance5/E[0]
    SLICE_X40Y128        FDCE                                         f  puntuaciones2/instance5/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.490    14.912    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X40Y128        FDCE                                         r  puntuaciones2/instance5/ready_reg/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X40Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.731    puntuaciones2/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.552ns (13.786%)  route 3.452ns (86.214%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.821     9.207    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X36Y128        FDCE                                         f  puntuaciones2/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.491    14.913    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X36Y128        FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X36Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    puntuaciones2/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.552ns (13.786%)  route 3.452ns (86.214%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.821     9.207    puntuaciones2/instance_caso_ep/E[0]
    SLICE_X36Y128        FDCE                                         f  puntuaciones2/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.491    14.913    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y128        FDCE                                         r  puntuaciones2/instance_caso_ep/ready_reg/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X36Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    puntuaciones2/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.552ns (13.801%)  route 3.448ns (86.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.817     9.203    puntuaciones1/instance1/E[0]
    SLICE_X37Y128        FDCE                                         f  puntuaciones1/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.491    14.913    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X37Y128        FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X37Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.552ns (13.805%)  route 3.447ns (86.195%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.816     9.202    puntuaciones1/instance3/E[0]
    SLICE_X41Y128        FDCE                                         f  puntuaciones1/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.490    14.912    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X41Y128        FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X41Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.731    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.552ns (13.805%)  route 3.447ns (86.195%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.601     5.203    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          1.631     7.290    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.386 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          1.816     9.202    puntuaciones1/instance4/E[0]
    SLICE_X41Y128        FDCE                                         f  puntuaciones1/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.490    14.912    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X41Y128        FDCE                                         r  puntuaciones1/instance4/ready_reg/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X41Y128        FDCE (Recov_fdce_C_CLR)     -0.405    14.731    puntuaciones1/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_c/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.167ns (11.684%)  route 1.262ns (88.316%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.626     2.899    puntuaciones1/instance_case_c/E[0]
    SLICE_X38Y128        FDCE                                         f  puntuaciones1/instance_case_c/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.822     1.987    puntuaciones1/instance_case_c/clk_IBUF_BUFG
    SLICE_X38Y128        FDCE                                         r  puntuaciones1/instance_case_c/ready_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     1.440    puntuaciones1/instance_case_c/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_y/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.167ns (11.684%)  route 1.262ns (88.316%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.626     2.899    puntuaciones1/instance_case_y/E[0]
    SLICE_X38Y128        FDCE                                         f  puntuaciones1/instance_case_y/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.822     1.987    puntuaciones1/instance_case_y/clk_IBUF_BUFG
    SLICE_X38Y128        FDCE                                         r  puntuaciones1/instance_case_y/ready_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     1.440    puntuaciones1/instance_case_y/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.167ns (11.684%)  route 1.262ns (88.316%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.626     2.899    puntuaciones2/instance_caso_m/E[0]
    SLICE_X38Y128        FDCE                                         f  puntuaciones2/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.822     1.987    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X38Y128        FDCE                                         r  puntuaciones2/instance_caso_m/ready_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     1.440    puntuaciones2/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.167ns (11.704%)  route 1.260ns (88.296%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.623     2.896    puntuaciones1/instance_caso_eg/E[0]
    SLICE_X41Y110        FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.832     1.997    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X41Y110        FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X41Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.425    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.167ns (11.680%)  route 1.263ns (88.321%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.626     2.899    puntuaciones1/instance_caso_ep/E[0]
    SLICE_X41Y102        FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.835     2.000    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y102        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X41Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.428    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.167ns (11.655%)  route 1.266ns (88.345%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.629     2.902    puntuaciones2/instance_caso_eg/E[0]
    SLICE_X33Y101        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.837     2.002    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X33Y101        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.430    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.167ns (11.762%)  route 1.253ns (88.238%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.616     2.889    puntuaciones1/instance_case_t/E[0]
    SLICE_X39Y129        FDCE                                         f  puntuaciones1/instance_case_t/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.823     1.988    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X39Y129        FDCE                                         r  puntuaciones1/instance_case_t/ready_reg/C
                         clock pessimism             -0.479     1.508    
    SLICE_X39Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.416    puntuaciones1/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.167ns (11.762%)  route 1.253ns (88.238%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.616     2.889    puntuaciones2/instance_case_t/E[0]
    SLICE_X39Y129        FDCE                                         f  puntuaciones2/instance_case_t/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.823     1.988    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X39Y129        FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/C
                         clock pessimism             -0.479     1.508    
    SLICE_X39Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.416    puntuaciones2/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.167ns (11.644%)  route 1.267ns (88.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.631     2.904    puntuaciones2/instance_caso_ep/E[0]
    SLICE_X32Y111        FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.834     1.999    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X32Y111        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X32Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.427    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.167ns (11.684%)  route 1.262ns (88.316%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.550     1.469    fsm/clk_IBUF_BUFG
    SLICE_X43Y123        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 f  fsm/reset_turnos_reg/Q
                         net (fo=12, routed)          0.637     2.247    reset_turnos
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.273 f  reset_turnos_BUFG_inst/O
                         net (fo=50, routed)          0.626     2.899    puntuaciones1/instance3/E[0]
    SLICE_X41Y128        FDCE                                         f  puntuaciones1/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.822     1.987    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X41Y128        FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X41Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.415    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.483    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.779ns  (logic 3.345ns (28.397%)  route 8.434ns (71.603%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.173     9.323    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.447 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.808    10.255    fsm/segmentos[3]_i_11_n_1
    SLICE_X29Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.379 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           1.036    11.414    fsm/segmentos[3]_i_4_n_1
    SLICE_X30Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.538 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    11.538    fsm/segmentos[3]_i_2_n_1
    SLICE_X30Y117        MUXF7 (Prop_muxf7_I0_O)      0.241    11.779 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.779    display/segmentos_vector[7]__0[3]
    SLICE_X30Y117        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.497ns  (logic 3.342ns (29.069%)  route 8.155ns (70.931%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.928     9.078    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.202 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.804    10.007    fsm/segmentos[4]_i_11_n_1
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124    10.131 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           1.004    11.135    fsm/segmentos[4]_i_4_n_1
    SLICE_X29Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.259 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    11.259    fsm/segmentos[4]_i_2_n_1
    SLICE_X29Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    11.497 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.497    display/segmentos_vector[7]__0[4]
    SLICE_X29Y117        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.316ns  (logic 3.342ns (29.533%)  route 7.974ns (70.467%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.198     9.349    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.473 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.433     9.906    fsm/segmentos[2]_i_11_n_1
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    10.030 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.924    10.954    fsm/segmentos[2]_i_4_n_1
    SLICE_X31Y118        LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    11.078    fsm/segmentos[2]_i_2_n_1
    SLICE_X31Y118        MUXF7 (Prop_muxf7_I0_O)      0.238    11.316 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.316    display/segmentos_vector[7]__0[2]
    SLICE_X31Y118        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.244ns  (logic 3.342ns (29.723%)  route 7.902ns (70.277%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.909     9.059    fsm/segmentos[3]_i_4_0[0]
    SLICE_X31Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.183 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.433     9.616    fsm/segmentos[6]_i_12_n_1
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           1.142    10.882    fsm/segmentos[6]_i_4_n_1
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    11.006    fsm/segmentos[6]_i_2_n_1
    SLICE_X29Y118        MUXF7 (Prop_muxf7_I0_O)      0.238    11.244 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.244    display/segmentos_vector[7]__0[6]
    SLICE_X29Y118        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.084ns  (logic 3.342ns (30.151%)  route 7.742ns (69.849%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.644     8.794    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.591     9.510    fsm/segmentos[0]_i_11_n_1
    SLICE_X30Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           1.089    10.722    fsm/segmentos[0]_i_4_n_1
    SLICE_X32Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.846 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.846    fsm/segmentos[0]_i_2_n_1
    SLICE_X32Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    11.084 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.084    display/segmentos_vector[7]__0[0]
    SLICE_X32Y117        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 3.342ns (31.347%)  route 7.319ns (68.653%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.928     9.078    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.202 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.570     9.772    fsm/segmentos[1]_i_11_n_1
    SLICE_X29Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.896 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.403    10.299    fsm/segmentos[1]_i_4_n_1
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.423 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.423    fsm/segmentos[1]_i_2_n_1
    SLICE_X29Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    10.661 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.661    display/segmentos_vector[7]__0[1]
    SLICE_X29Y119        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 3.342ns (31.809%)  route 7.165ns (68.191%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        LDCE                         0.000     0.000 r  puntuaciones2/instance3/resultado_reg[0]/G
    SLICE_X47Y120        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance3/resultado_reg[0]/Q
                         net (fo=1, routed)           0.943     1.502    puntuaciones2/instancia_demux/decenas1_carry__1_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.626 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     2.479    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     3.732    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     3.856 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988     4.844    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.968    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.501 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.618    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175     7.115    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306     7.421 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.753    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.151 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.910     9.060    fsm/segmentos[3]_i_4_0[0]
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.184 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.433     9.617    fsm/segmentos[5]_i_11_n_1
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.741 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.403    10.145    fsm/segmentos[5]_i_4_n_1
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.269    fsm/segmentos[5]_i_2_n_1
    SLICE_X31Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    10.507 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.507    display/segmentos_vector[7]__0[5]
    SLICE_X31Y119        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 4.168ns (47.824%)  route 4.548ns (52.176%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDPE                         0.000     0.000 r  display/digictrl_reg[2]/C
    SLICE_X36Y116        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  display/digictrl_reg[2]/Q
                         net (fo=1, routed)           4.548     4.967    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749     8.716 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.716    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 4.011ns (46.395%)  route 4.635ns (53.605%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE                         0.000     0.000 r  display/segmentos_reg[5]/C
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[5]/Q
                         net (fo=1, routed)           4.635     5.091    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.646 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.646    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.033ns (46.954%)  route 4.556ns (53.046%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDCE                         0.000     0.000 r  display/segmentos_reg[6]/C
    SLICE_X29Y118        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[6]/Q
                         net (fo=1, routed)           4.556     5.012    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.589 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.589    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.509%)  route 0.131ns (50.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    display/ROTATE_LEFT[7]
    SLICE_X36Y117        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.140     0.268    display/ROTATE_LEFT[6]
    SLICE_X36Y117        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.131     0.272    display/ROTATE_LEFT[4]
    SLICE_X36Y117        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.134%)  route 0.135ns (48.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.135     0.276    display/ROTATE_LEFT[3]
    SLICE_X36Y117        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.576%)  route 0.195ns (60.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.195     0.323    display/ROTATE_LEFT[5]
    SLICE_X36Y117        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones1/instancia_caso_turnos/turno_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.203ns (60.170%)  route 0.134ns (39.830%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        LDCE                         0.000     0.000 r  puntuaciones1/instancia_caso_turnos/turno_reg[2]/G
    SLICE_X32Y128        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones1/instancia_caso_turnos/turno_reg[2]/Q
                         net (fo=8, routed)           0.134     0.292    puntuaciones1/instancia_caso_turnos/turno_reg_n_1_[2]
    SLICE_X32Y127        LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  puntuaciones1/instancia_caso_turnos/turno_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.337    puntuaciones1/instancia_caso_turnos/turno[5]
    SLICE_X32Y127        LDCE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_caso_turnos/turno_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.203ns (58.012%)  route 0.147ns (41.988%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/G
    SLICE_X31Y126        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones2/instancia_caso_turnos/turno_reg[1]/Q
                         net (fo=8, routed)           0.147     0.305    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[1]
    SLICE_X32Y126        LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  puntuaciones2/instancia_caso_turnos/turno_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    puntuaciones2/instancia_caso_turnos/turno[5]
    SLICE_X32Y126        LDCE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.128ns (36.253%)  route 0.225ns (63.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.225     0.353    display/ROTATE_LEFT[0]
    SLICE_X36Y117        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.709%)  route 0.129ns (36.291%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.129     0.257    display/ROTATE_LEFT[5]
    SLICE_X36Y116        LUT1 (Prop_lut1_I0_O)        0.099     0.356 r  display/digictrl[4]_i_1/O
                         net (fo=1, routed)           0.000     0.356    display/digictrl[4]_i_1_n_1
    SLICE_X36Y116        FDPE                                         r  display/digictrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones1/instancia_caso_turnos/turno_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.203ns (56.463%)  route 0.157ns (43.537%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        LDCE                         0.000     0.000 r  puntuaciones1/instancia_caso_turnos/turno_reg[4]/G
    SLICE_X32Y127        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones1/instancia_caso_turnos/turno_reg[4]/Q
                         net (fo=5, routed)           0.157     0.315    puntuaciones1/instancia_caso_turnos/turno_reg_n_1_[4]
    SLICE_X32Y127        LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  puntuaciones1/instancia_caso_turnos/turno_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.360    puntuaciones1/instancia_caso_turnos/turno[6]
    SLICE_X32Y127        LDCE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.062ns  (logic 3.242ns (26.878%)  route 8.820ns (73.122%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.173    14.807    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.931 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.808    15.738    fsm/segmentos[3]_i_11_n_1
    SLICE_X29Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.862 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           1.036    16.898    fsm/segmentos[3]_i_4_n_1
    SLICE_X30Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.022 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    17.022    fsm/segmentos[3]_i_2_n_1
    SLICE_X30Y117        MUXF7 (Prop_muxf7_I0_O)      0.241    17.263 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.263    display/segmentos_vector[7]__0[3]
    SLICE_X30Y117        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.779ns  (logic 3.239ns (27.498%)  route 8.540ns (72.502%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.928    14.562    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.686 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.804    15.490    fsm/segmentos[4]_i_11_n_1
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.614 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           1.004    16.619    fsm/segmentos[4]_i_4_n_1
    SLICE_X29Y117        LUT6 (Prop_lut6_I0_O)        0.124    16.743 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    16.743    fsm/segmentos[4]_i_2_n_1
    SLICE_X29Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    16.981 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.981    display/segmentos_vector[7]__0[4]
    SLICE_X29Y117        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 3.239ns (27.926%)  route 8.360ns (72.074%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.198    14.832    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.956 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.433    15.390    fsm/segmentos[2]_i_11_n_1
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.514 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.924    16.438    fsm/segmentos[2]_i_4_n_1
    SLICE_X31Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.562 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    16.562    fsm/segmentos[2]_i_2_n_1
    SLICE_X31Y118        MUXF7 (Prop_muxf7_I0_O)      0.238    16.800 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.800    display/segmentos_vector[7]__0[2]
    SLICE_X31Y118        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.527ns  (logic 3.239ns (28.100%)  route 8.288ns (71.900%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.909    14.543    fsm/segmentos[3]_i_4_0[0]
    SLICE_X31Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.433    15.100    fsm/segmentos[6]_i_12_n_1
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.224 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           1.142    16.366    fsm/segmentos[6]_i_4_n_1
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.490 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    16.490    fsm/segmentos[6]_i_2_n_1
    SLICE_X29Y118        MUXF7 (Prop_muxf7_I0_O)      0.238    16.728 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.728    display/segmentos_vector[7]__0[6]
    SLICE_X29Y118        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 3.239ns (28.495%)  route 8.128ns (71.505%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.644    14.278    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.402 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.591    14.993    fsm/segmentos[0]_i_11_n_1
    SLICE_X30Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.117 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           1.089    16.206    fsm/segmentos[0]_i_4_n_1
    SLICE_X32Y117        LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    16.330    fsm/segmentos[0]_i_2_n_1
    SLICE_X32Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    16.568 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.568    display/segmentos_vector[7]__0[0]
    SLICE_X32Y117        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 3.239ns (29.597%)  route 7.705ns (70.403%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.928    14.562    fsm/segmentos[3]_i_4_0[0]
    SLICE_X30Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.686 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.570    15.256    fsm/segmentos[1]_i_11_n_1
    SLICE_X29Y120        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.403    15.783    fsm/segmentos[1]_i_4_n_1
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.907 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    15.907    fsm/segmentos[1]_i_2_n_1
    SLICE_X29Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    16.145 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.145    display/segmentos_vector[7]__0[1]
    SLICE_X29Y119        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.789ns  (logic 3.239ns (30.021%)  route 7.550ns (69.979%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.599     5.201    fsm/clk_IBUF_BUFG
    SLICE_X43Y124        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.456     5.657 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          1.329     6.986    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X48Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  puntuaciones2/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.853     7.963    puntuaciones2/instancia_demux/centenas0_carry_i_50_n_1
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  puntuaciones2/instancia_demux/centenas0_carry_i_43/O
                         net (fo=1, routed)           1.129     9.216    mux_fin/segmentos[6]_i_6_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           0.988    10.328    puntuaciones2/instance_caso_m/puntos[0]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.124    10.452 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.452    display/UTB1/S[1]
    SLICE_X34Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.985 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.985    display/UTB1/centenas0_carry_n_1
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.102    display/UTB1/centenas0_carry__0_n_1
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.425 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.175    12.599    fsm/O[1]
    SLICE_X33Y123        LUT5 (Prop_lut5_I0_O)        0.306    12.905 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.236    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.634 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.910    14.544    fsm/segmentos[3]_i_4_0[0]
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124    14.668 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.433    15.101    fsm/segmentos[5]_i_11_n_1
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.225 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.403    15.628    fsm/segmentos[5]_i_4_n_1
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.752 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    15.752    fsm/segmentos[5]_i_2_n_1
    SLICE_X31Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    15.990 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.990    display/segmentos_vector[7]__0[5]
    SLICE_X31Y119        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 4.369ns (42.658%)  route 5.873ns (57.342%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.456     5.662 r  fsm/etapa_reg[2]/Q
                         net (fo=22, routed)          1.570     7.233    fsm/etapa_reg_n_1_[2]
    SLICE_X28Y123        LUT4 (Prop_lut4_I0_O)        0.150     7.383 r  fsm/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.303    11.685    leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.763    15.448 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.448    leds[6]
    U17                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 4.379ns (42.835%)  route 5.844ns (57.165%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X37Y124        FDPE                                         r  fsm/etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDPE (Prop_fdpe_C_Q)         0.456     5.662 r  fsm/etapa_reg[0]/Q
                         net (fo=23, routed)          1.387     7.050    fsm/etapa_reg_n_1_[0]
    SLICE_X29Y123        LUT4 (Prop_lut4_I2_O)        0.152     7.202 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.456    11.658    leds_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    15.429 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.429    leds[15]
    V11                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.038ns  (logic 4.380ns (43.639%)  route 5.657ns (56.361%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.604     5.206    fsm/clk_IBUF_BUFG
    SLICE_X36Y124        FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.456     5.662 r  fsm/etapa_reg[2]/Q
                         net (fo=22, routed)          1.367     7.030    fsm/etapa_reg_n_1_[2]
    SLICE_X28Y123        LUT4 (Prop_lut4_I1_O)        0.152     7.182 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.290    11.472    leds_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.772    15.244 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.244    leds[14]
    V12                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.140%)  route 0.115ns (44.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.553     1.472    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y120        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  puntuaciones1/instance3/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.728    puntuaciones1/instance3/resultado_i_reg_n_1_[1]
    SLICE_X47Y119        LDCE                                         r  puntuaciones1/instance3/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.393%)  route 0.133ns (48.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones1/instance1/resultado_i_reg[0]/Q
                         net (fo=2, routed)           0.133     1.746    puntuaciones2/instance1/D[0]
    SLICE_X49Y121        LDCE                                         r  puntuaciones2/instance1/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.554     1.473    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X46Y117        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  puntuaciones2/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.122     1.760    puntuaciones2/instance5/resultado_i_reg_n_1_[1]
    SLICE_X44Y117        LDCE                                         r  puntuaciones2/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.164ns (56.060%)  route 0.129ns (43.940%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X46Y119        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  puntuaciones1/instance4/resultado_i_reg[3]/Q
                         net (fo=2, routed)           0.129     1.764    puntuaciones1/instance4/D[1]
    SLICE_X45Y119        LDCE                                         r  puntuaciones1/instance4/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.711%)  route 0.130ns (44.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X46Y119        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  puntuaciones1/instance4/resultado_i_reg[4]/Q
                         net (fo=2, routed)           0.130     1.766    puntuaciones1/instance4/D[2]
    SLICE_X42Y119        LDCE                                         r  puntuaciones1/instance4/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y121        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones2/instance3/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.154     1.766    puntuaciones2/instance3/resultado_i_reg_n_1_[9]
    SLICE_X43Y122        LDCE                                         r  puntuaciones2/instance3/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.554     1.473    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X47Y117        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  puntuaciones1/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.155     1.770    puntuaciones1/instance5/resultado_i_reg_n_1_[1]
    SLICE_X49Y119        LDCE                                         r  puntuaciones1/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X43Y121        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones2/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.159     1.771    puntuaciones2/instance6/resultado_i_reg_n_1_[9]
    SLICE_X38Y122        LDCE                                         r  puntuaciones2/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.050%)  route 0.159ns (52.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.552     1.471    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  puntuaciones1/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.159     1.771    puntuaciones1/instance3/resultado_i_reg_n_1_[4]
    SLICE_X42Y119        LDCE                                         r  puntuaciones1/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.445%)  route 0.163ns (53.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.553     1.472    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X43Y120        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  puntuaciones2/instance6/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.163     1.776    puntuaciones2/instance6/resultado_i_reg_n_1_[1]
    SLICE_X47Y120        LDCE                                         r  puntuaciones2/instance6/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.083ns  (logic 2.363ns (29.236%)  route 5.720ns (70.764%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           3.703     5.227    fsm/sw_enclave_IBUF[4]
    SLICE_X38Y106        LUT5 (Prop_lut5_I3_O)        0.150     5.377 r  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.434     6.810    fsm/FSM_onehot_etapa[10]_i_2_n_1
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.348     7.158 r  fsm/etapa[0]_i_4/O
                         net (fo=1, routed)           0.584     7.742    fsm/etapa[0]_i_4_n_1
    SLICE_X37Y124        LUT6 (Prop_lut6_I4_O)        0.124     7.866 r  fsm/etapa[0]_i_3/O
                         net (fo=1, routed)           0.000     7.866    fsm/etapa[0]_i_3_n_1
    SLICE_X37Y124        MUXF7 (Prop_muxf7_I1_O)      0.217     8.083 r  fsm/etapa_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.083    fsm/etapa[0]
    SLICE_X37Y124        FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.486     4.908    fsm/clk_IBUF_BUFG
    SLICE_X37Y124        FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/intermitente_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 2.022ns (25.278%)  route 5.977ns (74.722%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           3.703     5.227    fsm/sw_enclave_IBUF[4]
    SLICE_X38Y106        LUT5 (Prop_lut5_I3_O)        0.150     5.377 f  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.707     7.083    fsm/FSM_onehot_etapa[10]_i_2_n_1
    SLICE_X38Y125        LUT4 (Prop_lut4_I0_O)        0.348     7.431 r  fsm/intermitente_i_1/O
                         net (fo=1, routed)           0.568     8.000    fsm/intermitente_i_1_n_1
    SLICE_X38Y125        FDRE                                         r  fsm/intermitente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.485     4.907    fsm/clk_IBUF_BUFG
    SLICE_X38Y125        FDRE                                         r  fsm/intermitente_reg/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/FSM_onehot_etapa_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 2.022ns (27.222%)  route 5.406ns (72.778%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           3.703     5.227    fsm/sw_enclave_IBUF[4]
    SLICE_X38Y106        LUT5 (Prop_lut5_I3_O)        0.150     5.377 f  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.704     7.080    fsm/FSM_onehot_etapa[10]_i_2_n_1
    SLICE_X39Y125        LUT6 (Prop_lut6_I4_O)        0.348     7.428 r  fsm/FSM_onehot_etapa[9]_i_1/O
                         net (fo=1, routed)           0.000     7.428    fsm/FSM_onehot_etapa[9]_i_1_n_1
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.485     4.907    fsm/clk_IBUF_BUFG
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/FSM_onehot_etapa_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 2.022ns (27.229%)  route 5.404ns (72.771%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           3.703     5.227    fsm/sw_enclave_IBUF[4]
    SLICE_X38Y106        LUT5 (Prop_lut5_I3_O)        0.150     5.377 r  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.702     7.078    fsm/FSM_onehot_etapa[10]_i_2_n_1
    SLICE_X39Y125        LUT4 (Prop_lut4_I2_O)        0.348     7.426 r  fsm/FSM_onehot_etapa[10]_i_1/O
                         net (fo=1, routed)           0.000     7.426    fsm/FSM_onehot_etapa[10]_i_1_n_1
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.485     4.907    fsm/clk_IBUF_BUFG
    SLICE_X39Y125        FDCE                                         r  fsm/FSM_onehot_etapa_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.507ns (23.332%)  route 4.952ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.952     6.459    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X50Y109        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.493     4.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.507ns (23.332%)  route 4.952ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.952     6.459    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X50Y109        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.493     4.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.507ns (23.332%)  route 4.952ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.952     6.459    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X50Y109        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.493     4.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.507ns (23.332%)  route 4.952ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.952     6.459    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X50Y109        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.493     4.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X50Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.507ns (23.332%)  route 4.952ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.952     6.459    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X51Y109        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.493     4.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X51Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.507ns (23.332%)  route 4.952ns (76.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.952     6.459    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X51Y109        FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.493     4.915    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X51Y109        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones1/instancia_punt_total/ready_total_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.203ns (29.137%)  route 0.494ns (70.863%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        LDCE                         0.000     0.000 r  puntuaciones1/instancia_caso_turnos/turno_reg[1]/G
    SLICE_X32Y128        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones1/instancia_caso_turnos/turno_reg[1]/Q
                         net (fo=8, routed)           0.256     0.414    puntuaciones1/instancia_caso_turnos/turno_reg_n_1_[1]
    SLICE_X32Y128        LUT5 (Prop_lut5_I3_O)        0.045     0.459 f  puntuaciones1/instancia_caso_turnos/ready_total_i_2/O
                         net (fo=1, routed)           0.238     0.697    puntuaciones1/instancia_punt_total/reset_pt
    SLICE_X38Y127        FDCE                                         f  puntuaciones1/instancia_punt_total/ready_total_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.821     1.986    puntuaciones1/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  puntuaciones1/instancia_punt_total/ready_total_reg/C

Slack:                    inf
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            puntuaciones2/instancia_punt_total/ready_total_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.203ns (27.746%)  route 0.529ns (72.254%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        LDCE                         0.000     0.000 r  puntuaciones2/instancia_caso_turnos/turno_reg[2]/G
    SLICE_X32Y126        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  puntuaciones2/instancia_caso_turnos/turno_reg[2]/Q
                         net (fo=8, routed)           0.220     0.378    puntuaciones2/instancia_caso_turnos/turno_reg_n_1_[2]
    SLICE_X32Y126        LUT5 (Prop_lut5_I0_O)        0.045     0.423 f  puntuaciones2/instancia_caso_turnos/ready_total_i_2__0/O
                         net (fo=1, routed)           0.308     0.732    puntuaciones2/instancia_punt_total/reset_pt
    SLICE_X39Y127        FDCE                                         f  puntuaciones2/instancia_punt_total/ready_total_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.821     1.986    puntuaciones2/instancia_punt_total/clk_IBUF_BUFG
    SLICE_X39Y127        FDCE                                         r  puntuaciones2/instancia_punt_total/ready_total_reg/C

Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.254ns (18.947%)  route 1.085ns (81.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.338    up/U1/boton_arriba_IBUF
    SLICE_X32Y123        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.821     1.986    up/U1/clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.320ns (22.827%)  route 1.080ns (77.173%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=86, routed)          1.080     1.355    fsm/reset_IBUF
    SLICE_X43Y126        LUT6 (Prop_lut6_I1_O)        0.045     1.400 r  fsm/jugadores[2][12]_i_1/O
                         net (fo=1, routed)           0.000     1.400    fsm/jugadores[2][12]_i_1_n_1
    SLICE_X43Y126        FDRE                                         r  fsm/jugadores_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.817     1.982    fsm/clk_IBUF_BUFG
    SLICE_X43Y126        FDRE                                         r  fsm/jugadores_reg[2][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/segundo_enter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.320ns (22.141%)  route 1.124ns (77.859%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=86, routed)          1.124     1.398    fsm/reset_IBUF
    SLICE_X38Y126        LUT4 (Prop_lut4_I0_O)        0.045     1.443 r  fsm/segundo_enter_i_1/O
                         net (fo=1, routed)           0.000     1.443    fsm/segundo_enter_i_1_n_1
    SLICE_X38Y126        FDRE                                         r  fsm/segundo_enter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.819     1.984    fsm/clk_IBUF_BUFG
    SLICE_X38Y126        FDRE                                         r  fsm/segundo_enter_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.320ns (21.816%)  route 1.145ns (78.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=86, routed)          1.145     1.420    fsm/reset_IBUF
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.045     1.465 r  fsm/jugadores[2][6]_i_1/O
                         net (fo=1, routed)           0.000     1.465    fsm/jugadores[2][6]_i_1_n_1
    SLICE_X45Y127        FDRE                                         r  fsm/jugadores_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.818     1.984    fsm/clk_IBUF_BUFG
    SLICE_X45Y127        FDRE                                         r  fsm/jugadores_reg[2][6]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.244ns (16.512%)  route 1.236ns (83.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.480    enter/U1/boton_enter_IBUF
    SLICE_X32Y123        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.821     1.986    enter/U1/clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.248ns (16.507%)  route 1.254ns (83.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.254     1.501    down/U1/boton_abajo_IBUF
    SLICE_X32Y123        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.821     1.986    down/U1/clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.320ns (21.097%)  route 1.195ns (78.903%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=86, routed)          1.195     1.470    fsm/reset_IBUF
    SLICE_X47Y127        LUT6 (Prop_lut6_I1_O)        0.045     1.515 r  fsm/jugadores[2][5]_i_1/O
                         net (fo=1, routed)           0.000     1.515    fsm/jugadores[2][5]_i_1_n_1
    SLICE_X47Y127        FDRE                                         r  fsm/jugadores_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.817     1.983    fsm/clk_IBUF_BUFG
    SLICE_X47Y127        FDRE                                         r  fsm/jugadores_reg[2][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.320ns (21.083%)  route 1.196ns (78.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=86, routed)          1.196     1.471    fsm/reset_IBUF
    SLICE_X47Y127        LUT6 (Prop_lut6_I1_O)        0.045     1.516 r  fsm/jugadores[1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.516    fsm/jugadores[1][5]_i_1_n_1
    SLICE_X47Y127        FDRE                                         r  fsm/jugadores_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.817     1.983    fsm/clk_IBUF_BUFG
    SLICE_X47Y127        FDRE                                         r  fsm/jugadores_reg[1][5]/C





