
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007224                       # Number of seconds simulated
sim_ticks                                  7223657500                       # Number of ticks simulated
final_tick                                 7223657500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206979                       # Simulator instruction rate (inst/s)
host_op_rate                                   342064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              208290421                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661800                       # Number of bytes of host memory used
host_seconds                                    34.68                       # Real time elapsed on the host
sim_insts                                     7178171                       # Number of instructions simulated
sim_ops                                      11863021                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           72512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          162688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              235200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        72512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2542                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3675                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10038128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22521555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32559683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10038128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10038128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           79738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 79738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           79738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10038128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22521555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              32639421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1133.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2540.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7442                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3675                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           9                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  235072                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   235200                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                297                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               149                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7223539500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3675                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     9                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2805                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      762                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      102                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          699                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     333.459227                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    198.319254                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    343.252268                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           227     32.47%     32.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          167     23.89%     56.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           98     14.02%     70.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           40      5.72%     76.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      2.72%     78.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      2.43%     81.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      2.43%     83.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      2.00%     85.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          100     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           699                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        72512                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10038128.191985845566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22503835.487770564854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1133                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2542                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37194500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     79995250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32828.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31469.41                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      48321000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                117189750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18365000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13155.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31905.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         32.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.25                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.25                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.06                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2968                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.81                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1960787.05                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2998800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1578720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15058260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              32494560                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1061280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        169966020                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         13847040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1618354140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1892851860                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             262.035106                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7149603500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        750500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6740841500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     36050250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       57382500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    372772750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2034900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11166960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25259550                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2854560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        149670600                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15258240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1631393280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1872517275                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             259.220108                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7160611250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5571000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6792868500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     39728250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       42942000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    328247750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1171554                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1171554                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             39583                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               812683                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   18535                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          812683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             439720                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           372963                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5490                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2034259                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1056955                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            30                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      844781                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2030                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14447316                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1110973                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7605247                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1171554                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             458255                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13239875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   79304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            78                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           83                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    844773                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4244                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14390669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.874252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.331566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1809605     12.57%     12.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12581064     87.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14390669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.081091                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.526412                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1523026                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                352753                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12337969                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                137269                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  39652                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12441129                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 34109                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  39652                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1682925                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  200644                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          38089                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12271366                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                157993                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12368071                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 36222                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   102                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  39503                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    171                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  22580                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              241                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15701636                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34795660                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         20084232                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            102347                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15105777                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   595859                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2074                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2062                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    133723                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2057606                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1086958                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37844                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12904                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12290312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4853                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12132544                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             42425                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          432143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       664034                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2805                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14390669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.843084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.363721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2258125     15.69%     15.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12132544     84.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14390669                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3256      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8851312     72.96%     72.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               126450      1.04%     74.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1540      0.01%     74.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19259      0.16%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  810      0.01%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3246      0.03%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1082      0.01%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2750      0.02%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                412      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5000      0.04%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6005      0.05%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1009      0.01%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5001      0.04%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2006486     16.54%     90.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1060304      8.74%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30327      0.25%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8263      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12132544                       # Type of FU issued
system.cpu.iq.rate                           0.839778                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38529962                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12596870                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11952615                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              168220                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             130504                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        72620                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12045507                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   83781                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           570735                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50271                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        55021                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         6165                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  39652                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   62547                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2171                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12295165                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             34473                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2057606                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1086958                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2992                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1359                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             66                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17003                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        22679                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                39682                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12064463                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2034221                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             68081                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3091176                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1107731                       # Number of branches executed
system.cpu.iew.exec_stores                    1056955                       # Number of stores executed
system.cpu.iew.exec_rate                     0.835066                       # Inst execution rate
system.cpu.iew.wb_sent                       12051160                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12025235                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8897895                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12431708                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.832351                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.715742                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          395393                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             39590                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14348450                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.826781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.378437                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2485429     17.32%     17.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11863021     82.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14348450                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7178171                       # Number of instructions committed
system.cpu.commit.committedOps               11863021                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3039272                       # Number of memory references committed
system.cpu.commit.loads                       2007335                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1103279                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63628                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11824603                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14699                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2533      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8656910     72.97%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          126136      1.06%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1342      0.01%     74.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12144      0.10%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             786      0.01%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2796      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             970      0.01%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2730      0.02%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           370      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         5000      0.04%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6000      0.05%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      0.01%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5000      0.04%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1989141     16.77%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1023894      8.63%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        18194      0.15%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8043      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11863021                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11863021                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14743843                       # The number of ROB reads
system.cpu.rob.rob_writes                    24559053                       # The number of ROB writes
system.cpu.timesIdled                             910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7178171                       # Number of Instructions Simulated
system.cpu.committedOps                      11863021                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.012674                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.012674                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.496852                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.496852                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19613879                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9948290                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     70161                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    63868                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8890560                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5327545                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5322084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2476558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.067499                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5002522                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5002522                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1424332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1424332                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1027517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027517                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2451849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2451849                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2451849                       # number of overall hits
system.cpu.dcache.overall_hits::total         2451849                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32740                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4420                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        37160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37160                       # number of overall misses
system.cpu.dcache.overall_misses::total         37160                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    973263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    973263500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     99952000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     99952000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1073215500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1073215500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1073215500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1073215500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1457072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1457072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1031937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1031937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2489009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2489009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2489009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2489009                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022470                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004283                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014930                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29727.046426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29727.046426                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22613.574661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22613.574661                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28880.933800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28880.933800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28880.933800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28880.933800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3543                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               262                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.522901                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14930                       # number of writebacks
system.cpu.dcache.writebacks::total             14930                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12428                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12451                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20312                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4397                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24709                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    437495043                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    437495043                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     95149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     95149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    532644043                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    532644043                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    532644043                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    532644043                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009927                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21538.747686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21538.747686                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21639.526950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21639.526950                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21556.681493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21556.681493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21556.681493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21556.681493                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24488                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.997666                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              843606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.856094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.997666                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1732032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1732032                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       801120                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          801120                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       801120                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           801120                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       801120                       # number of overall hits
system.cpu.icache.overall_hits::total          801120                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        43653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         43653                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        43653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          43653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        43653                       # number of overall misses
system.cpu.icache.overall_misses::total         43653                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    665816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    665816000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    665816000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    665816000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    665816000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    665816000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       844773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       844773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       844773                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       844773                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       844773                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       844773                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051674                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051674                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15252.468330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15252.468330                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15252.468330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15252.468330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15252.468330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15252.468330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1166                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         1166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1166                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1166                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42487                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        42487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42487                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    625569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    625569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    625569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    625569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    625569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    625569000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050294                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050294                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050294                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050294                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14723.774331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14723.774331                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14723.774331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14723.774331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14723.774331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14723.774331                       # average overall mshr miss latency
system.cpu.icache.replacements                  42470                       # number of replacements
system.l2bus.snoop_filter.tot_requests         134156                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1474                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1474                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               62797                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         16944                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             58648                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               207                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4193                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4193                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          62798                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       127443                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        73703                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  201146                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2719104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2523776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5242880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8634                       # Total snoops (count)
system.l2bus.snoopTraffic                      128896                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              75832                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019609                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.138654                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    74345     98.04%     98.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1487      1.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                75832                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             96938000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           106604719                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            61385249                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.915160                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  81920                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8741                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.371925                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     2.174917                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    84.717668                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    41.022575                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.016992                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.661857                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.320489                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999337                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               172583                       # Number of tag accesses
system.l2cache.tags.data_accesses              172583                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        14930                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        14930                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         3399                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3399                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst        39191                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16086                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        55277                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst           39191                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           19485                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               58676                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          39191                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          19485                       # number of overall hits
system.l2cache.overall_hits::total              58676                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          794                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            794                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3296                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4225                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7521                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3296                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5019                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8315                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3296                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5019                       # number of overall misses
system.l2cache.overall_misses::total             8315                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     49544000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     49544000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    164087500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    236443500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    400531000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    164087500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    285987500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    450075000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    164087500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    285987500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    450075000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        14930                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        14930                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         4193                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4193                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst        42487                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        20311                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        62798                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst        42487                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        24504                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66991                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        42487                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        24504                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66991                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.189363                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.189363                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.077577                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.208015                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.119765                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.077577                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.204824                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.124121                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.077577                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.204824                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.124121                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62397.984887                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62397.984887                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49783.828883                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 55962.958580                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 53255.019279                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 49783.828883                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 56980.972305                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54128.081780                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49783.828883                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 56980.972305                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54128.081780                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2014                       # number of writebacks
system.l2cache.writebacks::total                 2014                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          794                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          794                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3296                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7521                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3296                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5019                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8315                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3296                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5019                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8315                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     47956000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     47956000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    157497500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    227993500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    385491000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    157497500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    275949500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    433447000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    157497500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    275949500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    433447000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.189363                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.189363                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.077577                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.208015                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.119765                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.077577                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.204824                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.124121                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.077577                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.204824                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.124121                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60397.984887                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60397.984887                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 47784.435680                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 53962.958580                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51255.285201                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 47784.435680                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 54980.972305                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52128.322309                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 47784.435680                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 54980.972305                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52128.322309                       # average overall mshr miss latency
system.l2cache.replacements                      8613                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15532                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               21                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7520                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2019                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5430                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                794                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               794                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7521                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        23846                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       660736                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               232                       # Total snoops (count)
system.l3bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8547                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.002457                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.049510                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8526     99.75%     99.75% # Request fanout histogram
system.l3bus.snoop_fanout::1                       21      0.25%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8547                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11786000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            20785000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2331.124623                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10324                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3675                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.809252                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   774.859460                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1556.265162                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.189175                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.379948                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.569122                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3443                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          519                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2146                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.840576                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                44975                       # Number of tag accesses
system.l3cache.tags.data_accesses               44975                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2010                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2010                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          274                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              274                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2162                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2203                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4365                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2162                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2477                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4639                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2162                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2477                       # number of overall hits
system.l3cache.overall_hits::total               4639                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          520                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            520                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1134                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2022                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3156                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1134                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2542                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3676                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1134                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2542                       # number of overall misses
system.l3cache.overall_misses::total             3676                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     34517000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     34517000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     79355000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    140046000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    219401000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     79355000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    174563000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    253918000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     79355000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    174563000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    253918000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2010                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2010                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          794                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          794                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3296                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4225                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7521                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3296                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         5019                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8315                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3296                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         5019                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8315                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.654912                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.654912                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.344053                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.478580                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.419625                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.344053                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.506475                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.442093                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.344053                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.506475                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.442093                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 66378.846154                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 66378.846154                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69977.954145                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69261.127596                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69518.694550                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69977.954145                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68671.518489                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69074.537541                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69977.954145                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68671.518489                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69074.537541                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              9                       # number of writebacks
system.l3cache.writebacks::total                    9                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          520                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          520                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1134                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2022                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3156                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1134                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2542                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3676                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1134                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2542                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3676                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33477000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33477000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     77089000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    136002000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    213091000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     77089000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    169479000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    246568000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     77089000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    169479000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    246568000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.654912                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.654912                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.344053                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.478580                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.419625                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.344053                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.506475                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.442093                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.344053                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.506475                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.442093                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64378.846154                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64378.846154                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67979.717813                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67261.127596                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67519.328264                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67979.717813                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66671.518489                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67075.081610                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67979.717813                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66671.518489                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67075.081610                       # average overall mshr miss latency
system.l3cache.replacements                       232                       # number of replacements
system.membus.snoop_filter.tot_requests          3907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7223657500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              223                       # Transaction distribution
system.membus.trans_dist::ReadExReq               520                       # Transaction distribution
system.membus.trans_dist::ReadExResp              520                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3155                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       235776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       235776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  235776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3675                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3675    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3675                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1971500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9958750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
