<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>devcfg: Devcfg_v3_3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">devcfg
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__devcfg__v3__3.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Devcfg_v3_3</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga40ccdd2b121359e65b1f95e5f32be3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga40ccdd2b121359e65b1f95e5f32be3d8">XDCFG_DMA_INVALID_ADDRESS</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:ga40ccdd2b121359e65b1f95e5f32be3d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid DMA address.  <a href="#ga40ccdd2b121359e65b1f95e5f32be3d8"></a><br/></td></tr>
<tr class="separator:ga40ccdd2b121359e65b1f95e5f32be3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2830ab27372d4841a56ae22b06aa1f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga2830ab27372d4841a56ae22b06aa1f9a">XDCFG_UNLOCK_DATA</a>&#160;&#160;&#160;0x757BDF0D</td></tr>
<tr class="memdesc:ga2830ab27372d4841a56ae22b06aa1f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">First APB access data.  <a href="#ga2830ab27372d4841a56ae22b06aa1f9a"></a><br/></td></tr>
<tr class="separator:ga2830ab27372d4841a56ae22b06aa1f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcf2bdbe1acce8ab95b0466da519088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaadcf2bdbe1acce8ab95b0466da519088">XDCFG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF8007000</td></tr>
<tr class="memdesc:gaadcf2bdbe1acce8ab95b0466da519088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Config base address.  <a href="#gaadcf2bdbe1acce8ab95b0466da519088"></a><br/></td></tr>
<tr class="separator:gaadcf2bdbe1acce8ab95b0466da519088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a1d48578faa2caf085c0d8d7f48897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaf9a1d48578faa2caf085c0d8d7f48897">XDCFG_CONFIG_RESET_VALUE</a>&#160;&#160;&#160;0x508</td></tr>
<tr class="memdesc:gaf9a1d48578faa2caf085c0d8d7f48897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config reg reset value.  <a href="#gaf9a1d48578faa2caf085c0d8d7f48897"></a><br/></td></tr>
<tr class="separator:gaf9a1d48578faa2caf085c0d8d7f48897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77561dc2e9ea13137f50a8193b8fbcd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga77561dc2e9ea13137f50a8193b8fbcd3">XDcfg_ReadReg</a>(BaseAddr, RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddr) + (RegOffset))</td></tr>
<tr class="memdesc:ga77561dc2e9ea13137f50a8193b8fbcd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given register.  <a href="#ga77561dc2e9ea13137f50a8193b8fbcd3"></a><br/></td></tr>
<tr class="separator:ga77561dc2e9ea13137f50a8193b8fbcd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae617fbb2b3e148a8b2489e90fbdea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga8ae617fbb2b3e148a8b2489e90fbdea3">XDcfg_WriteReg</a>(BaseAddr, RegOffset, Data)&#160;&#160;&#160;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td></tr>
<tr class="memdesc:ga8ae617fbb2b3e148a8b2489e90fbdea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the given register.  <a href="#ga8ae617fbb2b3e148a8b2489e90fbdea3"></a><br/></td></tr>
<tr class="separator:ga8ae617fbb2b3e148a8b2489e90fbdea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga995fb32dbac8a7899c9be66a8bf7d3d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw</a> (u32 BaseAddr)</td></tr>
<tr class="memdesc:ga995fb32dbac8a7899c9be66a8bf7d3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function perform the reset sequence to the given devcfg interface by configuring the appropriate control bits in the devcfg specifc registers the devcfg reset squence involves the following steps Disable all the interuupts Clear the status Update relevant config registers with reset values Disbale the looopback mode and pcap rate enable.  <a href="#ga995fb32dbac8a7899c9be66a8bf7d3d1"></a><br/></td></tr>
<tr class="separator:ga995fb32dbac8a7899c9be66a8bf7d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a>Offsets of registers from the start of the device </p>
</td></tr>
<tr class="memitem:ga31ebfed655e59d8ee204b253e04ee024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga31ebfed655e59d8ee204b253e04ee024">XDCFG_CTRL_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga31ebfed655e59d8ee204b253e04ee024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register.  <a href="#ga31ebfed655e59d8ee204b253e04ee024"></a><br/></td></tr>
<tr class="separator:ga31ebfed655e59d8ee204b253e04ee024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad126a845b17979d640cd2dd00eab29f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gad126a845b17979d640cd2dd00eab29f9">XDCFG_LOCK_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gad126a845b17979d640cd2dd00eab29f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock Register.  <a href="#gad126a845b17979d640cd2dd00eab29f9"></a><br/></td></tr>
<tr class="separator:gad126a845b17979d640cd2dd00eab29f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fafe11b95af8da04f385c9313a6958b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga3fafe11b95af8da04f385c9313a6958b">XDCFG_CFG_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga3fafe11b95af8da04f385c9313a6958b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register.  <a href="#ga3fafe11b95af8da04f385c9313a6958b"></a><br/></td></tr>
<tr class="separator:ga3fafe11b95af8da04f385c9313a6958b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abc2123bae0a1d3512d41be98ca477c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga5abc2123bae0a1d3512d41be98ca477c">XDCFG_INT_STS_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga5abc2123bae0a1d3512d41be98ca477c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="#ga5abc2123bae0a1d3512d41be98ca477c"></a><br/></td></tr>
<tr class="separator:ga5abc2123bae0a1d3512d41be98ca477c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15552ab3878c35ec94749ebed5247fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga15552ab3878c35ec94749ebed5247fe5">XDCFG_INT_MASK_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga15552ab3878c35ec94749ebed5247fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register.  <a href="#ga15552ab3878c35ec94749ebed5247fe5"></a><br/></td></tr>
<tr class="separator:ga15552ab3878c35ec94749ebed5247fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6646b7874a5c9cc7bcdba6072bb4ff72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga6646b7874a5c9cc7bcdba6072bb4ff72">XDCFG_STATUS_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga6646b7874a5c9cc7bcdba6072bb4ff72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register.  <a href="#ga6646b7874a5c9cc7bcdba6072bb4ff72"></a><br/></td></tr>
<tr class="separator:ga6646b7874a5c9cc7bcdba6072bb4ff72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c6f2aab3a27da352296a1324ed73b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga18c6f2aab3a27da352296a1324ed73b4">XDCFG_DMA_SRC_ADDR_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga18c6f2aab3a27da352296a1324ed73b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Source Address Register.  <a href="#ga18c6f2aab3a27da352296a1324ed73b4"></a><br/></td></tr>
<tr class="separator:ga18c6f2aab3a27da352296a1324ed73b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e1d08d2aa66c6fe2a8be9086ef9a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga24e1d08d2aa66c6fe2a8be9086ef9a41">XDCFG_DMA_DEST_ADDR_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:ga24e1d08d2aa66c6fe2a8be9086ef9a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Destination Address Reg.  <a href="#ga24e1d08d2aa66c6fe2a8be9086ef9a41"></a><br/></td></tr>
<tr class="separator:ga24e1d08d2aa66c6fe2a8be9086ef9a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9fa64a65762a428ba36bd38a80ab80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaaf9fa64a65762a428ba36bd38a80ab80">XDCFG_DMA_SRC_LEN_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:gaaf9fa64a65762a428ba36bd38a80ab80"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Source Transfer Length.  <a href="#gaaf9fa64a65762a428ba36bd38a80ab80"></a><br/></td></tr>
<tr class="separator:gaaf9fa64a65762a428ba36bd38a80ab80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc13cbb412f77e54b0ecf2f25e205ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaffc13cbb412f77e54b0ecf2f25e205ee">XDCFG_DMA_DEST_LEN_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:gaffc13cbb412f77e54b0ecf2f25e205ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Destination Transfer.  <a href="#gaffc13cbb412f77e54b0ecf2f25e205ee"></a><br/></td></tr>
<tr class="separator:gaffc13cbb412f77e54b0ecf2f25e205ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895856e5cf4578a328a12bb0f0287826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga895856e5cf4578a328a12bb0f0287826">XDCFG_ROM_SHADOW_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:ga895856e5cf4578a328a12bb0f0287826"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA ROM Shadow Register.  <a href="#ga895856e5cf4578a328a12bb0f0287826"></a><br/></td></tr>
<tr class="separator:ga895856e5cf4578a328a12bb0f0287826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5bf5a7eb6a4d2e8d5a7a9cc8f60d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gafe5bf5a7eb6a4d2e8d5a7a9cc8f60d59">XDCFG_MULTIBOOT_ADDR_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:gafe5bf5a7eb6a4d2e8d5a7a9cc8f60d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi BootAddress Pointer.  <a href="#gafe5bf5a7eb6a4d2e8d5a7a9cc8f60d59"></a><br/></td></tr>
<tr class="separator:gafe5bf5a7eb6a4d2e8d5a7a9cc8f60d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56285ef89202c084bad1724cc3f8df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gad56285ef89202c084bad1724cc3f8df1">XDCFG_SW_ID_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:gad56285ef89202c084bad1724cc3f8df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software ID Register.  <a href="#gad56285ef89202c084bad1724cc3f8df1"></a><br/></td></tr>
<tr class="separator:gad56285ef89202c084bad1724cc3f8df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfcf6697edba5f229b22fc33d614363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga7dfcf6697edba5f229b22fc33d614363">XDCFG_UNLOCK_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:ga7dfcf6697edba5f229b22fc33d614363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock Register.  <a href="#ga7dfcf6697edba5f229b22fc33d614363"></a><br/></td></tr>
<tr class="separator:ga7dfcf6697edba5f229b22fc33d614363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ad10863ac12916d347046e8263f5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga80ad10863ac12916d347046e8263f5b2">XDCFG_MCTRL_OFFSET</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga80ad10863ac12916d347046e8263f5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous Control Reg.  <a href="#ga80ad10863ac12916d347046e8263f5b2"></a><br/></td></tr>
<tr class="separator:ga80ad10863ac12916d347046e8263f5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Control Register Bit definitions</h2></td></tr>
<tr class="memitem:gac111c754b7a79aba4ad9d66beeaaddc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gac111c754b7a79aba4ad9d66beeaaddc8">XDCFG_CTRL_FORCE_RST_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gac111c754b7a79aba4ad9d66beeaaddc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force into Secure Reset.  <a href="#gac111c754b7a79aba4ad9d66beeaaddc8"></a><br/></td></tr>
<tr class="separator:gac111c754b7a79aba4ad9d66beeaaddc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2100592757335d946e0466f84adcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga6b2100592757335d946e0466f84adcf9">XDCFG_CTRL_PCFG_PROG_B_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga6b2100592757335d946e0466f84adcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program signal to Reset FPGA.  <a href="#ga6b2100592757335d946e0466f84adcf9"></a><br/></td></tr>
<tr class="separator:ga6b2100592757335d946e0466f84adcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e72bf0cbb6551a2f74abfd265e6619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gac7e72bf0cbb6551a2f74abfd265e6619">XDCFG_CTRL_PCFG_POR_CNT_4K_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gac7e72bf0cbb6551a2f74abfd265e6619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control PL POR timer.  <a href="#gac7e72bf0cbb6551a2f74abfd265e6619"></a><br/></td></tr>
<tr class="separator:gac7e72bf0cbb6551a2f74abfd265e6619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac84a7176f99dc0e1d66a53673053228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaac84a7176f99dc0e1d66a53673053228">XDCFG_CTRL_PCAP_PR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:gaac84a7176f99dc0e1d66a53673053228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PCAP for PR.  <a href="#gaac84a7176f99dc0e1d66a53673053228"></a><br/></td></tr>
<tr class="separator:gaac84a7176f99dc0e1d66a53673053228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade98fb162f4954144b33a71eb81a25e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gade98fb162f4954144b33a71eb81a25e3">XDCFG_CTRL_PCAP_MODE_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:gade98fb162f4954144b33a71eb81a25e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PCAP.  <a href="#gade98fb162f4954144b33a71eb81a25e3"></a><br/></td></tr>
<tr class="separator:gade98fb162f4954144b33a71eb81a25e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cb1e4072240a97799a685fad35234f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga16cb1e4072240a97799a685fad35234f">XDCFG_CTRL_PCAP_RATE_EN_MASK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="memdesc:ga16cb1e4072240a97799a685fad35234f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PCAP send data to FPGA every 4 PCAP cycles.  <a href="#ga16cb1e4072240a97799a685fad35234f"></a><br/></td></tr>
<tr class="separator:ga16cb1e4072240a97799a685fad35234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54ce392946a79ecb63fefc9f6087d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gae54ce392946a79ecb63fefc9f6087d57">XDCFG_CTRL_MULTIBOOT_EN_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:gae54ce392946a79ecb63fefc9f6087d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiboot Enable.  <a href="#gae54ce392946a79ecb63fefc9f6087d57"></a><br/></td></tr>
<tr class="separator:gae54ce392946a79ecb63fefc9f6087d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb2e3f895a89aac522ba93e0697e078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga2fb2e3f895a89aac522ba93e0697e078">XDCFG_CTRL_JTAG_CHAIN_DIS_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:ga2fb2e3f895a89aac522ba93e0697e078"><td class="mdescLeft">&#160;</td><td class="mdescRight">JTAG Chain Disable.  <a href="#ga2fb2e3f895a89aac522ba93e0697e078"></a><br/></td></tr>
<tr class="separator:ga2fb2e3f895a89aac522ba93e0697e078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf49fc564c0c61b6511a171eb045e0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gadf49fc564c0c61b6511a171eb045e0a5">XDCFG_CTRL_USER_MODE_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:gadf49fc564c0c61b6511a171eb045e0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Mask.  <a href="#gadf49fc564c0c61b6511a171eb045e0a5"></a><br/></td></tr>
<tr class="separator:gadf49fc564c0c61b6511a171eb045e0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a915bd47631afa6954dc306283b413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gac9a915bd47631afa6954dc306283b413">XDCFG_CTRL_PCFG_AES_FUSE_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:gac9a915bd47631afa6954dc306283b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES key source.  <a href="#gac9a915bd47631afa6954dc306283b413"></a><br/></td></tr>
<tr class="separator:gac9a915bd47631afa6954dc306283b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe1c3e1a3156147fdd1716d063574c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaabe1c3e1a3156147fdd1716d063574c0">XDCFG_CTRL_PCFG_AES_EN_MASK</a>&#160;&#160;&#160;0x00000E00</td></tr>
<tr class="memdesc:gaabe1c3e1a3156147fdd1716d063574c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Enable Mask.  <a href="#gaabe1c3e1a3156147fdd1716d063574c0"></a><br/></td></tr>
<tr class="separator:gaabe1c3e1a3156147fdd1716d063574c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75c8af80babda8c6387d5b9f83e63b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gac75c8af80babda8c6387d5b9f83e63b5">XDCFG_CTRL_SEU_EN_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:gac75c8af80babda8c6387d5b9f83e63b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEU Enable Mask.  <a href="#gac75c8af80babda8c6387d5b9f83e63b5"></a><br/></td></tr>
<tr class="separator:gac75c8af80babda8c6387d5b9f83e63b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad33e86575e803961abfaf7593907e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga3ad33e86575e803961abfaf7593907e7">XDCFG_CTRL_SEC_EN_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga3ad33e86575e803961abfaf7593907e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure/Non Secure Status mask.  <a href="#ga3ad33e86575e803961abfaf7593907e7"></a><br/></td></tr>
<tr class="separator:ga3ad33e86575e803961abfaf7593907e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d4f8110807f2ebbb148de931990a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga62d4f8110807f2ebbb148de931990a82">XDCFG_CTRL_SPNIDEN_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga62d4f8110807f2ebbb148de931990a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure Non Invasive Debug Enable.  <a href="#ga62d4f8110807f2ebbb148de931990a82"></a><br/></td></tr>
<tr class="separator:ga62d4f8110807f2ebbb148de931990a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc4a40162eccf50446c13b41a5deae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga0bc4a40162eccf50446c13b41a5deae6">XDCFG_CTRL_SPIDEN_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga0bc4a40162eccf50446c13b41a5deae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure Invasive Debug Enable.  <a href="#ga0bc4a40162eccf50446c13b41a5deae6"></a><br/></td></tr>
<tr class="separator:ga0bc4a40162eccf50446c13b41a5deae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee65740fa83e66131a1b706844bbc368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaee65740fa83e66131a1b706844bbc368">XDCFG_CTRL_NIDEN_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaee65740fa83e66131a1b706844bbc368"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-Invasive Debug Enable.  <a href="#gaee65740fa83e66131a1b706844bbc368"></a><br/></td></tr>
<tr class="separator:gaee65740fa83e66131a1b706844bbc368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb6befced97425b6288e7f80a4cb882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga4cb6befced97425b6288e7f80a4cb882">XDCFG_CTRL_DBGEN_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga4cb6befced97425b6288e7f80a4cb882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invasive Debug Enable.  <a href="#ga4cb6befced97425b6288e7f80a4cb882"></a><br/></td></tr>
<tr class="separator:ga4cb6befced97425b6288e7f80a4cb882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae013378d19bdbab0d16fddce8707f61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gae013378d19bdbab0d16fddce8707f61f">XDCFG_CTRL_DAP_EN_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:gae013378d19bdbab0d16fddce8707f61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAP Enable Mask.  <a href="#gae013378d19bdbab0d16fddce8707f61f"></a><br/></td></tr>
<tr class="separator:gae013378d19bdbab0d16fddce8707f61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Lock register bit definitions</h2></td></tr>
<tr class="memitem:gab3ad8e8bf58fb796d3b6359cf276a0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gab3ad8e8bf58fb796d3b6359cf276a0eb">XDCFG_LOCK_AES_EFUSE_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gab3ad8e8bf58fb796d3b6359cf276a0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock AES Efuse bit.  <a href="#gab3ad8e8bf58fb796d3b6359cf276a0eb"></a><br/></td></tr>
<tr class="separator:gab3ad8e8bf58fb796d3b6359cf276a0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c541e7e72c1d43d9b5fd5aa8ae2c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gad4c541e7e72c1d43d9b5fd5aa8ae2c85">XDCFG_LOCK_AES_EN_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gad4c541e7e72c1d43d9b5fd5aa8ae2c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock AES_EN update.  <a href="#gad4c541e7e72c1d43d9b5fd5aa8ae2c85"></a><br/></td></tr>
<tr class="separator:gad4c541e7e72c1d43d9b5fd5aa8ae2c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245a296585dd3c08615b96a319e75026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga245a296585dd3c08615b96a319e75026">XDCFG_LOCK_SEU_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga245a296585dd3c08615b96a319e75026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock SEU_En update.  <a href="#ga245a296585dd3c08615b96a319e75026"></a><br/></td></tr>
<tr class="separator:ga245a296585dd3c08615b96a319e75026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7061616f307b1f98ab4b6945664333ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga7061616f307b1f98ab4b6945664333ad">XDCFG_LOCK_SEC_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga7061616f307b1f98ab4b6945664333ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock SEC_EN and USER_MODE.  <a href="#ga7061616f307b1f98ab4b6945664333ad"></a><br/></td></tr>
<tr class="separator:ga7061616f307b1f98ab4b6945664333ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c2ca7416d5d3f208a15ca865f33f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga02c2ca7416d5d3f208a15ca865f33f40">XDCFG_LOCK_DBG_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga02c2ca7416d5d3f208a15ca865f33f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit locks security config including: DAP_En, DBGEN,, NIDEN, SPNIEN.  <a href="#ga02c2ca7416d5d3f208a15ca865f33f40"></a><br/></td></tr>
<tr class="separator:ga02c2ca7416d5d3f208a15ca865f33f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Config Register Bit definitions</h2></td></tr>
<tr class="memitem:ga3540b49682ec44e90f106532526cdf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga3540b49682ec44e90f106532526cdf1d">XDCFG_CFG_RFIFO_TH_MASK</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr class="memdesc:ga3540b49682ec44e90f106532526cdf1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FIFO Threshold Mask.  <a href="#ga3540b49682ec44e90f106532526cdf1d"></a><br/></td></tr>
<tr class="separator:ga3540b49682ec44e90f106532526cdf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022faf83302e04ad191b6ee2c15ed282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga022faf83302e04ad191b6ee2c15ed282">XDCFG_CFG_WFIFO_TH_MASK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="memdesc:ga022faf83302e04ad191b6ee2c15ed282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write FIFO Threshold Mask.  <a href="#ga022faf83302e04ad191b6ee2c15ed282"></a><br/></td></tr>
<tr class="separator:ga022faf83302e04ad191b6ee2c15ed282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e63502ef0cc6680e3630a9a0e57efa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga1e63502ef0cc6680e3630a9a0e57efa8">XDCFG_CFG_RCLK_EDGE_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga1e63502ef0cc6680e3630a9a0e57efa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data active clock edge.  <a href="#ga1e63502ef0cc6680e3630a9a0e57efa8"></a><br/></td></tr>
<tr class="separator:ga1e63502ef0cc6680e3630a9a0e57efa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648711e2e48a1fa8feadf390f213c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga648711e2e48a1fa8feadf390f213c422">XDCFG_CFG_WCLK_EDGE_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga648711e2e48a1fa8feadf390f213c422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data active clock edge.  <a href="#ga648711e2e48a1fa8feadf390f213c422"></a><br/></td></tr>
<tr class="separator:ga648711e2e48a1fa8feadf390f213c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa667b16475c1b06aa123e3ea54237a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaa667b16475c1b06aa123e3ea54237a65">XDCFG_CFG_DISABLE_SRC_INC_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaa667b16475c1b06aa123e3ea54237a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Source address increment mask.  <a href="#gaa667b16475c1b06aa123e3ea54237a65"></a><br/></td></tr>
<tr class="separator:gaa667b16475c1b06aa123e3ea54237a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfcd2790e4eff2350b2c77e69bb0dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga7dfcd2790e4eff2350b2c77e69bb0dbc">XDCFG_CFG_DISABLE_DST_INC_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga7dfcd2790e4eff2350b2c77e69bb0dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Destination address increment mask.  <a href="#ga7dfcd2790e4eff2350b2c77e69bb0dbc"></a><br/></td></tr>
<tr class="separator:ga7dfcd2790e4eff2350b2c77e69bb0dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Status/Mask Register Bit definitions</h2></td></tr>
<tr class="memitem:gaa150109448e0dae4f63c97e8d4835ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaa150109448e0dae4f63c97e8d4835ac4">XDCFG_IXR_PSS_GTS_USR_B_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaa150109448e0dae4f63c97e8d4835ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tri-state IO during HIZ.  <a href="#gaa150109448e0dae4f63c97e8d4835ac4"></a><br/></td></tr>
<tr class="separator:gaa150109448e0dae4f63c97e8d4835ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806a28b37776eb5714cca5e47ebf51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gad806a28b37776eb5714cca5e47ebf51a">XDCFG_IXR_PSS_FST_CFG_B_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:gad806a28b37776eb5714cca5e47ebf51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">First configuration done.  <a href="#gad806a28b37776eb5714cca5e47ebf51a"></a><br/></td></tr>
<tr class="separator:gad806a28b37776eb5714cca5e47ebf51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0cdad7bf3b52dbf8fa6009492257e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaae0cdad7bf3b52dbf8fa6009492257e5">XDCFG_IXR_PSS_GPWRDWN_B_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gaae0cdad7bf3b52dbf8fa6009492257e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global power down.  <a href="#gaae0cdad7bf3b52dbf8fa6009492257e5"></a><br/></td></tr>
<tr class="separator:gaae0cdad7bf3b52dbf8fa6009492257e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2850a459bed5fde0901bc16ae41fcf72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga2850a459bed5fde0901bc16ae41fcf72">XDCFG_IXR_PSS_GTS_CFG_B_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga2850a459bed5fde0901bc16ae41fcf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tri-state IO during configuration.  <a href="#ga2850a459bed5fde0901bc16ae41fcf72"></a><br/></td></tr>
<tr class="separator:ga2850a459bed5fde0901bc16ae41fcf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36eedd2831c6dae36cd432921d34b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga36eedd2831c6dae36cd432921d34b5f0">XDCFG_IXR_PSS_CFG_RESET_B_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga36eedd2831c6dae36cd432921d34b5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL configuration reset.  <a href="#ga36eedd2831c6dae36cd432921d34b5f0"></a><br/></td></tr>
<tr class="separator:ga36eedd2831c6dae36cd432921d34b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf276d56385dd1326c99d5c70640458b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaf276d56385dd1326c99d5c70640458b8">XDCFG_IXR_AXI_WTO_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:gaf276d56385dd1326c99d5c70640458b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Write Address or Data or response timeout.  <a href="#gaf276d56385dd1326c99d5c70640458b8"></a><br/></td></tr>
<tr class="separator:gaf276d56385dd1326c99d5c70640458b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe4d8aa713686020c2df8ef52f52486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaebe4d8aa713686020c2df8ef52f52486">XDCFG_IXR_AXI_WERR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:gaebe4d8aa713686020c2df8ef52f52486"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Write response error.  <a href="#gaebe4d8aa713686020c2df8ef52f52486"></a><br/></td></tr>
<tr class="separator:gaebe4d8aa713686020c2df8ef52f52486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b988804f908861e58f6c8409fb61dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga82b988804f908861e58f6c8409fb61dc">XDCFG_IXR_AXI_RTO_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga82b988804f908861e58f6c8409fb61dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Read Address or response timeout.  <a href="#ga82b988804f908861e58f6c8409fb61dc"></a><br/></td></tr>
<tr class="separator:ga82b988804f908861e58f6c8409fb61dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a342c6002722176c408a91aa177bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga80a342c6002722176c408a91aa177bb2">XDCFG_IXR_AXI_RERR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga80a342c6002722176c408a91aa177bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Read response error.  <a href="#ga80a342c6002722176c408a91aa177bb2"></a><br/></td></tr>
<tr class="separator:ga80a342c6002722176c408a91aa177bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd279fe5c6af5cb49cb22efe8487288b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gafd279fe5c6af5cb49cb22efe8487288b">XDCFG_IXR_RX_FIFO_OV_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:gafd279fe5c6af5cb49cb22efe8487288b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO Overflow.  <a href="#gafd279fe5c6af5cb49cb22efe8487288b"></a><br/></td></tr>
<tr class="separator:gafd279fe5c6af5cb49cb22efe8487288b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0f39a67ebecfe3208f90adb975c164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga4d0f39a67ebecfe3208f90adb975c164">XDCFG_IXR_WR_FIFO_LVL_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ga4d0f39a67ebecfe3208f90adb975c164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx FIFO less than threshold.  <a href="#ga4d0f39a67ebecfe3208f90adb975c164"></a><br/></td></tr>
<tr class="separator:ga4d0f39a67ebecfe3208f90adb975c164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b8bff7a8acef986264a348153d7ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga8d2b8bff7a8acef986264a348153d7ec">XDCFG_IXR_RD_FIFO_LVL_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga8d2b8bff7a8acef986264a348153d7ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO greater than threshold.  <a href="#ga8d2b8bff7a8acef986264a348153d7ec"></a><br/></td></tr>
<tr class="separator:ga8d2b8bff7a8acef986264a348153d7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd33fcf28c9438e3a23e21571e9cc196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gadd33fcf28c9438e3a23e21571e9cc196">XDCFG_IXR_DMA_CMD_ERR_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:gadd33fcf28c9438e3a23e21571e9cc196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal DMA command.  <a href="#gadd33fcf28c9438e3a23e21571e9cc196"></a><br/></td></tr>
<tr class="separator:gadd33fcf28c9438e3a23e21571e9cc196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66dc8e74c39f3a79b9a4260d2e5064a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga66dc8e74c39f3a79b9a4260d2e5064a8">XDCFG_IXR_DMA_Q_OV_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ga66dc8e74c39f3a79b9a4260d2e5064a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA command queue overflow.  <a href="#ga66dc8e74c39f3a79b9a4260d2e5064a8"></a><br/></td></tr>
<tr class="separator:ga66dc8e74c39f3a79b9a4260d2e5064a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219beab8ecbdaa4e74c8d130b94e4ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga219beab8ecbdaa4e74c8d130b94e4ae0">XDCFG_IXR_DMA_DONE_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga219beab8ecbdaa4e74c8d130b94e4ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Command Done.  <a href="#ga219beab8ecbdaa4e74c8d130b94e4ae0"></a><br/></td></tr>
<tr class="separator:ga219beab8ecbdaa4e74c8d130b94e4ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46a37df60109876c5f96d62dc6b9f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gae46a37df60109876c5f96d62dc6b9f78">XDCFG_IXR_D_P_DONE_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:gae46a37df60109876c5f96d62dc6b9f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA and PCAP transfers Done.  <a href="#gae46a37df60109876c5f96d62dc6b9f78"></a><br/></td></tr>
<tr class="separator:gae46a37df60109876c5f96d62dc6b9f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349dc6e8fe9e165ffaaf0329da6a3ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga349dc6e8fe9e165ffaaf0329da6a3ca3">XDCFG_IXR_P2D_LEN_ERR_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga349dc6e8fe9e165ffaaf0329da6a3ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCAP to DMA transfer length error.  <a href="#ga349dc6e8fe9e165ffaaf0329da6a3ca3"></a><br/></td></tr>
<tr class="separator:ga349dc6e8fe9e165ffaaf0329da6a3ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c13cf9502fdc6e4b5aca232322eebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga84c13cf9502fdc6e4b5aca232322eebb">XDCFG_IXR_PCFG_HMAC_ERR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga84c13cf9502fdc6e4b5aca232322eebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">HMAC error mask.  <a href="#ga84c13cf9502fdc6e4b5aca232322eebb"></a><br/></td></tr>
<tr class="separator:ga84c13cf9502fdc6e4b5aca232322eebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b85bf633686d74c21c9358be8497095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga3b85bf633686d74c21c9358be8497095">XDCFG_IXR_PCFG_SEU_ERR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga3b85bf633686d74c21c9358be8497095"><td class="mdescLeft">&#160;</td><td class="mdescRight">SEU Error mask.  <a href="#ga3b85bf633686d74c21c9358be8497095"></a><br/></td></tr>
<tr class="separator:ga3b85bf633686d74c21c9358be8497095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddabfd06735e901077dcb54ac83e23a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gafddabfd06735e901077dcb54ac83e23a">XDCFG_IXR_PCFG_POR_B_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gafddabfd06735e901077dcb54ac83e23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPGA POR mask.  <a href="#gafddabfd06735e901077dcb54ac83e23a"></a><br/></td></tr>
<tr class="separator:gafddabfd06735e901077dcb54ac83e23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2eef5103e50bb1dd8cb4b3abda13f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga3b2eef5103e50bb1dd8cb4b3abda13f0">XDCFG_IXR_PCFG_CFG_RST_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga3b2eef5103e50bb1dd8cb4b3abda13f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPGA Reset mask.  <a href="#ga3b2eef5103e50bb1dd8cb4b3abda13f0"></a><br/></td></tr>
<tr class="separator:ga3b2eef5103e50bb1dd8cb4b3abda13f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c7e70832ef5a30a251342bf831f088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga39c7e70832ef5a30a251342bf831f088">XDCFG_IXR_PCFG_DONE_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga39c7e70832ef5a30a251342bf831f088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Done Signal Mask.  <a href="#ga39c7e70832ef5a30a251342bf831f088"></a><br/></td></tr>
<tr class="separator:ga39c7e70832ef5a30a251342bf831f088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa818ba9c2de5717835e855fba4756dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaa818ba9c2de5717835e855fba4756dce">XDCFG_IXR_PCFG_INIT_PE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa818ba9c2de5717835e855fba4756dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect Positive edge of Init Signal.  <a href="#gaa818ba9c2de5717835e855fba4756dce"></a><br/></td></tr>
<tr class="separator:gaa818ba9c2de5717835e855fba4756dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae21c6f80c245ea0085c5e5645703f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga5ae21c6f80c245ea0085c5e5645703f1">XDCFG_IXR_PCFG_INIT_NE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga5ae21c6f80c245ea0085c5e5645703f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect Negative edge of Init Signal.  <a href="#ga5ae21c6f80c245ea0085c5e5645703f1"></a><br/></td></tr>
<tr class="separator:ga5ae21c6f80c245ea0085c5e5645703f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c4878a47796227778f7dd479e9b140"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79c4878a47796227778f7dd479e9b140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDCFG_IXR_ERROR_FLAGS_MASK</b></td></tr>
<tr class="separator:ga79c4878a47796227778f7dd479e9b140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bf5c4e495b1d96bf28c350983ca608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6bf5c4e495b1d96bf28c350983ca608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDCFG_IXR_ALL_MASK</b>&#160;&#160;&#160;0x00F7F8EF</td></tr>
<tr class="separator:gad6bf5c4e495b1d96bf28c350983ca608"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status Register Bit definitions</h2></td></tr>
<tr class="memitem:ga48a0c155d061c98656101cb19a87f0a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga48a0c155d061c98656101cb19a87f0a0">XDCFG_STATUS_DMA_CMD_Q_F_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga48a0c155d061c98656101cb19a87f0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA command Queue full.  <a href="#ga48a0c155d061c98656101cb19a87f0a0"></a><br/></td></tr>
<tr class="separator:ga48a0c155d061c98656101cb19a87f0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26b8675cf6625f83b93e5d8f41f1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gad26b8675cf6625f83b93e5d8f41f1065">XDCFG_STATUS_DMA_CMD_Q_E_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:gad26b8675cf6625f83b93e5d8f41f1065"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA command Queue empty.  <a href="#gad26b8675cf6625f83b93e5d8f41f1065"></a><br/></td></tr>
<tr class="separator:gad26b8675cf6625f83b93e5d8f41f1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5f9c1fa417a9544adf896282d205b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaff5f9c1fa417a9544adf896282d205b9">XDCFG_STATUS_DMA_DONE_CNT_MASK</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr class="memdesc:gaff5f9c1fa417a9544adf896282d205b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of completed DMA transfers.  <a href="#gaff5f9c1fa417a9544adf896282d205b9"></a><br/></td></tr>
<tr class="separator:gaff5f9c1fa417a9544adf896282d205b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f9aed2cc9225155a3414f117519bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga78f9aed2cc9225155a3414f117519bf0">XDCFG_STATUS_RX_FIFO_LVL_MASK</a>&#160;&#160;&#160;0x01F000000</td></tr>
<tr class="memdesc:ga78f9aed2cc9225155a3414f117519bf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO level.  <a href="#ga78f9aed2cc9225155a3414f117519bf0"></a><br/></td></tr>
<tr class="separator:ga78f9aed2cc9225155a3414f117519bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fafa4549ef417021328567aca7fa549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga5fafa4549ef417021328567aca7fa549">XDCFG_STATUS_TX_FIFO_LVL_MASK</a>&#160;&#160;&#160;0x0007F000</td></tr>
<tr class="memdesc:ga5fafa4549ef417021328567aca7fa549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx FIFO level.  <a href="#ga5fafa4549ef417021328567aca7fa549"></a><br/></td></tr>
<tr class="separator:ga5fafa4549ef417021328567aca7fa549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8789bdbea24952f5301d75fcff272a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga3a8789bdbea24952f5301d75fcff272a">XDCFG_STATUS_PSS_GTS_USR_B</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga3a8789bdbea24952f5301d75fcff272a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tri-state IO during HIZ.  <a href="#ga3a8789bdbea24952f5301d75fcff272a"></a><br/></td></tr>
<tr class="separator:ga3a8789bdbea24952f5301d75fcff272a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f00411613dddd1742c39696388c3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gab8f00411613dddd1742c39696388c3fc">XDCFG_STATUS_PSS_FST_CFG_B</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gab8f00411613dddd1742c39696388c3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">First PL config done.  <a href="#gab8f00411613dddd1742c39696388c3fc"></a><br/></td></tr>
<tr class="separator:gab8f00411613dddd1742c39696388c3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb070b786553db7ff88deadab2bb6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga4fb070b786553db7ff88deadab2bb6cb">XDCFG_STATUS_PSS_GPWRDWN_B</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga4fb070b786553db7ff88deadab2bb6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global power down.  <a href="#ga4fb070b786553db7ff88deadab2bb6cb"></a><br/></td></tr>
<tr class="separator:ga4fb070b786553db7ff88deadab2bb6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339bdad1a39196eaef22c9453f60a6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga339bdad1a39196eaef22c9453f60a6f1">XDCFG_STATUS_PSS_GTS_CFG_B</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga339bdad1a39196eaef22c9453f60a6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tri-state IO during config.  <a href="#ga339bdad1a39196eaef22c9453f60a6f1"></a><br/></td></tr>
<tr class="separator:ga339bdad1a39196eaef22c9453f60a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4cdd2d6218376746d4f73232b1935d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga7e4cdd2d6218376746d4f73232b1935d">XDCFG_STATUS_SECURE_RST_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga7e4cdd2d6218376746d4f73232b1935d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure Reset POR Status.  <a href="#ga7e4cdd2d6218376746d4f73232b1935d"></a><br/></td></tr>
<tr class="separator:ga7e4cdd2d6218376746d4f73232b1935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4508fc28f5b539b7214e239591809fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gad4508fc28f5b539b7214e239591809fd">XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gad4508fc28f5b539b7214e239591809fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal APB access.  <a href="#gad4508fc28f5b539b7214e239591809fd"></a><br/></td></tr>
<tr class="separator:gad4508fc28f5b539b7214e239591809fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1568dc0a278536df9687278619c74474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga1568dc0a278536df9687278619c74474">XDCFG_STATUS_PSS_CFG_RESET_B</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga1568dc0a278536df9687278619c74474"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL config reset status.  <a href="#ga1568dc0a278536df9687278619c74474"></a><br/></td></tr>
<tr class="separator:ga1568dc0a278536df9687278619c74474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2adb521e9dab8223c16f2ebbfccc830f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga2adb521e9dab8223c16f2ebbfccc830f">XDCFG_STATUS_PCFG_INIT_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga2adb521e9dab8223c16f2ebbfccc830f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPGA Init Status.  <a href="#ga2adb521e9dab8223c16f2ebbfccc830f"></a><br/></td></tr>
<tr class="separator:ga2adb521e9dab8223c16f2ebbfccc830f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4c8340ab30a1cd2c683dd12c1e44eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gafb4c8340ab30a1cd2c683dd12c1e44eb">XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gafb4c8340ab30a1cd2c683dd12c1e44eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">BBRAM key disable.  <a href="#gafb4c8340ab30a1cd2c683dd12c1e44eb"></a><br/></td></tr>
<tr class="separator:gafb4c8340ab30a1cd2c683dd12c1e44eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca94ac04133576c96fb1083d234638b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gacca94ac04133576c96fb1083d234638b">XDCFG_STATUS_EFUSE_SEC_EN_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gacca94ac04133576c96fb1083d234638b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Efuse Security Enable Status.  <a href="#gacca94ac04133576c96fb1083d234638b"></a><br/></td></tr>
<tr class="separator:gacca94ac04133576c96fb1083d234638b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb6a4426bae09df68669a1bec2b769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaaabb6a4426bae09df68669a1bec2b769">XDCFG_STATUS_EFUSE_JTAG_DIS_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaaabb6a4426bae09df68669a1bec2b769"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFuse JTAG Disable status.  <a href="#gaaabb6a4426bae09df68669a1bec2b769"></a><br/></td></tr>
<tr class="separator:gaaabb6a4426bae09df68669a1bec2b769"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA Source/Destination Transfer Length Register Bit definitions</h2></td></tr>
<tr class="memitem:ga73f403fdc1d3a80ff519b9aa5d8902ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga73f403fdc1d3a80ff519b9aa5d8902ff">XDCFG_DMA_LEN_MASK</a>&#160;&#160;&#160;0x7FFFFFF</td></tr>
<tr class="memdesc:ga73f403fdc1d3a80ff519b9aa5d8902ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length Mask.  <a href="#ga73f403fdc1d3a80ff519b9aa5d8902ff"></a><br/></td></tr>
<tr class="separator:ga73f403fdc1d3a80ff519b9aa5d8902ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Miscellaneous Control Register Bit definitions</h2></td></tr>
<tr class="memitem:gade09d0c3fb076a8e0849d9a6acddef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gade09d0c3fb076a8e0849d9a6acddef46">XDCFG_MCTRL_PCAP_PS_VERSION_MASK</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr class="memdesc:gade09d0c3fb076a8e0849d9a6acddef46"><td class="mdescLeft">&#160;</td><td class="mdescRight">PS Version Mask.  <a href="#gade09d0c3fb076a8e0849d9a6acddef46"></a><br/></td></tr>
<tr class="separator:gade09d0c3fb076a8e0849d9a6acddef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2578e62e3b1e6e9783f523779c6d8323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga2578e62e3b1e6e9783f523779c6d8323">XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga2578e62e3b1e6e9783f523779c6d8323"><td class="mdescLeft">&#160;</td><td class="mdescRight">PS Version Shift.  <a href="#ga2578e62e3b1e6e9783f523779c6d8323"></a><br/></td></tr>
<tr class="separator:ga2578e62e3b1e6e9783f523779c6d8323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d7d25bc3d66e24bce45553e863b731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaa5d7d25bc3d66e24bce45553e863b731">XDCFG_MCTRL_PCAP_LPBK_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaa5d7d25bc3d66e24bce45553e863b731"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCAP loopback mask.  <a href="#gaa5d7d25bc3d66e24bce45553e863b731"></a><br/></td></tr>
<tr class="separator:gaa5d7d25bc3d66e24bce45553e863b731"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Threshold Bit definitions</h2></td></tr>
<tr class="memitem:gaec5cdaff00256c1b1fcbb1fd4cefbd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#gaec5cdaff00256c1b1fcbb1fd4cefbd57">XDCFG_CFG_FIFO_QUARTER</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gaec5cdaff00256c1b1fcbb1fd4cefbd57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quarter empty.  <a href="#gaec5cdaff00256c1b1fcbb1fd4cefbd57"></a><br/></td></tr>
<tr class="separator:gaec5cdaff00256c1b1fcbb1fd4cefbd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3a835786acfb7c150a51fea707af4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga6d3a835786acfb7c150a51fea707af4e">XDCFG_CFG_FIFO_HALF</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga6d3a835786acfb7c150a51fea707af4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half empty.  <a href="#ga6d3a835786acfb7c150a51fea707af4e"></a><br/></td></tr>
<tr class="separator:ga6d3a835786acfb7c150a51fea707af4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302649f2eccc0c208558a667eeb3d31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga302649f2eccc0c208558a667eeb3d31b">XDCFG_CFG_FIFO_3QUARTER</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga302649f2eccc0c208558a667eeb3d31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">3/4 empty  <a href="#ga302649f2eccc0c208558a667eeb3d31b"></a><br/></td></tr>
<tr class="separator:ga302649f2eccc0c208558a667eeb3d31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d79fa4095c652f0aaccc1eef6f11a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__devcfg__v3__3.html#ga4d79fa4095c652f0aaccc1eef6f11a3b">XDCFG_CFG_FIFO_EMPTY</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga4d79fa4095c652f0aaccc1eef6f11a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Empty.  <a href="#ga4d79fa4095c652f0aaccc1eef6f11a3b"></a><br/></td></tr>
<tr class="separator:ga4d79fa4095c652f0aaccc1eef6f11a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaadcf2bdbe1acce8ab95b0466da519088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_BASE_ADDRESS&#160;&#160;&#160;0xF8007000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device Config base address. </p>

</div>
</div>
<a class="anchor" id="ga7dfcd2790e4eff2350b2c77e69bb0dbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_DISABLE_DST_INC_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Destination address increment mask. </p>

</div>
</div>
<a class="anchor" id="gaa667b16475c1b06aa123e3ea54237a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_DISABLE_SRC_INC_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Source address increment mask. </p>

</div>
</div>
<a class="anchor" id="ga302649f2eccc0c208558a667eeb3d31b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_3QUARTER&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3/4 empty </p>

</div>
</div>
<a class="anchor" id="ga4d79fa4095c652f0aaccc1eef6f11a3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_EMPTY&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Empty. </p>

</div>
</div>
<a class="anchor" id="ga6d3a835786acfb7c150a51fea707af4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_HALF&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half empty. </p>

</div>
</div>
<a class="anchor" id="gaec5cdaff00256c1b1fcbb1fd4cefbd57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_QUARTER&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quarter empty. </p>

</div>
</div>
<a class="anchor" id="ga3fafe11b95af8da04f385c9313a6958b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga3b46b8db6ea49d8c066fefe0d137b2c9">XDcfg_GetConfigRegister()</a>, <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga89e1eef15fcfe06cd0e8d8dd7e804ad1">XDcfg_SetConfigRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e63502ef0cc6680e3630a9a0e57efa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_RCLK_EDGE_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data active clock edge. </p>

</div>
</div>
<a class="anchor" id="ga3540b49682ec44e90f106532526cdf1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_RFIFO_TH_MASK&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read FIFO Threshold Mask. </p>

</div>
</div>
<a class="anchor" id="ga648711e2e48a1fa8feadf390f213c422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_WCLK_EDGE_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data active clock edge. </p>

</div>
</div>
<a class="anchor" id="ga022faf83302e04ad191b6ee2c15ed282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_WFIFO_TH_MASK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write FIFO Threshold Mask. </p>

</div>
</div>
<a class="anchor" id="gaf9a1d48578faa2caf085c0d8d7f48897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CONFIG_RESET_VALUE&#160;&#160;&#160;0x508</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Config reg reset value. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gae013378d19bdbab0d16fddce8707f61f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_DAP_EN_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAP Enable Mask. </p>

</div>
</div>
<a class="anchor" id="ga4cb6befced97425b6288e7f80a4cb882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_DBGEN_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invasive Debug Enable. </p>

</div>
</div>
<a class="anchor" id="gac111c754b7a79aba4ad9d66beeaaddc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_FORCE_RST_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force into Secure Reset. </p>

</div>
</div>
<a class="anchor" id="ga2fb2e3f895a89aac522ba93e0697e078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_JTAG_CHAIN_DIS_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>JTAG Chain Disable. </p>

</div>
</div>
<a class="anchor" id="gae54ce392946a79ecb63fefc9f6087d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_MULTIBOOT_EN_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiboot Enable. </p>

</div>
</div>
<a class="anchor" id="gaee65740fa83e66131a1b706844bbc368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_NIDEN_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-Invasive Debug Enable. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga2c24756b9d6f8e81b620d27a86379e15">XDcfg_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga31ebfed655e59d8ee204b253e04ee024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gaeb69ef133b53618e896a4776b9e8f337">XDcfg_ClearControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga7f73a84f734f2e1996a029d8e5934b9c">XDcfg_DisablePCAP()</a>, <a class="el" href="group__devcfg__v3__5.html#gabb2094cb7d36f83c4c150a3b18e8aad0">XDcfg_EnablePCAP()</a>, <a class="el" href="group__devcfg__v3__5.html#ga81a254369eea778c17c212cc95056c26">XDcfg_GetControlRegister()</a>, <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, <a class="el" href="group__devcfg__v3__5.html#gacc8c10b5cc877595c1ade09e1a589296">XDcfg_SetControlRegister()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gade98fb162f4954144b33a71eb81a25e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCAP_MODE_MASK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PCAP. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga7f73a84f734f2e1996a029d8e5934b9c">XDcfg_DisablePCAP()</a>, and <a class="el" href="group__devcfg__v3__5.html#gabb2094cb7d36f83c4c150a3b18e8aad0">XDcfg_EnablePCAP()</a>.</p>

</div>
</div>
<a class="anchor" id="gaac84a7176f99dc0e1d66a53673053228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCAP_PR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PCAP for PR. </p>

<p>Referenced by <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga16cb1e4072240a97799a685fad35234f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCAP_RATE_EN_MASK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PCAP send data to FPGA every 4 PCAP cycles. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gaabe1c3e1a3156147fdd1716d063574c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_AES_EN_MASK&#160;&#160;&#160;0x00000E00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Enable Mask. </p>

</div>
</div>
<a class="anchor" id="gac9a915bd47631afa6954dc306283b413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_AES_FUSE_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES key source. </p>

</div>
</div>
<a class="anchor" id="gac7e72bf0cbb6551a2f74abfd265e6619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_POR_CNT_4K_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control PL POR timer. </p>

</div>
</div>
<a class="anchor" id="ga6b2100592757335d946e0466f84adcf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_PROG_B_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program signal to Reset FPGA. </p>

</div>
</div>
<a class="anchor" id="ga3ad33e86575e803961abfaf7593907e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SEC_EN_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secure/Non Secure Status mask. </p>

</div>
</div>
<a class="anchor" id="gac75c8af80babda8c6387d5b9f83e63b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SEU_EN_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEU Enable Mask. </p>

</div>
</div>
<a class="anchor" id="ga0bc4a40162eccf50446c13b41a5deae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SPIDEN_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secure Invasive Debug Enable. </p>

</div>
</div>
<a class="anchor" id="ga62d4f8110807f2ebbb148de931990a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SPNIDEN_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secure Non Invasive Debug Enable. </p>

</div>
</div>
<a class="anchor" id="gadf49fc564c0c61b6511a171eb045e0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_USER_MODE_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User Mode Mask. </p>

</div>
</div>
<a class="anchor" id="ga24e1d08d2aa66c6fe2a8be9086ef9a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_DEST_ADDR_OFFSET&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Destination Address Reg. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gafda6d24be18657370c15e1e893a0ab05">XDcfg_InitiateDma()</a>, and <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gaffc13cbb412f77e54b0ecf2f25e205ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_DEST_LEN_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Destination Transfer. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gafda6d24be18657370c15e1e893a0ab05">XDcfg_InitiateDma()</a>, and <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga40ccdd2b121359e65b1f95e5f32be3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_INVALID_ADDRESS&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalid DMA address. </p>

<p>Referenced by <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga73f403fdc1d3a80ff519b9aa5d8902ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_LEN_MASK&#160;&#160;&#160;0x7FFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length Mask. </p>

</div>
</div>
<a class="anchor" id="ga18c6f2aab3a27da352296a1324ed73b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_SRC_ADDR_OFFSET&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Source Address Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gafda6d24be18657370c15e1e893a0ab05">XDcfg_InitiateDma()</a>, and <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf9fa64a65762a428ba36bd38a80ab80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_SRC_LEN_OFFSET&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Source Transfer Length. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gafda6d24be18657370c15e1e893a0ab05">XDcfg_InitiateDma()</a>, and <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga15552ab3878c35ec94749ebed5247fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_INT_MASK_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Mask Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gab7606b370c10d68d61402bed68955a80">XDcfg_IntrDisable()</a>, <a class="el" href="group__devcfg__v3__5.html#gab9c70f073e4522d6085c0059bc385aa9">XDcfg_IntrEnable()</a>, <a class="el" href="group__devcfg__v3__5.html#ga879fec56ba0f64d3b2128f11e2b022f0">XDcfg_IntrGetEnabled()</a>, and <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5abc2123bae0a1d3512d41be98ca477c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_INT_STS_OFFSET&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga3cb50f996ae2577642b7d1b91c33105f">XDcfg_InterruptHandler()</a>, <a class="el" href="group__devcfg__v3__5.html#gafff047d176ced3a255248219c1278e3b">XDcfg_IntrClear()</a>, <a class="el" href="group__devcfg__v3__5.html#ga9ed5382e8c80a2277816a4db98a1ec6f">XDcfg_IntrGetStatus()</a>, and <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ga80a342c6002722176c408a91aa177bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_RERR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Read response error. </p>

</div>
</div>
<a class="anchor" id="ga82b988804f908861e58f6c8409fb61dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_RTO_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Read Address or response timeout. </p>

</div>
</div>
<a class="anchor" id="gaebe4d8aa713686020c2df8ef52f52486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_WERR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Write response error. </p>

</div>
</div>
<a class="anchor" id="gaf276d56385dd1326c99d5c70640458b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_WTO_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Write Address or Data or response timeout. </p>

</div>
</div>
<a class="anchor" id="gae46a37df60109876c5f96d62dc6b9f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_D_P_DONE_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA and PCAP transfers Done. </p>

<p>Referenced by <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd33fcf28c9438e3a23e21571e9cc196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_DMA_CMD_ERR_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Illegal DMA command. </p>

</div>
</div>
<a class="anchor" id="ga219beab8ecbdaa4e74c8d130b94e4ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_DMA_DONE_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Command Done. </p>

<p>Referenced by <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga66dc8e74c39f3a79b9a4260d2e5064a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_DMA_Q_OV_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA command queue overflow. </p>

</div>
</div>
<a class="anchor" id="ga349dc6e8fe9e165ffaaf0329da6a3ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_P2D_LEN_ERR_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCAP to DMA transfer length error. </p>

</div>
</div>
<a class="anchor" id="ga3b2eef5103e50bb1dd8cb4b3abda13f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_CFG_RST_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPGA Reset mask. </p>

</div>
</div>
<a class="anchor" id="ga39c7e70832ef5a30a251342bf831f088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_DONE_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Done Signal Mask. </p>

<p>Referenced by <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga84c13cf9502fdc6e4b5aca232322eebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_HMAC_ERR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HMAC error mask. </p>

</div>
</div>
<a class="anchor" id="ga5ae21c6f80c245ea0085c5e5645703f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_INIT_NE_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect Negative edge of Init Signal. </p>

</div>
</div>
<a class="anchor" id="gaa818ba9c2de5717835e855fba4756dce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_INIT_PE_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect Positive edge of Init Signal. </p>

</div>
</div>
<a class="anchor" id="gafddabfd06735e901077dcb54ac83e23a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_POR_B_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPGA POR mask. </p>

</div>
</div>
<a class="anchor" id="ga3b85bf633686d74c21c9358be8497095"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_SEU_ERR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SEU Error mask. </p>

</div>
</div>
<a class="anchor" id="ga36eedd2831c6dae36cd432921d34b5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_CFG_RESET_B_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL configuration reset. </p>

</div>
</div>
<a class="anchor" id="gad806a28b37776eb5714cca5e47ebf51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_FST_CFG_B_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First configuration done. </p>

</div>
</div>
<a class="anchor" id="gaae0cdad7bf3b52dbf8fa6009492257e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_GPWRDWN_B_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global power down. </p>

</div>
</div>
<a class="anchor" id="ga2850a459bed5fde0901bc16ae41fcf72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_GTS_CFG_B_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tri-state IO during configuration. </p>

</div>
</div>
<a class="anchor" id="gaa150109448e0dae4f63c97e8d4835ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_GTS_USR_B_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tri-state IO during HIZ. </p>

</div>
</div>
<a class="anchor" id="ga8d2b8bff7a8acef986264a348153d7ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_RD_FIFO_LVL_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx FIFO greater than threshold. </p>

</div>
</div>
<a class="anchor" id="gafd279fe5c6af5cb49cb22efe8487288b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_RX_FIFO_OV_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx FIFO Overflow. </p>

</div>
</div>
<a class="anchor" id="ga4d0f39a67ebecfe3208f90adb975c164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_WR_FIFO_LVL_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx FIFO less than threshold. </p>

</div>
</div>
<a class="anchor" id="gab3ad8e8bf58fb796d3b6359cf276a0eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_AES_EFUSE_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock AES Efuse bit. </p>

</div>
</div>
<a class="anchor" id="gad4c541e7e72c1d43d9b5fd5aa8ae2c85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_AES_EN_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock AES_EN update. </p>

</div>
</div>
<a class="anchor" id="ga02c2ca7416d5d3f208a15ca865f33f40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_DBG_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit locks security config including: DAP_En, DBGEN,, NIDEN, SPNIEN. </p>

</div>
</div>
<a class="anchor" id="gad126a845b17979d640cd2dd00eab29f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gad3df072e27abfff9beb69cb09567a8c1">XDcfg_GetLockRegister()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga1e0516cd9cdc5066e98e3c3c195c1d3c">XDcfg_SetLockRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7061616f307b1f98ab4b6945664333ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_SEC_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock SEC_EN and USER_MODE. </p>

</div>
</div>
<a class="anchor" id="ga245a296585dd3c08615b96a319e75026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_SEU_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock SEU_En update. </p>

</div>
</div>
<a class="anchor" id="ga80ad10863ac12916d347046e8263f5b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_OFFSET&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Miscellaneous Control Reg. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gaee0dfc6838f33d700fc4b8a5549b0473">XDcfg_GetMiscControlRegister()</a>, <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, <a class="el" href="group__devcfg__v3__5.html#ga2739b6bce23b6e02a9076c0eba8664d4">XDcfg_SetMiscControlRegister()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5d7d25bc3d66e24bce45553e863b731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_PCAP_LPBK_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCAP loopback mask. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gade09d0c3fb076a8e0849d9a6acddef46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_PCAP_PS_VERSION_MASK&#160;&#160;&#160;0xF0000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PS Version Mask. </p>

</div>
</div>
<a class="anchor" id="ga2578e62e3b1e6e9783f523779c6d8323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PS Version Shift. </p>

</div>
</div>
<a class="anchor" id="gafe5bf5a7eb6a4d2e8d5a7a9cc8f60d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MULTIBOOT_ADDR_OFFSET&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multi BootAddress Pointer. </p>

</div>
</div>
<a class="anchor" id="ga77561dc2e9ea13137f50a8193b8fbcd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDcfg_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_In32((BaseAddr) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the given register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddr</td><td>is the base address of the device </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__devcfg__v3__3.html#ga77561dc2e9ea13137f50a8193b8fbcd3" title="Read the given register.">XDcfg_ReadReg(u32 BaseAddr, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gaeb69ef133b53618e896a4776b9e8f337">XDcfg_ClearControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga7f73a84f734f2e1996a029d8e5934b9c">XDcfg_DisablePCAP()</a>, <a class="el" href="group__devcfg__v3__5.html#gabb2094cb7d36f83c4c150a3b18e8aad0">XDcfg_EnablePCAP()</a>, <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, <a class="el" href="group__devcfg__v3__5.html#ga3b46b8db6ea49d8c066fefe0d137b2c9">XDcfg_GetConfigRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga81a254369eea778c17c212cc95056c26">XDcfg_GetControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#gad3df072e27abfff9beb69cb09567a8c1">XDcfg_GetLockRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#gaee0dfc6838f33d700fc4b8a5549b0473">XDcfg_GetMiscControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga5573651d2f14ff760e36d551a49fa919">XDcfg_GetSoftwareIdRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#gaaacacd5169ad7a79f09d08858f58dc8e">XDcfg_GetStatusRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga3cb50f996ae2577642b7d1b91c33105f">XDcfg_InterruptHandler()</a>, <a class="el" href="group__devcfg__v3__5.html#gab7606b370c10d68d61402bed68955a80">XDcfg_IntrDisable()</a>, <a class="el" href="group__devcfg__v3__5.html#gab9c70f073e4522d6085c0059bc385aa9">XDcfg_IntrEnable()</a>, <a class="el" href="group__devcfg__v3__5.html#ga879fec56ba0f64d3b2128f11e2b022f0">XDcfg_IntrGetEnabled()</a>, <a class="el" href="group__devcfg__v3__5.html#ga9ed5382e8c80a2277816a4db98a1ec6f">XDcfg_IntrGetStatus()</a>, <a class="el" href="group__devcfg__v3__5.html#gab3412c2881ffaa15fd3615770a4225a7">XDcfg_IsDmaBusy()</a>, <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, <a class="el" href="group__devcfg__v3__5.html#gacc8c10b5cc877595c1ade09e1a589296">XDcfg_SetControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga2739b6bce23b6e02a9076c0eba8664d4">XDcfg_SetMiscControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga895856e5cf4578a328a12bb0f0287826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_ROM_SHADOW_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA ROM Shadow Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga332a5c7c856e8f6637cafaa3ec69eaca">XDcfg_SetRomShadowRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="gad26b8675cf6625f83b93e5d8f41f1065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_DMA_CMD_Q_E_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA command Queue empty. </p>

</div>
</div>
<a class="anchor" id="ga48a0c155d061c98656101cb19a87f0a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_DMA_CMD_Q_F_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA command Queue full. </p>

<p>Referenced by <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, <a class="el" href="group__devcfg__v3__5.html#gab3412c2881ffaa15fd3615770a4225a7">XDcfg_IsDmaBusy()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff5f9c1fa417a9544adf896282d205b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_DMA_DONE_CNT_MASK&#160;&#160;&#160;0x30000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of completed DMA transfers. </p>

</div>
</div>
<a class="anchor" id="gafb4c8340ab30a1cd2c683dd12c1e44eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BBRAM key disable. </p>

</div>
</div>
<a class="anchor" id="gaaabb6a4426bae09df68669a1bec2b769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_EFUSE_JTAG_DIS_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EFuse JTAG Disable status. </p>

</div>
</div>
<a class="anchor" id="gacca94ac04133576c96fb1083d234638b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_EFUSE_SEC_EN_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Efuse Security Enable Status. </p>

</div>
</div>
<a class="anchor" id="gad4508fc28f5b539b7214e239591809fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Illegal APB access. </p>

</div>
</div>
<a class="anchor" id="ga6646b7874a5c9cc7bcdba6072bb4ff72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status Register. </p>

<p>Referenced by <a class="el" href="xdevcfg__reg__readback__example_8c.html#af9cf92cccf467028f2ac04b532a100c0">XDcfg_GetConfigReg()</a>, <a class="el" href="group__devcfg__v3__5.html#gaaacacd5169ad7a79f09d08858f58dc8e">XDcfg_GetStatusRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#gab3412c2881ffaa15fd3615770a4225a7">XDcfg_IsDmaBusy()</a>, <a class="el" href="group__devcfg__v3__5.html#gae7a3e8052f73c370990b77dae5751a36">XDcfg_SetStatusRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>, and <a class="el" href="xdevcfg__interrupt__example_8c.html#a2a07952c85939f2590c00f736e075bd1">XDcfgInterruptExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2adb521e9dab8223c16f2ebbfccc830f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PCFG_INIT_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPGA Init Status. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1568dc0a278536df9687278619c74474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_CFG_RESET_B&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL config reset status. </p>

</div>
</div>
<a class="anchor" id="gab8f00411613dddd1742c39696388c3fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_FST_CFG_B&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First PL config done. </p>

</div>
</div>
<a class="anchor" id="ga4fb070b786553db7ff88deadab2bb6cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_GPWRDWN_B&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global power down. </p>

</div>
</div>
<a class="anchor" id="ga339bdad1a39196eaef22c9453f60a6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_GTS_CFG_B&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tri-state IO during config. </p>

</div>
</div>
<a class="anchor" id="ga3a8789bdbea24952f5301d75fcff272a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_GTS_USR_B&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tri-state IO during HIZ. </p>

</div>
</div>
<a class="anchor" id="ga78f9aed2cc9225155a3414f117519bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_RX_FIFO_LVL_MASK&#160;&#160;&#160;0x01F000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx FIFO level. </p>

</div>
</div>
<a class="anchor" id="ga7e4cdd2d6218376746d4f73232b1935d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_SECURE_RST_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secure Reset POR Status. </p>

</div>
</div>
<a class="anchor" id="ga5fafa4549ef417021328567aca7fa549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_TX_FIFO_LVL_MASK&#160;&#160;&#160;0x0007F000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx FIFO level. </p>

</div>
</div>
<a class="anchor" id="gad56285ef89202c084bad1724cc3f8df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_SW_ID_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software ID Register. </p>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#ga5573651d2f14ff760e36d551a49fa919">XDcfg_GetSoftwareIdRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2830ab27372d4841a56ae22b06aa1f9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_UNLOCK_DATA&#160;&#160;&#160;0x757BDF0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First APB access data. </p>

</div>
</div>
<a class="anchor" id="ga7dfcf6697edba5f229b22fc33d614363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_UNLOCK_OFFSET&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock Register. </p>

</div>
</div>
<a class="anchor" id="ga8ae617fbb2b3e148a8b2489e90fbdea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDcfg_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to the given register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddr</td><td>is the base address of the device </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__devcfg__v3__3.html#ga8ae617fbb2b3e148a8b2489e90fbdea3" title="Write to the given register.">XDcfg_WriteReg(u32 BaseAddr, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__devcfg__v3__5.html#gaeb69ef133b53618e896a4776b9e8f337">XDcfg_ClearControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga7f73a84f734f2e1996a029d8e5934b9c">XDcfg_DisablePCAP()</a>, <a class="el" href="group__devcfg__v3__5.html#gabb2094cb7d36f83c4c150a3b18e8aad0">XDcfg_EnablePCAP()</a>, <a class="el" href="group__devcfg__v3__5.html#gafda6d24be18657370c15e1e893a0ab05">XDcfg_InitiateDma()</a>, <a class="el" href="group__devcfg__v3__5.html#ga3cb50f996ae2577642b7d1b91c33105f">XDcfg_InterruptHandler()</a>, <a class="el" href="group__devcfg__v3__5.html#gafff047d176ced3a255248219c1278e3b">XDcfg_IntrClear()</a>, <a class="el" href="group__devcfg__v3__5.html#gab7606b370c10d68d61402bed68955a80">XDcfg_IntrDisable()</a>, <a class="el" href="group__devcfg__v3__5.html#gab9c70f073e4522d6085c0059bc385aa9">XDcfg_IntrEnable()</a>, <a class="el" href="group__devcfg__v3__3.html#ga995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw()</a>, <a class="el" href="group__devcfg__v3__5.html#ga89e1eef15fcfe06cd0e8d8dd7e804ad1">XDcfg_SetConfigRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#gacc8c10b5cc877595c1ade09e1a589296">XDcfg_SetControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga1e0516cd9cdc5066e98e3c3c195c1d3c">XDcfg_SetLockRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga2739b6bce23b6e02a9076c0eba8664d4">XDcfg_SetMiscControlRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#ga332a5c7c856e8f6637cafaa3ec69eaca">XDcfg_SetRomShadowRegister()</a>, <a class="el" href="group__devcfg__v3__5.html#gae7a3e8052f73c370990b77dae5751a36">XDcfg_SetStatusRegister()</a>, and <a class="el" href="group__devcfg__v3__5.html#ga5a7a69cfe6e10770f82089bdd277955d">XDcfg_Transfer()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga995fb32dbac8a7899c9be66a8bf7d3d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XDcfg_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>BaseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function perform the reset sequence to the given devcfg interface by configuring the appropriate control bits in the devcfg specifc registers the devcfg reset squence involves the following steps Disable all the interuupts Clear the status Update relevant config registers with reset values Disbale the looopback mode and pcap rate enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>of the interface</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>N/A</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will not modify the slcr registers that are relavant for devcfg controller </dd></dl>

<p>References <a class="el" href="group__devcfg__v3__3.html#ga3fafe11b95af8da04f385c9313a6958b">XDCFG_CFG_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#gaf9a1d48578faa2caf085c0d8d7f48897">XDCFG_CONFIG_RESET_VALUE</a>, <a class="el" href="group__devcfg__v3__3.html#ga31ebfed655e59d8ee204b253e04ee024">XDCFG_CTRL_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#ga16cb1e4072240a97799a685fad35234f">XDCFG_CTRL_PCAP_RATE_EN_MASK</a>, <a class="el" href="group__devcfg__v3__3.html#ga24e1d08d2aa66c6fe2a8be9086ef9a41">XDCFG_DMA_DEST_ADDR_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#gaffc13cbb412f77e54b0ecf2f25e205ee">XDCFG_DMA_DEST_LEN_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#ga18c6f2aab3a27da352296a1324ed73b4">XDCFG_DMA_SRC_ADDR_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#gaaf9fa64a65762a428ba36bd38a80ab80">XDCFG_DMA_SRC_LEN_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#ga15552ab3878c35ec94749ebed5247fe5">XDCFG_INT_MASK_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#ga5abc2123bae0a1d3512d41be98ca477c">XDCFG_INT_STS_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#ga80ad10863ac12916d347046e8263f5b2">XDCFG_MCTRL_OFFSET</a>, <a class="el" href="group__devcfg__v3__3.html#gaa5d7d25bc3d66e24bce45553e863b731">XDCFG_MCTRL_PCAP_LPBK_MASK</a>, <a class="el" href="group__devcfg__v3__3.html#ga77561dc2e9ea13137f50a8193b8fbcd3">XDcfg_ReadReg</a>, and <a class="el" href="group__devcfg__v3__3.html#ga8ae617fbb2b3e148a8b2489e90fbdea3">XDcfg_WriteReg</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
