// Seed: 1647572178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1'd0] = 1'b0 == id_4[1];
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  xor (id_5, id_7, id_4, id_1, id_3);
  module_0(
      id_4, id_7, id_1, id_1, id_3, id_4, id_4, id_7
  ); id_8(
      .id_0(id_1[1]), .id_1(1'd0), .id_2(id_5)
  );
endmodule
