# DSD 2023 ğŸš€

## Lab 5: Seven Segment Display

Welcome to **Lab 5** of Digital System Design (DSD). This project implements a **Seven Segment Display** using both **Behavioral and Structural RTL** coding approaches. The project also includes a testbench, constraints, and a schematic representation in Draw.io.

---

## ğŸ“‚ Directory Structure

```
lab5/
â”‚-- rtl/         # Contains RTL behavioral and structural code
â”‚-- testbench/   # Contains Lab 5 testbench files
â”‚-- constraints/ # Contains Lab 5 constraints file
â”‚-- docs/        # Contains Lab 5 schematic (Draw.io)
```

---

## ğŸ”¥ Project Description
This experiment aims to develop a **Seven Segment Display Controller** using Verilog HDL. The implementation consists of two design styles:
- **Behavioral RTL**
- **Structural RTL**

The testbench ensures the functionality of the design, while the constraints file helps in mapping the design onto FPGA hardware.

---

## ğŸ“œ Files and Description

### 1ï¸âƒ£ **RTL Folder (rtl/)**
- [Behavioral Code](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_5/rtl/lab5_behavioral.sv)
- [Structural Code](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_5/rtl/lab5_structural.sv)
### 2ï¸âƒ£ **Testbench Folder (testbench/)**
- [Test Bench](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_5/testbench/lab5_tb.sv)

### 3ï¸âƒ£ **Constraints Folder (constraints/)**
- [Constraint File](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_5/Constraints/Constraints.sv)

### 4ï¸âƒ£ **Docs Folder (docs/)**
- [Draw.io File](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_5/Docs/lab5.drawio)

---

## ğŸ› ï¸ Tools & Requirements
- **FPGA Board:** Nexys A7-100T
- **Software:** Xilinx Vivado
- **Language:** System Verilog
- **Simulation:** Vivado Simulator

---

## ğŸ“Œ Authors
- **Shah Eman** - University of UET, Lahore
-**2023-EE-178**

---

