// Seed: 2373906139
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wire id_2,
    output wire id_3,
    input tri id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    output supply0 id_0,
    output uwire _id_1,
    inout supply0 id_2,
    output supply0 id_3,
    output tri id_4
);
  logic [id_1 : 1  -  -1 'b0] id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_2
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd40
) (
    input  tri1  _id_0,
    output tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  wor   id_5,
    output tri0  id_6,
    output tri1  id_7
);
  wor [1 : id_0] id_9;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_9 = -1;
endmodule
