`include "defs.v"

module MEM(
    input write, read,
    input[`LEN_ADR_MEM-1:0] adr, 
    input [`LEN_DATA-1:0] data, 
    output reg ready,
    output reg [`LEN_DATA*4-1:0] out
);

    reg [`LEN_DATA-1:0] Memory [0:`SIZE_MEM-1];
    integer x;
    always @(write, read, adr, data) begin
        ready = 0;
        #100;
        if(read) begin
            $readmemb("datamemory.txt",Memory);
            x    = adr-adr%4;
            out  = {Memory[x+3], Memory[x+2], Memory[x+1], Memory[x]};
            ready = 1;
        end
        else if(write) begin
            Memory[adr] = data; 
            $writememb("datamemory.txt",Memory);
        end
    end
    
endmodule