#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1135a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10f6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10fe250 .functor NOT 1, L_0x1167d70, C4<0>, C4<0>, C4<0>;
L_0x1167b20 .functor XOR 2, L_0x11679c0, L_0x1167a80, C4<00>, C4<00>;
L_0x1167c60 .functor XOR 2, L_0x1167b20, L_0x1167b90, C4<00>, C4<00>;
v0x1160200_0 .net *"_ivl_10", 1 0, L_0x1167b90;  1 drivers
v0x1160300_0 .net *"_ivl_12", 1 0, L_0x1167c60;  1 drivers
v0x11603e0_0 .net *"_ivl_2", 1 0, L_0x11634d0;  1 drivers
v0x11604a0_0 .net *"_ivl_4", 1 0, L_0x11679c0;  1 drivers
v0x1160580_0 .net *"_ivl_6", 1 0, L_0x1167a80;  1 drivers
v0x11606b0_0 .net *"_ivl_8", 1 0, L_0x1167b20;  1 drivers
v0x1160790_0 .net "a", 0 0, v0x115b420_0;  1 drivers
v0x1160830_0 .net "b", 0 0, v0x115b4c0_0;  1 drivers
v0x11608d0_0 .net "c", 0 0, v0x115b560_0;  1 drivers
v0x1160970_0 .var "clk", 0 0;
v0x1160a10_0 .net "d", 0 0, v0x115b6a0_0;  1 drivers
v0x1160ab0_0 .net "out_pos_dut", 0 0, L_0x1167860;  1 drivers
v0x1160b50_0 .net "out_pos_ref", 0 0, L_0x1162080;  1 drivers
v0x1160bf0_0 .net "out_sop_dut", 0 0, L_0x11655b0;  1 drivers
v0x1160c90_0 .net "out_sop_ref", 0 0, L_0x1136f50;  1 drivers
v0x1160d30_0 .var/2u "stats1", 223 0;
v0x1160dd0_0 .var/2u "strobe", 0 0;
v0x1160e70_0 .net "tb_match", 0 0, L_0x1167d70;  1 drivers
v0x1160f40_0 .net "tb_mismatch", 0 0, L_0x10fe250;  1 drivers
v0x1160fe0_0 .net "wavedrom_enable", 0 0, v0x115b970_0;  1 drivers
v0x11610b0_0 .net "wavedrom_title", 511 0, v0x115ba10_0;  1 drivers
L_0x11634d0 .concat [ 1 1 0 0], L_0x1162080, L_0x1136f50;
L_0x11679c0 .concat [ 1 1 0 0], L_0x1162080, L_0x1136f50;
L_0x1167a80 .concat [ 1 1 0 0], L_0x1167860, L_0x11655b0;
L_0x1167b90 .concat [ 1 1 0 0], L_0x1162080, L_0x1136f50;
L_0x1167d70 .cmp/eeq 2, L_0x11634d0, L_0x1167c60;
S_0x10faf80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x10f6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10fe630 .functor AND 1, v0x115b560_0, v0x115b6a0_0, C4<1>, C4<1>;
L_0x10fea10 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x10fedf0 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x10ff070 .functor AND 1, L_0x10fea10, L_0x10fedf0, C4<1>, C4<1>;
L_0x11182d0 .functor AND 1, L_0x10ff070, v0x115b560_0, C4<1>, C4<1>;
L_0x1136f50 .functor OR 1, L_0x10fe630, L_0x11182d0, C4<0>, C4<0>;
L_0x1161500 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1161570 .functor OR 1, L_0x1161500, v0x115b6a0_0, C4<0>, C4<0>;
L_0x1161680 .functor AND 1, v0x115b560_0, L_0x1161570, C4<1>, C4<1>;
L_0x1161740 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1161810 .functor OR 1, L_0x1161740, v0x115b4c0_0, C4<0>, C4<0>;
L_0x1161880 .functor AND 1, L_0x1161680, L_0x1161810, C4<1>, C4<1>;
L_0x1161a00 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1161a70 .functor OR 1, L_0x1161a00, v0x115b6a0_0, C4<0>, C4<0>;
L_0x1161990 .functor AND 1, v0x115b560_0, L_0x1161a70, C4<1>, C4<1>;
L_0x1161c00 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1161d00 .functor OR 1, L_0x1161c00, v0x115b6a0_0, C4<0>, C4<0>;
L_0x1161dc0 .functor AND 1, L_0x1161990, L_0x1161d00, C4<1>, C4<1>;
L_0x1161f70 .functor XNOR 1, L_0x1161880, L_0x1161dc0, C4<0>, C4<0>;
v0x10fdb80_0 .net *"_ivl_0", 0 0, L_0x10fe630;  1 drivers
v0x10fdf80_0 .net *"_ivl_12", 0 0, L_0x1161500;  1 drivers
v0x10fe360_0 .net *"_ivl_14", 0 0, L_0x1161570;  1 drivers
v0x10fe740_0 .net *"_ivl_16", 0 0, L_0x1161680;  1 drivers
v0x10feb20_0 .net *"_ivl_18", 0 0, L_0x1161740;  1 drivers
v0x10fef00_0 .net *"_ivl_2", 0 0, L_0x10fea10;  1 drivers
v0x10ff180_0 .net *"_ivl_20", 0 0, L_0x1161810;  1 drivers
v0x1159990_0 .net *"_ivl_24", 0 0, L_0x1161a00;  1 drivers
v0x1159a70_0 .net *"_ivl_26", 0 0, L_0x1161a70;  1 drivers
v0x1159b50_0 .net *"_ivl_28", 0 0, L_0x1161990;  1 drivers
v0x1159c30_0 .net *"_ivl_30", 0 0, L_0x1161c00;  1 drivers
v0x1159d10_0 .net *"_ivl_32", 0 0, L_0x1161d00;  1 drivers
v0x1159df0_0 .net *"_ivl_36", 0 0, L_0x1161f70;  1 drivers
L_0x7f86df942018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1159eb0_0 .net *"_ivl_38", 0 0, L_0x7f86df942018;  1 drivers
v0x1159f90_0 .net *"_ivl_4", 0 0, L_0x10fedf0;  1 drivers
v0x115a070_0 .net *"_ivl_6", 0 0, L_0x10ff070;  1 drivers
v0x115a150_0 .net *"_ivl_8", 0 0, L_0x11182d0;  1 drivers
v0x115a230_0 .net "a", 0 0, v0x115b420_0;  alias, 1 drivers
v0x115a2f0_0 .net "b", 0 0, v0x115b4c0_0;  alias, 1 drivers
v0x115a3b0_0 .net "c", 0 0, v0x115b560_0;  alias, 1 drivers
v0x115a470_0 .net "d", 0 0, v0x115b6a0_0;  alias, 1 drivers
v0x115a530_0 .net "out_pos", 0 0, L_0x1162080;  alias, 1 drivers
v0x115a5f0_0 .net "out_sop", 0 0, L_0x1136f50;  alias, 1 drivers
v0x115a6b0_0 .net "pos0", 0 0, L_0x1161880;  1 drivers
v0x115a770_0 .net "pos1", 0 0, L_0x1161dc0;  1 drivers
L_0x1162080 .functor MUXZ 1, L_0x7f86df942018, L_0x1161880, L_0x1161f70, C4<>;
S_0x115a8f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x10f6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x115b420_0 .var "a", 0 0;
v0x115b4c0_0 .var "b", 0 0;
v0x115b560_0 .var "c", 0 0;
v0x115b600_0 .net "clk", 0 0, v0x1160970_0;  1 drivers
v0x115b6a0_0 .var "d", 0 0;
v0x115b790_0 .var/2u "fail", 0 0;
v0x115b830_0 .var/2u "fail1", 0 0;
v0x115b8d0_0 .net "tb_match", 0 0, L_0x1167d70;  alias, 1 drivers
v0x115b970_0 .var "wavedrom_enable", 0 0;
v0x115ba10_0 .var "wavedrom_title", 511 0;
E_0x110bd80/0 .event negedge, v0x115b600_0;
E_0x110bd80/1 .event posedge, v0x115b600_0;
E_0x110bd80 .event/or E_0x110bd80/0, E_0x110bd80/1;
S_0x115ac20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x115a8f0;
 .timescale -12 -12;
v0x115ae60_0 .var/2s "i", 31 0;
E_0x110bc20 .event posedge, v0x115b600_0;
S_0x115af60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x115a8f0;
 .timescale -12 -12;
v0x115b160_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x115b240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x115a8f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x115bbf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x10f6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1162230 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x11622c0 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1162460 .functor AND 1, L_0x1162230, L_0x11622c0, C4<1>, C4<1>;
L_0x1162570 .functor NOT 1, v0x115b560_0, C4<0>, C4<0>, C4<0>;
L_0x1162720 .functor AND 1, L_0x1162460, L_0x1162570, C4<1>, C4<1>;
L_0x1162830 .functor NOT 1, v0x115b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x11629f0 .functor AND 1, L_0x1162720, L_0x1162830, C4<1>, C4<1>;
L_0x1162b00 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1162cd0 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1162d40 .functor AND 1, L_0x1162b00, L_0x1162cd0, C4<1>, C4<1>;
L_0x1162eb0 .functor NOT 1, v0x115b560_0, C4<0>, C4<0>, C4<0>;
L_0x1162f20 .functor AND 1, L_0x1162d40, L_0x1162eb0, C4<1>, C4<1>;
L_0x1163050 .functor AND 1, L_0x1162f20, v0x115b6a0_0, C4<1>, C4<1>;
L_0x1163110 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1162fe0 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1163200 .functor AND 1, L_0x1163110, L_0x1162fe0, C4<1>, C4<1>;
L_0x11633a0 .functor AND 1, L_0x1163200, v0x115b560_0, C4<1>, C4<1>;
L_0x1163460 .functor NOT 1, v0x115b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1163570 .functor AND 1, L_0x11633a0, L_0x1163460, C4<1>, C4<1>;
L_0x1163680 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x11637a0 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1163810 .functor AND 1, L_0x1163680, L_0x11637a0, C4<1>, C4<1>;
L_0x11639e0 .functor AND 1, L_0x1163810, v0x115b560_0, C4<1>, C4<1>;
L_0x1163aa0 .functor AND 1, L_0x11639e0, v0x115b6a0_0, C4<1>, C4<1>;
L_0x1163c30 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1163ca0 .functor AND 1, L_0x1163c30, v0x115b4c0_0, C4<1>, C4<1>;
L_0x1163e40 .functor NOT 1, v0x115b560_0, C4<0>, C4<0>, C4<0>;
L_0x1163eb0 .functor AND 1, L_0x1163ca0, L_0x1163e40, C4<1>, C4<1>;
L_0x11640b0 .functor NOT 1, v0x115b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1164120 .functor AND 1, L_0x1163eb0, L_0x11640b0, C4<1>, C4<1>;
L_0x1164330 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x11643a0 .functor AND 1, L_0x1164330, v0x115b4c0_0, C4<1>, C4<1>;
L_0x1164570 .functor NOT 1, v0x115b560_0, C4<0>, C4<0>, C4<0>;
L_0x11645e0 .functor AND 1, L_0x11643a0, L_0x1164570, C4<1>, C4<1>;
L_0x1164810 .functor AND 1, L_0x11645e0, v0x115b6a0_0, C4<1>, C4<1>;
L_0x11648d0 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1164a70 .functor AND 1, L_0x11648d0, v0x115b4c0_0, C4<1>, C4<1>;
L_0x1164b30 .functor AND 1, L_0x1164a70, v0x115b560_0, C4<1>, C4<1>;
L_0x1164940 .functor NOT 1, v0x115b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x11649b0 .functor AND 1, L_0x1164b30, L_0x1164940, C4<1>, C4<1>;
L_0x1164f20 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1164f90 .functor AND 1, L_0x1164f20, v0x115b4c0_0, C4<1>, C4<1>;
L_0x11651b0 .functor AND 1, L_0x1164f90, v0x115b560_0, C4<1>, C4<1>;
L_0x1165270 .functor AND 1, L_0x11651b0, v0x115b6a0_0, C4<1>, C4<1>;
L_0x11654a0 .functor OR 1, L_0x1163050, L_0x11649b0, C4<0>, C4<0>;
L_0x11655b0 .functor OR 1, L_0x11654a0, L_0x1165270, C4<0>, C4<0>;
L_0x1165890 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1165900 .functor NOT 1, v0x115b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1165b00 .functor AND 1, L_0x1165890, L_0x1165900, C4<1>, C4<1>;
L_0x1165c10 .functor NOT 1, v0x115b560_0, C4<0>, C4<0>, C4<0>;
L_0x1166030 .functor AND 1, L_0x1165b00, L_0x1165c10, C4<1>, C4<1>;
L_0x1166140 .functor NOT 1, v0x115b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1166570 .functor AND 1, L_0x1166030, L_0x1166140, C4<1>, C4<1>;
L_0x1166680 .functor NOT 1, v0x115b420_0, C4<0>, C4<0>, C4<0>;
L_0x1166ac0 .functor AND 1, L_0x1166680, v0x115b4c0_0, C4<1>, C4<1>;
L_0x1166b80 .functor AND 1, L_0x1166ac0, v0x115b560_0, C4<1>, C4<1>;
L_0x1166e10 .functor AND 1, L_0x1166b80, v0x115b6a0_0, C4<1>, C4<1>;
L_0x1166ed0 .functor OR 1, L_0x1166570, L_0x1166e10, C4<0>, C4<0>;
L_0x11671c0 .functor AND 1, v0x115b420_0, v0x115b4c0_0, C4<1>, C4<1>;
L_0x1167230 .functor NOT 1, v0x115b560_0, C4<0>, C4<0>, C4<0>;
L_0x1167490 .functor AND 1, L_0x11671c0, L_0x1167230, C4<1>, C4<1>;
L_0x11675a0 .functor AND 1, L_0x1167490, v0x115b6a0_0, C4<1>, C4<1>;
L_0x1167860 .functor OR 1, L_0x1166ed0, L_0x11675a0, C4<0>, C4<0>;
v0x115bdb0_0 .net *"_ivl_0", 0 0, L_0x1162230;  1 drivers
v0x115be90_0 .net *"_ivl_10", 0 0, L_0x1162830;  1 drivers
v0x115bf70_0 .net *"_ivl_100", 0 0, L_0x1166030;  1 drivers
v0x115c060_0 .net *"_ivl_102", 0 0, L_0x1166140;  1 drivers
v0x115c140_0 .net *"_ivl_104", 0 0, L_0x1166570;  1 drivers
v0x115c270_0 .net *"_ivl_106", 0 0, L_0x1166680;  1 drivers
v0x115c350_0 .net *"_ivl_108", 0 0, L_0x1166ac0;  1 drivers
v0x115c430_0 .net *"_ivl_110", 0 0, L_0x1166b80;  1 drivers
v0x115c510_0 .net *"_ivl_112", 0 0, L_0x1166e10;  1 drivers
v0x115c680_0 .net *"_ivl_114", 0 0, L_0x1166ed0;  1 drivers
v0x115c760_0 .net *"_ivl_116", 0 0, L_0x11671c0;  1 drivers
v0x115c840_0 .net *"_ivl_118", 0 0, L_0x1167230;  1 drivers
v0x115c920_0 .net *"_ivl_120", 0 0, L_0x1167490;  1 drivers
v0x115ca00_0 .net *"_ivl_122", 0 0, L_0x11675a0;  1 drivers
v0x115cae0_0 .net *"_ivl_14", 0 0, L_0x1162b00;  1 drivers
v0x115cbc0_0 .net *"_ivl_16", 0 0, L_0x1162cd0;  1 drivers
v0x115cca0_0 .net *"_ivl_18", 0 0, L_0x1162d40;  1 drivers
v0x115ce90_0 .net *"_ivl_2", 0 0, L_0x11622c0;  1 drivers
v0x115cf70_0 .net *"_ivl_20", 0 0, L_0x1162eb0;  1 drivers
v0x115d050_0 .net *"_ivl_22", 0 0, L_0x1162f20;  1 drivers
v0x115d130_0 .net *"_ivl_26", 0 0, L_0x1163110;  1 drivers
v0x115d210_0 .net *"_ivl_28", 0 0, L_0x1162fe0;  1 drivers
v0x115d2f0_0 .net *"_ivl_30", 0 0, L_0x1163200;  1 drivers
v0x115d3d0_0 .net *"_ivl_32", 0 0, L_0x11633a0;  1 drivers
v0x115d4b0_0 .net *"_ivl_34", 0 0, L_0x1163460;  1 drivers
v0x115d590_0 .net *"_ivl_38", 0 0, L_0x1163680;  1 drivers
v0x115d670_0 .net *"_ivl_4", 0 0, L_0x1162460;  1 drivers
v0x115d750_0 .net *"_ivl_40", 0 0, L_0x11637a0;  1 drivers
v0x115d830_0 .net *"_ivl_42", 0 0, L_0x1163810;  1 drivers
v0x115d910_0 .net *"_ivl_44", 0 0, L_0x11639e0;  1 drivers
v0x115d9f0_0 .net *"_ivl_48", 0 0, L_0x1163c30;  1 drivers
v0x115dad0_0 .net *"_ivl_50", 0 0, L_0x1163ca0;  1 drivers
v0x115dbb0_0 .net *"_ivl_52", 0 0, L_0x1163e40;  1 drivers
v0x115dea0_0 .net *"_ivl_54", 0 0, L_0x1163eb0;  1 drivers
v0x115df80_0 .net *"_ivl_56", 0 0, L_0x11640b0;  1 drivers
v0x115e060_0 .net *"_ivl_6", 0 0, L_0x1162570;  1 drivers
v0x115e140_0 .net *"_ivl_60", 0 0, L_0x1164330;  1 drivers
v0x115e220_0 .net *"_ivl_62", 0 0, L_0x11643a0;  1 drivers
v0x115e300_0 .net *"_ivl_64", 0 0, L_0x1164570;  1 drivers
v0x115e3e0_0 .net *"_ivl_66", 0 0, L_0x11645e0;  1 drivers
v0x115e4c0_0 .net *"_ivl_70", 0 0, L_0x11648d0;  1 drivers
v0x115e5a0_0 .net *"_ivl_72", 0 0, L_0x1164a70;  1 drivers
v0x115e680_0 .net *"_ivl_74", 0 0, L_0x1164b30;  1 drivers
v0x115e760_0 .net *"_ivl_76", 0 0, L_0x1164940;  1 drivers
v0x115e840_0 .net *"_ivl_8", 0 0, L_0x1162720;  1 drivers
v0x115e920_0 .net *"_ivl_80", 0 0, L_0x1164f20;  1 drivers
v0x115ea00_0 .net *"_ivl_82", 0 0, L_0x1164f90;  1 drivers
v0x115eae0_0 .net *"_ivl_84", 0 0, L_0x11651b0;  1 drivers
v0x115ebc0_0 .net *"_ivl_88", 0 0, L_0x11654a0;  1 drivers
v0x115eca0_0 .net *"_ivl_92", 0 0, L_0x1165890;  1 drivers
v0x115ed80_0 .net *"_ivl_94", 0 0, L_0x1165900;  1 drivers
v0x115ee60_0 .net *"_ivl_96", 0 0, L_0x1165b00;  1 drivers
v0x115ef40_0 .net *"_ivl_98", 0 0, L_0x1165c10;  1 drivers
v0x115f020_0 .net "a", 0 0, v0x115b420_0;  alias, 1 drivers
v0x115f0c0_0 .net "b", 0 0, v0x115b4c0_0;  alias, 1 drivers
v0x115f1b0_0 .net "c", 0 0, v0x115b560_0;  alias, 1 drivers
v0x115f2a0_0 .net "d", 0 0, v0x115b6a0_0;  alias, 1 drivers
v0x115f390_0 .net "out_pos", 0 0, L_0x1167860;  alias, 1 drivers
v0x115f450_0 .net "out_sop", 0 0, L_0x11655b0;  alias, 1 drivers
v0x115f510_0 .net "y1", 0 0, L_0x11629f0;  1 drivers
v0x115f5d0_0 .net "y2", 0 0, L_0x1163050;  1 drivers
v0x115f690_0 .net "y3", 0 0, L_0x1163570;  1 drivers
v0x115f750_0 .net "y4", 0 0, L_0x1163aa0;  1 drivers
v0x115f810_0 .net "y5", 0 0, L_0x1164120;  1 drivers
v0x115f8d0_0 .net "y6", 0 0, L_0x1164810;  1 drivers
v0x115fda0_0 .net "y7", 0 0, L_0x11649b0;  1 drivers
v0x115fe60_0 .net "y8", 0 0, L_0x1165270;  1 drivers
S_0x115ffe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x10f6320;
 .timescale -12 -12;
E_0x10f29f0 .event anyedge, v0x1160dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1160dd0_0;
    %nor/r;
    %assign/vec4 v0x1160dd0_0, 0;
    %wait E_0x10f29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x115a8f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115b830_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x115a8f0;
T_4 ;
    %wait E_0x110bd80;
    %load/vec4 v0x115b8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x115b790_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x115a8f0;
T_5 ;
    %wait E_0x110bc20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %wait E_0x110bc20;
    %load/vec4 v0x115b790_0;
    %store/vec4 v0x115b830_0, 0, 1;
    %fork t_1, S_0x115ac20;
    %jmp t_0;
    .scope S_0x115ac20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x115ae60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x115ae60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x110bc20;
    %load/vec4 v0x115ae60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x115ae60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x115ae60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x115a8f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x110bd80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x115b6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115b4c0_0, 0;
    %assign/vec4 v0x115b420_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x115b790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x115b830_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10f6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1160970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1160dd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10f6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1160970_0;
    %inv;
    %store/vec4 v0x1160970_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10f6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x115b600_0, v0x1160f40_0, v0x1160790_0, v0x1160830_0, v0x11608d0_0, v0x1160a10_0, v0x1160c90_0, v0x1160bf0_0, v0x1160b50_0, v0x1160ab0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10f6320;
T_9 ;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10f6320;
T_10 ;
    %wait E_0x110bd80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1160d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
    %load/vec4 v0x1160e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1160d30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1160c90_0;
    %load/vec4 v0x1160c90_0;
    %load/vec4 v0x1160bf0_0;
    %xor;
    %load/vec4 v0x1160c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1160b50_0;
    %load/vec4 v0x1160b50_0;
    %load/vec4 v0x1160ab0_0;
    %xor;
    %load/vec4 v0x1160b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1160d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1160d30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter2/response0/top_module.sv";
