INFO:sim:172 - Generating IP...
Resolving generics for 'grudu_text_ram'...
Applying external generics to 'grudu_text_ram'...
Delivering associated files for 'grudu_text_ram'...
Delivering EJava files for 'grudu_text_ram'...
Generating implementation netlist for 'grudu_text_ram'...
INFO:sim - Pre-processing HDL files for 'grudu_text_ram'...
Running synthesis for 'grudu_text_ram'
Running ngcbuild...
Writing VHO instantiation template for 'grudu_text_ram'...
Writing VHDL behavioral simulation model for 'grudu_text_ram'...
WARNING:sim - Overwriting existing file /home/bruno/Dropbox/Projet
   Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram/doc/b
   lk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory /home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'grudu_text_ram'...
Generating metadata file...
Generating ISE project file for 'grudu_text_ram'...
Generating ISE project...
XCO file found: grudu_text_ram.xco
XMDF file found: grudu_text_ram_xmdf.tcl
Adding /home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.asy
-view all -origin_type imported
Adding /home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.ngc
-view all -origin_type created
Checking file "/home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.ngc" for
project device match ...
File "/home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.ngc"
device information matches project device.
Adding /home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.sym
-view all -origin_type imported
Adding /home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "/home/bruno/Dropbox/Projet
   Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/bruno/Dropbox/Projet
Sysnum/projet/Code/NEStor/ISE_Joachim/ipcore_dir/tmp/_cg/grudu_text_ram.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/grudu_text_ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'grudu_text_ram'.
