#!/bin/bash

iverilog ../verilog/alu.v ../verilog/alu_control.v ~/Applications/yosys/share/ice40/cells_sim.v alu_sim.v -v
vvp a.out
gtkwave adder.vcd
