// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VIntMisc64b(
  input  [5:0]  io_funct6,
  input  [2:0]  io_funct3,
  input         io_vi,
                io_vm,
  input  [4:0]  io_vs1_imm,
  input         io_narrow,
  input  [3:0]  io_sew_oneHot,
  input  [2:0]  io_uopIdx,
  input  [63:0] io_vs1,
                io_vs2,
  input  [7:0]  io_vmask,
  input  [63:0] io_fs1,
  output [63:0] io_vd,
  output [31:0] io_narrowVd,
  output [63:0] io_toFixP_shiftOut,
  output [7:0]  io_toFixP_rnd_high,
                io_toFixP_rnd_tail,
  output        io_rd_valid,
  output [63:0] io_rd_bits
);

  wire        expdIdxOH_vf4_0 = io_uopIdx[1:0] == 2'h0;	// @[Bitwise.scala:77:12, VIntMisc64b.scala:69:{50,56}]
  wire        expdIdxOH_vf4_1 = io_uopIdx[1:0] == 2'h1;	// @[VIntMisc64b.scala:69:{50,56}]
  wire        expdIdxOH_vf4_2 = io_uopIdx[1:0] == 2'h2;	// @[VIntMisc64b.scala:67:30, :69:{50,56}]
  wire [31:0] _extResult_WIRE = (io_uopIdx[0] ? 32'h0 : io_vs2[31:0]) | (io_uopIdx[0] ? io_vs2[63:32] : 32'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:26:36, VIntMisc64b.scala:68:50]
  wire [31:0] _extResult_WIRE_1 = (io_uopIdx[0] ? 32'h0 : io_vs2[31:0]) | (io_uopIdx[0] ? io_vs2[63:32] : 32'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:26:36, VIntMisc64b.scala:68:50]
  wire [31:0] _extResult_T_55 = (io_uopIdx[0] ? 32'h0 : io_vs2[31:0]) | (io_uopIdx[0] ? io_vs2[63:32] : 32'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:26:36, VIntMisc64b.scala:68:50]
  wire [15:0] _extResult_WIRE_3 = (expdIdxOH_vf4_0 ? io_vs2[15:0] : 16'h0) | (expdIdxOH_vf4_1 ? io_vs2[31:16] : 16'h0) | (expdIdxOH_vf4_2 ? io_vs2[47:32] : 16'h0) | ((&(io_uopIdx[1:0])) ? io_vs2[63:48] : 16'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:26:36, VIntMisc64b.scala:69:{50,56}]
  wire [15:0] _extResult_T_99 = (expdIdxOH_vf4_0 ? io_vs2[15:0] : 16'h0) | (expdIdxOH_vf4_1 ? io_vs2[31:16] : 16'h0) | (expdIdxOH_vf4_2 ? io_vs2[47:32] : 16'h0) | ((&(io_uopIdx[1:0])) ? io_vs2[63:48] : 16'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:26:36, VIntMisc64b.scala:69:{50,56}]
  wire [7:0]  _extResult_WIRE_5 = (io_uopIdx == 3'h0 ? io_vs2[7:0] : 8'h0) | (io_uopIdx == 3'h1 ? io_vs2[15:8] : 8'h0) | (io_uopIdx == 3'h2 ? io_vs2[23:16] : 8'h0) | (io_uopIdx == 3'h3 ? io_vs2[31:24] : 8'h0) | (io_uopIdx == 3'h4 ? io_vs2[39:32] : 8'h0) | (io_uopIdx == 3'h5 ? io_vs2[47:40] : 8'h0) | (io_uopIdx == 3'h6 ? io_vs2[55:48] : 8'h0) | ((&io_uopIdx) ? io_vs2[63:56] : 8'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:26:36, VIntMisc64b.scala:70:51]
  wire        signed_0 = io_funct6[3] & io_funct6[0];	// @[VIntMisc64b.scala:93:{22,26,35}]
  wire        leftShift = io_funct6[3:0] == 4'h5;	// @[VIntMisc64b.scala:134:{25,32}]
  wire [63:0] vs2_adjust = leftShift ? {io_vs2[0], io_vs2[1], io_vs2[2], io_vs2[3], io_vs2[4], io_vs2[5], io_vs2[6], io_vs2[7], io_vs2[8], io_vs2[9], io_vs2[10], io_vs2[11], io_vs2[12], io_vs2[13], io_vs2[14], io_vs2[15], io_vs2[16], io_vs2[17], io_vs2[18], io_vs2[19], io_vs2[20], io_vs2[21], io_vs2[22], io_vs2[23], io_vs2[24], io_vs2[25], io_vs2[26], io_vs2[27], io_vs2[28], io_vs2[29], io_vs2[30], io_vs2[31], io_vs2[32], io_vs2[33], io_vs2[34], io_vs2[35], io_vs2[36], io_vs2[37], io_vs2[38], io_vs2[39], io_vs2[40], io_vs2[41], io_vs2[42], io_vs2[43], io_vs2[44], io_vs2[45], io_vs2[46], io_vs2[47], io_vs2[48], io_vs2[49], io_vs2[50], io_vs2[51], io_vs2[52], io_vs2[53], io_vs2[54], io_vs2[55], io_vs2[56], io_vs2[57], io_vs2[58], io_vs2[59], io_vs2[60], io_vs2[61], io_vs2[62], io_vs2[63]} : io_vs2;	// @[Cat.scala:33:92, VIntMisc64b.scala:134:32, :135:29, :136:23]
  wire [63:0] vs1_revsByElem = leftShift & io_sew_oneHot[2] ? {io_vs1[31:0], io_vs1[63:32]} : leftShift & io_sew_oneHot[1] ? {io_vs1[15:0], io_vs1[31:16], io_vs1[47:32], io_vs1[63:48]} : leftShift & io_sew_oneHot[0] ? {io_vs1[7:0], io_vs1[15:8], io_vs1[23:16], io_vs1[31:24], io_vs1[39:32], io_vs1[47:40], io_vs1[55:48], io_vs1[63:56]} : io_vs1;	// @[Cat.scala:33:92, Mux.scala:101:16, VFuBundles.scala:58:19, :59:20, :60:20, VFuUtils.scala:26:36, VIntMisc64b.scala:134:32, :138:16, :139:16, :140:16]
  wire [58:0] _GEN = io_narrow & ~(io_uopIdx[0]) ? {3'h0, vs1_revsByElem[31:24], 8'h0, vs1_revsByElem[23:16], 8'h0, vs1_revsByElem[15:8], 8'h0, vs1_revsByElem[7:0]} : io_narrow & io_uopIdx[0] ? {3'h0, vs1_revsByElem[63:56], 8'h0, vs1_revsByElem[55:48], 8'h0, vs1_revsByElem[47:40], 8'h0, vs1_revsByElem[39:32]} : vs1_revsByElem[58:0];	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:101:16, VFuUtils.scala:26:36, VIntMisc64b.scala:68:50, :70:51, :145:{19,22,34}, :146:16, :147:{25,39}, :148:16, :150:16]
  wire        _shiftAmount_uimm_T_1 = ~io_vi & _GEN[5];	// @[VIntMisc64b.scala:127:{39,67}, :145:34, :146:16, :147:39]
  wire [63:0] data_update = _GEN[0] ? {vs2_adjust[63] & signed_0, vs2_adjust[63:1]} : vs2_adjust;	// @[Cat.scala:33:92, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update = _GEN[0] & vs2_adjust[0];	// @[VIntMisc64b.scala:97:24, :110:18, :114:34, :136:23, :145:34, :146:16, :147:39]
  wire [63:0] data_update_1 = _GEN[1] ? {{2{data_update[63] & signed_0}}, data_update[63:2]} : data_update;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :145:34, :146:16, :147:39]
  wire        rnd_high_update_1 = _GEN[1] ? data_update[1] : rnd_high_update;	// @[VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :145:34, :146:16, :147:39]
  wire [63:0] data_update_2 = _GEN[2] ? {{4{data_update_1[63] & signed_0}}, data_update_1[63:4]} : data_update_1;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :145:34, :146:16, :147:39]
  wire        rnd_high_update_2 = _GEN[2] ? data_update_1[3] : rnd_high_update_1;	// @[VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :145:34, :146:16, :147:39]
  wire [63:0] data_update_3 = _GEN[3] ? {{8{data_update_2[63] & signed_0}}, data_update_2[63:8]} : data_update_2;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :145:34, :146:16, :147:39]
  wire        rnd_high_update_3 = _GEN[3] ? data_update_2[7] : rnd_high_update_2;	// @[VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :145:34, :146:16, :147:39]
  wire [63:0] data_update_4 = _GEN[4] ? {{16{data_update_3[63] & signed_0}}, data_update_3[63:16]} : data_update_3;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :145:34, :146:16, :147:39]
  wire        rnd_high_update_4 = _GEN[4] ? data_update_3[15] : rnd_high_update_3;	// @[VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :145:34, :146:16, :147:39]
  wire [31:0] data_update_6 = _GEN[0] ? {vs2_adjust[31] & signed_0, vs2_adjust[31:1]} : vs2_adjust[31:0];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_6 = _GEN[0] & vs2_adjust[0];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :125:42, :136:23, :145:34, :146:16, :147:39]
  wire [31:0] data_update_7 = _GEN[1] ? {{2{data_update_6[31] & signed_0}}, data_update_6[31:2]} : data_update_6;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_7 = _GEN[1] ? data_update_6[1] : rnd_high_update_6;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :125:42, :145:34, :146:16, :147:39]
  wire [31:0] data_update_8 = _GEN[2] ? {{4{data_update_7[31] & signed_0}}, data_update_7[31:4]} : data_update_7;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_8 = _GEN[2] ? data_update_7[3] : rnd_high_update_7;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :125:42, :145:34, :146:16, :147:39]
  wire [31:0] data_update_9 = _GEN[3] ? {{8{data_update_8[31] & signed_0}}, data_update_8[31:8]} : data_update_8;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_9 = _GEN[3] ? data_update_8[7] : rnd_high_update_8;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :125:42, :145:34, :146:16, :147:39]
  wire [31:0] data_update_11 = _GEN[32] ? {vs2_adjust[63] & signed_0, vs2_adjust[63:33]} : vs2_adjust[63:32];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_11 = _GEN[32] & vs2_adjust[32];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :125:42, :136:23, :145:34, :146:16, :147:39]
  wire [31:0] data_update_12 = _GEN[33] ? {{2{data_update_11[31] & signed_0}}, data_update_11[31:2]} : data_update_11;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_12 = _GEN[33] ? data_update_11[1] : rnd_high_update_11;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :125:42, :145:34, :146:16, :147:39]
  wire [31:0] data_update_13 = _GEN[34] ? {{4{data_update_12[31] & signed_0}}, data_update_12[31:4]} : data_update_12;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_13 = _GEN[34] ? data_update_12[3] : rnd_high_update_12;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :125:42, :145:34, :146:16, :147:39]
  wire [31:0] data_update_14 = _GEN[35] ? {{8{data_update_13[31] & signed_0}}, data_update_13[31:8]} : data_update_13;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :125:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_14 = _GEN[35] ? data_update_13[7] : rnd_high_update_13;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :125:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_16 = _GEN[0] ? {vs2_adjust[15] & signed_0, vs2_adjust[15:1]} : vs2_adjust[15:0];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_16 = _GEN[0] & vs2_adjust[0];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire [15:0] data_update_17 = _GEN[1] ? {{2{data_update_16[15] & signed_0}}, data_update_16[15:2]} : data_update_16;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_17 = _GEN[1] ? data_update_16[1] : rnd_high_update_16;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_18 = _GEN[2] ? {{4{data_update_17[15] & signed_0}}, data_update_17[15:4]} : data_update_17;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_18 = _GEN[2] ? data_update_17[3] : rnd_high_update_17;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_20 = _GEN[16] ? {vs2_adjust[31] & signed_0, vs2_adjust[31:17]} : vs2_adjust[31:16];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_20 = _GEN[16] & vs2_adjust[16];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire [15:0] data_update_21 = _GEN[17] ? {{2{data_update_20[15] & signed_0}}, data_update_20[15:2]} : data_update_20;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_21 = _GEN[17] ? data_update_20[1] : rnd_high_update_20;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_22 = _GEN[18] ? {{4{data_update_21[15] & signed_0}}, data_update_21[15:4]} : data_update_21;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_22 = _GEN[18] ? data_update_21[3] : rnd_high_update_21;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_24 = _GEN[32] ? {vs2_adjust[47] & signed_0, vs2_adjust[47:33]} : vs2_adjust[47:32];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_24 = _GEN[32] & vs2_adjust[32];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire [15:0] data_update_25 = _GEN[33] ? {{2{data_update_24[15] & signed_0}}, data_update_24[15:2]} : data_update_24;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_25 = _GEN[33] ? data_update_24[1] : rnd_high_update_24;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_26 = _GEN[34] ? {{4{data_update_25[15] & signed_0}}, data_update_25[15:4]} : data_update_25;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_26 = _GEN[34] ? data_update_25[3] : rnd_high_update_25;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_28 = _GEN[48] ? {vs2_adjust[63] & signed_0, vs2_adjust[63:49]} : vs2_adjust[63:48];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_28 = _GEN[48] & vs2_adjust[48];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :124:42, :136:23, :145:34, :146:16, :147:39]
  wire [15:0] data_update_29 = _GEN[49] ? {{2{data_update_28[15] & signed_0}}, data_update_28[15:2]} : data_update_28;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_29 = _GEN[49] ? data_update_28[1] : rnd_high_update_28;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [15:0] data_update_30 = _GEN[50] ? {{4{data_update_29[15] & signed_0}}, data_update_29[15:4]} : data_update_29;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :124:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_30 = _GEN[50] ? data_update_29[3] : rnd_high_update_29;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :124:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_32 = _GEN[0] ? {vs2_adjust[7] & signed_0, vs2_adjust[7:1]} : vs2_adjust[7:0];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_32 = _GEN[0] & vs2_adjust[0];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_33 = _GEN[1] ? {{2{data_update_32[7] & signed_0}}, data_update_32[7:2]} : data_update_32;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_33 = _GEN[1] ? data_update_32[1] : rnd_high_update_32;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_35 = _GEN[8] ? {vs2_adjust[15] & signed_0, vs2_adjust[15:9]} : vs2_adjust[15:8];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_35 = _GEN[8] & vs2_adjust[8];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_36 = _GEN[9] ? {{2{data_update_35[7] & signed_0}}, data_update_35[7:2]} : data_update_35;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_36 = _GEN[9] ? data_update_35[1] : rnd_high_update_35;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_38 = _GEN[16] ? {vs2_adjust[23] & signed_0, vs2_adjust[23:17]} : vs2_adjust[23:16];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_38 = _GEN[16] & vs2_adjust[16];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_39 = _GEN[17] ? {{2{data_update_38[7] & signed_0}}, data_update_38[7:2]} : data_update_38;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_39 = _GEN[17] ? data_update_38[1] : rnd_high_update_38;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_41 = _GEN[24] ? {vs2_adjust[31] & signed_0, vs2_adjust[31:25]} : vs2_adjust[31:24];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_41 = _GEN[24] & vs2_adjust[24];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_42 = _GEN[25] ? {{2{data_update_41[7] & signed_0}}, data_update_41[7:2]} : data_update_41;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_42 = _GEN[25] ? data_update_41[1] : rnd_high_update_41;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_44 = _GEN[32] ? {vs2_adjust[39] & signed_0, vs2_adjust[39:33]} : vs2_adjust[39:32];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_44 = _GEN[32] & vs2_adjust[32];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_45 = _GEN[33] ? {{2{data_update_44[7] & signed_0}}, data_update_44[7:2]} : data_update_44;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_45 = _GEN[33] ? data_update_44[1] : rnd_high_update_44;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_47 = _GEN[40] ? {vs2_adjust[47] & signed_0, vs2_adjust[47:41]} : vs2_adjust[47:40];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_47 = _GEN[40] & vs2_adjust[40];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_48 = _GEN[41] ? {{2{data_update_47[7] & signed_0}}, data_update_47[7:2]} : data_update_47;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_48 = _GEN[41] ? data_update_47[1] : rnd_high_update_47;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_50 = _GEN[48] ? {vs2_adjust[55] & signed_0, vs2_adjust[55:49]} : vs2_adjust[55:48];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_50 = _GEN[48] & vs2_adjust[48];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_51 = _GEN[49] ? {{2{data_update_50[7] & signed_0}}, data_update_50[7:2]} : data_update_50;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_51 = _GEN[49] ? data_update_50[1] : rnd_high_update_50;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_53 = _GEN[56] ? {vs2_adjust[63] & signed_0, vs2_adjust[63:57]} : vs2_adjust[63:56];	// @[Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire        rnd_high_update_53 = _GEN[56] & vs2_adjust[56];	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :114:34, :123:42, :136:23, :145:34, :146:16, :147:39]
  wire [7:0]  data_update_54 = _GEN[57] ? {{2{data_update_53[7] & signed_0}}, data_update_53[7:2]} : data_update_53;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :145:34, :146:16, :147:39]
  wire        rnd_high_update_54 = _GEN[57] ? data_update_53[1] : rnd_high_update_53;	// @[VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :145:34, :146:16, :147:39]
  wire        _T_413 = io_narrow ? io_sew_oneHot[1] : io_sew_oneHot[2];	// @[VFuBundles.scala:59:20, :60:20, VIntMisc64b.scala:165:12]
  wire        _T_416 = io_narrow ? io_sew_oneHot[0] : io_sew_oneHot[1];	// @[VFuBundles.scala:58:19, :59:20, VIntMisc64b.scala:169:18]
  wire        _T_418 = ~io_narrow & io_sew_oneHot[0];	// @[VFuBundles.scala:58:19, VIntMisc64b.scala:173:18]
  wire [63:0] shiftOut = _T_413 ? {_GEN[36] ? {{16{data_update_14[31] & signed_0}}, data_update_14[31:16]} : data_update_14, _GEN[4] ? {{16{data_update_9[31] & signed_0}}, data_update_9[31:16]} : data_update_9} : _T_416 ? {_GEN[51] ? {{8{data_update_30[15] & signed_0}}, data_update_30[15:8]} : data_update_30, _GEN[35] ? {{8{data_update_26[15] & signed_0}}, data_update_26[15:8]} : data_update_26, _GEN[19] ? {{8{data_update_22[15] & signed_0}}, data_update_22[15:8]} : data_update_22, _GEN[3] ? {{8{data_update_18[15] & signed_0}}, data_update_18[15:8]} : data_update_18} : _T_418 ? {_GEN[58] ? {{4{data_update_54[7] & signed_0}}, data_update_54[7:4]} : data_update_54, _GEN[50] ? {{4{data_update_51[7] & signed_0}}, data_update_51[7:4]} : data_update_51, _GEN[42] ? {{4{data_update_48[7] & signed_0}}, data_update_48[7:4]} : data_update_48, _GEN[34] ? {{4{data_update_45[7] & signed_0}}, data_update_45[7:4]} : data_update_45, _GEN[26] ? {{4{data_update_42[7] & signed_0}}, data_update_42[7:4]} : data_update_42, _GEN[18] ? {{4{data_update_39[7] & signed_0}}, data_update_39[7:4]} : data_update_39, _GEN[10] ? {{4{data_update_36[7] & signed_0}}, data_update_36[7:4]} : data_update_36, _GEN[2] ? {{4{data_update_33[7] & signed_0}}, data_update_33[7:4]} : data_update_33} : _shiftAmount_uimm_T_1 ? {{32{data_update_4[63] & signed_0}}, data_update_4[63:32]} : data_update_4;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:93:26, :100:{22,30,46}, :110:18, :113:30, :123:42, :124:42, :125:42, :127:39, :145:34, :146:16, :147:39, :165:{12,45}, :166:14, :169:{18,51}, :170:14, :173:{18,50}, :174:14, :178:14]
  wire [7:0]  vmask_adjust = (io_sew_oneHot[0] ? io_vmask : 8'h0) | (io_sew_oneHot[1] ? {{2{io_vmask[3]}}, {2{io_vmask[2]}}, {2{io_vmask[1]}}, {2{io_vmask[0]}}} : 8'h0) | (io_sew_oneHot[2] ? {{4{io_vmask[1]}}, {4{io_vmask[0]}}} : 8'h0) | {8{io_sew_oneHot[3] & io_vmask[0]}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :59:20, :60:20, VIntMisc64b.scala:196:45]
  wire        _io_rd_valid_T_1 = io_funct3 == 3'h2;	// @[VIntMisc64b.scala:70:51, :221:13]
  wire        _io_rd_valid_T_2 = io_funct3 == 3'h1;	// @[VIntMisc64b.scala:70:51, :223:13]
  assign io_vd =
    io_funct6[5]
      ? (io_funct6 == 6'h27 ? io_vs2 : leftShift ? {shiftOut[0], shiftOut[1], shiftOut[2], shiftOut[3], shiftOut[4], shiftOut[5], shiftOut[6], shiftOut[7], shiftOut[8], shiftOut[9], shiftOut[10], shiftOut[11], shiftOut[12], shiftOut[13], shiftOut[14], shiftOut[15], shiftOut[16], shiftOut[17], shiftOut[18], shiftOut[19], shiftOut[20], shiftOut[21], shiftOut[22], shiftOut[23], shiftOut[24], shiftOut[25], shiftOut[26], shiftOut[27], shiftOut[28], shiftOut[29], shiftOut[30], shiftOut[31], shiftOut[32], shiftOut[33], shiftOut[34], shiftOut[35], shiftOut[36], shiftOut[37], shiftOut[38], shiftOut[39], shiftOut[40], shiftOut[41], shiftOut[42], shiftOut[43], shiftOut[44], shiftOut[45], shiftOut[46], shiftOut[47], shiftOut[48], shiftOut[49], shiftOut[50], shiftOut[51], shiftOut[52], shiftOut[53], shiftOut[54], shiftOut[55], shiftOut[56], shiftOut[57], shiftOut[58], shiftOut[59], shiftOut[60], shiftOut[61], shiftOut[62], shiftOut[63]} : shiftOut)
      : io_funct6[5:2] == 4'h4 ? (io_funct6[1] ? ((&(io_vs1_imm[2:1])) ? (io_sew_oneHot[1] ? {{8{_extResult_WIRE[31] & io_vs1_imm[0]}}, _extResult_WIRE[31:24], {8{_extResult_WIRE[23] & io_vs1_imm[0]}}, _extResult_WIRE[23:16], {8{_extResult_WIRE[15] & io_vs1_imm[0]}}, _extResult_WIRE[15:8], {8{_extResult_WIRE[7] & io_vs1_imm[0]}}, _extResult_WIRE[7:0]} : io_sew_oneHot[2] ? {{16{_extResult_WIRE_1[31] & io_vs1_imm[0]}}, _extResult_WIRE_1[31:16], {16{_extResult_WIRE_1[15] & io_vs1_imm[0]}}, _extResult_WIRE_1[15:0]} : {{32{_extResult_T_55[31] & io_vs1_imm[0]}}, _extResult_T_55}) : io_vs1_imm[2:1] == 2'h2 ? (io_sew_oneHot[2] ? {{24{_extResult_WIRE_3[15] & io_vs1_imm[0]}}, _extResult_WIRE_3[15:8], {24{_extResult_WIRE_3[7] & io_vs1_imm[0]}}, _extResult_WIRE_3[7:0]} : {{48{_extResult_T_99[15] & io_vs1_imm[0]}}, _extResult_T_99}) : {{56{_extResult_WIRE_5[7] & io_vs1_imm[0]}}, _extResult_WIRE_5}) : (io_funct3 == 3'h6 ? {32'h0, {16'h0, {8'h0, io_sew_oneHot[0] ? io_vs1[7:0] : 8'h0} | (io_sew_oneHot[1] ? io_vs1[15:0] : 16'h0)} | (io_sew_oneHot[2] ? io_vs1[31:0] : 32'h0)} | (io_sew_oneHot[3] ? io_vs1 : 64'h0) : 64'h0) | (io_funct3 == 3'h5 ? (io_sew_oneHot[3] ? io_fs1 : {32'h0, (&(io_fs1[63:32])) ? io_fs1[31:0] : 32'h7FC00000}) : 64'h0)) : io_funct6[5:2] == 4'h2 ? (io_funct6[1:0] == 2'h1 ? io_vs2 & io_vs1 : 64'h0) | (io_funct6[1:0] == 2'h2 ? io_vs2 | io_vs1 : 64'h0) | ((&(io_funct6[1:0])) ? io_vs2 ^ io_vs1 : 64'h0) : io_vm ? io_vs1 : {vmask_adjust[7] ? io_vs1[63:56] : io_vs2[63:56], vmask_adjust[6] ? io_vs1[55:48] : io_vs2[55:48], vmask_adjust[5] ? io_vs1[47:40] : io_vs2[47:40], vmask_adjust[4] ? io_vs1[39:32] : io_vs2[39:32], vmask_adjust[3] ? io_vs1[31:24] : io_vs2[31:24], vmask_adjust[2] ? io_vs1[23:16] : io_vs2[23:16], vmask_adjust[1] ? io_vs1[15:8] : io_vs2[15:8], vmask_adjust[0] ? io_vs1[7:0] : io_vs2[7:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFPU.scala:38:{25,34}, :39:8, :41:10, :42:15, VFuBundles.scala:58:19, :59:20, :60:20, VFuUtils.scala:26:36, :34:{34,46}, VIntMisc64b.scala:65:27, :66:{23,30}, :67:30, :69:56, :70:51, :72:14, :73:{15,21}, :74:21, :76:20, :77:{15,21}, :80:15, :85:{12,19,36}, :86:{19,36}, :87:{19,36}, :134:32, :165:45, :166:14, :169:51, :184:{24,49}, :200:{26,39,64}, :202:22, :211:13, :213:{13,33}, :217:{15,22,30,38}, :218:{15,22,29,47,54}, :219:{15,29}]
  assign io_narrowVd = (io_sew_oneHot[2] ? shiftOut[31:0] : 32'h0) | (io_sew_oneHot[1] ? {shiftOut[47:32], shiftOut[15:0]} : 32'h0) | (io_sew_oneHot[0] ? {shiftOut[55:48], shiftOut[39:32], shiftOut[23:16], shiftOut[7:0]} : 32'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:58:19, :59:20, :60:20, VIntMisc64b.scala:165:45, :166:14, :169:51, :186:25, :187:{29,47}, :188:{29,47,65,83}]
  assign io_toFixP_shiftOut = shiftOut;	// @[VIntMisc64b.scala:165:45, :166:14, :169:51]
  assign io_toFixP_rnd_high = _T_413 ? {{4{_GEN[36] ? data_update_14[15] : rnd_high_update_14}}, {4{_GEN[4] ? data_update_9[15] : rnd_high_update_9}}} : _T_416 ? {{2{_GEN[51] ? data_update_30[7] : rnd_high_update_30}}, {2{_GEN[35] ? data_update_26[7] : rnd_high_update_26}}, {2{_GEN[19] ? data_update_22[7] : rnd_high_update_22}}, {2{_GEN[3] ? data_update_18[7] : rnd_high_update_18}}} : _T_418 ? {_GEN[58] ? data_update_54[3] : rnd_high_update_54, _GEN[50] ? data_update_51[3] : rnd_high_update_51, _GEN[42] ? data_update_48[3] : rnd_high_update_48, _GEN[34] ? data_update_45[3] : rnd_high_update_45, _GEN[26] ? data_update_42[3] : rnd_high_update_42, _GEN[18] ? data_update_39[3] : rnd_high_update_39, _GEN[10] ? data_update_36[3] : rnd_high_update_36, _GEN[2] ? data_update_33[3] : rnd_high_update_33} : {8{_shiftAmount_uimm_T_1 ? data_update_4[31] : rnd_high_update_4}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:97:24, :110:18, :113:30, :114:34, :123:42, :124:42, :125:42, :127:39, :145:34, :146:16, :147:39, :165:{12,45}, :167:24, :169:{18,51}, :171:24, :173:{18,50}, :175:24, :179:24]
  assign io_toFixP_rnd_tail =
    _T_413
      ? {{4{(~(_GEN[36]) | data_update_14[14:0] == 15'h0 & ~rnd_high_update_14) & (~(_GEN[35]) | data_update_13[6:0] == 7'h0 & ~rnd_high_update_13) & (~(_GEN[34]) | data_update_12[2:0] == 3'h0 & ~rnd_high_update_12) & (~(_GEN[33]) | ~(data_update_11[0]) & ~rnd_high_update_11)}}, {4{(~(_GEN[4]) | data_update_9[14:0] == 15'h0 & ~rnd_high_update_9) & (~(_GEN[3]) | data_update_8[6:0] == 7'h0 & ~rnd_high_update_8) & (~(_GEN[2]) | data_update_7[2:0] == 3'h0 & ~rnd_high_update_7) & (~(_GEN[1]) | ~(data_update_6[0]) & ~rnd_high_update_6)}}}
      : _T_416
          ? {{2{(~(_GEN[51]) | data_update_30[6:0] == 7'h0 & ~rnd_high_update_30) & (~(_GEN[50]) | data_update_29[2:0] == 3'h0 & ~rnd_high_update_29) & (~(_GEN[49]) | ~(data_update_28[0]) & ~rnd_high_update_28)}}, {2{(~(_GEN[35]) | data_update_26[6:0] == 7'h0 & ~rnd_high_update_26) & (~(_GEN[34]) | data_update_25[2:0] == 3'h0 & ~rnd_high_update_25) & (~(_GEN[33]) | ~(data_update_24[0]) & ~rnd_high_update_24)}}, {2{(~(_GEN[19]) | data_update_22[6:0] == 7'h0 & ~rnd_high_update_22) & (~(_GEN[18]) | data_update_21[2:0] == 3'h0 & ~rnd_high_update_21) & (~(_GEN[17]) | ~(data_update_20[0]) & ~rnd_high_update_20)}}, {2{(~(_GEN[3]) | data_update_18[6:0] == 7'h0 & ~rnd_high_update_18) & (~(_GEN[2]) | data_update_17[2:0] == 3'h0 & ~rnd_high_update_17) & (~(_GEN[1]) | ~(data_update_16[0]) & ~rnd_high_update_16)}}}
          : _T_418 ? {(~(_GEN[58]) | data_update_54[2:0] == 3'h0 & ~rnd_high_update_54) & (~(_GEN[57]) | ~(data_update_53[0]) & ~rnd_high_update_53), (~(_GEN[50]) | data_update_51[2:0] == 3'h0 & ~rnd_high_update_51) & (~(_GEN[49]) | ~(data_update_50[0]) & ~rnd_high_update_50), (~(_GEN[42]) | data_update_48[2:0] == 3'h0 & ~rnd_high_update_48) & (~(_GEN[41]) | ~(data_update_47[0]) & ~rnd_high_update_47), (~(_GEN[34]) | data_update_45[2:0] == 3'h0 & ~rnd_high_update_45) & (~(_GEN[33]) | ~(data_update_44[0]) & ~rnd_high_update_44), (~(_GEN[26]) | data_update_42[2:0] == 3'h0 & ~rnd_high_update_42) & (~(_GEN[25]) | ~(data_update_41[0]) & ~rnd_high_update_41), (~(_GEN[18]) | data_update_39[2:0] == 3'h0 & ~rnd_high_update_39) & (~(_GEN[17]) | ~(data_update_38[0]) & ~rnd_high_update_38), (~(_GEN[10]) | data_update_36[2:0] == 3'h0 & ~rnd_high_update_36) & (~(_GEN[9]) | ~(data_update_35[0]) & ~rnd_high_update_35), (~(_GEN[2]) | data_update_33[2:0] == 3'h0 & ~rnd_high_update_33) & (~(_GEN[1]) | ~(data_update_32[0]) & ~rnd_high_update_32)} : {8{(~_shiftAmount_uimm_T_1 | data_update_4[30:0] == 31'h0 & ~rnd_high_update_4) & (~(_GEN[4]) | data_update_3[14:0] == 15'h0 & ~rnd_high_update_3) & (~(_GEN[3]) | data_update_2[6:0] == 7'h0 & ~rnd_high_update_2) & (~(_GEN[2]) | data_update_1[2:0] == 3'h0 & ~rnd_high_update_1) & (~(_GEN[1]) | ~(data_update[0]) & ~rnd_high_update)}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:26:36, VIntMisc64b.scala:70:51, :98:{49,58}, :110:18, :113:30, :114:34, :115:{34,71,74}, :123:42, :124:42, :125:42, :127:39, :145:34, :146:16, :147:39, :165:{12,45}, :168:24, :169:{18,51}, :172:24, :173:{18,50}, :176:24, :180:24]
  assign io_rd_valid = io_funct6 == 6'h10 & (_io_rd_valid_T_1 | _io_rd_valid_T_2);	// @[VIntMisc64b.scala:221:13, :223:13, :225:{25,41,65}]
  assign io_rd_bits = (_io_rd_valid_T_1 ? (io_sew_oneHot[0] ? {{56{io_vs2[7]}}, io_vs2[7:0]} : 64'h0) | (io_sew_oneHot[1] ? {{48{io_vs2[15]}}, io_vs2[15:0]} : 64'h0) | (io_sew_oneHot[2] ? {{32{io_vs2[31]}}, io_vs2[31:0]} : 64'h0) | (io_sew_oneHot[3] ? io_vs2 : 64'h0) : 64'h0) | (_io_rd_valid_T_2 ? (io_sew_oneHot[3] ? io_vs2 : {32'hFFFFFFFF, io_vs2[31:0]}) : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, :29:36, VFuBundles.scala:58:19, :59:20, :60:20, VIntMisc64b.scala:200:64, :221:{13,79,98}, :223:{13,33}]
endmodule

