Accel-Sim [build accelsim-commit-f5257f1973e4a250f5d47eb08cb5f22a72939b06_modified_8.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-f5257f1973e4a250f5d47eb08cb5f22a72939b06_modified_8.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd303700000,524288
launching memcpy command : MemcpyHtoD,0x00007fd2e7200000,1572864
launching memcpy command : MemcpyHtoD,0x00007fd303780000,65536
launching memcpy command : MemcpyHtoD,0x00007fd303790000,65536
launching memcpy command : MemcpyHtoD,0x00007fd3037a0000,65536
launching memcpy command : MemcpyHtoD,0x00007fd3037b0000,262144
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9971
gpu_sim_insn = 655562
gpu_ipc =      65.7469
gpu_tot_sim_cycle = 9971
gpu_tot_sim_insn = 655562
gpu_tot_ipc =      65.7469
gpu_tot_issued_cta = 128
gpu_occupancy = 32.9213% 
gpu_tot_occupancy = 32.9213% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2065
partiton_level_parallism_total  =       0.2065
partiton_level_parallism_util =      32.1719
partiton_level_parallism_util_total  =      32.1719
L2_BW  =       9.5617 GB/Sec
L2_BW_total  =       9.5617 GB/Sec
gpu_total_sim_rate=109260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 91, Miss = 59, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 2075
	L1D_total_cache_miss_rate = 0.9848
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
217, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 655562
gpgpu_n_tot_w_icount = 24781
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2059
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16322	W0_Idle:18788	W0_Scoreboard:121075	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:20479
single_issue_nums: WS0:6349	WS1:6144	WS2:6144	WS3:6144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16472 {8:2059,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82360 {40:2059,}
maxmflatency = 403 
max_icnt2mem_latency = 28 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 349 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 2 
mrq_lat_table:21 	70 	96 	512 	1040 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0      5342      5344      8519         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[11]:      6080         0         0         0         0         0         0         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0      5341      5339         0      6430         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0      5342      5344         0      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2059/75 = 27.453333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
total dram reads = 2059
min_bank_accesses = 0!
chip skew: 66/64 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none         355       348       335    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         355       348       335    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[11]:        335    none      none      none      none      none      none      none         357       337    none         334    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         357       337       335    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         357       337    none         335    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         355       348       334    none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none         357       337    none         336    none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none         355       348    none         336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none         355       348       334    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0       379       354         0       336         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5787 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01127
n_activity=170 dram_eff=0.3882
bk0: 1a 5845i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.711538
Bank_Level_Parallism_Col = 1.702970
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.702970 

BW Util details:
bwutil = 0.011269 
total_CMD = 5857 
util_bw = 66 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 5753 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5787 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000683 
CoL_Bus_Util = 0.011269 
Either_Row_CoL_Bus_Util = 0.011952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 1a 5845i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2059
L2_total_cache_misses = 2059
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2059
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2059
icnt_total_pkts_simt_to_mem=2059
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2059
Req_Network_cycles = 9971
Req_Network_injected_packets_per_cycle =       0.2065 
Req_Network_conflicts_per_cycle =       0.0513
Req_Network_conflicts_per_cycle_util =       8.0000
Req_Bank_Level_Parallism =      32.1719
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 2059
Reply_Network_cycles = 9971
Reply_Network_injected_packets_per_cycle =        0.2065
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.6000
Reply_Bank_Level_Parallism =      25.7375
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 109260 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)
gpgpu_silicon_slowdown = 871161x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5529
gpu_sim_insn = 721008
gpu_ipc =     130.4048
gpu_tot_sim_cycle = 15500
gpu_tot_sim_insn = 1376570
gpu_tot_ipc =      88.8110
gpu_tot_issued_cta = 256
gpu_occupancy = 36.1960% 
gpu_tot_occupancy = 34.4584% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3704
partiton_level_parallism_total  =       0.2650
partiton_level_parallism_util =      21.7872
partiton_level_parallism_util_total  =      25.9937
L2_BW  =      17.1515 GB/Sec
L2_BW_total  =      12.2691 GB/Sec
gpu_total_sim_rate=152952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 123, Miss = 91, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 4147
	L1D_total_cache_miss_rate = 0.9904
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
230, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 1376570
gpgpu_n_tot_w_icount = 51525
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4107
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34220	W0_Idle:23742	W0_Scoreboard:232087	W1:323	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9	W32:42999
single_issue_nums: WS0:13050	WS1:12845	WS2:12815	WS3:12815	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32856 {8:4107,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164280 {40:4107,}
maxmflatency = 403 
max_icnt2mem_latency = 30 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 340 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:218 	685 	477 	1199 	1208 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0      5342      5344      8519         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[11]:      6080         0         0         0         0         0         0         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0      5341      5339         0      6430         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0      5342      5344         0      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4107/75 = 54.759998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
total dram reads = 4107
min_bank_accesses = 0!
chip skew: 130/128 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none         346       340       335    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         345       339       335    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         344       339    none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         344       333    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         345       341    none      none      none      none      none      none  
dram[11]:        335    none      none      none      none      none      none      none         344       333    none         334    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         344       331       335    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         344       332    none         335    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         345       340       334    none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none         344       332    none         336    none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none         346       340    none         336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none         345       340       334    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0       379       354         0       336         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0977485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=221 dram_eff=0.5837
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9037i bk9: 64a 9036i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.635294
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 8935 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0962109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9033i bk9: 64a 9032i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.784314
Bank_Level_Parallism_Col = 1.769737
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.769737 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0996156
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0978583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9034i bk9: 64a 9034i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.761589
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761589 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8953 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0988468
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=180 dram_eff=0.7111
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9039i bk9: 64a 9036i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.696774
Bank_Level_Parallism_Col = 1.681818
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.681818 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8950 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.093245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0932455
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=179 dram_eff=0.7151
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9036i bk9: 64a 9034i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729032
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8950 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.105656
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=184 dram_eff=0.6957
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677215
Bank_Level_Parallism_Col = 1.662420
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.662420 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 8947 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.100494
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8971 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01428
n_activity=259 dram_eff=0.5019
bk0: 1a 9093i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9036i bk9: 64a 9036i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613260
Bank_Level_Parallism_Col = 1.606742
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606742 

BW Util details:
bwutil = 0.014278 
total_CMD = 9105 
util_bw = 130 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 8924 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8971 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000439 
CoL_Bus_Util = 0.014278 
Either_Row_CoL_Bus_Util = 0.014717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.104228
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=216 dram_eff=0.5972
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9038i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.656442
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.656442 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 8940 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0989566
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=218 dram_eff=0.5917
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9039i bk9: 64a 9035i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8938 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100824
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9039i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101812
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=218 dram_eff=0.5917
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9039i bk9: 64a 9036i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.652695
Bank_Level_Parallism_Col = 1.642424
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642424 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8938 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101483
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0977485
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9039i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101812
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=217 dram_eff=0.5945
bk0: 1a 9093i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9041i bk9: 64a 9040i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626506
Bank_Level_Parallism_Col = 1.615854
Bank_Level_Parallism_Ready = 1.031008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615854 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 66, Miss = 66, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4107
L2_total_cache_misses = 4107
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4107
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=4107
icnt_total_pkts_simt_to_mem=4107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4107
Req_Network_cycles = 15500
Req_Network_injected_packets_per_cycle =       0.2650 
Req_Network_conflicts_per_cycle =       0.0642
Req_Network_conflicts_per_cycle_util =       6.2975
Req_Bank_Level_Parallism =      25.9937
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 4107
Reply_Network_cycles = 15500
Reply_Network_injected_packets_per_cycle =        0.2650
Reply_Network_conflicts_per_cycle =        0.0104
Reply_Network_conflicts_per_cycle_util =       0.8798
Reply_Bank_Level_Parallism =      22.4426
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 152952 (inst/sec)
gpgpu_simulation_rate = 1722 (cycle/sec)
gpgpu_silicon_slowdown = 840301x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 11075
gpu_sim_insn = 656704
gpu_ipc =      59.2961
gpu_tot_sim_cycle = 26575
gpu_tot_sim_insn = 2033274
gpu_tot_ipc =      76.5108
gpu_tot_issued_cta = 384
gpu_occupancy = 16.7675% 
gpu_tot_occupancy = 27.1664% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1927
partiton_level_parallism_total  =       0.2348
partiton_level_parallism_util =      12.1943
partiton_level_parallism_util_total  =      18.7417
L2_BW  =       8.9221 GB/Sec
L2_BW_total  =      10.8743 GB/Sec
gpu_total_sim_rate=127079

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 139, Miss = 107, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 113, Miss = 97, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 127, Miss = 102, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 134, Miss = 106, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 155, Miss = 115, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 106, Miss = 93, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 6377
	L1D_total_cache_miss_rate = 0.9646
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
242, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 2033274
gpgpu_n_tot_w_icount = 77549
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6241
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50639	W0_Idle:125065	W0_Scoreboard:326161	W1:1675	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:17	W32:63471
single_issue_nums: WS0:19857	WS1:19484	WS2:19068	WS3:19140	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49928 {8:6241,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249640 {40:6241,}
maxmflatency = 403 
max_icnt2mem_latency = 31 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 290 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:239 	741 	477 	1199 	1208 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2057 	4184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0      6342         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650         0         0         0         0 
dram[2]:         0         0         0         0         0      5971         0         0      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0         0         0         0         0      5557      5964         0      5341      5339      6308      6359         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487         0         0         0         0      6701 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344      6313      7630         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339      7377      7819         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344      7959         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0      5645         0      5342      5344         0         0         0      6684         0         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344      6716         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0      7072      5952         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0      9145         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0      5591         0         0         0         0         0         0      5341      5339         0      7118      6655         0         0         0 
dram[20]:      5577         0         0         0         0         0         0      5632      5342      5344      7516         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339      9117         0         0      5935         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0      6284         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0      6010      5341      5339         0      6430      7028         0         0         0 
dram[24]:         0         0      5586         0         0         0         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339      7562         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0      7058 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0      8228         0         0         0         0 
dram[28]:         0         0      5957         0      5574         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0      8262      6643         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344      6301      7477         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339      7920      8917         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  3.000000  3.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  4.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[20]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000      -nan  2.000000  1.000000      -nan      -nan      -nan 
dram[24]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 4184/127 = 32.944881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0        64        64         3         3         0         1         0         0 
dram[3]:         0         0         0         0         0         1         2         0        64        64         1         2         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         1         4         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         2         0        64        64         0         0         0         1         0         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         0         4         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         3         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         2         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         2         0         0         0         0         0 
dram[19]:         0         1         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[20]:         1         0         0         0         0         0         0         1        64        64         1         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         1         0         0         2         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         2        64        65         0         2         1         0         0         0 
dram[24]:         0         0         1         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         1 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[28]:         0         0         2         0         1         0         0         0        64        64         3         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         3         1         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         1         2         0         0         0         0 
total dram reads = 4184
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         440       434    none         335    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         438       426       336       335    none      none      none      none  
dram[2]:     none      none      none      none      none         335    none      none         440       433       775       321    none         336    none      none  
dram[3]:     none      none      none      none      none         334       324    none         438       426       335       324    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         439       433       335       335    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         437       427       335    none      none      none      none         335
dram[6]:     none      none      none      none      none      none      none      none         440       434       334       335    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         438       426       334       319    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         438       433       334    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         438       427    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none         345    none         439       435    none      none      none         335    none      none  
dram[11]:        335    none      none         335    none      none         335    none         437       426    none         319    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         439       434       523    none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         438       425       321    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         439       434    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         438       426    none         324    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         440       434    none         335       334    none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         438       426    none         335    none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         439       434       324    none      none      none      none      none  
dram[19]:     none         336    none      none      none      none      none      none         438       426    none         335       335    none      none      none  
dram[20]:        335    none      none      none      none      none      none         334       440       434       336    none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         437       426       335    none      none         324    none      none  
dram[22]:     none      none      none      none      none      none      none      none         439       434    none         521    none      none      none      none  
dram[23]:     none      none      none      none      none      none      none         324       437       425    none         325       334    none      none      none  
dram[24]:     none      none         334    none      none      none      none      none         440       433       336       336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         438       426       336    none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         440       434    none      none      none      none      none         335
dram[27]:     none      none      none      none      none      none      none      none         438       426    none         335    none      none      none      none  
dram[28]:     none      none         325    none         335    none      none      none         440       434       321    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         437       426    none         335       336    none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         440       434       320       336    none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         437       426       334       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0       335         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335         0         0         0         0
dram[2]:          0         0         0         0         0       335         0         0       403       371       335       335         0       336         0         0
dram[3]:          0         0         0         0         0       334       334         0       379       354       335       334         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335         0         0         0         0       335
dram[6]:          0         0         0         0         0         0         0         0       403       371       334       335         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0       356         0       403       371         0         0         0       335         0         0
dram[11]:        335         0         0       335         0         0       335         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371       336         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0       335       334         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0       336         0         0         0         0         0         0       379       354         0       335       335         0         0         0
dram[20]:        335         0         0         0         0         0         0       334       403       371       336         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355       335         0         0       334         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0       334         0         0         0         0
dram[23]:          0         0         0         0         0         0         0       334       379       356         0       336       334         0         0         0
dram[24]:          0         0       334         0         0         0         0         0       403       371       336       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354       336         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0       335
dram[27]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[28]:          0         0       336         0       335         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0       335       336         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371       334       336         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=257 dram_eff=0.5058
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597765
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15469 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008712
n_activity=387 dram_eff=0.3514
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 1a 15599i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 3a 15599i bk11: 3a 15599i bk12: 0a 15611i bk13: 1a 15599i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514151
Bank_Level_Parallism_Col = 1.512077
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512077 

BW Util details:
bwutil = 0.008712 
total_CMD = 15611 
util_bw = 136 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 15399 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15469 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008712 
Either_Row_CoL_Bus_Util = 0.009096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15471 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008584
n_activity=353 dram_eff=0.3796
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 1a 15599i bk6: 2a 15599i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 1a 15599i bk11: 2a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516908
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.008584 
total_CMD = 15611 
util_bw = 134 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 15404 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15471 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008584 
Either_Row_CoL_Bus_Util = 0.008968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=261 dram_eff=0.4981
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15543i bk9: 64a 15542i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 15428 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0561143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=257 dram_eff=0.5058
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15539i bk9: 64a 15538i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 1a 15599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670391
Bank_Level_Parallism_Col = 1.664773
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.664773 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0581001
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=262 dram_eff=0.4962
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15429 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15474 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00852
n_activity=291 dram_eff=0.457
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15540i bk9: 64a 15540i bk10: 1a 15599i bk11: 4a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651934
Bank_Level_Parallism_Col = 1.646067
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.646067 

BW Util details:
bwutil = 0.008520 
total_CMD = 15611 
util_bw = 133 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 15430 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15474 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008520 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0576517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=220 dram_eff=0.5864
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15545i bk9: 64a 15542i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.632530
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.632530 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 15443 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0543847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15481 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008199
n_activity=179 dram_eff=0.7151
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15542i bk9: 64a 15540i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729032
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.008199 
total_CMD = 15611 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 15456 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15481 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.008199 
Either_Row_CoL_Bus_Util = 0.008327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0616232
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15474 n_act=5 n_pre=1 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=316 dram_eff=0.4146
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 2a 15575i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 1a 15599i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511962
Bank_Level_Parallism_Col = 1.538860
Bank_Level_Parallism_Ready = 1.061069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538860 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 66 
Wasted_Row = 12 
Idle = 15402 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15474 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0586125
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15470 n_act=6 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008648
n_activity=378 dram_eff=0.3571
bk0: 1a 15599i bk1: 0a 15611i bk2: 0a 15611i bk3: 1a 15599i bk4: 0a 15611i bk5: 0a 15611i bk6: 1a 15599i bk7: 0a 15611i bk8: 64a 15542i bk9: 64a 15542i bk10: 0a 15611i bk11: 4a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528571
Bank_Level_Parallism_Col = 1.526829
Bank_Level_Parallism_Ready = 1.051852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526829 

BW Util details:
bwutil = 0.008648 
total_CMD = 15611 
util_bw = 135 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 15401 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15470 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 135 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008648 
Either_Row_CoL_Bus_Util = 0.009032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0607905
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=3 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=242 dram_eff=0.5413
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15544i bk10: 3a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 15444 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 131 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0577157
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15481 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008199
n_activity=182 dram_eff=0.7033
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.008199 
total_CMD = 15611 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 15455 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15481 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.008199 
Either_Row_CoL_Bus_Util = 0.008327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15478 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=231 dram_eff=0.5628
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15545i bk9: 64a 15541i bk10: 0a 15611i bk11: 2a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654762
Bank_Level_Parallism_Col = 1.644578
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644578 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 15443 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15478 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0588047
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=262 dram_eff=0.4962
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 1a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15429 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=217 dram_eff=0.5945
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15478 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=235 dram_eff=0.5532
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 2a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641176
Bank_Level_Parallism_Col = 1.630952
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.630952 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15441 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15478 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=297 dram_eff=0.4411
bk0: 0a 15611i bk1: 1a 15599i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15611i bk11: 1a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557292
Bank_Level_Parallism_Col = 1.553192
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553192 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 15419 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=294 dram_eff=0.4456
bk0: 1a 15599i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 1a 15599i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15416 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15476 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=270 dram_eff=0.4852
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15545i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 2a 15599i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588889
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15431 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15476 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593812
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15470 n_act=6 n_pre=1 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008584
n_activity=347 dram_eff=0.3862
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 2a 15599i bk8: 64a 15545i bk9: 65a 15518i bk10: 0a 15611i bk11: 2a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509174
Bank_Level_Parallism_Col = 1.529703
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529703 

BW Util details:
bwutil = 0.008584 
total_CMD = 15611 
util_bw = 134 
Wasted_Col = 72 
Wasted_Row = 12 
Idle = 15393 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15470 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 134 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.008584 
Either_Row_CoL_Bus_Util = 0.009032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.059189
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=302 dram_eff=0.4338
bk0: 0a 15611i bk1: 0a 15611i bk2: 1a 15599i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15416 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570111
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=217 dram_eff=0.5945
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 1a 15599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=217 dram_eff=0.5945
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15472 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008584
n_activity=341 dram_eff=0.393
bk0: 0a 15611i bk1: 0a 15611i bk2: 2a 15599i bk3: 0a 15611i bk4: 1a 15599i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 3a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550505
Bank_Level_Parallism_Col = 1.546392
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546392 

BW Util details:
bwutil = 0.008584 
total_CMD = 15611 
util_bw = 134 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15413 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15472 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008584 
Either_Row_CoL_Bus_Util = 0.008904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=257 dram_eff=0.5058
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15545i bk10: 0a 15611i bk11: 1a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593812
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008456
n_activity=288 dram_eff=0.4583
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 3a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592391
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.008456 
total_CMD = 15611 
util_bw = 132 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15427 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008456 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15474 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008456
n_activity=310 dram_eff=0.4258
bk0: 1a 15599i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15547i bk9: 64a 15546i bk10: 1a 15599i bk11: 2a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538860
Bank_Level_Parallism_Col = 1.534392
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534392 

BW Util details:
bwutil = 0.008456 
total_CMD = 15611 
util_bw = 132 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 15418 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15474 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008456 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 106, Miss = 67, Miss_rate = 0.632, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 101, Miss = 69, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 102, Miss = 70, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 98, Miss = 65, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 98, Miss = 65, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6241
L2_total_cache_misses = 4184
L2_total_cache_miss_rate = 0.6704
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6241
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6241
icnt_total_pkts_simt_to_mem=6241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6241
Req_Network_cycles = 26575
Req_Network_injected_packets_per_cycle =       0.2348 
Req_Network_conflicts_per_cycle =       0.0579
Req_Network_conflicts_per_cycle_util =       4.6246
Req_Bank_Level_Parallism =      18.7417
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 6241
Reply_Network_cycles = 26575
Reply_Network_injected_packets_per_cycle =        0.2348
Reply_Network_conflicts_per_cycle =        0.0061
Reply_Network_conflicts_per_cycle_util =       0.4525
Reply_Bank_Level_Parallism =      17.4330
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0029
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 127079 (inst/sec)
gpgpu_simulation_rate = 1660 (cycle/sec)
gpgpu_silicon_slowdown = 871686x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5415
gpu_sim_insn = 721568
gpu_ipc =     133.2536
gpu_tot_sim_cycle = 31990
gpu_tot_sim_insn = 2754842
gpu_tot_ipc =      86.1157
gpu_tot_issued_cta = 512
gpu_occupancy = 34.9160% 
gpu_tot_occupancy = 28.4209% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3782
partiton_level_parallism_total  =       0.2591
partiton_level_parallism_util =      17.5043
partiton_level_parallism_util_total  =      18.4200
L2_BW  =      17.5126 GB/Sec
L2_BW_total  =      11.9979 GB/Sec
gpu_total_sim_rate=144991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 171, Miss = 139, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 159, Miss = 135, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 149, Miss = 132, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 120, Miss = 118, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 143, Miss = 119, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 143, Miss = 118, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 150, Miss = 122, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 171, Miss = 131, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 143, Miss = 119, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 126, Miss = 112, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 8550
	L1D_total_cache_miss_rate = 0.9669
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
255, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 2754842
gpgpu_n_tot_w_icount = 104863
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8289
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68506	W0_Idle:130769	W0_Scoreboard:389028	W1:2335	W2:30	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2	W31:61	W32:85953
single_issue_nums: WS0:26678	WS1:26350	WS2:25844	WS3:25991	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66312 {8:8289,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331560 {40:8289,}
maxmflatency = 403 
max_icnt2mem_latency = 31 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 290 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:239 	741 	477 	1199 	1208 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4105 	4184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0      6342         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650         0         0         0         0 
dram[2]:         0         0         0         0         0      5971         0         0      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0         0         0         0         0      5557      5964         0      5341      5339      6308      6359         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487         0         0         0         0      6701 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344      6313      7630         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339      7377      7819         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344      7959         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0      5645         0      5342      5344         0         0         0      6684         0         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344      6716         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0      7072      5952         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0      9145         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0      5591         0         0         0         0         0         0      5341      5339         0      7118      6655         0         0         0 
dram[20]:      5577         0         0         0         0         0         0      5632      5342      5344      7516         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339      9117         0         0      5935         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0      6284         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0      6010      5341      5339         0      6430      7028         0         0         0 
dram[24]:         0         0      5586         0         0         0         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339      7562         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0      7058 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0      8228         0         0         0         0 
dram[28]:         0         0      5957         0      5574         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0      8262      6643         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344      6301      7477         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339      7920      8917         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  3.000000  3.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  4.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[20]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000      -nan  2.000000  1.000000      -nan      -nan      -nan 
dram[24]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 4184/127 = 32.944881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0        64        64         3         3         0         1         0         0 
dram[3]:         0         0         0         0         0         1         2         0        64        64         1         2         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         1         4         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         2         0        64        64         0         0         0         1         0         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         0         4         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         3         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         2         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         2         0         0         0         0         0 
dram[19]:         0         1         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[20]:         1         0         0         0         0         0         0         1        64        64         1         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         1         0         0         2         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         2        64        65         0         2         1         0         0         0 
dram[24]:         0         0         1         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         1 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[28]:         0         0         2         0         1         0         0         0        64        64         3         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         3         1         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         1         2         0         0         0         0 
total dram reads = 4184
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         533       527    none         335    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         531       519       336       335    none      none      none      none  
dram[2]:     none      none      none      none      none         335    none      none         534       527       775       321    none         336    none      none  
dram[3]:     none      none      none      none      none         334       324    none         531       520       335       324    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         533       527       335       335    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         530       520       335    none      none      none      none         335
dram[6]:     none      none      none      none      none      none      none      none         534       528       334       335    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         531       520       334       319    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         532       527       334    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         532       521    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none         345    none         533       529    none      none      none         335    none      none  
dram[11]:        335    none      none         335    none      none         335    none         531       520    none         319    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         534       528       523    none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         532       519       321    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         534       528    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         532       520    none         324    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         534       528    none         335       334    none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         532       520    none         335    none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         534       528       324    none      none      none      none      none  
dram[19]:     none         336    none      none      none      none      none      none         531       520    none         335       335    none      none      none  
dram[20]:        335    none      none      none      none      none      none         334       533       528       336    none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         531       520       335    none      none         324    none      none  
dram[22]:     none      none      none      none      none      none      none      none         534       527    none         521    none      none      none      none  
dram[23]:     none      none      none      none      none      none      none         324       531       517    none         325       334    none      none      none  
dram[24]:     none      none         334    none      none      none      none      none         534       527       336       336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         531       519       336    none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         533       528    none      none      none      none      none         335
dram[27]:     none      none      none      none      none      none      none      none         531       519    none         335    none      none      none      none  
dram[28]:     none      none         325    none         335    none      none      none         534       527       321    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         531       520    none         335       336    none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         534       527       320       336    none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         531       520       334       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0       335         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335         0         0         0         0
dram[2]:          0         0         0         0         0       335         0         0       403       371       335       335         0       336         0         0
dram[3]:          0         0         0         0         0       334       334         0       379       354       335       334         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335         0         0         0         0       335
dram[6]:          0         0         0         0         0         0         0         0       403       371       334       335         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0       356         0       403       371         0         0         0       335         0         0
dram[11]:        335         0         0       335         0         0       335         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371       336         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0       335       334         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0       336         0         0         0         0         0         0       379       354         0       335       335         0         0         0
dram[20]:        335         0         0         0         0         0         0       334       403       371       336         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355       335         0         0       334         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0       334         0         0         0         0
dram[23]:          0         0         0         0         0         0         0       334       379       356         0       336       334         0         0         0
dram[24]:          0         0       334         0         0         0         0         0       403       371       336       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354       336         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0       335
dram[27]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[28]:          0         0       336         0       335         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0       335       336         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371       334       336         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=257 dram_eff=0.5058
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597765
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18650 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007237
n_activity=387 dram_eff=0.3514
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 1a 18780i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 3a 18780i bk11: 3a 18780i bk12: 0a 18792i bk13: 1a 18780i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514151
Bank_Level_Parallism_Col = 1.512077
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512077 

BW Util details:
bwutil = 0.007237 
total_CMD = 18792 
util_bw = 136 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 18580 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18650 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007237 
Either_Row_CoL_Bus_Util = 0.007556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0473606
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18652 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007131
n_activity=353 dram_eff=0.3796
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 1a 18780i bk6: 2a 18780i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 1a 18780i bk11: 2a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516908
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.007131 
total_CMD = 18792 
util_bw = 134 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 18585 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18652 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007131 
Either_Row_CoL_Bus_Util = 0.007450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=261 dram_eff=0.4981
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18724i bk9: 64a 18723i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 18609 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0466156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=257 dram_eff=0.5058
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18720i bk9: 64a 18719i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 1a 18780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670391
Bank_Level_Parallism_Col = 1.664773
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.664773 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0482652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=262 dram_eff=0.4962
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18610 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0474138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18655 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007077
n_activity=291 dram_eff=0.457
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18721i bk9: 64a 18721i bk10: 1a 18780i bk11: 4a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651934
Bank_Level_Parallism_Col = 1.646067
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.646067 

BW Util details:
bwutil = 0.007077 
total_CMD = 18792 
util_bw = 133 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 18611 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18655 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.007077 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0478927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=220 dram_eff=0.5864
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18726i bk9: 64a 18723i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.632530
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.632530 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 18624 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0451788
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18662 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006811
n_activity=179 dram_eff=0.7151
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18723i bk9: 64a 18721i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729032
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.006811 
total_CMD = 18792 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 18637 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18662 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.006811 
Either_Row_CoL_Bus_Util = 0.006918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.051192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18655 n_act=5 n_pre=1 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=316 dram_eff=0.4146
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 2a 18756i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 1a 18780i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511962
Bank_Level_Parallism_Col = 1.538860
Bank_Level_Parallism_Ready = 1.061069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538860 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 66 
Wasted_Row = 12 
Idle = 18583 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18655 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0486909
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18651 n_act=6 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007184
n_activity=378 dram_eff=0.3571
bk0: 1a 18780i bk1: 0a 18792i bk2: 0a 18792i bk3: 1a 18780i bk4: 0a 18792i bk5: 0a 18792i bk6: 1a 18780i bk7: 0a 18792i bk8: 64a 18723i bk9: 64a 18723i bk10: 0a 18792i bk11: 4a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528571
Bank_Level_Parallism_Col = 1.526829
Bank_Level_Parallism_Ready = 1.051852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526829 

BW Util details:
bwutil = 0.007184 
total_CMD = 18792 
util_bw = 135 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 18582 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18651 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 135 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007184 
Either_Row_CoL_Bus_Util = 0.007503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0505002
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=3 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=242 dram_eff=0.5413
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18725i bk10: 3a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18625 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 131 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0479459
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18662 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006811
n_activity=182 dram_eff=0.7033
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.006811 
total_CMD = 18792 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 18636 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18662 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.006811 
Either_Row_CoL_Bus_Util = 0.006918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18659 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=231 dram_eff=0.5628
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18726i bk9: 64a 18722i bk10: 0a 18792i bk11: 2a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654762
Bank_Level_Parallism_Col = 1.644578
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644578 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 18624 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18659 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0488506
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=262 dram_eff=0.4962
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 1a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18610 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=217 dram_eff=0.5945
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18626 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18659 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=235 dram_eff=0.5532
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 2a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641176
Bank_Level_Parallism_Col = 1.630952
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.630952 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18622 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18659 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=297 dram_eff=0.4411
bk0: 0a 18792i bk1: 1a 18780i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 0a 18792i bk11: 1a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557292
Bank_Level_Parallism_Col = 1.553192
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553192 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 18600 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=294 dram_eff=0.4456
bk0: 1a 18780i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 1a 18780i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18597 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18657 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=270 dram_eff=0.4852
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18726i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 2a 18780i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588889
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18612 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18657 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493295
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18651 n_act=6 n_pre=1 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007131
n_activity=347 dram_eff=0.3862
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 2a 18780i bk8: 64a 18726i bk9: 65a 18699i bk10: 0a 18792i bk11: 2a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509174
Bank_Level_Parallism_Col = 1.529703
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529703 

BW Util details:
bwutil = 0.007131 
total_CMD = 18792 
util_bw = 134 
Wasted_Col = 72 
Wasted_Row = 12 
Idle = 18574 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18651 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 134 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.007131 
Either_Row_CoL_Bus_Util = 0.007503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0491699
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=302 dram_eff=0.4338
bk0: 0a 18792i bk1: 0a 18792i bk2: 1a 18780i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18597 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0473606
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=217 dram_eff=0.5945
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18626 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 1a 18780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=217 dram_eff=0.5945
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18626 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18653 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007131
n_activity=341 dram_eff=0.393
bk0: 0a 18792i bk1: 0a 18792i bk2: 2a 18780i bk3: 0a 18792i bk4: 1a 18780i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 3a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550505
Bank_Level_Parallism_Col = 1.546392
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546392 

BW Util details:
bwutil = 0.007131 
total_CMD = 18792 
util_bw = 134 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18594 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18653 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.007131 
Either_Row_CoL_Bus_Util = 0.007397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=257 dram_eff=0.5058
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18726i bk10: 0a 18792i bk11: 1a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493295
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007024
n_activity=288 dram_eff=0.4583
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 3a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592391
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.007024 
total_CMD = 18792 
util_bw = 132 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18608 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.007024 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18655 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007024
n_activity=310 dram_eff=0.4258
bk0: 1a 18780i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18728i bk9: 64a 18727i bk10: 1a 18780i bk11: 2a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538860
Bank_Level_Parallism_Col = 1.534392
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534392 

BW Util details:
bwutil = 0.007024 
total_CMD = 18792 
util_bw = 132 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 18599 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18655 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.007024 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 138, Miss = 67, Miss_rate = 0.486, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 69, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 134, Miss = 70, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 130, Miss = 65, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 130, Miss = 65, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8289
L2_total_cache_misses = 4184
L2_total_cache_miss_rate = 0.5048
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8289
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=8289
icnt_total_pkts_simt_to_mem=8289
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8289
Req_Network_cycles = 31990
Req_Network_injected_packets_per_cycle =       0.2591 
Req_Network_conflicts_per_cycle =       0.0627
Req_Network_conflicts_per_cycle_util =       4.4578
Req_Bank_Level_Parallism =      18.4200
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0024
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0040

Reply_Network_injected_packets_num = 8289
Reply_Network_cycles = 31990
Reply_Network_injected_packets_per_cycle =        0.2591
Reply_Network_conflicts_per_cycle =        0.0051
Reply_Network_conflicts_per_cycle_util =       0.3411
Reply_Bank_Level_Parallism =      17.4505
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 144991 (inst/sec)
gpgpu_simulation_rate = 1683 (cycle/sec)
gpgpu_silicon_slowdown = 859774x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12027
gpu_sim_insn = 663664
gpu_ipc =      55.1812
gpu_tot_sim_cycle = 44017
gpu_tot_sim_insn = 3418506
gpu_tot_ipc =      77.6633
gpu_tot_issued_cta = 640
gpu_occupancy = 7.1946% 
gpu_tot_occupancy = 17.7424% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2143
partiton_level_parallism_total  =       0.2469
partiton_level_parallism_util =       4.5211
partiton_level_parallism_util_total  =      10.6529
L2_BW  =       9.9215 GB/Sec
L2_BW_total  =      11.4306 GB/Sec
gpu_total_sim_rate=122089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 239, Miss = 181, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 175, Miss = 151, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 168, Miss = 147, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 165, Miss = 148, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 186, Miss = 157, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 134, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 140, Miss = 135, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 229, Miss = 177, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 140, Miss = 135, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 147, Miss = 139, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 180, Miss = 155, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 196, Miss = 160, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 136, Miss = 133, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 198, Miss = 165, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 214, Miss = 169, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 236, Miss = 180, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 175, Miss = 151, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 187, Miss = 158, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 186, Miss = 158, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 175, Miss = 150, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 194, Miss = 161, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 182, Miss = 154, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 203, Miss = 163, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 210, Miss = 166, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 175, Miss = 151, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 196, Miss = 160, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 158, Miss = 145, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 182, Miss = 154, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 203, Miss = 163, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 189, Miss = 157, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 168, Miss = 148, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 236, Miss = 180, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 273, Miss = 200, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 158, Miss = 144, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 332, Miss = 225, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 162, Miss = 147, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 151, Miss = 141, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 305, Miss = 212, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 176, Miss = 152, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 214, Miss = 169, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 168, Miss = 148, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 201, Miss = 166, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 186, Miss = 157, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 301, Miss = 211, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13215
	L1D_total_cache_misses = 11722
	L1D_total_cache_miss_rate = 0.8870
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
267, 62, 62, 171, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 171, 62, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 3418506
gpgpu_n_tot_w_icount = 138151
gpgpu_n_stall_shd_mem = 2
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10866
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85365	W0_Idle:543345	W0_Scoreboard:615035	W1:10323	W2:212	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:4	W31:105	W32:106387
single_issue_nums: WS0:35077	WS1:35124	WS2:33389	WS3:34561	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86928 {8:10866,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 434640 {40:10866,}
maxmflatency = 403 
max_icnt2mem_latency = 34 
maxmrqlatency = 39 
max_icnt2sh_latency = 3 
averagemflatency = 252 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:355 	1062 	480 	1199 	1214 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6230 	4636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10844 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         1         0         0         0        64         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         0         2         0         0        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         1         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5958         0         0         0      6021      5997         0      5342      5344      9403      6342         0      6606         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650      6906      5936      6693         0 
dram[2]:      5580         0         0      5992      5561      5971      5634      5644      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0      5590         0         0         0      5557      5964         0      5341      5339      6308      6359         0         0      6679         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128      6647         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487      7069         0      6642      6705      6701 
dram[6]:         0         0      6029         0         0      5934         0      5643      5342      5344      6313      7630         0         0      6964         0 
dram[7]:         0      5578      5970         0         0      5549         0         0      5341      5339      7377      7819         0      6630      6007         0 
dram[8]:         0      5554         0         0         0         0         0      5605      5342      5344      7959      6605         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339      6351      6363         0      6696      5963      6693 
dram[10]:      5583         0         0         0         0         0      5645         0      5342      5344      6651      6329      6673      6684      9565         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339      6300      7634      6690         0      6662         0 
dram[12]:         0         0      5585         0         0      5570      5597      5641      5342      5344      6716      6308         0         0      7471      6664 
dram[13]:         0         0         0         0         0         0      5627         0      5341      5339      9404      6293         0         0         0         0 
dram[14]:         0      5941         0         0         0         0      6019         0      5342      5344      6320      6291         0      6506         0      6688 
dram[15]:         0      5942         0      5951         0         0         0         0      5341      5339      7662      8076         0         0         0         0 
dram[16]:         0         0         0      5561      5604      5610      6012         0      5342      5344      7052      7072      5952         0         0         0 
dram[17]:         0         0      5563         0      5958         0         0         0      5341      5339      6947      9145         0         0         0         0 
dram[18]:         0         0         0         0      5600         0         0      5648      5342      5344      9847     11422      6593         0      6002      5949 
dram[19]:         0      5591      5941         0         0      5621      5639      6016      5341      5339      7061      7118      6655         0         0         0 
dram[20]:      5577      5583         0         0         0      6007      5633      5632      5342      5344      7516         0      6889         0      6712         0 
dram[21]:         0         0         0         0      6026      5626      5963      5633      5341      5339      9117      6605         0      5935      6957      6685 
dram[22]:         0      5597      5549      5551      5975         0      5633         0      5342      5344      6358      6284         0         0         0      6690 
dram[23]:         0         0         0         0         0         0         0      6010      5341      5339      6305      6430      7028         0      6000      5980 
dram[24]:         0         0      5586         0      5626      6012         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0      5571         0      5970      6014         0         0      5627      5341      5339      7562      7073      6633         0      6947      6700 
dram[26]:         0         0         0         0         0      5585         0         0      5342      5344      5963      7127         0      6651         0      7058 
dram[27]:         0         0      5578         0         0         0         0         0      5341      5339      8615      8228         0      6656         0         0 
dram[28]:         0      5556      5957      5580      5574         0      5942         0      5342      5344      8962      8241         0         0         0      5983 
dram[29]:         0         0         0         0         0         0         0      5607      5341      5339      7103      8262      6643         0         0         0 
dram[30]:         0         0      8195         0         0         0         0         0      5342      5344      6301      7477         0         0         0      6708 
dram[31]:      5700         0      6007         0         0         0         0         0      5341      5339      7920      8917      6679         0         0         0 
average row accesses per activate:
dram[0]:      -nan  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan 64.000000 64.000000  1.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  5.000000  1.000000  1.000000  2.000000      -nan 
dram[2]:  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000 64.000000 64.000000  8.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan  1.000000      -nan      -nan      -nan  1.000000  4.000000      -nan 64.000000 64.000000  7.000000  5.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  4.000000  1.000000      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  3.000000      -nan  1.000000  1.000000  2.000000 
dram[6]:      -nan      -nan  2.000000      -nan      -nan  2.000000      -nan  1.000000 64.000000 64.000000  3.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[7]:      -nan  1.500000  2.000000      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  5.000000  8.000000      -nan  1.000000  2.000000      -nan 
dram[8]:      -nan  3.000000      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  6.000000  6.000000      -nan  1.000000  1.000000  1.000000 
dram[10]:  1.500000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  5.000000  4.000000  1.000000  1.000000  1.000000      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000  8.000000  8.000000  1.000000      -nan  1.000000      -nan 
dram[12]:      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 64.000000 64.000000 10.000000  8.000000      -nan      -nan  1.000000  1.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan 64.000000 64.000000  5.000000  4.000000      -nan  1.000000      -nan  1.000000 
dram[15]:      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan  1.000000  2.000000  1.000000  3.000000      -nan 33.000000 64.000000  4.000000  5.000000  4.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan 64.000000 64.000000  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000 64.000000 64.000000  6.000000  1.000000  2.000000      -nan  2.000000  1.000000 
dram[19]:      -nan  1.000000  2.000000      -nan      -nan  1.500000  1.000000  2.000000 64.000000 64.000000  5.000000  8.000000  2.000000      -nan      -nan      -nan 
dram[20]:  1.500000  1.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 64.000000 32.500000  6.000000      -nan  1.000000      -nan  1.000000      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000 32.500000 64.000000  6.000000  4.000000      -nan  2.000000  1.000000  1.000000 
dram[22]:      -nan  1.000000  1.000000  1.000000  2.000000      -nan  1.000000      -nan 64.000000 64.000000  4.000000  7.000000      -nan      -nan      -nan  1.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000  4.000000  8.000000  1.000000      -nan  2.000000  1.000000 
dram[24]:      -nan      -nan  2.000000      -nan  1.000000  2.000000      -nan      -nan 64.000000 64.000000  8.000000  3.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan  1.000000      -nan  1.000000  2.000000      -nan      -nan  1.000000 64.000000 64.000000  3.000000  4.000000  1.000000      -nan  1.000000  1.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  2.250000  6.000000      -nan  1.000000      -nan  1.000000 
dram[27]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 33.000000  4.000000  2.000000      -nan  1.000000      -nan      -nan 
dram[28]:      -nan  1.000000  2.000000  2.000000  2.000000      -nan  3.000000      -nan 64.000000 64.000000  9.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 64.000000  3.000000  3.000000  2.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  8.000000  6.000000      -nan      -nan      -nan  1.000000 
dram[31]:  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  7.000000 10.000000  1.000000      -nan      -nan      -nan 
average row locality = 4631/274 = 16.901461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         2         0         0         0         2         4         0        64        64         1         8         0         1         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         4         5         1         3         2         0 
dram[2]:         1         0         0         2         1         1         1         1        64        64         8         8         0         1         0         0 
dram[3]:         0         1         0         0         0         1         4         0        64        64         7         5         0         0         1         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         5         4         1         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         5         3         0         1         1         2 
dram[6]:         0         0         2         0         0         2         0         1        64        64         3         1         0         0         1         0 
dram[7]:         0         3         2         0         0         1         0         0        64        64         5         8         0         1         2         0 
dram[8]:         0         3         0         0         0         0         0         1        64        64         5         2         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         6         6         0         1         1         1 
dram[10]:         3         0         0         0         0         0         2         0        64        64         5         4         1         1         1         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         8         8         1         0         1         0 
dram[12]:         0         0         1         0         0         1         1         1        64        64        10         8         0         0         1         1 
dram[13]:         0         0         0         0         0         0         1         0        64        64         3         6         0         0         0         0 
dram[14]:         0         2         0         0         0         0         2         0        64        64         5         4         0         1         0         1 
dram[15]:         0         1         0         2         0         0         0         0        64        64         3         6         0         0         0         0 
dram[16]:         0         0         0         1         4         1         3         0        66        64         4         5         4         0         0         0 
dram[17]:         0         0         1         0         2         0         0         0        64        64         6         4         0         0         0         0 
dram[18]:         0         0         0         0         1         0         0         1        64        64         6         1         2         0         2         1 
dram[19]:         0         1         2         0         0         3         1         2        64        64         5         8         2         0         0         0 
dram[20]:         3         1         0         0         0         2         4         1        64        65         6         0         1         0         1         0 
dram[21]:         0         0         0         0         1         1         1         2        65        64         6         4         0         2         1         1 
dram[22]:         0         1         1         1         2         0         1         0        64        64         4         7         0         0         0         1 
dram[23]:         0         0         0         0         0         0         0         2        64        65         4         8         2         0         2         1 
dram[24]:         0         0         2         0         1         2         0         0        64        64         8         3         0         0         0         0 
dram[25]:         0         1         0         1         2         0         0         1        64        64         3         4         1         0         1         1 
dram[26]:         0         0         0         0         0         1         0         0        64        64         9         6         0         1         0         1 
dram[27]:         0         0         1         0         0         0         0         0        64        66         4         2         0         1         0         0 
dram[28]:         0         1         2         2         2         0         3         0        64        64         9         1         0         0         0         2 
dram[29]:         0         0         0         0         0         0         0         2        64        64         3         3         2         0         0         0 
dram[30]:         0         0         1         0         0         0         0         0        64        64         8         6         0         0         0         1 
dram[31]:         1         0         1         0         0         0         0         0        64        64         7        10         1         0         0         0 
total dram reads = 4631
min_bank_accesses = 0!
chip skew: 152/138 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none         325    none      none      none         325       326    none         627       621       336       341    none         336    none      none  
dram[1]:     none      none      none      none      none      none      none      none         625       613       366       381       335       348       326    none  
dram[2]:        335    none      none         325       336       335       336       335       627       621       651       340    none         336    none      none  
dram[3]:     none         335    none      none      none         334       319    none         625       613       317       318    none      none         335    none  
dram[4]:     none      none      none      none      none      none      none      none         627       621       318       366       336    none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         625       614       318       383    none         336       336       325
dram[6]:     none      none         325    none      none         324    none         334       628       622       321       335    none      none         335    none  
dram[7]:     none         335       325    none      none         335    none      none         625       613       355       340    none         336       324    none  
dram[8]:     none         326    none      none      none      none      none         336       626       621       369       325    none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         626       615       389       380    none         337       334       336
dram[10]:        335    none      none      none      none      none         345    none         627       623       318       366       335       335       335    none  
dram[11]:        335    none      none         335    none      none         335    none         625       614       316       504       335    none         335    none  
dram[12]:     none      none         335    none      none         335       334       335       628       622       372       317    none      none         336       336
dram[13]:     none      none      none      none      none      none         335    none         626       612       633       370    none      none      none      none  
dram[14]:     none         324    none      none      none      none         325    none         628       622       323       319    none         334    none         336
dram[15]:     none         337    none         325    none      none      none      none         626       614       321       567    none      none      none      none  
dram[16]:     none      none      none         336       330       335       323    none         619       622       366       319       319    none      none      none  
dram[17]:     none      none         334    none         324    none      none      none         625       613       318       320    none      none      none      none  
dram[18]:     none      none      none      none         336    none      none         334       628       622       679       336       325    none         325       336
dram[19]:     none         336       324    none      none         335       335       325       626       614       318       340       325    none      none      none  
dram[20]:        335       335    none      none      none         325       334       334       628       618       318    none         335    none         335    none  
dram[21]:     none      none      none      none         334       335       335       332       621       614       426       319    none         324       335       335
dram[22]:     none         335       335       340       324    none         335    none         628       622       319       344    none      none      none         335
dram[23]:     none      none      none      none      none      none      none         324       625       610       319       457       345    none         325       335
dram[24]:     none      none         324    none         335       325    none      none         628       621       340       696    none      none      none      none  
dram[25]:     none         335    none         335       324    none      none         335       625       613       384       319       335    none         335       335
dram[26]:     none      none      none      none      none         335    none      none         627       622       330       349    none         335    none         335
dram[27]:     none      none         335    none      none      none      none      none         625       606       319       325    none         335    none      none  
dram[28]:     none         334       325       334       324    none         322    none         628       621       358       335    none      none      none         325
dram[29]:     none      none      none      none      none      none      none         336       624       614       323       321       325    none      none      none  
dram[30]:     none      none         335    none      none      none      none      none         627       621       316       349    none      none      none         335
dram[31]:        335    none         336    none      none      none      none      none         624       614       344       354       335    none      none      none  
maximum mf latency per bank:
dram[0]:          0       335         0         0         0       335       339         0       403       371       336       335         0       336         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335       335       356       339         0
dram[2]:        335         0         0       335       336       335       336       335       403       371       335       335         0       336         0         0
dram[3]:          0       335         0         0         0       334       334         0       379       354       335       334         0         0       335         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335       336         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335       336         0       336       336       335
dram[6]:          0         0       336         0         0       334         0       334       403       371       334       335         0         0       335         0
dram[7]:          0       356       335         0         0       335         0         0       379       355       334       335         0       336       335         0
dram[8]:          0       336         0         0         0         0         0       336       403       371       334       335         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360       335       335         0       337       334       336
dram[10]:        356         0         0         0         0         0       356         0       403       371       335       335       335       335       335         0
dram[11]:        335         0         0       335         0         0       335         0       379       354       335       334       335         0       335         0
dram[12]:          0         0       335         0         0       335       334       335       403       371       336       336         0         0       336       336
dram[13]:          0         0         0         0         0         0       335         0       379       354       335       336         0         0         0         0
dram[14]:          0       335         0         0         0         0       335         0       403       371       339       336         0       334         0       336
dram[15]:          0       337         0       335         0         0         0         0       379       354       335       335         0         0         0         0
dram[16]:          0         0         0       336       356       335       336         0       403       371       336       335       334         0         0         0
dram[17]:          0         0       334         0       334         0         0         0       379       354       335       335         0         0         0         0
dram[18]:          0         0         0         0       336         0         0       334       403       371       334       336       335         0       335       336
dram[19]:          0       336       335         0         0       356       335       336       379       354       335       335       335         0         0         0
dram[20]:        356       335         0         0         0       336       356       334       403       371       336         0       335         0       335         0
dram[21]:          0         0         0         0       334       335       335       335       379       355       335       335         0       334       335       335
dram[22]:          0       335       335       340       334         0       335         0       403       371       335       334         0         0         0       335
dram[23]:          0         0         0         0         0         0         0       334       379       356       335       336       356         0       336       335
dram[24]:          0         0       334         0       335       335         0         0       403       371       336       336         0         0         0         0
dram[25]:          0       335         0       335       334         0         0       335       379       354       336       334       335         0       335       335
dram[26]:          0         0         0         0         0       335         0         0       403       371       355       336         0       335         0       335
dram[27]:          0         0       335         0         0         0         0         0       379       356       335       335         0       335         0         0
dram[28]:          0       334       336       335       335         0       336         0       403       371       334       335         0         0         0       336
dram[29]:          0         0         0         0         0         0         0       338       379       355       336       335       336         0         0         0
dram[30]:          0         0       335         0         0         0         0         0       403       371       334       336         0         0         0       335
dram[31]:        335         0       336         0         0         0         0         0       379       355       334       335       335         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25703 n_act=8 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005647
n_activity=522 dram_eff=0.2797
bk0: 0a 25856i bk1: 2a 25844i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 2a 25844i bk6: 4a 25843i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 1a 25844i bk11: 8a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.945205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447155
Bank_Level_Parallism_Col = 1.441667
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441667 

BW Util details:
bwutil = 0.005647 
total_CMD = 25856 
util_bw = 146 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 25610 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25703 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 146 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005647 
Either_Row_CoL_Bus_Util = 0.005917 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006536 
queue_avg = 0.034769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0347695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25702 n_act=9 n_pre=2 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005531
n_activity=535 dram_eff=0.2673
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25791i bk9: 64a 25789i bk10: 4a 25844i bk11: 5a 25844i bk12: 1a 25844i bk13: 3a 25796i bk14: 2a 25842i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937063
Row_Buffer_Locality_read = 0.937063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447368
Bank_Level_Parallism_Col = 1.480851
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480851 

BW Util details:
bwutil = 0.005531 
total_CMD = 25856 
util_bw = 143 
Wasted_Col = 99 
Wasted_Row = 24 
Idle = 25590 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25702 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005531 
Either_Row_CoL_Bus_Util = 0.005956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25693 n_act=11 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005879
n_activity=659 dram_eff=0.2307
bk0: 1a 25844i bk1: 0a 25856i bk2: 0a 25856i bk3: 2a 25844i bk4: 1a 25844i bk5: 1a 25844i bk6: 1a 25844i bk7: 1a 25844i bk8: 64a 25789i bk9: 64a 25786i bk10: 8a 25844i bk11: 8a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422939
Bank_Level_Parallism_Col = 1.416974
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413284 

BW Util details:
bwutil = 0.005879 
total_CMD = 25856 
util_bw = 152 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 25577 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25693 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 152 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005879 
Either_Row_CoL_Bus_Util = 0.006304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0344214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25701 n_act=8 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005685
n_activity=568 dram_eff=0.2588
bk0: 0a 25856i bk1: 1a 25844i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 1a 25844i bk6: 4a 25844i bk7: 0a 25856i bk8: 64a 25791i bk9: 64a 25789i bk10: 7a 25844i bk11: 5a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 1a 25844i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945578
Row_Buffer_Locality_read = 0.945578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438525
Bank_Level_Parallism_Col = 1.438819
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438819 

BW Util details:
bwutil = 0.005685 
total_CMD = 25856 
util_bw = 147 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 25612 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25701 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 147 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005685 
Either_Row_CoL_Bus_Util = 0.005995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25713 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005337
n_activity=392 dram_eff=0.352
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25788i bk9: 64a 25787i bk10: 5a 25844i bk11: 4a 25844i bk12: 1a 25844i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532020
Bank_Level_Parallism_Col = 1.527638
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527638 

BW Util details:
bwutil = 0.005337 
total_CMD = 25856 
util_bw = 138 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 25653 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25713 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.005337 
Either_Row_CoL_Bus_Util = 0.005531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.03388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25709 n_act=7 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005415
n_activity=452 dram_eff=0.3097
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25784i bk9: 64a 25783i bk10: 5a 25844i bk11: 3a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 1a 25844i bk15: 2a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.534247
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534247 

BW Util details:
bwutil = 0.005415 
total_CMD = 25856 
util_bw = 140 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 25631 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25709 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 140 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005415 
Either_Row_CoL_Bus_Util = 0.005685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0350789
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25710 n_act=8 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005337
n_activity=474 dram_eff=0.2911
bk0: 0a 25856i bk1: 0a 25856i bk2: 2a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 2a 25844i bk6: 0a 25856i bk7: 1a 25844i bk8: 64a 25789i bk9: 64a 25786i bk10: 3a 25844i bk11: 1a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 1a 25844i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457983
Bank_Level_Parallism_Col = 1.458874
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458874 

BW Util details:
bwutil = 0.005337 
total_CMD = 25856 
util_bw = 138 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 25618 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25710 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005337 
Either_Row_CoL_Bus_Util = 0.005647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0344601
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25695 n_act=10 n_pre=1 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005801
n_activity=591 dram_eff=0.2538
bk0: 0a 25856i bk1: 3a 25820i bk2: 2a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 1a 25844i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25785i bk9: 64a 25785i bk10: 5a 25844i bk11: 8a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 2a 25844i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492537
Bank_Level_Parallism_Col = 1.451737
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451737 

BW Util details:
bwutil = 0.005801 
total_CMD = 25856 
util_bw = 150 
Wasted_Col = 117 
Wasted_Row = 1 
Idle = 25588 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25695 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 1 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 150 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005801 
Either_Row_CoL_Bus_Util = 0.006227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0348082
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25711 n_act=6 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005376
n_activity=395 dram_eff=0.3519
bk0: 0a 25856i bk1: 3a 25842i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 1a 25844i bk8: 64a 25790i bk9: 64a 25787i bk10: 5a 25844i bk11: 2a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.956835
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497630
Bank_Level_Parallism_Ready = 1.050360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497630 

BW Util details:
bwutil = 0.005376 
total_CMD = 25856 
util_bw = 139 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 25640 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25711 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 139 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005376 
Either_Row_CoL_Bus_Util = 0.005608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0330291
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25706 n_act=7 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005531
n_activity=424 dram_eff=0.3373
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25787i bk9: 64a 25785i bk10: 6a 25844i bk11: 6a 25843i bk12: 0a 25856i bk13: 1a 25843i bk14: 1a 25844i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951049
Row_Buffer_Locality_read = 0.951049
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604651
Bank_Level_Parallism_Col = 1.587678
Bank_Level_Parallism_Ready = 1.055944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587678 

BW Util details:
bwutil = 0.005531 
total_CMD = 25856 
util_bw = 143 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 25641 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25706 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 143 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005531 
Either_Row_CoL_Bus_Util = 0.005801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0372061
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25698 n_act=11 n_pre=2 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005608
n_activity=645 dram_eff=0.2248
bk0: 3a 25820i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 2a 25820i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 5a 25844i bk11: 4a 25844i bk12: 1a 25844i bk13: 1a 25844i bk14: 1a 25844i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924138
Row_Buffer_Locality_read = 0.924138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.348534
Bank_Level_Parallism_Col = 1.380952
Bank_Level_Parallism_Ready = 1.055172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380952 

BW Util details:
bwutil = 0.005608 
total_CMD = 25856 
util_bw = 145 
Wasted_Col = 138 
Wasted_Row = 24 
Idle = 25549 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25698 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 145 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.005608 
Either_Row_CoL_Bus_Util = 0.006111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0353883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25698 n_act=9 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005763
n_activity=605 dram_eff=0.2463
bk0: 1a 25844i bk1: 0a 25856i bk2: 0a 25856i bk3: 1a 25844i bk4: 0a 25856i bk5: 0a 25856i bk6: 1a 25844i bk7: 0a 25856i bk8: 64a 25787i bk9: 64a 25787i bk10: 8a 25844i bk11: 8a 25844i bk12: 1a 25844i bk13: 0a 25856i bk14: 1a 25844i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939597
Row_Buffer_Locality_read = 0.939597
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426923
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.005763 
total_CMD = 25856 
util_bw = 149 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 25596 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25698 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 149 
Row_Bus_Util =  0.000348 
CoL_Bus_Util = 0.005763 
Either_Row_CoL_Bus_Util = 0.006111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0367033
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25694 n_act=10 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005879
n_activity=621 dram_eff=0.2448
bk0: 0a 25856i bk1: 0a 25856i bk2: 1a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 1a 25844i bk6: 1a 25844i bk7: 1a 25844i bk8: 64a 25789i bk9: 64a 25786i bk10: 10a 25844i bk11: 8a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 1a 25844i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934211
Row_Buffer_Locality_read = 0.934211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447368
Bank_Level_Parallism_Col = 1.440154
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420849 

BW Util details:
bwutil = 0.005879 
total_CMD = 25856 
util_bw = 152 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 25590 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25694 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 152 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.005879 
Either_Row_CoL_Bus_Util = 0.006265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343054
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25713 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005337
n_activity=379 dram_eff=0.3641
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 1a 25844i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25789i bk10: 3a 25844i bk11: 6a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.551546
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551546 

BW Util details:
bwutil = 0.005337 
total_CMD = 25856 
util_bw = 138 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 25658 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25713 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.005337 
Either_Row_CoL_Bus_Util = 0.005531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0348468
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25705 n_act=8 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005531
n_activity=503 dram_eff=0.2843
bk0: 0a 25856i bk1: 2a 25844i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 2a 25844i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 5a 25843i bk11: 4a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 0a 25856i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944056
Row_Buffer_Locality_read = 0.944056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446721
Bank_Level_Parallism_Col = 1.447257
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447257 

BW Util details:
bwutil = 0.005531 
total_CMD = 25856 
util_bw = 143 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 25612 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25705 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 143 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005531 
Either_Row_CoL_Bus_Util = 0.005840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0347695
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25710 n_act=6 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005415
n_activity=407 dram_eff=0.344
bk0: 0a 25856i bk1: 1a 25844i bk2: 0a 25856i bk3: 2a 25844i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25790i bk9: 64a 25786i bk10: 3a 25844i bk11: 6a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572816
Bank_Level_Parallism_Col = 1.564356
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564356 

BW Util details:
bwutil = 0.005415 
total_CMD = 25856 
util_bw = 140 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 25650 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25710 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 140 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005415 
Either_Row_CoL_Bus_Util = 0.005647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0355043
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25691 n_act=11 n_pre=2 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005879
n_activity=614 dram_eff=0.2476
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 1a 25844i bk4: 4a 25820i bk5: 1a 25844i bk6: 3a 25843i bk7: 0a 25856i bk8: 66a 25765i bk9: 64a 25786i bk10: 4a 25844i bk11: 5a 25844i bk12: 4a 25844i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475524
Bank_Level_Parallism_Col = 1.458333
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458333 

BW Util details:
bwutil = 0.005879 
total_CMD = 25856 
util_bw = 152 
Wasted_Col = 120 
Wasted_Row = 14 
Idle = 25570 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25691 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 152 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.005879 
Either_Row_CoL_Bus_Util = 0.006381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343827
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25709 n_act=6 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005453
n_activity=454 dram_eff=0.3106
bk0: 0a 25856i bk1: 0a 25856i bk2: 1a 25844i bk3: 0a 25856i bk4: 2a 25844i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25791i bk9: 64a 25789i bk10: 6a 25844i bk11: 4a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497608
Bank_Level_Parallism_Ready = 1.049645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497608 

BW Util details:
bwutil = 0.005453 
total_CMD = 25856 
util_bw = 141 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 25642 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25709 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 141 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005453 
Either_Row_CoL_Bus_Util = 0.005685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354657
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25705 n_act=9 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005492
n_activity=521 dram_eff=0.2726
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 1a 25844i bk5: 0a 25856i bk6: 0a 25856i bk7: 1a 25844i bk8: 64a 25789i bk9: 64a 25786i bk10: 6a 25844i bk11: 1a 25844i bk12: 2a 25844i bk13: 0a 25856i bk14: 2a 25844i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936620
Row_Buffer_Locality_read = 0.936620
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429134
Bank_Level_Parallism_Col = 1.430894
Bank_Level_Parallism_Ready = 1.049296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.430894 

BW Util details:
bwutil = 0.005492 
total_CMD = 25856 
util_bw = 142 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 25602 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25705 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 142 
Row_Bus_Util =  0.000348 
CoL_Bus_Util = 0.005492 
Either_Row_CoL_Bus_Util = 0.005840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343054
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25692 n_act=11 n_pre=1 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005879
n_activity=662 dram_eff=0.2296
bk0: 0a 25856i bk1: 1a 25844i bk2: 2a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 3a 25820i bk6: 1a 25844i bk7: 2a 25844i bk8: 64a 25791i bk9: 64a 25789i bk10: 5a 25844i bk11: 8a 25844i bk12: 2a 25844i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437722
Bank_Level_Parallism_Col = 1.393382
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393382 

BW Util details:
bwutil = 0.005879 
total_CMD = 25856 
util_bw = 152 
Wasted_Col = 128 
Wasted_Row = 1 
Idle = 25575 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25692 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 152 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.005879 
Either_Row_CoL_Bus_Util = 0.006343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354657
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25692 n_act=13 n_pre=3 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005724
n_activity=635 dram_eff=0.2331
bk0: 3a 25820i bk1: 1a 25844i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 2a 25844i bk6: 4a 25819i bk7: 1a 25844i bk8: 64a 25789i bk9: 65a 25762i bk10: 6a 25844i bk11: 0a 25856i bk12: 1a 25844i bk13: 0a 25856i bk14: 1a 25844i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912162
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427673
Bank_Level_Parallism_Col = 1.384880
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384880 

BW Util details:
bwutil = 0.005724 
total_CMD = 25856 
util_bw = 148 
Wasted_Col = 154 
Wasted_Row = 16 
Idle = 25538 

BW Util Bottlenecks: 
RCDc_limit = 153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25692 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 148 
Row_Bus_Util =  0.000619 
CoL_Bus_Util = 0.005724 
Either_Row_CoL_Bus_Util = 0.006343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0346535
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25695 n_act=12 n_pre=1 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005724
n_activity=632 dram_eff=0.2342
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 1a 25844i bk5: 1a 25844i bk6: 1a 25844i bk7: 2a 25843i bk8: 65a 25767i bk9: 64a 25790i bk10: 6a 25844i bk11: 4a 25844i bk12: 0a 25856i bk13: 2a 25844i bk14: 1a 25844i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918919
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410959
Bank_Level_Parallism_Col = 1.424354
Bank_Level_Parallism_Ready = 1.033784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424354 

BW Util details:
bwutil = 0.005724 
total_CMD = 25856 
util_bw = 148 
Wasted_Col = 132 
Wasted_Row = 12 
Idle = 25564 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25695 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 148 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.005724 
Either_Row_CoL_Bus_Util = 0.006227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0361618
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25700 n_act=10 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005647
n_activity=561 dram_eff=0.2602
bk0: 0a 25856i bk1: 1a 25844i bk2: 1a 25844i bk3: 1a 25842i bk4: 2a 25844i bk5: 0a 25856i bk6: 1a 25844i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 4a 25844i bk11: 7a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465385
Bank_Level_Parallism_Col = 1.456349
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456349 

BW Util details:
bwutil = 0.005647 
total_CMD = 25856 
util_bw = 146 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 25596 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25700 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 146 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.005647 
Either_Row_CoL_Bus_Util = 0.006033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343054
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25697 n_act=10 n_pre=2 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005724
n_activity=617 dram_eff=0.2399
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 2a 25844i bk8: 64a 25790i bk9: 65a 25763i bk10: 4a 25844i bk11: 8a 25844i bk12: 2a 25820i bk13: 0a 25856i bk14: 2a 25844i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932432
Row_Buffer_Locality_read = 0.932432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384880
Bank_Level_Parallism_Col = 1.411538
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411538 

BW Util details:
bwutil = 0.005724 
total_CMD = 25856 
util_bw = 148 
Wasted_Col = 119 
Wasted_Row = 24 
Idle = 25565 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25697 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 148 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.005724 
Either_Row_CoL_Bus_Util = 0.006149 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006289 
queue_avg = 0.035736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0357364
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25705 n_act=7 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005569
n_activity=525 dram_eff=0.2743
bk0: 0a 25856i bk1: 0a 25856i bk2: 2a 25844i bk3: 0a 25856i bk4: 1a 25844i bk5: 2a 25844i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 8a 25844i bk11: 3a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951389
Row_Buffer_Locality_read = 0.951389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469828
Bank_Level_Parallism_Col = 1.469027
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469027 

BW Util details:
bwutil = 0.005569 
total_CMD = 25856 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 25624 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25705 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 144 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005569 
Either_Row_CoL_Bus_Util = 0.005840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0344214
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25702 n_act=11 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005531
n_activity=567 dram_eff=0.2522
bk0: 0a 25856i bk1: 1a 25844i bk2: 0a 25856i bk3: 1a 25844i bk4: 2a 25844i bk5: 0a 25856i bk6: 0a 25856i bk7: 1a 25844i bk8: 64a 25791i bk9: 64a 25789i bk10: 3a 25844i bk11: 4a 25844i bk12: 1a 25844i bk13: 0a 25856i bk14: 1a 25844i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392727
Bank_Level_Parallism_Col = 1.396226
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396226 

BW Util details:
bwutil = 0.005531 
total_CMD = 25856 
util_bw = 143 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 25581 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25702 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005531 
Either_Row_CoL_Bus_Util = 0.005956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354657
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25697 n_act=10 n_pre=3 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005647
n_activity=633 dram_eff=0.2306
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 1a 25844i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 9a 25772i bk11: 6a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 0a 25856i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360656
Bank_Level_Parallism_Col = 1.411538
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411538 

BW Util details:
bwutil = 0.005647 
total_CMD = 25856 
util_bw = 146 
Wasted_Col = 123 
Wasted_Row = 36 
Idle = 25551 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25697 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 146 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.005647 
Either_Row_CoL_Bus_Util = 0.006149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343054
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25710 n_act=7 n_pre=1 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005337
n_activity=437 dram_eff=0.3158
bk0: 0a 25856i bk1: 0a 25856i bk2: 1a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25791i bk9: 66a 25764i bk10: 4a 25844i bk11: 2a 25844i bk12: 0a 25856i bk13: 1a 25844i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949275
Row_Buffer_Locality_read = 0.949275
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453390
Bank_Level_Parallism_Col = 1.477064
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477064 

BW Util details:
bwutil = 0.005337 
total_CMD = 25856 
util_bw = 138 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 25620 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25710 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005337 
Either_Row_CoL_Bus_Util = 0.005647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0363165
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25696 n_act=10 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005801
n_activity=626 dram_eff=0.2396
bk0: 0a 25856i bk1: 1a 25844i bk2: 2a 25844i bk3: 2a 25843i bk4: 2a 25844i bk5: 0a 25856i bk6: 3a 25844i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 9a 25844i bk11: 1a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 2a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396364
Bank_Level_Parallism_Col = 1.398496
Bank_Level_Parallism_Ready = 1.046667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398496 

BW Util details:
bwutil = 0.005801 
total_CMD = 25856 
util_bw = 150 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 25581 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25696 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 150 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.005801 
Either_Row_CoL_Bus_Util = 0.006188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0346921
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25712 n_act=6 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005337
n_activity=389 dram_eff=0.3548
bk0: 0a 25856i bk1: 0a 25856i bk2: 0a 25856i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 2a 25843i bk8: 64a 25791i bk9: 64a 25790i bk10: 3a 25843i bk11: 3a 25844i bk12: 2a 25844i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497653
Bank_Level_Parallism_Col = 1.495192
Bank_Level_Parallism_Ready = 1.036232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495192 

BW Util details:
bwutil = 0.005337 
total_CMD = 25856 
util_bw = 138 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 25643 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25712 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 138 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005337 
Either_Row_CoL_Bus_Util = 0.005569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0363552
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25706 n_act=6 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005569
n_activity=498 dram_eff=0.2892
bk0: 0a 25856i bk1: 0a 25856i bk2: 1a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25789i bk9: 64a 25786i bk10: 8a 25844i bk11: 6a 25844i bk12: 0a 25856i bk13: 0a 25856i bk14: 0a 25856i bk15: 1a 25844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495455
Bank_Level_Parallism_Col = 1.493023
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493023 

BW Util details:
bwutil = 0.005569 
total_CMD = 25856 
util_bw = 144 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 25636 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25706 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 144 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005569 
Either_Row_CoL_Bus_Util = 0.005801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343054
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25856 n_nop=25701 n_act=7 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005724
n_activity=549 dram_eff=0.2696
bk0: 1a 25844i bk1: 0a 25856i bk2: 1a 25844i bk3: 0a 25856i bk4: 0a 25856i bk5: 0a 25856i bk6: 0a 25856i bk7: 0a 25856i bk8: 64a 25792i bk9: 64a 25791i bk10: 7a 25844i bk11: 10a 25843i bk12: 1a 25844i bk13: 0a 25856i bk14: 0a 25856i bk15: 0a 25856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952703
Row_Buffer_Locality_read = 0.952703
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444444
Bank_Level_Parallism_Col = 1.442982
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442982 

BW Util details:
bwutil = 0.005724 
total_CMD = 25856 
util_bw = 148 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 25622 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25856 
n_nop = 25701 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 148 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005724 
Either_Row_CoL_Bus_Util = 0.005995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0358524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 171, Miss = 74, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 168, Miss = 72, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 70, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 169, Miss = 73, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 187, Miss = 77, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 172, Miss = 75, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 76, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 166, Miss = 69, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 76, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 172, Miss = 74, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 164, Miss = 68, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 171, Miss = 74, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 168, Miss = 69, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 169, Miss = 72, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 169, Miss = 73, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 182, Miss = 78, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 171, Miss = 72, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 176, Miss = 80, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 171, Miss = 70, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 165, Miss = 68, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 169, Miss = 73, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 166, Miss = 70, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 176, Miss = 72, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 164, Miss = 68, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 174, Miss = 77, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 171, Miss = 75, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 168, Miss = 72, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 177, Miss = 71, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 178, Miss = 81, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 173, Miss = 77, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 178, Miss = 79, Miss_rate = 0.444, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 174, Miss = 77, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 174, Miss = 78, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 172, Miss = 70, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 176, Miss = 73, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 168, Miss = 72, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 169, Miss = 72, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 170, Miss = 74, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 164, Miss = 68, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 166, Miss = 70, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 170, Miss = 74, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 174, Miss = 76, Miss_rate = 0.437, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 163, Miss = 67, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 166, Miss = 70, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 171, Miss = 74, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 168, Miss = 70, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 175, Miss = 78, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10866
L2_total_cache_misses = 4631
L2_total_cache_miss_rate = 0.4262
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10866
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=10866
icnt_total_pkts_simt_to_mem=10866
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10866
Req_Network_cycles = 44017
Req_Network_injected_packets_per_cycle =       0.2469 
Req_Network_conflicts_per_cycle =       0.0596
Req_Network_conflicts_per_cycle_util =       2.5725
Req_Bank_Level_Parallism =      10.6529
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 10866
Reply_Network_cycles = 44017
Reply_Network_injected_packets_per_cycle =        0.2469
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       0.1860
Reply_Bank_Level_Parallism =      10.4180
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0031
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 122089 (inst/sec)
gpgpu_simulation_rate = 1572 (cycle/sec)
gpgpu_silicon_slowdown = 920483x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5424
gpu_sim_insn = 725068
gpu_ipc =     133.6777
gpu_tot_sim_cycle = 49441
gpu_tot_sim_insn = 4143574
gpu_tot_ipc =      83.8085
gpu_tot_issued_cta = 768
gpu_occupancy = 33.4354% 
gpu_tot_occupancy = 18.9817% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3776
partiton_level_parallism_total  =       0.2612
partiton_level_parallism_util =      17.5043
partiton_level_parallism_util_total  =      11.3580
L2_BW  =      17.4835 GB/Sec
L2_BW_total  =      12.0946 GB/Sec
gpu_total_sim_rate=133663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 307, Miss = 232, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 219, Miss = 190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 208, Miss = 184, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 172, Miss = 167, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 225, Miss = 195, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 172, Miss = 168, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 230, Miss = 196, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 168, Miss = 165, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 172, Miss = 169, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 184, Miss = 173, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 196, Miss = 180, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 265, Miss = 212, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 180, Miss = 171, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 203, Miss = 184, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 188, Miss = 176, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 184, Miss = 173, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 180, Miss = 171, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 168, Miss = 166, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 172, Miss = 167, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 232, Miss = 198, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 252, Miss = 205, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 238, Miss = 202, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 250, Miss = 204, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 276, Miss = 217, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 235, Miss = 198, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 239, Miss = 201, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 188, Miss = 176, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 242, Miss = 203, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 176, Miss = 169, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 215, Miss = 187, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 262, Miss = 212, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 172, Miss = 167, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 226, Miss = 193, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 243, Miss = 200, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 254, Miss = 205, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 164, Miss = 156, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 203, Miss = 174, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 220, Miss = 181, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 152, Miss = 149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 186, Miss = 168, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 206, Miss = 175, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 235, Miss = 188, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 205, Miss = 173, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 200, Miss = 173, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 252, Miss = 196, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 152, Miss = 149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 297, Miss = 221, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 174, Miss = 160, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 356, Miss = 246, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 198, Miss = 174, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 167, Miss = 157, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 333, Miss = 235, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 164, Miss = 156, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 200, Miss = 173, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 152, Miss = 149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 234, Miss = 188, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 188, Miss = 167, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 152, Miss = 150, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 233, Miss = 191, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 156, Miss = 151, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 222, Miss = 184, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 325, Miss = 232, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 160, Miss = 154, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16335
	L1D_total_cache_misses = 14380
	L1D_total_cache_miss_rate = 0.8803
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
280, 90, 75, 184, 75, 75, 75, 75, 90, 75, 75, 75, 90, 90, 184, 75, 51, 51, 66, 66, 51, 51, 51, 51, 51, 51, 51, 66, 66, 51, 51, 66, 
gpgpu_n_tot_thrd_icount = 4143574
gpgpu_n_tot_w_icount = 168795
gpgpu_n_stall_shd_mem = 2
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12914
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104115	W0_Idle:554407	W0_Scoreboard:675531	W1:13908	W2:632	W3:15	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:1	W30:32	W31:344	W32:128647
single_issue_nums: WS0:42738	WS1:42785	WS2:41110	WS3:42162	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103312 {8:12914,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516560 {40:12914,}
maxmflatency = 403 
max_icnt2mem_latency = 34 
maxmrqlatency = 39 
max_icnt2sh_latency = 3 
averagemflatency = 252 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:355 	1062 	480 	1199 	1214 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8278 	4636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	12892 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         1         0         0         0        64         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         0         2         0         0        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         1         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5958         0         0         0      6021      5997         0      5342      5344      9403      6342         0      6606         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650      6906      5936      6693         0 
dram[2]:      5580         0         0      5992      5561      5971      5634      5644      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0      5590         0         0         0      5557      5964         0      5341      5339      6308      6359         0         0      6679         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128      6647         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487      7069         0      6642      6705      6701 
dram[6]:         0         0      6029         0         0      5934         0      5643      5342      5344      6313      7630         0         0      6964         0 
dram[7]:         0      5578      5970         0         0      5549         0         0      5341      5339      7377      7819         0      6630      6007         0 
dram[8]:         0      5554         0         0         0         0         0      5605      5342      5344      7959      6605         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339      6351      6363         0      6696      5963      6693 
dram[10]:      5583         0         0         0         0         0      5645         0      5342      5344      6651      6329      6673      6684      9565         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339      6300      7634      6690         0      6662         0 
dram[12]:         0         0      5585         0         0      5570      5597      5641      5342      5344      6716      6308         0         0      7471      6664 
dram[13]:         0         0         0         0         0         0      5627         0      5341      5339      9404      6293         0         0         0         0 
dram[14]:         0      5941         0         0         0         0      6019         0      5342      5344      6320      6291         0      6506         0      6688 
dram[15]:         0      5942         0      5951         0         0         0         0      5341      5339      7662      8076         0         0         0         0 
dram[16]:         0         0         0      5561      5604      5610      6012         0      5342      5344      7052      7072      5952         0         0         0 
dram[17]:         0         0      5563         0      5958         0         0         0      5341      5339      6947      9145         0         0         0         0 
dram[18]:         0         0         0         0      5600         0         0      5648      5342      5344      9847     11422      6593         0      6002      5949 
dram[19]:         0      5591      5941         0         0      5621      5639      6016      5341      5339      7061      7118      6655         0         0         0 
dram[20]:      5577      5583         0         0         0      6007      5633      5632      5342      5344      7516         0      6889         0      6712         0 
dram[21]:         0         0         0         0      6026      5626      5963      5633      5341      5339      9117      6605         0      5935      6957      6685 
dram[22]:         0      5597      5549      5551      5975         0      5633         0      5342      5344      6358      6284         0         0         0      6690 
dram[23]:         0         0         0         0         0         0         0      6010      5341      5339      6305      6430      7028         0      6000      5980 
dram[24]:         0         0      5586         0      5626      6012         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0      5571         0      5970      6014         0         0      5627      5341      5339      7562      7073      6633         0      6947      6700 
dram[26]:         0         0         0         0         0      5585         0         0      5342      5344      5963      7127         0      6651         0      7058 
dram[27]:         0         0      5578         0         0         0         0         0      5341      5339      8615      8228         0      6656         0         0 
dram[28]:         0      5556      5957      5580      5574         0      5942         0      5342      5344      8962      8241         0         0         0      5983 
dram[29]:         0         0         0         0         0         0         0      5607      5341      5339      7103      8262      6643         0         0         0 
dram[30]:         0         0      8195         0         0         0         0         0      5342      5344      6301      7477         0         0         0      6708 
dram[31]:      5700         0      6007         0         0         0         0         0      5341      5339      7920      8917      6679         0         0         0 
average row accesses per activate:
dram[0]:      -nan  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan 64.000000 64.000000  1.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  5.000000  1.000000  1.000000  2.000000      -nan 
dram[2]:  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000 64.000000 64.000000  8.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan  1.000000      -nan      -nan      -nan  1.000000  4.000000      -nan 64.000000 64.000000  7.000000  5.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  4.000000  1.000000      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  3.000000      -nan  1.000000  1.000000  2.000000 
dram[6]:      -nan      -nan  2.000000      -nan      -nan  2.000000      -nan  1.000000 64.000000 64.000000  3.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[7]:      -nan  1.500000  2.000000      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  5.000000  8.000000      -nan  1.000000  2.000000      -nan 
dram[8]:      -nan  3.000000      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  6.000000  6.000000      -nan  1.000000  1.000000  1.000000 
dram[10]:  1.500000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  5.000000  4.000000  1.000000  1.000000  1.000000      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000  8.000000  8.000000  1.000000      -nan  1.000000      -nan 
dram[12]:      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 64.000000 64.000000 10.000000  8.000000      -nan      -nan  1.000000  1.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan 64.000000 64.000000  5.000000  4.000000      -nan  1.000000      -nan  1.000000 
dram[15]:      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan  1.000000  2.000000  1.000000  3.000000      -nan 33.000000 64.000000  4.000000  5.000000  4.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan 64.000000 64.000000  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000 64.000000 64.000000  6.000000  1.000000  2.000000      -nan  2.000000  1.000000 
dram[19]:      -nan  1.000000  2.000000      -nan      -nan  1.500000  1.000000  2.000000 64.000000 64.000000  5.000000  8.000000  2.000000      -nan      -nan      -nan 
dram[20]:  1.500000  1.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 64.000000 32.500000  6.000000      -nan  1.000000      -nan  1.000000      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000 32.500000 64.000000  6.000000  4.000000      -nan  2.000000  1.000000  1.000000 
dram[22]:      -nan  1.000000  1.000000  1.000000  2.000000      -nan  1.000000      -nan 64.000000 64.000000  4.000000  7.000000      -nan      -nan      -nan  1.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000  4.000000  8.000000  1.000000      -nan  2.000000  1.000000 
dram[24]:      -nan      -nan  2.000000      -nan  1.000000  2.000000      -nan      -nan 64.000000 64.000000  8.000000  3.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan  1.000000      -nan  1.000000  2.000000      -nan      -nan  1.000000 64.000000 64.000000  3.000000  4.000000  1.000000      -nan  1.000000  1.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  2.250000  6.000000      -nan  1.000000      -nan  1.000000 
dram[27]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 33.000000  4.000000  2.000000      -nan  1.000000      -nan      -nan 
dram[28]:      -nan  1.000000  2.000000  2.000000  2.000000      -nan  3.000000      -nan 64.000000 64.000000  9.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 64.000000  3.000000  3.000000  2.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  8.000000  6.000000      -nan      -nan      -nan  1.000000 
dram[31]:  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  7.000000 10.000000  1.000000      -nan      -nan      -nan 
average row locality = 4631/274 = 16.901461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         2         0         0         0         2         4         0        64        64         1         8         0         1         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         4         5         1         3         2         0 
dram[2]:         1         0         0         2         1         1         1         1        64        64         8         8         0         1         0         0 
dram[3]:         0         1         0         0         0         1         4         0        64        64         7         5         0         0         1         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         5         4         1         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         5         3         0         1         1         2 
dram[6]:         0         0         2         0         0         2         0         1        64        64         3         1         0         0         1         0 
dram[7]:         0         3         2         0         0         1         0         0        64        64         5         8         0         1         2         0 
dram[8]:         0         3         0         0         0         0         0         1        64        64         5         2         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         6         6         0         1         1         1 
dram[10]:         3         0         0         0         0         0         2         0        64        64         5         4         1         1         1         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         8         8         1         0         1         0 
dram[12]:         0         0         1         0         0         1         1         1        64        64        10         8         0         0         1         1 
dram[13]:         0         0         0         0         0         0         1         0        64        64         3         6         0         0         0         0 
dram[14]:         0         2         0         0         0         0         2         0        64        64         5         4         0         1         0         1 
dram[15]:         0         1         0         2         0         0         0         0        64        64         3         6         0         0         0         0 
dram[16]:         0         0         0         1         4         1         3         0        66        64         4         5         4         0         0         0 
dram[17]:         0         0         1         0         2         0         0         0        64        64         6         4         0         0         0         0 
dram[18]:         0         0         0         0         1         0         0         1        64        64         6         1         2         0         2         1 
dram[19]:         0         1         2         0         0         3         1         2        64        64         5         8         2         0         0         0 
dram[20]:         3         1         0         0         0         2         4         1        64        65         6         0         1         0         1         0 
dram[21]:         0         0         0         0         1         1         1         2        65        64         6         4         0         2         1         1 
dram[22]:         0         1         1         1         2         0         1         0        64        64         4         7         0         0         0         1 
dram[23]:         0         0         0         0         0         0         0         2        64        65         4         8         2         0         2         1 
dram[24]:         0         0         2         0         1         2         0         0        64        64         8         3         0         0         0         0 
dram[25]:         0         1         0         1         2         0         0         1        64        64         3         4         1         0         1         1 
dram[26]:         0         0         0         0         0         1         0         0        64        64         9         6         0         1         0         1 
dram[27]:         0         0         1         0         0         0         0         0        64        66         4         2         0         1         0         0 
dram[28]:         0         1         2         2         2         0         3         0        64        64         9         1         0         0         0         2 
dram[29]:         0         0         0         0         0         0         0         2        64        64         3         3         2         0         0         0 
dram[30]:         0         0         1         0         0         0         0         0        64        64         8         6         0         0         0         1 
dram[31]:         1         0         1         0         0         0         0         0        64        64         7        10         1         0         0         0 
total dram reads = 4631
min_bank_accesses = 0!
chip skew: 152/138 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none         325    none      none      none         325       326    none         721       715       336       341    none         336    none      none  
dram[1]:     none      none      none      none      none      none      none      none         719       707       366       381       335       348       326    none  
dram[2]:        335    none      none         325       336       335       336       335       722       715       651       340    none         336    none      none  
dram[3]:     none         335    none      none      none         334       319    none         719       707       317       318    none      none         335    none  
dram[4]:     none      none      none      none      none      none      none      none         721       715       318       366       336    none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         719       708       318       383    none         336       336       325
dram[6]:     none      none         325    none      none         324    none         334       722       716       321       335    none      none         335    none  
dram[7]:     none         335       325    none      none         335    none      none         719       707       355       340    none         336       324    none  
dram[8]:     none         326    none      none      none      none      none         336       720       715       369       325    none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         720       708       389       380    none         337       334       336
dram[10]:        335    none      none      none      none      none         345    none         721       717       318       366       335       335       335    none  
dram[11]:        335    none      none         335    none      none         335    none         719       708       316       504       335    none         335    none  
dram[12]:     none      none         335    none      none         335       334       335       722       716       372       317    none      none         336       336
dram[13]:     none      none      none      none      none      none         335    none         720       706       633       370    none      none      none      none  
dram[14]:     none         324    none      none      none      none         325    none         722       716       323       319    none         334    none         336
dram[15]:     none         337    none         325    none      none      none      none         719       707       321       567    none      none      none      none  
dram[16]:     none      none      none         336       330       335       323    none         710       716       366       319       319    none      none      none  
dram[17]:     none      none         334    none         324    none      none      none         719       707       318       320    none      none      none      none  
dram[18]:     none      none      none      none         336    none      none         334       722       716       679       336       325    none         325       336
dram[19]:     none         336       324    none      none         335       335       325       719       707       318       340       325    none      none      none  
dram[20]:        335       335    none      none      none         325       334       334       722       710       318    none         335    none         335    none  
dram[21]:     none      none      none      none         334       335       335       332       713       708       426       319    none         324       335       335
dram[22]:     none         335       335       340       324    none         335    none         722       716       319       344    none      none      none         335
dram[23]:     none      none      none      none      none      none      none         324       719       702       319       457       345    none         325       335
dram[24]:     none      none         324    none         335       325    none      none         721       715       340       696    none      none      none      none  
dram[25]:     none         335    none         335       324    none      none         335       719       707       384       319       335    none         335       335
dram[26]:     none      none      none      none      none         335    none      none         721       715       330       349    none         335    none         335
dram[27]:     none      none         335    none      none      none      none      none         719       697       319       325    none         335    none      none  
dram[28]:     none         334       325       334       324    none         322    none         722       715       358       335    none      none      none         325
dram[29]:     none      none      none      none      none      none      none         336       718       708       323       321       325    none      none      none  
dram[30]:     none      none         335    none      none      none      none      none         721       715       316       349    none      none      none         335
dram[31]:        335    none         336    none      none      none      none      none         718       707       344       354       335    none      none      none  
maximum mf latency per bank:
dram[0]:          0       335         0         0         0       335       339         0       403       371       336       335         0       336         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335       335       356       339         0
dram[2]:        335         0         0       335       336       335       336       335       403       371       335       335         0       336         0         0
dram[3]:          0       335         0         0         0       334       334         0       379       354       335       334         0         0       335         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335       336         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335       336         0       336       336       335
dram[6]:          0         0       336         0         0       334         0       334       403       371       334       335         0         0       335         0
dram[7]:          0       356       335         0         0       335         0         0       379       355       334       335         0       336       335         0
dram[8]:          0       336         0         0         0         0         0       336       403       371       334       335         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360       335       335         0       337       334       336
dram[10]:        356         0         0         0         0         0       356         0       403       371       335       335       335       335       335         0
dram[11]:        335         0         0       335         0         0       335         0       379       354       335       334       335         0       335         0
dram[12]:          0         0       335         0         0       335       334       335       403       371       336       336         0         0       336       336
dram[13]:          0         0         0         0         0         0       335         0       379       354       335       336         0         0         0         0
dram[14]:          0       335         0         0         0         0       335         0       403       371       339       336         0       334         0       336
dram[15]:          0       337         0       335         0         0         0         0       379       354       335       335         0         0         0         0
dram[16]:          0         0         0       336       356       335       336         0       403       371       336       335       334         0         0         0
dram[17]:          0         0       334         0       334         0         0         0       379       354       335       335         0         0         0         0
dram[18]:          0         0         0         0       336         0         0       334       403       371       334       336       335         0       335       336
dram[19]:          0       336       335         0         0       356       335       336       379       354       335       335       335         0         0         0
dram[20]:        356       335         0         0         0       336       356       334       403       371       336         0       335         0       335         0
dram[21]:          0         0         0         0       334       335       335       335       379       355       335       335         0       334       335       335
dram[22]:          0       335       335       340       334         0       335         0       403       371       335       334         0         0         0       335
dram[23]:          0         0         0         0         0         0         0       334       379       356       335       336       356         0       336       335
dram[24]:          0         0       334         0       335       335         0         0       403       371       336       336         0         0         0         0
dram[25]:          0       335         0       335       334         0         0       335       379       354       336       334       335         0       335       335
dram[26]:          0         0         0         0         0       335         0         0       403       371       355       336         0       335         0       335
dram[27]:          0         0       335         0         0         0         0         0       379       356       335       335         0       335         0         0
dram[28]:          0       334       336       335       335         0       336         0       403       371       334       335         0         0         0       336
dram[29]:          0         0         0         0         0         0         0       338       379       355       336       335       336         0         0         0
dram[30]:          0         0       335         0         0         0         0         0       403       371       334       336         0         0         0       335
dram[31]:        335         0       336         0         0         0         0         0       379       355       334       335       335         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28890 n_act=8 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005027
n_activity=522 dram_eff=0.2797
bk0: 0a 29043i bk1: 2a 29031i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 2a 29031i bk6: 4a 29030i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 1a 29031i bk11: 8a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.945205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447155
Bank_Level_Parallism_Col = 1.441667
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441667 

BW Util details:
bwutil = 0.005027 
total_CMD = 29043 
util_bw = 146 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 28797 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28890 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 146 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.005027 
Either_Row_CoL_Bus_Util = 0.005268 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.006536 
queue_avg = 0.030954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0309541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28889 n_act=9 n_pre=2 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004924
n_activity=535 dram_eff=0.2673
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28978i bk9: 64a 28976i bk10: 4a 29031i bk11: 5a 29031i bk12: 1a 29031i bk13: 3a 28983i bk14: 2a 29029i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937063
Row_Buffer_Locality_read = 0.937063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447368
Bank_Level_Parallism_Col = 1.480851
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480851 

BW Util details:
bwutil = 0.004924 
total_CMD = 29043 
util_bw = 143 
Wasted_Col = 99 
Wasted_Row = 24 
Idle = 28777 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28889 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.004924 
Either_Row_CoL_Bus_Util = 0.005302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28880 n_act=11 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005234
n_activity=659 dram_eff=0.2307
bk0: 1a 29031i bk1: 0a 29043i bk2: 0a 29043i bk3: 2a 29031i bk4: 1a 29031i bk5: 1a 29031i bk6: 1a 29031i bk7: 1a 29031i bk8: 64a 28976i bk9: 64a 28973i bk10: 8a 29031i bk11: 8a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422939
Bank_Level_Parallism_Col = 1.416974
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413284 

BW Util details:
bwutil = 0.005234 
total_CMD = 29043 
util_bw = 152 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 28764 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28880 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 152 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.005234 
Either_Row_CoL_Bus_Util = 0.005612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28888 n_act=8 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005061
n_activity=568 dram_eff=0.2588
bk0: 0a 29043i bk1: 1a 29031i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 1a 29031i bk6: 4a 29031i bk7: 0a 29043i bk8: 64a 28978i bk9: 64a 28976i bk10: 7a 29031i bk11: 5a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 1a 29031i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945578
Row_Buffer_Locality_read = 0.945578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438525
Bank_Level_Parallism_Col = 1.438819
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438819 

BW Util details:
bwutil = 0.005061 
total_CMD = 29043 
util_bw = 147 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 28799 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28888 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 147 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.005061 
Either_Row_CoL_Bus_Util = 0.005337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315739
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28900 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004752
n_activity=392 dram_eff=0.352
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28975i bk9: 64a 28974i bk10: 5a 29031i bk11: 4a 29031i bk12: 1a 29031i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532020
Bank_Level_Parallism_Col = 1.527638
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527638 

BW Util details:
bwutil = 0.004752 
total_CMD = 29043 
util_bw = 138 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 28840 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28900 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.004752 
Either_Row_CoL_Bus_Util = 0.004924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0301622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28896 n_act=7 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00482
n_activity=452 dram_eff=0.3097
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28971i bk9: 64a 28970i bk10: 5a 29031i bk11: 3a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 1a 29031i bk15: 2a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.534247
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534247 

BW Util details:
bwutil = 0.004820 
total_CMD = 29043 
util_bw = 140 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 28818 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28896 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 140 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.004820 
Either_Row_CoL_Bus_Util = 0.005061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0312296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28897 n_act=8 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004752
n_activity=474 dram_eff=0.2911
bk0: 0a 29043i bk1: 0a 29043i bk2: 2a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 2a 29031i bk6: 0a 29043i bk7: 1a 29031i bk8: 64a 28976i bk9: 64a 28973i bk10: 3a 29031i bk11: 1a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 1a 29031i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457983
Bank_Level_Parallism_Col = 1.458874
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458874 

BW Util details:
bwutil = 0.004752 
total_CMD = 29043 
util_bw = 138 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 28805 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28897 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.004752 
Either_Row_CoL_Bus_Util = 0.005027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28882 n_act=10 n_pre=1 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005165
n_activity=591 dram_eff=0.2538
bk0: 0a 29043i bk1: 3a 29007i bk2: 2a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 1a 29031i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28972i bk9: 64a 28972i bk10: 5a 29031i bk11: 8a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 2a 29031i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492537
Bank_Level_Parallism_Col = 1.451737
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451737 

BW Util details:
bwutil = 0.005165 
total_CMD = 29043 
util_bw = 150 
Wasted_Col = 117 
Wasted_Row = 1 
Idle = 28775 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28882 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 1 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 150 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.005165 
Either_Row_CoL_Bus_Util = 0.005544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0309885
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28898 n_act=6 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004786
n_activity=395 dram_eff=0.3519
bk0: 0a 29043i bk1: 3a 29029i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 1a 29031i bk8: 64a 28977i bk9: 64a 28974i bk10: 5a 29031i bk11: 2a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.956835
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497630
Bank_Level_Parallism_Ready = 1.050360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497630 

BW Util details:
bwutil = 0.004786 
total_CMD = 29043 
util_bw = 139 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 28827 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28898 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 139 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.004786 
Either_Row_CoL_Bus_Util = 0.004993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0294047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28893 n_act=7 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004924
n_activity=424 dram_eff=0.3373
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28974i bk9: 64a 28972i bk10: 6a 29031i bk11: 6a 29030i bk12: 0a 29043i bk13: 1a 29030i bk14: 1a 29031i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951049
Row_Buffer_Locality_read = 0.951049
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604651
Bank_Level_Parallism_Col = 1.587678
Bank_Level_Parallism_Ready = 1.055944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587678 

BW Util details:
bwutil = 0.004924 
total_CMD = 29043 
util_bw = 143 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 28828 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28893 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 143 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.004924 
Either_Row_CoL_Bus_Util = 0.005165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0331233
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28885 n_act=11 n_pre=2 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004993
n_activity=645 dram_eff=0.2248
bk0: 3a 29007i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 2a 29007i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 5a 29031i bk11: 4a 29031i bk12: 1a 29031i bk13: 1a 29031i bk14: 1a 29031i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924138
Row_Buffer_Locality_read = 0.924138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.348534
Bank_Level_Parallism_Col = 1.380952
Bank_Level_Parallism_Ready = 1.055172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380952 

BW Util details:
bwutil = 0.004993 
total_CMD = 29043 
util_bw = 145 
Wasted_Col = 138 
Wasted_Row = 24 
Idle = 28736 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28885 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 145 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.004993 
Either_Row_CoL_Bus_Util = 0.005440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.031505
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28885 n_act=9 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00513
n_activity=605 dram_eff=0.2463
bk0: 1a 29031i bk1: 0a 29043i bk2: 0a 29043i bk3: 1a 29031i bk4: 0a 29043i bk5: 0a 29043i bk6: 1a 29031i bk7: 0a 29043i bk8: 64a 28974i bk9: 64a 28974i bk10: 8a 29031i bk11: 8a 29031i bk12: 1a 29031i bk13: 0a 29043i bk14: 1a 29031i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939597
Row_Buffer_Locality_read = 0.939597
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426923
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.005130 
total_CMD = 29043 
util_bw = 149 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 28783 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28885 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 149 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.005130 
Either_Row_CoL_Bus_Util = 0.005440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0326757
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28881 n_act=10 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005234
n_activity=621 dram_eff=0.2448
bk0: 0a 29043i bk1: 0a 29043i bk2: 1a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 1a 29031i bk6: 1a 29031i bk7: 1a 29031i bk8: 64a 28976i bk9: 64a 28973i bk10: 10a 29031i bk11: 8a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 1a 29031i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934211
Row_Buffer_Locality_read = 0.934211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447368
Bank_Level_Parallism_Col = 1.440154
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420849 

BW Util details:
bwutil = 0.005234 
total_CMD = 29043 
util_bw = 152 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 28777 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28881 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 152 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.005234 
Either_Row_CoL_Bus_Util = 0.005578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305409
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28900 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004752
n_activity=379 dram_eff=0.3641
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 1a 29031i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28976i bk10: 3a 29031i bk11: 6a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.551546
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551546 

BW Util details:
bwutil = 0.004752 
total_CMD = 29043 
util_bw = 138 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 28845 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28900 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.004752 
Either_Row_CoL_Bus_Util = 0.004924 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.031023
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28892 n_act=8 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004924
n_activity=503 dram_eff=0.2843
bk0: 0a 29043i bk1: 2a 29031i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 2a 29031i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 5a 29030i bk11: 4a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 0a 29043i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944056
Row_Buffer_Locality_read = 0.944056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446721
Bank_Level_Parallism_Col = 1.447257
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447257 

BW Util details:
bwutil = 0.004924 
total_CMD = 29043 
util_bw = 143 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 28799 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28892 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 143 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.004924 
Either_Row_CoL_Bus_Util = 0.005199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0309541
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28897 n_act=6 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00482
n_activity=407 dram_eff=0.344
bk0: 0a 29043i bk1: 1a 29031i bk2: 0a 29043i bk3: 2a 29031i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28977i bk9: 64a 28973i bk10: 3a 29031i bk11: 6a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572816
Bank_Level_Parallism_Col = 1.564356
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564356 

BW Util details:
bwutil = 0.004820 
total_CMD = 29043 
util_bw = 140 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 28837 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28897 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 140 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.004820 
Either_Row_CoL_Bus_Util = 0.005027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0316083
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28878 n_act=11 n_pre=2 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005234
n_activity=614 dram_eff=0.2476
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 1a 29031i bk4: 4a 29007i bk5: 1a 29031i bk6: 3a 29030i bk7: 0a 29043i bk8: 66a 28952i bk9: 64a 28973i bk10: 4a 29031i bk11: 5a 29031i bk12: 4a 29031i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475524
Bank_Level_Parallism_Col = 1.458333
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458333 

BW Util details:
bwutil = 0.005234 
total_CMD = 29043 
util_bw = 152 
Wasted_Col = 120 
Wasted_Row = 14 
Idle = 28757 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28878 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 152 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.005234 
Either_Row_CoL_Bus_Util = 0.005681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306098
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28896 n_act=6 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004855
n_activity=454 dram_eff=0.3106
bk0: 0a 29043i bk1: 0a 29043i bk2: 1a 29031i bk3: 0a 29043i bk4: 2a 29031i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28978i bk9: 64a 28976i bk10: 6a 29031i bk11: 4a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497608
Bank_Level_Parallism_Ready = 1.049645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497608 

BW Util details:
bwutil = 0.004855 
total_CMD = 29043 
util_bw = 141 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 28829 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28896 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 141 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.004855 
Either_Row_CoL_Bus_Util = 0.005061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315739
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28892 n_act=9 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004889
n_activity=521 dram_eff=0.2726
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 1a 29031i bk5: 0a 29043i bk6: 0a 29043i bk7: 1a 29031i bk8: 64a 28976i bk9: 64a 28973i bk10: 6a 29031i bk11: 1a 29031i bk12: 2a 29031i bk13: 0a 29043i bk14: 2a 29031i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936620
Row_Buffer_Locality_read = 0.936620
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429134
Bank_Level_Parallism_Col = 1.430894
Bank_Level_Parallism_Ready = 1.049296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.430894 

BW Util details:
bwutil = 0.004889 
total_CMD = 29043 
util_bw = 142 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 28789 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28892 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 142 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.004889 
Either_Row_CoL_Bus_Util = 0.005199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305409
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28879 n_act=11 n_pre=1 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005234
n_activity=662 dram_eff=0.2296
bk0: 0a 29043i bk1: 1a 29031i bk2: 2a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 3a 29007i bk6: 1a 29031i bk7: 2a 29031i bk8: 64a 28978i bk9: 64a 28976i bk10: 5a 29031i bk11: 8a 29031i bk12: 2a 29031i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437722
Bank_Level_Parallism_Col = 1.393382
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393382 

BW Util details:
bwutil = 0.005234 
total_CMD = 29043 
util_bw = 152 
Wasted_Col = 128 
Wasted_Row = 1 
Idle = 28762 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28879 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 152 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.005234 
Either_Row_CoL_Bus_Util = 0.005647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315739
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28879 n_act=13 n_pre=3 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005096
n_activity=635 dram_eff=0.2331
bk0: 3a 29007i bk1: 1a 29031i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 2a 29031i bk6: 4a 29006i bk7: 1a 29031i bk8: 64a 28976i bk9: 65a 28949i bk10: 6a 29031i bk11: 0a 29043i bk12: 1a 29031i bk13: 0a 29043i bk14: 1a 29031i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912162
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427673
Bank_Level_Parallism_Col = 1.384880
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384880 

BW Util details:
bwutil = 0.005096 
total_CMD = 29043 
util_bw = 148 
Wasted_Col = 154 
Wasted_Row = 16 
Idle = 28725 

BW Util Bottlenecks: 
RCDc_limit = 153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28879 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 148 
Row_Bus_Util =  0.000551 
CoL_Bus_Util = 0.005096 
Either_Row_CoL_Bus_Util = 0.005647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0308508
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28882 n_act=12 n_pre=1 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005096
n_activity=632 dram_eff=0.2342
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 1a 29031i bk5: 1a 29031i bk6: 1a 29031i bk7: 2a 29030i bk8: 65a 28954i bk9: 64a 28977i bk10: 6a 29031i bk11: 4a 29031i bk12: 0a 29043i bk13: 2a 29031i bk14: 1a 29031i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918919
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410959
Bank_Level_Parallism_Col = 1.424354
Bank_Level_Parallism_Ready = 1.033784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424354 

BW Util details:
bwutil = 0.005096 
total_CMD = 29043 
util_bw = 148 
Wasted_Col = 132 
Wasted_Row = 12 
Idle = 28751 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28882 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 148 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.005096 
Either_Row_CoL_Bus_Util = 0.005544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0321936
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28887 n_act=10 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005027
n_activity=561 dram_eff=0.2602
bk0: 0a 29043i bk1: 1a 29031i bk2: 1a 29031i bk3: 1a 29029i bk4: 2a 29031i bk5: 0a 29043i bk6: 1a 29031i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 4a 29031i bk11: 7a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465385
Bank_Level_Parallism_Col = 1.456349
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456349 

BW Util details:
bwutil = 0.005027 
total_CMD = 29043 
util_bw = 146 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 28783 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28887 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 146 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.005027 
Either_Row_CoL_Bus_Util = 0.005371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305409
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28884 n_act=10 n_pre=2 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005096
n_activity=617 dram_eff=0.2399
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 2a 29031i bk8: 64a 28977i bk9: 65a 28950i bk10: 4a 29031i bk11: 8a 29031i bk12: 2a 29007i bk13: 0a 29043i bk14: 2a 29031i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932432
Row_Buffer_Locality_read = 0.932432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384880
Bank_Level_Parallism_Col = 1.411538
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411538 

BW Util details:
bwutil = 0.005096 
total_CMD = 29043 
util_bw = 148 
Wasted_Col = 119 
Wasted_Row = 24 
Idle = 28752 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28884 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 148 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.005096 
Either_Row_CoL_Bus_Util = 0.005475 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.006289 
queue_avg = 0.031815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0318149
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28892 n_act=7 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004958
n_activity=525 dram_eff=0.2743
bk0: 0a 29043i bk1: 0a 29043i bk2: 2a 29031i bk3: 0a 29043i bk4: 1a 29031i bk5: 2a 29031i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 8a 29031i bk11: 3a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951389
Row_Buffer_Locality_read = 0.951389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469828
Bank_Level_Parallism_Col = 1.469027
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469027 

BW Util details:
bwutil = 0.004958 
total_CMD = 29043 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 28811 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28892 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 144 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.004958 
Either_Row_CoL_Bus_Util = 0.005199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306442
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28889 n_act=11 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004924
n_activity=567 dram_eff=0.2522
bk0: 0a 29043i bk1: 1a 29031i bk2: 0a 29043i bk3: 1a 29031i bk4: 2a 29031i bk5: 0a 29043i bk6: 0a 29043i bk7: 1a 29031i bk8: 64a 28978i bk9: 64a 28976i bk10: 3a 29031i bk11: 4a 29031i bk12: 1a 29031i bk13: 0a 29043i bk14: 1a 29031i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392727
Bank_Level_Parallism_Col = 1.396226
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396226 

BW Util details:
bwutil = 0.004924 
total_CMD = 29043 
util_bw = 143 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 28768 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28889 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.004924 
Either_Row_CoL_Bus_Util = 0.005302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315739
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28884 n_act=10 n_pre=3 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005027
n_activity=633 dram_eff=0.2306
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 1a 29031i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 9a 28959i bk11: 6a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 0a 29043i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360656
Bank_Level_Parallism_Col = 1.411538
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411538 

BW Util details:
bwutil = 0.005027 
total_CMD = 29043 
util_bw = 146 
Wasted_Col = 123 
Wasted_Row = 36 
Idle = 28738 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28884 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 146 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.005027 
Either_Row_CoL_Bus_Util = 0.005475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305409
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28897 n_act=7 n_pre=1 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004752
n_activity=437 dram_eff=0.3158
bk0: 0a 29043i bk1: 0a 29043i bk2: 1a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28978i bk9: 66a 28951i bk10: 4a 29031i bk11: 2a 29031i bk12: 0a 29043i bk13: 1a 29031i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949275
Row_Buffer_Locality_read = 0.949275
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453390
Bank_Level_Parallism_Col = 1.477064
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477064 

BW Util details:
bwutil = 0.004752 
total_CMD = 29043 
util_bw = 138 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 28807 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28897 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.004752 
Either_Row_CoL_Bus_Util = 0.005027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0323314
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28883 n_act=10 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005165
n_activity=626 dram_eff=0.2396
bk0: 0a 29043i bk1: 1a 29031i bk2: 2a 29031i bk3: 2a 29030i bk4: 2a 29031i bk5: 0a 29043i bk6: 3a 29031i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 9a 29031i bk11: 1a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 2a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396364
Bank_Level_Parallism_Col = 1.398496
Bank_Level_Parallism_Ready = 1.046667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398496 

BW Util details:
bwutil = 0.005165 
total_CMD = 29043 
util_bw = 150 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 28768 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28883 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 150 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.005165 
Either_Row_CoL_Bus_Util = 0.005509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0308852
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28899 n_act=6 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004752
n_activity=389 dram_eff=0.3548
bk0: 0a 29043i bk1: 0a 29043i bk2: 0a 29043i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 2a 29030i bk8: 64a 28978i bk9: 64a 28977i bk10: 3a 29030i bk11: 3a 29031i bk12: 2a 29031i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497653
Bank_Level_Parallism_Col = 1.495192
Bank_Level_Parallism_Ready = 1.036232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495192 

BW Util details:
bwutil = 0.004752 
total_CMD = 29043 
util_bw = 138 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 28830 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28899 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 138 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.004752 
Either_Row_CoL_Bus_Util = 0.004958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0323658
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28893 n_act=6 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004958
n_activity=498 dram_eff=0.2892
bk0: 0a 29043i bk1: 0a 29043i bk2: 1a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28976i bk9: 64a 28973i bk10: 8a 29031i bk11: 6a 29031i bk12: 0a 29043i bk13: 0a 29043i bk14: 0a 29043i bk15: 1a 29031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495455
Bank_Level_Parallism_Col = 1.493023
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493023 

BW Util details:
bwutil = 0.004958 
total_CMD = 29043 
util_bw = 144 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 28823 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28893 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 144 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.004958 
Either_Row_CoL_Bus_Util = 0.005165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305409
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29043 n_nop=28888 n_act=7 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005096
n_activity=549 dram_eff=0.2696
bk0: 1a 29031i bk1: 0a 29043i bk2: 1a 29031i bk3: 0a 29043i bk4: 0a 29043i bk5: 0a 29043i bk6: 0a 29043i bk7: 0a 29043i bk8: 64a 28979i bk9: 64a 28978i bk10: 7a 29031i bk11: 10a 29030i bk12: 1a 29031i bk13: 0a 29043i bk14: 0a 29043i bk15: 0a 29043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952703
Row_Buffer_Locality_read = 0.952703
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444444
Bank_Level_Parallism_Col = 1.442982
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442982 

BW Util details:
bwutil = 0.005096 
total_CMD = 29043 
util_bw = 148 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 28809 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29043 
n_nop = 28888 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 148 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.005096 
Either_Row_CoL_Bus_Util = 0.005337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0319182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203, Miss = 74, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 200, Miss = 72, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 200, Miss = 70, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 201, Miss = 73, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 219, Miss = 77, Miss_rate = 0.352, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 204, Miss = 75, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 204, Miss = 76, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 198, Miss = 69, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 204, Miss = 76, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 204, Miss = 74, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 203, Miss = 74, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 200, Miss = 69, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 201, Miss = 72, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 201, Miss = 73, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 214, Miss = 78, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 203, Miss = 72, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 208, Miss = 80, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 197, Miss = 68, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 201, Miss = 73, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 198, Miss = 70, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 208, Miss = 72, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 206, Miss = 77, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 203, Miss = 75, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 200, Miss = 72, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 209, Miss = 71, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 210, Miss = 81, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 205, Miss = 77, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 210, Miss = 79, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 206, Miss = 77, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 206, Miss = 78, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 204, Miss = 70, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 208, Miss = 73, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 200, Miss = 72, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 201, Miss = 72, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 202, Miss = 74, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 198, Miss = 70, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 202, Miss = 74, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 206, Miss = 76, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 195, Miss = 67, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 198, Miss = 70, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 203, Miss = 74, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 200, Miss = 70, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 207, Miss = 78, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12914
L2_total_cache_misses = 4631
L2_total_cache_miss_rate = 0.3586
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12914
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=12914
icnt_total_pkts_simt_to_mem=12914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12914
Req_Network_cycles = 49441
Req_Network_injected_packets_per_cycle =       0.2612 
Req_Network_conflicts_per_cycle =       0.0622
Req_Network_conflicts_per_cycle_util =       2.7036
Req_Bank_Level_Parallism =      11.3580
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0024
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 12914
Reply_Network_cycles = 49441
Reply_Network_injected_packets_per_cycle =        0.2612
Reply_Network_conflicts_per_cycle =        0.0040
Reply_Network_conflicts_per_cycle_util =       0.1707
Reply_Bank_Level_Parallism =      11.1328
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 133663 (inst/sec)
gpgpu_simulation_rate = 1594 (cycle/sec)
gpgpu_silicon_slowdown = 907779x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 12917
gpu_sim_insn = 707124
gpu_ipc =      54.7437
gpu_tot_sim_cycle = 62358
gpu_tot_sim_insn = 4850698
gpu_tot_ipc =      77.7879
gpu_tot_issued_cta = 896
gpu_occupancy = 6.6122% 
gpu_tot_occupancy = 12.6337% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4078
partiton_level_parallism_total  =       0.2916
partiton_level_parallism_util =       2.5660
partiton_level_parallism_util_total  =       5.6997
L2_BW  =      18.8844 GB/Sec
L2_BW_total  =      13.5011 GB/Sec
gpu_total_sim_rate=110243

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 503, Miss = 345, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 324, Miss = 258, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 259, Miss = 226, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 347, Miss = 267, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 593, Miss = 389, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 530, Miss = 354, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 576, Miss = 376, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 458, Miss = 321, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 376, Miss = 282, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 408, Miss = 298, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 320, Miss = 256, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 693, Miss = 432, Miss_rate = 0.623, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 356, Miss = 274, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 417, Miss = 301, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 334, Miss = 261, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 432, Miss = 306, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 434, Miss = 302, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 240, Miss = 209, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 219, Miss = 200, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 366, Miss = 269, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 350, Miss = 261, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 325, Miss = 250, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 382, Miss = 285, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 326, Miss = 251, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 504, Miss = 333, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 200, Miss = 190, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 405, Miss = 287, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 184, Miss = 182, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 188, Miss = 183, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 308, Miss = 241, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 367, Miss = 272, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 268, Miss = 221, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 318, Miss = 244, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 419, Miss = 302, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 266, Miss = 220, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 454, Miss = 310, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 502, Miss = 332, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 412, Miss = 289, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 337, Miss = 257, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 326, Miss = 251, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 192, Miss = 185, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 236, Miss = 207, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 292, Miss = 232, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 452, Miss = 314, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 399, Miss = 284, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 421, Miss = 295, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 360, Miss = 264, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 474, Miss = 315, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 749, Miss = 449, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 448, Miss = 308, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 316, Miss = 242, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 484, Miss = 324, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 573, Miss = 365, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 395, Miss = 281, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 553, Miss = 361, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 304, Miss = 239, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 576, Miss = 366, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 375, Miss = 273, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 462, Miss = 315, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 312, Miss = 240, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 317, Miss = 245, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 512, Miss = 340, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 469, Miss = 320, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 540, Miss = 352, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 435, Miss = 301, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 500, Miss = 334, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 450, Miss = 310, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 600, Miss = 377, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 530, Miss = 347, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 378, Miss = 276, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 501, Miss = 331, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 536, Miss = 351, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 430, Miss = 299, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 441, Miss = 307, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 476, Miss = 322, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 319, Miss = 249, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 364, Miss = 266, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 510, Miss = 340, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 640, Miss = 401, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 439, Miss = 306, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 32786
	L1D_total_cache_misses = 23320
	L1D_total_cache_miss_rate = 0.7113
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
292, 102, 87, 196, 87, 87, 87, 87, 102, 87, 87, 87, 102, 102, 196, 87, 63, 196, 78, 331, 63, 63, 63, 63, 245, 63, 63, 78, 78, 63, 63, 78, 
gpgpu_n_tot_thrd_icount = 4850698
gpgpu_n_tot_w_icount = 244905
gpgpu_n_stall_shd_mem = 136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18182
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123673	W0_Idle:1244180	W0_Scoreboard:1453386	W1:58662	W2:4136	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:60	W31:583	W32:148859
single_issue_nums: WS0:60897	WS1:62596	WS2:61289	WS3:60123	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 145456 {8:18182,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 727280 {40:18182,}
maxmflatency = 420 
max_icnt2mem_latency = 34 
maxmrqlatency = 80 
max_icnt2sh_latency = 4 
averagemflatency = 242 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:819 	2495 	497 	1236 	1314 	374 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11408 	6774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18150 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18178 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         2         0         0         4         0         0         0        26        12         0         1         0         1 
dram[1]:         2         0         0         3         0         2         1         1         0        64         0         5         2         1         2         2 
dram[2]:         2         1         1         2         0         0         0         1         0        64         0         0         1         0         1         0 
dram[3]:         0         0         1         0         0         0         4         0         0         0         7         0         1         0         1         0 
dram[4]:         1         2         0         0         0         1         0         0         0         0         0         0         0         0         2         0 
dram[5]:         0         1         1         1         0         2         3         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         3         0         3         2         0         1        64        64         0         0         1         0         0         0 
dram[7]:         0         2         2         1         0         0         0         0         0        64         0         0         0         0         0         0 
dram[8]:         0         5         0         0         0         0         0         2        64        64         0        17         0         3         0         0 
dram[9]:         2         0         0         0         0         2         0         1        64         0         0         0         0         0         1         0 
dram[10]:         2         2         1         0         0         1         1         0        64         0         9         0         2         0         2         4 
dram[11]:         5         0         0         1         0         0         1         2        64         0        11        10         0         0         0         2 
dram[12]:         0         1         1         0         0         2         4         0        64         0         0         0         4         0         0         0 
dram[13]:         0         1         1         1         2         0         2         3        64        64         0         6         3         0         0         0 
dram[14]:         0         0         1         2         3         0         2         0         0         0         0         0         0         0         4         1 
dram[15]:         1         2         0         2         0         1         0         0        64         0         0         0         0         0         2         0 
dram[16]:         0         4         2         2         3         0         3         1        64         0         0        14         6         0         0         1 
dram[17]:         1         3         1         0         2         1         0         1         0         0        16         0         0         2         0         0 
dram[18]:         1         0         1         0         3         1         1         0         0         0         0         8         0         0         2         1 
dram[19]:         2         1         3         0         2         2         2         2         0        64         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         2         2         2         0        64         6         0         4         0         0         0 
dram[21]:         0         0         3         1         1         0         1         4        64         0         0         0         0         3         0         1 
dram[22]:         0         3         3         0         2         0         0         0         0         0         0         0         0         2         0         1 
dram[23]:         0         0         2         2         0         4         0         3         0        64         0         8         1         0         3         0 
dram[24]:         1         0         0         0         0         2         0         1         0        64         9         0         0         0         0         0 
dram[25]:         1         0         0         0         2         0         4         0         0         0         0         0         0         0         0         2 
dram[26]:         0         2         0         0         0         0         0         1        64         0        18         0         0         0         1         0 
dram[27]:         0         0         0         2         2         0         4         3         0        64        10         0         0         0         3         1 
dram[28]:         0         1         2         2         0         2         3         0         0         0         9         0         2         1         0         2 
dram[29]:         0         0         2         0         0         2         0         0        64         0         0         0         0         4         1         0 
dram[30]:         0         0         1         2         1         1         0         2         0        64         8         0         1         0         1         0 
dram[31]:         0         0         0         0         1         0         0         3        64         0        14         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997         0      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003         0      5559         0      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617         0      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:         0      5585      5552      5934      5561      5619      5632      5648      5341      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590         0         0      5603      5605      5342      5344      7959      6605      6499      5925         0      6659 
dram[9]:      5563      5576         0      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080         0         0      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585         0         0      5570      5597      5641      5342      5344      6716      6308      5942         0      7471      6664 
dram[13]:         0      5964      5585      5586      5639      5573      5627      5622      5341      5339      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583         0      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5341      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569         0      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:         0         0      5552      5569      6026      5626      5963      5633      5341      5339      9117      6605      6499      5935      6957      6685 
dram[22]:         0      5597      5549      5551      5975         0      5633      5632      5342      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012         0      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014         0      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5341      5339      8615      8228      6521      6656      6019      6958 
dram[28]:         0      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949         0      5983 
dram[29]:      5554         0      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964         0      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  2.000000  2.500000  2.000000  2.500000  3.000000  2.000000  4.000000      -nan 64.000000 64.000000 13.500000  4.600000  1.000000  1.666667  2.000000  2.000000 
dram[1]:  1.500000  2.000000      -nan  2.000000      -nan  3.000000  1.500000  1.000000 64.000000 33.000000 25.000000  5.200000  1.500000  1.000000  1.500000  1.666667 
dram[2]:  2.000000  2.500000  1.000000  1.250000  3.000000  3.000000  2.000000  2.500000 64.000000 33.000000 26.000000 20.000000  1.000000  5.000000  1.000000  3.000000 
dram[3]:  2.000000  1.000000  1.500000  3.000000  2.000000  3.000000  2.500000  5.000000 64.000000 64.000000  4.800000 27.000000  1.000000  1.000000  2.500000  1.000000 
dram[4]:  1.000000  1.500000  4.000000  1.000000  1.000000  1.333333      -nan  2.000000 64.000000 64.000000 21.000000 23.000000  2.000000  3.000000  1.333333  2.000000 
dram[5]:      -nan  1.000000  2.500000  1.500000  1.000000  2.000000  2.000000  1.000000 64.000000 64.000000 21.000000 24.000000  2.000000  4.000000  2.000000  4.000000 
dram[6]:  3.000000  1.000000  2.200000  2.000000  2.500000  2.333333  2.000000  1.500000 33.000000 32.500000 20.000000 20.000000  1.000000  3.000000  2.000000  1.000000 
dram[7]:  1.000000  1.333333  1.250000  1.000000  1.000000  1.000000  1.000000  2.000000 64.000000 33.000000 21.000000 24.000000  2.000000  2.000000  4.000000  1.000000 
dram[8]:  3.000000  3.500000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 32.500000 32.500000 17.000000  4.600000  4.000000  1.666667      -nan  3.000000 
dram[9]:  1.500000  1.000000      -nan  2.000000  1.000000  2.500000  1.000000  3.000000 34.000000 64.000000 23.000000 23.000000  1.000000  1.000000  1.500000  4.000000 
dram[10]:  1.500000  2.000000  1.500000  2.000000  1.000000  1.500000  1.000000  4.000000 32.500000 64.000000  3.333333 21.000000  1.500000  4.000000  2.000000  2.000000 
dram[11]:  2.250000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  2.000000 34.000000 64.000000  4.800000  5.400000  3.000000  3.000000  1.000000  1.333333 
dram[12]:  2.000000  1.000000  1.000000      -nan      -nan  1.500000  3.000000  3.000000 32.500000 64.000000 22.000000 25.000000  2.000000      -nan  1.000000  1.000000 
dram[13]:      -nan  1.000000  1.500000  1.333333  1.500000  2.000000  1.500000  1.666667 33.000000 32.500000 20.000000  7.666667  1.666667  2.000000  1.000000  1.000000 
dram[14]:  1.000000  6.000000  1.500000  1.500000  2.500000  2.000000  1.333333  1.000000 64.000000 64.000000 24.000000 19.000000  3.000000  2.000000  2.000000  1.000000 
dram[15]:  1.500000  1.666667  1.000000  1.500000  2.000000  1.500000  2.000000  2.000000 33.000000 64.000000 23.000000 25.000000  2.000000  4.000000  1.666667  2.000000 
dram[16]:  3.000000  2.333333  2.000000  2.500000  2.000000  2.000000  3.000000  1.000000 33.000000 64.000000 19.000000  8.333333  2.666667  2.000000  2.000000  1.000000 
dram[17]:  1.250000  1.750000  1.000000  1.000000  1.500000  2.000000  1.000000  1.000000 64.000000 64.000000  5.000000 20.000000  1.000000  1.333333  1.000000  3.000000 
dram[18]:  1.000000      -nan  1.500000  2.000000  2.500000  1.500000  1.500000  1.000000 64.000000 64.000000 17.000000  4.600000  5.000000  3.000000  3.000000  2.000000 
dram[19]:  2.000000  1.500000  2.333333  1.000000  1.500000  1.500000  1.500000  2.333333 64.000000 33.500000 24.000000 31.000000  3.000000  3.000000  2.000000  1.000000 
dram[20]:  1.500000  2.000000  2.000000  1.000000      -nan  1.666667  2.000000  1.250000 64.000000 34.000000  4.800000 20.000000  2.000000  5.000000  1.000000  1.000000 
dram[21]:      -nan      -nan  3.500000  1.000000  1.666667  1.000000  1.000000  2.333333 32.500000 64.000000 24.000000 22.000000  6.000000  1.666667  2.000000  1.500000 
dram[22]:      -nan  4.000000  2.500000  2.000000  1.500000      -nan  2.000000  1.000000 64.000000 64.000000 19.000000 23.000000  3.000000  1.333333  1.000000  1.000000 
dram[23]:  2.000000  2.000000  1.500000  2.000000  2.000000  2.500000  2.000000  2.666667 64.000000 32.500000 20.000000 10.000000  1.500000  1.000000  2.000000  4.000000 
dram[24]:  1.000000  2.000000  2.000000  2.000000  2.000000  1.500000      -nan  1.000000 64.000000 32.500000  4.600000 21.000000  2.000000  3.000000  2.000000  1.000000 
dram[25]:  1.500000  1.000000  2.000000  1.000000  1.666667      -nan  2.000000  1.000000 64.000000 64.000000 23.000000 24.000000  2.000000  1.000000  3.000000  1.750000 
dram[26]:  4.000000  2.000000  2.000000  1.000000  2.000000  3.000000  3.000000  1.500000 32.500000 64.000000  4.800000 24.000000  2.000000  4.000000  1.000000  1.000000 
dram[27]:  2.000000  2.000000  3.000000  2.000000  2.000000  2.000000  2.500000  2.000000 64.000000 33.000000  4.400000 21.000000  2.000000  4.000000  2.333333  1.500000 
dram[28]:      -nan  1.000000  1.500000  2.000000  3.000000  2.000000  2.000000  1.000000 64.000000 64.000000  8.333333 17.000000  1.666667  2.000000      -nan  2.000000 
dram[29]:  3.000000      -nan  1.333333  2.000000  2.000000  1.500000  3.000000  2.000000 33.000000 64.000000 18.000000 19.000000  2.000000  2.500000  1.000000  1.000000 
dram[30]:  4.000000  1.000000  1.000000  2.500000  1.500000  1.000000  4.000000  1.666667 64.000000 33.000000  9.333333 23.000000  2.000000      -nan  1.500000  1.000000 
dram[31]:  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  3.000000  2.000000 32.500000 64.000000  3.857143 22.000000  2.000000  1.000000  3.000000  2.000000 
average row locality = 6738/847 = 7.955136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         5         2         5         3         2         8         0        64        64        27        23         1         5         2         4 
dram[1]:         3         2         0        10         0         6         3         3        64        66        25        26         6         4         3         5 
dram[2]:         4         5         2         5         3         3         2         5        64        66        26        20         3         5         3         3 
dram[3]:         2         1         3         3         2         3         5         5        64        64        24        27         3         1         5         1 
dram[4]:         2         3         4         1         1         4         0         2        64        64        21        23         2         3         4         2 
dram[5]:         0         4         5         3         1         4         4         1        64        64        21        24         2         4         2         4 
dram[6]:         3         1        11         2         5         7         2         3        66        65        20        20         3         3         2         1 
dram[7]:         1         4         5         2         1         1         1         2        64        66        21        24         2         2         4         1 
dram[8]:         3         7         1         1         0         0         1         6        65        65        17        23         4         5         0         3 
dram[9]:         3         1         0         2         1         5         1         6        68        64        23        23         1         1         3         4 
dram[10]:         6         4         3         2         1         3         2         4        65        64        20        21         6         4         4         6 
dram[11]:         9         0         0         3         1         1         3         4        68        64        24        27         3         3         1         4 
dram[12]:         2         2         2         0         0         3         6         3        65        64        22        25         6         0         1         1 
dram[13]:         0         2         3         4         3         2         3         5        66        65        20        23         5         2         1         1 
dram[14]:         1         6         3         6         5         2         8         1        64        64        24        19         3         2         6         3 
dram[15]:         3         5         1         3         2         3         2         2        66        64        23        25         2         4         5         2 
dram[16]:         3         7         4         5         8         2         6         2        66        64        19        25         8         2         2         3 
dram[17]:         5         7         2         1         3         4         1         2        64        64        25        20         1         4         1         3 
dram[18]:         2         0         3         2         5         3         3         1        64        64        17        23         5         3         6         4 
dram[19]:         4         3         7         1         3         6         3         7        64        67        24        31         3         3         2         1 
dram[20]:         3         2         2         1         0         5         4         5        64        68        24        20         8         5         1         1 
dram[21]:         0         0         7         4         5         1         2         7        65        64        24        22         6         5         2         3 
dram[22]:         0         8         5         2         3         0         2         1        64        64        19        23         3         4         1         4 
dram[23]:         2         2         3         4         2         5         2         8        64        65        20        30         3         1         4         4 
dram[24]:         3         2         2         2         2         3         0         2        64        65        23        21         2         3         2         1 
dram[25]:         3         1         2         1         5         0         6         1        64        64        23        24         2         1         3         7 
dram[26]:         4         4         2         1         2         3         3         3        65        64        24        24         2         4         2         1 
dram[27]:         2         2         3         4         8         2         5         4        64        66        22        21         2         4         7         3 
dram[28]:         0         2         3         4         3         4         4         1        64        64        25        17         5         4         0         4 
dram[29]:         3         0         4         2         2         3         3         2        66        64        18        19         2         5         2         1 
dram[30]:         4         1         2         5         3         2         4         5        64        66        28        23         4         0         3         1 
dram[31]:         1         1         1         2         2         1         3         4        65        64        27        22         2         1         3         2 
total dram reads = 6738
min_bank_accesses = 0!
chip skew: 229/196 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        331       334       326       334       322       325       339    none         815       809       451       517       335       344       330       339
dram[1]:        341       325    none         343    none         331       338       352       813       787       525       435       344       350       336       336
dram[2]:        331       332       345       344       322       321       325       327       816       795       633       549       350       319       349       322
dram[3]:        326       335       374       321       324       322       326       334       813       801       471       461       349       335       342       336
dram[4]:        345       343       319       336       336       355    none         325       815       808       404       462       325       322       351       325
dram[5]:     none         363       329       335       335       335       341       335       812       802       581       421       325       321       325       320
dram[6]:        334       339       340       336       333       335       341       349       801       803       437       400       349       330       325       337
dram[7]:        336       340       343       345       337       335       336       324       813       787       556       611       326       325       319       335
dram[8]:        329       326       336       334    none      none         335       343       808       802       538       384       320       335    none         326
dram[9]:        341       341    none         341       335       327       335       332       785       802       471       462       337       337       344       320
dram[10]:        345       336       336       336       335       337       345       332       808       811       412       396       376       321       335       337
dram[11]:        348    none      none         349       337       335       349       332       785       802       431       559       321       322       335       341
dram[12]:        325       345       345    none      none         334       325       321       810       810       540       517       341    none         336       336
dram[13]:     none         348       336       348       342       335       335       352       800       793       541       435       346       324       336       352
dram[14]:        334       317       343       342       339       324       354       334       816       810       487       385       321       324       344       349
dram[15]:        336       348       336       335       337       352       325       332       799       801       480       525       326       320       340       327
dram[16]:        338       343       335       327       340       326       331       345       802       810       495       439       327       325       325       350
dram[17]:        349       344       348       335       335       340       334       345       813       801       465       478       335       340       335       334
dram[18]:        346    none         337       336       332       338       336       334       816       810       443       409       319       322       328       330
dram[19]:        336       335       340       340       343       370       335       335       813       781       432       454       321       321       325       337
dram[20]:        335       325       331       337    none         340       334       343       816       781       445       437       332       322       335       336
dram[21]:     none      none         334       358       341       335       345       332       806       802       454       469       318       334       325       335
dram[22]:     none         327       327       327       334    none         325       335       816       810       454       468       326       340       335       351
dram[23]:        329       325       340       332       328       338       325       339       813       794       455       468       335       335       330       319
dram[24]:        348       337       324       324       326       335    none         345       815       802       495       503       325       336       326       337
dram[25]:        335       335       334       335       335    none         337       335       813       801       513       409       325       335       322       341
dram[26]:        323       332       324       335       324       321       332       336       808       810       470       401       334       320       347       335
dram[27]:        337       325       324       334       341       326       338       332       813       788       427       467       325       320       335       335
dram[28]:     none         345       336       334       321       330       330       335       816       809       536       410       338       330    none         332
dram[29]:        332    none         340       325       326       342       331       336       798       802       405       502       325       327       344       335
dram[30]:        336       336       345       329       334       345       319       337       815       794       564       523       347    none         337       335
dram[31]:        335       335       336       324       345       335       321       336       805       801       469       511       325       335       323       336
maximum mf latency per bank:
dram[0]:        356       356       337       359       335       335       356         0       403       371       355       359       335       359       336       356
dram[1]:        357       335         0       362         0       356       367       362       379       364       336       392       357       356       356       359
dram[2]:        360       355       356       362       336       335       336       356       403       371       335       335       355       336       356       336
dram[3]:        339       335       395       335       335       334       355       342       379       354       361       334       356       335       356       336
dram[4]:        355       356       335       336       336       418         0       335       403       371       335       335       336       335       359       335
dram[5]:          0       410       357       356       335       357       356       335       379       355       335       336       336       336       336       335
dram[6]:        339       339       399       338       357       359       343       358       403       371       334       335       355       339       335       337
dram[7]:        336       356       356       355       337       335       336       334       379       356       334       335       335       336       335       335
dram[8]:        336       364       336       334         0         0       335       387       403       371       334       356       336       356         0       335
dram[9]:        361       341         0       342       335       357       335       360       379       360       335       335       337       337       356       336
dram[10]:        356       356       356       339       335       359       356       339       403       371       385       335       368       335       355       356
dram[11]:        357         0         0       361       337       335       357       363       379       354       356       359       335       336       335       356
dram[12]:        336       355       355         0         0       355       356       335       403       371       336       336       356         0       336       336
dram[13]:          0       360       360       377       362       337       356       397       380       368       335       369       361       334       336       352
dram[14]:        334       335       358       356       363       335       395       334       403       371       339       336       336       334       356       356
dram[15]:        360       360       336       355       338       362       336       335       379       354       335       335       338       334       356       339
dram[16]:        344       383       358       355       359       335       356       356       403       371       336       355       356       335       335       356
dram[17]:        385       368       363       335       356       356       334       356       379       354       360       335       335       356       335       336
dram[18]:        355         0       361       338       355       356       359       334       403       371       334       359       335       335       356       356
dram[19]:        357       356       358       340       357       360       356       358       379       360       335       335       335       336       335       337
dram[20]:        356       335       335       337         0       378       356       356       403       371       356       334       356       336       335       336
dram[21]:          0         0       356       384       361       335       356       366       379       355       335       335       335       356       335       356
dram[22]:          0       355       358       340       356         0       335       335       403       371       335       334       337       356       335       358
dram[23]:        336       336       356       355       343       358       336       356       379       356       335       356       356       335       355       335
dram[24]:        356       339       334       334       335       356         0       355       403       371       356       336       335       339       335       337
dram[25]:        356       335       335       335       358         0       355       335       379       354       336       334       335       335       335       359
dram[26]:        335       355       335       335       334       335       337       360       403       371       356       336       335       335       355       335
dram[27]:        339       337       335       355       366       338       356       362       379       356       356       335       336       335       356       355
dram[28]:          0       356       358       355       335       356       355       335       403       371       356       335       358       356         0       356
dram[29]:        339         0       356       337       339       356       339       338       379       355       336       335       336       356       355       335
dram[30]:        338       336       356       356       355       356       334       356       403       371       365       336       357         0       356       335
dram[31]:        335       335       336       334       356       335       335       356       379       355       420       335       335       335       335       338
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36374 n_act=27 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005979
n_activity=1420 dram_eff=0.1542
bk0: 4a 36593i bk1: 5a 36593i bk2: 2a 36617i bk3: 5a 36590i bk4: 3a 36617i bk5: 2a 36618i bk6: 8a 36590i bk7: 0a 36630i bk8: 64a 36563i bk9: 64a 36560i bk10: 27a 36592i bk11: 23a 36518i bk12: 1a 36618i bk13: 5a 36569i bk14: 2a 36618i bk15: 4a 36593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876712
Row_Buffer_Locality_read = 0.876712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472172
Bank_Level_Parallism_Col = 1.354430
Bank_Level_Parallism_Ready = 1.036530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352321 

BW Util details:
bwutil = 0.005979 
total_CMD = 36630 
util_bw = 219 
Wasted_Col = 272 
Wasted_Row = 66 
Idle = 36073 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36374 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 219 
Row_Bus_Util =  0.001065 
CoL_Bus_Util = 0.005979 
Either_Row_CoL_Bus_Util = 0.006989 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007812 
queue_avg = 0.028911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0289107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36348 n_act=37 n_pre=23 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00617
n_activity=1563 dram_eff=0.1446
bk0: 3a 36594i bk1: 2a 36618i bk2: 0a 36630i bk3: 10a 36517i bk4: 0a 36630i bk5: 6a 36592i bk6: 3a 36590i bk7: 3a 36564i bk8: 64a 36565i bk9: 66a 36534i bk10: 25a 36618i bk11: 26a 36503i bk12: 6a 36544i bk13: 4a 36546i bk14: 3a 36592i bk15: 5a 36568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836283
Row_Buffer_Locality_read = 0.836283
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563920
Bank_Level_Parallism_Col = 1.392193
Bank_Level_Parallism_Ready = 1.030973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.358736 

BW Util details:
bwutil = 0.006170 
total_CMD = 36630 
util_bw = 226 
Wasted_Col = 335 
Wasted_Row = 143 
Idle = 35926 

BW Util Bottlenecks: 
RCDc_limit = 402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36348 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 226 
Row_Bus_Util =  0.001638 
CoL_Bus_Util = 0.006170 
Either_Row_CoL_Bus_Util = 0.007699 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.014184 
queue_avg = 0.029566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0295659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36374 n_act=28 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005979
n_activity=1479 dram_eff=0.1481
bk0: 4a 36592i bk1: 5a 36592i bk2: 2a 36594i bk3: 5a 36543i bk4: 3a 36618i bk5: 3a 36618i bk6: 2a 36618i bk7: 5a 36594i bk8: 64a 36563i bk9: 66a 36531i bk10: 26a 36618i bk11: 20a 36618i bk12: 3a 36568i bk13: 5a 36617i bk14: 3a 36570i bk15: 3a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872146
Row_Buffer_Locality_read = 0.872146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500907
Bank_Level_Parallism_Col = 1.384449
Bank_Level_Parallism_Ready = 1.036530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367171 

BW Util details:
bwutil = 0.005979 
total_CMD = 36630 
util_bw = 219 
Wasted_Col = 260 
Wasted_Row = 72 
Idle = 36079 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36374 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 219 
Row_Bus_Util =  0.001092 
CoL_Bus_Util = 0.005979 
Either_Row_CoL_Bus_Util = 0.006989 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.011719 
queue_avg = 0.024679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0246792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36384 n_act=25 n_pre=9 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005815
n_activity=1447 dram_eff=0.1472
bk0: 2a 36616i bk1: 1a 36618i bk2: 3a 36578i bk3: 3a 36618i bk4: 2a 36618i bk5: 3a 36617i bk6: 5a 36594i bk7: 5a 36614i bk8: 64a 36565i bk9: 64a 36563i bk10: 24a 36519i bk11: 27a 36616i bk12: 3a 36570i bk13: 1a 36618i bk14: 5a 36592i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882629
Row_Buffer_Locality_read = 0.882629
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.345745
Bank_Level_Parallism_Col = 1.298925
Bank_Level_Parallism_Ready = 1.037559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.005815 
total_CMD = 36630 
util_bw = 213 
Wasted_Col = 270 
Wasted_Row = 81 
Idle = 36066 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36384 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 213 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005815 
Either_Row_CoL_Bus_Util = 0.006716 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004065 
queue_avg = 0.028665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.028665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36403 n_act=21 n_pre=6 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00546
n_activity=1228 dram_eff=0.1629
bk0: 2a 36594i bk1: 3a 36593i bk2: 4a 36618i bk3: 1a 36618i bk4: 1a 36618i bk5: 4a 36555i bk6: 0a 36630i bk7: 2a 36618i bk8: 64a 36562i bk9: 64a 36561i bk10: 21a 36618i bk11: 23a 36618i bk12: 2a 36618i bk13: 3a 36617i bk14: 4a 36569i bk15: 2a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895000
Row_Buffer_Locality_read = 0.895000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356108
Bank_Level_Parallism_Col = 1.335784
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316176 

BW Util details:
bwutil = 0.005460 
total_CMD = 36630 
util_bw = 200 
Wasted_Col = 223 
Wasted_Row = 60 
Idle = 36147 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36403 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 200 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.005460 
Either_Row_CoL_Bus_Util = 0.006197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0254709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36394 n_act=22 n_pre=7 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005651
n_activity=1156 dram_eff=0.1791
bk0: 0a 36630i bk1: 4a 36529i bk2: 5a 36593i bk3: 3a 36594i bk4: 1a 36618i bk5: 4a 36592i bk6: 4a 36592i bk7: 1a 36618i bk8: 64a 36558i bk9: 64a 36557i bk10: 21a 36618i bk11: 24a 36617i bk12: 2a 36618i bk13: 4a 36617i bk14: 2a 36618i bk15: 4a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893720
Row_Buffer_Locality_read = 0.893720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538462
Bank_Level_Parallism_Col = 1.353774
Bank_Level_Parallism_Ready = 1.024155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.353774 

BW Util details:
bwutil = 0.005651 
total_CMD = 36630 
util_bw = 207 
Wasted_Col = 232 
Wasted_Row = 16 
Idle = 36175 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36394 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 207 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.005651 
Either_Row_CoL_Bus_Util = 0.006443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0262353
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36378 n_act=28 n_pre=12 n_ref_event=0 n_req=214 n_rd=214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005842
n_activity=1388 dram_eff=0.1542
bk0: 3a 36616i bk1: 1a 36616i bk2: 11a 36506i bk3: 2a 36618i bk4: 5a 36590i bk5: 7a 36569i bk6: 2a 36614i bk7: 3a 36593i bk8: 66a 36539i bk9: 65a 36536i bk10: 20a 36618i bk11: 20a 36617i bk12: 3a 36569i bk13: 3a 36617i bk14: 2a 36618i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869159
Row_Buffer_Locality_read = 0.869159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564246
Bank_Level_Parallism_Col = 1.461364
Bank_Level_Parallism_Ready = 1.032710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429545 

BW Util details:
bwutil = 0.005842 
total_CMD = 36630 
util_bw = 214 
Wasted_Col = 242 
Wasted_Row = 81 
Idle = 36093 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36378 
Read = 214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 214 
total_req = 214 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 214 
Row_Bus_Util =  0.001092 
CoL_Bus_Util = 0.005842 
Either_Row_CoL_Bus_Util = 0.006880 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007937 
queue_avg = 0.028720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0287196
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36399 n_act=23 n_pre=7 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005487
n_activity=1281 dram_eff=0.1569
bk0: 1a 36617i bk1: 4a 36570i bk2: 5a 36546i bk3: 2a 36594i bk4: 1a 36617i bk5: 1a 36618i bk6: 1a 36618i bk7: 2a 36618i bk8: 64a 36559i bk9: 66a 36535i bk10: 21a 36617i bk11: 24a 36618i bk12: 2a 36617i bk13: 2a 36618i bk14: 4a 36618i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885572
Row_Buffer_Locality_read = 0.885572
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425887
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.024876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.328671 

BW Util details:
bwutil = 0.005487 
total_CMD = 36630 
util_bw = 201 
Wasted_Col = 245 
Wasted_Row = 33 
Idle = 36151 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36399 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 7 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 201 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.005487 
Either_Row_CoL_Bus_Util = 0.006306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0245973
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36394 n_act=25 n_pre=12 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005487
n_activity=1171 dram_eff=0.1716
bk0: 3a 36617i bk1: 7a 36587i bk2: 1a 36618i bk3: 1a 36618i bk4: 0a 36630i bk5: 0a 36630i bk6: 1a 36618i bk7: 6a 36531i bk8: 65a 36535i bk9: 65a 36536i bk10: 17a 36617i bk11: 23a 36518i bk12: 4a 36617i bk13: 5a 36570i bk14: 0a 36630i bk15: 3a 36616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482243
Bank_Level_Parallism_Col = 1.403302
Bank_Level_Parallism_Ready = 1.039801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377358 

BW Util details:
bwutil = 0.005487 
total_CMD = 36630 
util_bw = 201 
Wasted_Col = 237 
Wasted_Row = 97 
Idle = 36095 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36394 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 12 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 201 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.005487 
Either_Row_CoL_Bus_Util = 0.006443 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.008475 
queue_avg = 0.025389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.025389
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36400 n_act=20 n_pre=5 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005624
n_activity=1085 dram_eff=0.1899
bk0: 3a 36591i bk1: 1a 36616i bk2: 0a 36630i bk3: 2a 36614i bk4: 1a 36618i bk5: 5a 36593i bk6: 1a 36618i bk7: 6a 36590i bk8: 68a 36536i bk9: 64a 36559i bk10: 23a 36617i bk11: 23a 36617i bk12: 1a 36617i bk13: 1a 36617i bk14: 3a 36593i bk15: 4a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902913
Row_Buffer_Locality_read = 0.902913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597015
Bank_Level_Parallism_Col = 1.470430
Bank_Level_Parallism_Ready = 1.043689
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413978 

BW Util details:
bwutil = 0.005624 
total_CMD = 36630 
util_bw = 206 
Wasted_Col = 176 
Wasted_Row = 20 
Idle = 36228 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36400 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 5 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 206 
Row_Bus_Util =  0.000683 
CoL_Bus_Util = 0.005624 
Either_Row_CoL_Bus_Util = 0.006279 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004348 
queue_avg = 0.028529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0285285
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36363 n_act=35 n_pre=19 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00587
n_activity=1445 dram_eff=0.1488
bk0: 6a 36545i bk1: 4a 36591i bk2: 3a 36592i bk3: 2a 36615i bk4: 1a 36618i bk5: 3a 36591i bk6: 2a 36594i bk7: 4a 36615i bk8: 65a 36539i bk9: 64a 36560i bk10: 20a 36476i bk11: 21a 36618i bk12: 6a 36539i bk13: 4a 36617i bk14: 4a 36593i bk15: 6a 36569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837209
Row_Buffer_Locality_read = 0.837209
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442877
Bank_Level_Parallism_Col = 1.410506
Bank_Level_Parallism_Ready = 1.037209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354086 

BW Util details:
bwutil = 0.005870 
total_CMD = 36630 
util_bw = 215 
Wasted_Col = 322 
Wasted_Row = 172 
Idle = 35921 

BW Util Bottlenecks: 
RCDc_limit = 374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36363 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 215 
Row_Bus_Util =  0.001474 
CoL_Bus_Util = 0.005870 
Either_Row_CoL_Bus_Util = 0.007289 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007491 
queue_avg = 0.029348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0293475
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36367 n_act=32 n_pre=18 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00587
n_activity=1401 dram_eff=0.1535
bk0: 9a 36542i bk1: 0a 36630i bk2: 0a 36630i bk3: 3a 36591i bk4: 1a 36618i bk5: 1a 36618i bk6: 3a 36570i bk7: 4a 36591i bk8: 68a 36536i bk9: 64a 36561i bk10: 24a 36518i bk11: 27a 36519i bk12: 3a 36618i bk13: 3a 36618i bk14: 1a 36618i bk15: 4a 36568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851163
Row_Buffer_Locality_read = 0.851163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584307
Bank_Level_Parallism_Col = 1.431818
Bank_Level_Parallism_Ready = 1.032558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369835 

BW Util details:
bwutil = 0.005870 
total_CMD = 36630 
util_bw = 215 
Wasted_Col = 288 
Wasted_Row = 96 
Idle = 36031 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36367 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 215 
Row_Bus_Util =  0.001365 
CoL_Bus_Util = 0.005870 
Either_Row_CoL_Bus_Util = 0.007180 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007605 
queue_avg = 0.031204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0312039
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36402 n_act=20 n_pre=7 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005515
n_activity=1292 dram_eff=0.1563
bk0: 2a 36618i bk1: 2a 36594i bk2: 2a 36594i bk3: 0a 36630i bk4: 0a 36630i bk5: 3a 36594i bk6: 6a 36593i bk7: 3a 36618i bk8: 65a 36539i bk9: 64a 36560i bk10: 22a 36618i bk11: 25a 36618i bk12: 6a 36567i bk13: 0a 36630i bk14: 1a 36618i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900990
Row_Buffer_Locality_read = 0.900990
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.345188
Bank_Level_Parallism_Col = 1.360406
Bank_Level_Parallism_Ready = 1.034653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281726 

BW Util details:
bwutil = 0.005515 
total_CMD = 36630 
util_bw = 202 
Wasted_Col = 206 
Wasted_Row = 70 
Idle = 36152 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36402 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 202 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.005515 
Either_Row_CoL_Bus_Util = 0.006224 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004386 
queue_avg = 0.025007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0250068
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36389 n_act=29 n_pre=14 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005597
n_activity=1070 dram_eff=0.1916
bk0: 0a 36630i bk1: 2a 36591i bk2: 3a 36592i bk3: 4a 36551i bk4: 3a 36590i bk5: 2a 36617i bk6: 3a 36594i bk7: 5a 36543i bk8: 66a 36525i bk9: 65a 36532i bk10: 20a 36618i bk11: 23a 36558i bk12: 5a 36555i bk13: 2a 36618i bk14: 1a 36618i bk15: 1a 36608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858537
Row_Buffer_Locality_read = 0.858537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.036638
Bank_Level_Parallism_Col = 1.600997
Bank_Level_Parallism_Ready = 1.029268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481297 

BW Util details:
bwutil = 0.005597 
total_CMD = 36630 
util_bw = 205 
Wasted_Col = 209 
Wasted_Row = 50 
Idle = 36166 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36389 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 14 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 205 
Row_Bus_Util =  0.001174 
CoL_Bus_Util = 0.005597 
Either_Row_CoL_Bus_Util = 0.006579 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.029046 
queue_avg = 0.027682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0276822
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36370 n_act=30 n_pre=14 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005924
n_activity=1370 dram_eff=0.1584
bk0: 1a 36618i bk1: 6a 36618i bk2: 3a 36592i bk3: 6a 36545i bk4: 5a 36590i bk5: 2a 36618i bk6: 8a 36465i bk7: 1a 36618i bk8: 64a 36563i bk9: 64a 36560i bk10: 24a 36616i bk11: 19a 36616i bk12: 3a 36618i bk13: 2a 36618i bk14: 6a 36567i bk15: 3a 36570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861751
Row_Buffer_Locality_read = 0.861751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505824
Bank_Level_Parallism_Col = 1.418605
Bank_Level_Parallism_Ready = 1.036866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369979 

BW Util details:
bwutil = 0.005924 
total_CMD = 36630 
util_bw = 217 
Wasted_Col = 275 
Wasted_Row = 109 
Idle = 36029 

BW Util Bottlenecks: 
RCDc_limit = 333 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36370 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 217 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.005924 
Either_Row_CoL_Bus_Util = 0.007098 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003846 
queue_avg = 0.027628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0276276
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36387 n_act=24 n_pre=8 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005788
n_activity=1212 dram_eff=0.1749
bk0: 3a 36592i bk1: 5a 36566i bk2: 1a 36617i bk3: 3a 36594i bk4: 2a 36617i bk5: 3a 36591i bk6: 2a 36618i bk7: 2a 36617i bk8: 66a 36540i bk9: 64a 36560i bk10: 23a 36618i bk11: 25a 36618i bk12: 2a 36618i bk13: 4a 36617i bk14: 5a 36569i bk15: 2a 36616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886792
Row_Buffer_Locality_read = 0.886792
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.652968
Bank_Level_Parallism_Col = 1.520513
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461538 

BW Util details:
bwutil = 0.005788 
total_CMD = 36630 
util_bw = 212 
Wasted_Col = 188 
Wasted_Row = 38 
Idle = 36192 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36387 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 212 
Row_Bus_Util =  0.000874 
CoL_Bus_Util = 0.005788 
Either_Row_CoL_Bus_Util = 0.006634 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004115 
queue_avg = 0.027546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0275457
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36358 n_act=32 n_pre=16 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00617
n_activity=1534 dram_eff=0.1473
bk0: 3a 36614i bk1: 7a 36546i bk2: 4a 36591i bk3: 5a 36594i bk4: 8a 36540i bk5: 2a 36618i bk6: 6a 36591i bk7: 2a 36594i bk8: 66a 36539i bk9: 64a 36560i bk10: 19a 36618i bk11: 25a 36569i bk12: 8a 36570i bk13: 2a 36618i bk14: 2a 36618i bk15: 3a 36568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858407
Row_Buffer_Locality_read = 0.858407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.537721
Bank_Level_Parallism_Col = 1.392505
Bank_Level_Parallism_Ready = 1.044248
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.353057 

BW Util details:
bwutil = 0.006170 
total_CMD = 36630 
util_bw = 226 
Wasted_Col = 300 
Wasted_Row = 97 
Idle = 36007 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36358 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 226 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.006170 
Either_Row_CoL_Bus_Util = 0.007426 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007353 
queue_avg = 0.027764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0277641
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36381 n_act=32 n_pre=16 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005651
n_activity=1359 dram_eff=0.1523
bk0: 5a 36529i bk1: 7a 36536i bk2: 2a 36590i bk3: 1a 36618i bk4: 3a 36594i bk5: 4a 36591i bk6: 1a 36618i bk7: 2a 36594i bk8: 64a 36565i bk9: 64a 36563i bk10: 25a 36517i bk11: 20a 36615i bk12: 1a 36618i bk13: 4a 36570i bk14: 1a 36618i bk15: 3a 36615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845411
Row_Buffer_Locality_read = 0.845411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554817
Bank_Level_Parallism_Col = 1.401656
Bank_Level_Parallism_Ready = 1.048309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.005651 
total_CMD = 36630 
util_bw = 207 
Wasted_Col = 293 
Wasted_Row = 102 
Idle = 36028 

BW Util Bottlenecks: 
RCDc_limit = 359 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36381 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 207 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.005651 
Either_Row_CoL_Bus_Util = 0.006798 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.024096 
queue_avg = 0.027000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0269997
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36388 n_act=26 n_pre=11 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005597
n_activity=1297 dram_eff=0.1581
bk0: 2a 36593i bk1: 0a 36630i bk2: 3a 36591i bk3: 2a 36617i bk4: 5a 36593i bk5: 3a 36590i bk6: 3a 36592i bk7: 1a 36618i bk8: 64a 36563i bk9: 64a 36560i bk10: 17a 36618i bk11: 23a 36520i bk12: 5a 36617i bk13: 3a 36617i bk14: 6a 36593i bk15: 4a 36594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873171
Row_Buffer_Locality_read = 0.873171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424132
Bank_Level_Parallism_Col = 1.334792
Bank_Level_Parallism_Ready = 1.034146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.332604 

BW Util details:
bwutil = 0.005597 
total_CMD = 36630 
util_bw = 205 
Wasted_Col = 271 
Wasted_Row = 71 
Idle = 36083 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36388 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 205 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.005597 
Either_Row_CoL_Bus_Util = 0.006607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0263991
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36362 n_act=28 n_pre=12 n_ref_event=0 n_req=229 n_rd=229 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006252
n_activity=1454 dram_eff=0.1575
bk0: 4a 36591i bk1: 3a 36594i bk2: 7a 36565i bk3: 1a 36617i bk4: 3a 36593i bk5: 6a 36543i bk6: 3a 36594i bk7: 7a 36568i bk8: 64a 36565i bk9: 67a 36538i bk10: 24a 36618i bk11: 31a 36617i bk12: 3a 36618i bk13: 3a 36618i bk14: 2a 36618i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877729
Row_Buffer_Locality_read = 0.877729
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567669
Bank_Level_Parallism_Col = 1.396996
Bank_Level_Parallism_Ready = 1.030568
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386266 

BW Util details:
bwutil = 0.006252 
total_CMD = 36630 
util_bw = 229 
Wasted_Col = 253 
Wasted_Row = 50 
Idle = 36098 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36362 
Read = 229 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 229 
total_req = 229 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 229 
Row_Bus_Util =  0.001092 
CoL_Bus_Util = 0.006252 
Either_Row_CoL_Bus_Util = 0.007316 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003731 
queue_avg = 0.028119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.028119
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36373 n_act=30 n_pre=15 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005815
n_activity=1597 dram_eff=0.1334
bk0: 3a 36594i bk1: 2a 36618i bk2: 2a 36617i bk3: 1a 36618i bk4: 0a 36630i bk5: 5a 36555i bk6: 4a 36593i bk7: 5a 36546i bk8: 64a 36563i bk9: 68a 36535i bk10: 24a 36520i bk11: 20a 36618i bk12: 8a 36546i bk13: 5a 36617i bk14: 1a 36618i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859155
Row_Buffer_Locality_read = 0.859155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306333
Bank_Level_Parallism_Col = 1.274131
Bank_Level_Parallism_Ready = 1.032864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268340 

BW Util details:
bwutil = 0.005815 
total_CMD = 36630 
util_bw = 213 
Wasted_Col = 329 
Wasted_Row = 137 
Idle = 35951 

BW Util Bottlenecks: 
RCDc_limit = 345 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36373 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 213 
Row_Bus_Util =  0.001229 
CoL_Bus_Util = 0.005815 
Either_Row_CoL_Bus_Util = 0.007016 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003891 
queue_avg = 0.025744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0257439
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36374 n_act=27 n_pre=13 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005924
n_activity=1469 dram_eff=0.1477
bk0: 0a 36630i bk1: 0a 36630i bk2: 7a 36591i bk3: 4a 36528i bk4: 5a 36567i bk5: 1a 36618i bk6: 2a 36594i bk7: 7a 36564i bk8: 65a 36541i bk9: 64a 36564i bk10: 24a 36615i bk11: 22a 36618i bk12: 6a 36617i bk13: 5a 36570i bk14: 2a 36618i bk15: 3a 36594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875576
Row_Buffer_Locality_read = 0.875576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491103
Bank_Level_Parallism_Col = 1.330508
Bank_Level_Parallism_Ready = 1.023041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305085 

BW Util details:
bwutil = 0.005924 
total_CMD = 36630 
util_bw = 217 
Wasted_Col = 273 
Wasted_Row = 72 
Idle = 36068 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36374 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 217 
Row_Bus_Util =  0.001092 
CoL_Bus_Util = 0.005924 
Either_Row_CoL_Bus_Util = 0.006989 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003906 
queue_avg = 0.027082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0270816
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36397 n_act=22 n_pre=8 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005542
n_activity=1274 dram_eff=0.1593
bk0: 0a 36630i bk1: 8a 36592i bk2: 5a 36593i bk3: 2a 36616i bk4: 3a 36594i bk5: 0a 36630i bk6: 2a 36618i bk7: 1a 36618i bk8: 64a 36563i bk9: 64a 36560i bk10: 19a 36618i bk11: 23a 36618i bk12: 3a 36616i bk13: 4a 36570i bk14: 1a 36618i bk15: 4a 36545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891626
Row_Buffer_Locality_read = 0.891626
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398773
Bank_Level_Parallism_Col = 1.338902
Bank_Level_Parallism_Ready = 1.044335
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338902 

BW Util details:
bwutil = 0.005542 
total_CMD = 36630 
util_bw = 203 
Wasted_Col = 233 
Wasted_Row = 53 
Idle = 36141 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36397 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 8 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 203 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.005542 
Either_Row_CoL_Bus_Util = 0.006361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0250068
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36379 n_act=26 n_pre=10 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005979
n_activity=1350 dram_eff=0.1622
bk0: 2a 36616i bk1: 2a 36617i bk2: 3a 36591i bk3: 4a 36593i bk4: 2a 36614i bk5: 5a 36582i bk6: 2a 36618i bk7: 8a 36567i bk8: 64a 36564i bk9: 65a 36537i bk10: 20a 36617i bk11: 30a 36566i bk12: 3a 36594i bk13: 1a 36618i bk14: 4a 36594i bk15: 4a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881279
Row_Buffer_Locality_read = 0.881279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.487805
Bank_Level_Parallism_Col = 1.396437
Bank_Level_Parallism_Ready = 1.031963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345212 

BW Util details:
bwutil = 0.005979 
total_CMD = 36630 
util_bw = 219 
Wasted_Col = 245 
Wasted_Row = 69 
Idle = 36097 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36379 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 10 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 219 
Row_Bus_Util =  0.000983 
CoL_Bus_Util = 0.005979 
Either_Row_CoL_Bus_Util = 0.006852 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.015936 
queue_avg = 0.027737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0277368
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36401 n_act=24 n_pre=9 n_ref_event=0 n_req=197 n_rd=197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005378
n_activity=1285 dram_eff=0.1533
bk0: 3a 36570i bk1: 2a 36617i bk2: 2a 36618i bk3: 2a 36618i bk4: 2a 36617i bk5: 3a 36594i bk6: 0a 36630i bk7: 2a 36594i bk8: 64a 36563i bk9: 65a 36534i bk10: 23a 36521i bk11: 21a 36617i bk12: 2a 36618i bk13: 3a 36616i bk14: 2a 36617i bk15: 1a 36617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878173
Row_Buffer_Locality_read = 0.878173
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395712
Bank_Level_Parallism_Col = 1.352804
Bank_Level_Parallism_Ready = 1.045685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.331776 

BW Util details:
bwutil = 0.005378 
total_CMD = 36630 
util_bw = 197 
Wasted_Col = 248 
Wasted_Row = 68 
Idle = 36117 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36401 
Read = 197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 9 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 197 
Row_Bus_Util =  0.000901 
CoL_Bus_Util = 0.005378 
Either_Row_CoL_Bus_Util = 0.006252 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004367 
queue_avg = 0.025799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0257985
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36392 n_act=23 n_pre=8 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005651
n_activity=1364 dram_eff=0.1518
bk0: 3a 36594i bk1: 1a 36618i bk2: 2a 36617i bk3: 1a 36618i bk4: 5a 36570i bk5: 0a 36630i bk6: 6a 36569i bk7: 1a 36618i bk8: 64a 36565i bk9: 64a 36563i bk10: 23a 36618i bk11: 24a 36618i bk12: 2a 36618i bk13: 1a 36618i bk14: 3a 36618i bk15: 7a 36544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298872
Bank_Level_Parallism_Col = 1.263858
Bank_Level_Parallism_Ready = 1.038647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246120 

BW Util details:
bwutil = 0.005651 
total_CMD = 36630 
util_bw = 207 
Wasted_Col = 264 
Wasted_Row = 61 
Idle = 36098 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36392 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 8 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 207 
Row_Bus_Util =  0.000846 
CoL_Bus_Util = 0.005651 
Either_Row_CoL_Bus_Util = 0.006497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0264537
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36390 n_act=24 n_pre=8 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005678
n_activity=1349 dram_eff=0.1542
bk0: 4a 36617i bk1: 4a 36593i bk2: 2a 36618i bk3: 1a 36618i bk4: 2a 36618i bk5: 3a 36618i bk6: 3a 36615i bk7: 3a 36591i bk8: 65a 36537i bk9: 64a 36560i bk10: 24a 36521i bk11: 24a 36618i bk12: 2a 36617i bk13: 4a 36617i bk14: 2a 36592i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.417323
Bank_Level_Parallism_Col = 1.391509
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372642 

BW Util details:
bwutil = 0.005678 
total_CMD = 36630 
util_bw = 208 
Wasted_Col = 232 
Wasted_Row = 68 
Idle = 36122 

BW Util Bottlenecks: 
RCDc_limit = 265 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36390 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 208 
Row_Bus_Util =  0.000874 
CoL_Bus_Util = 0.005678 
Either_Row_CoL_Bus_Util = 0.006552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0252798
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36369 n_act=30 n_pre=14 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005979
n_activity=1346 dram_eff=0.1627
bk0: 2a 36618i bk1: 2a 36617i bk2: 3a 36617i bk3: 4a 36593i bk4: 8a 36539i bk5: 2a 36618i bk6: 5a 36589i bk7: 4a 36589i bk8: 64a 36565i bk9: 66a 36538i bk10: 22a 36519i bk11: 21a 36617i bk12: 2a 36618i bk13: 4a 36618i bk14: 7a 36568i bk15: 3a 36594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863014
Row_Buffer_Locality_read = 0.863014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472454
Bank_Level_Parallism_Col = 1.413502
Bank_Level_Parallism_Ready = 1.041096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409283 

BW Util details:
bwutil = 0.005979 
total_CMD = 36630 
util_bw = 219 
Wasted_Col = 274 
Wasted_Row = 106 
Idle = 36031 

BW Util Bottlenecks: 
RCDc_limit = 325 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36369 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 219 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.005979 
Either_Row_CoL_Bus_Util = 0.007125 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007663 
queue_avg = 0.029730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0297297
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36390 n_act=25 n_pre=11 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005569
n_activity=1304 dram_eff=0.1564
bk0: 0a 36630i bk1: 2a 36594i bk2: 3a 36592i bk3: 4a 36593i bk4: 3a 36618i bk5: 4a 36594i bk6: 4a 36594i bk7: 1a 36618i bk8: 64a 36563i bk9: 64a 36560i bk10: 25a 36568i bk11: 17a 36615i bk12: 5a 36568i bk13: 4a 36594i bk14: 0a 36630i bk15: 4a 36593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877451
Row_Buffer_Locality_read = 0.877451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423221
Bank_Level_Parallism_Col = 1.337054
Bank_Level_Parallism_Ready = 1.039216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.328125 

BW Util details:
bwutil = 0.005569 
total_CMD = 36630 
util_bw = 204 
Wasted_Col = 262 
Wasted_Row = 68 
Idle = 36096 

BW Util Bottlenecks: 
RCDc_limit = 285 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36390 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 11 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 204 
Row_Bus_Util =  0.000983 
CoL_Bus_Util = 0.005569 
Either_Row_CoL_Bus_Util = 0.006552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0249249
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36407 n_act=21 n_pre=6 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005351
n_activity=1188 dram_eff=0.165
bk0: 3a 36616i bk1: 0a 36630i bk2: 4a 36570i bk3: 2a 36618i bk4: 2a 36616i bk5: 3a 36593i bk6: 3a 36616i bk7: 2a 36617i bk8: 66a 36541i bk9: 64a 36564i bk10: 18a 36617i bk11: 19a 36618i bk12: 2a 36618i bk13: 5a 36594i bk14: 2a 36594i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356077
Bank_Level_Parallism_Col = 1.324324
Bank_Level_Parallism_Ready = 1.025510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314496 

BW Util details:
bwutil = 0.005351 
total_CMD = 36630 
util_bw = 196 
Wasted_Col = 225 
Wasted_Row = 48 
Idle = 36161 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36407 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 196 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.005351 
Either_Row_CoL_Bus_Util = 0.006088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0267267
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36383 n_act=26 n_pre=11 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00587
n_activity=1258 dram_eff=0.1709
bk0: 4a 36616i bk1: 1a 36618i bk2: 2a 36594i bk3: 5a 36593i bk4: 3a 36594i bk5: 2a 36594i bk6: 4a 36618i bk7: 5a 36569i bk8: 64a 36563i bk9: 66a 36535i bk10: 28a 36564i bk11: 23a 36616i bk12: 4a 36592i bk13: 0a 36630i bk14: 3a 36592i bk15: 1a 36618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879070
Row_Buffer_Locality_read = 0.879070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571713
Bank_Level_Parallism_Col = 1.437500
Bank_Level_Parallism_Ready = 1.037209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381944 

BW Util details:
bwutil = 0.005870 
total_CMD = 36630 
util_bw = 215 
Wasted_Col = 228 
Wasted_Row = 59 
Idle = 36128 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36383 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 215 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.005870 
Either_Row_CoL_Bus_Util = 0.006743 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.020243 
queue_avg = 0.027245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0272454
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36630 n_nop=36396 n_act=25 n_pre=9 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005487
n_activity=1400 dram_eff=0.1436
bk0: 1a 36618i bk1: 1a 36618i bk2: 1a 36618i bk3: 2a 36618i bk4: 2a 36594i bk5: 1a 36618i bk6: 3a 36618i bk7: 4a 36593i bk8: 65a 36542i bk9: 64a 36565i bk10: 27a 36443i bk11: 22a 36617i bk12: 2a 36618i bk13: 1a 36618i bk14: 3a 36617i bk15: 2a 36617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302609
Bank_Level_Parallism_Col = 1.303571
Bank_Level_Parallism_Ready = 1.019900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303571 

BW Util details:
bwutil = 0.005487 
total_CMD = 36630 
util_bw = 201 
Wasted_Col = 266 
Wasted_Row = 108 
Idle = 36055 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36630 
n_nop = 36396 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 201 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005487 
Either_Row_CoL_Bus_Util = 0.006388 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004274 
queue_avg = 0.028092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0280917

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 105, Miss_rate = 0.365, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 114, Miss_rate = 0.390, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 286, Miss = 104, Miss_rate = 0.364, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 301, Miss = 122, Miss_rate = 0.405, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 308, Miss = 116, Miss_rate = 0.377, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 300, Miss = 103, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 103, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 293, Miss = 110, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 273, Miss = 106, Miss_rate = 0.388, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 275, Miss = 94, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 287, Miss = 99, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 108, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 281, Miss = 111, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 275, Miss = 103, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 302, Miss = 100, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 284, Miss = 101, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 271, Miss = 101, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 276, Miss = 100, Miss_rate = 0.362, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 287, Miss = 108, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 275, Miss = 98, Miss_rate = 0.356, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 276, Miss = 104, Miss_rate = 0.377, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 277, Miss = 111, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 279, Miss = 100, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 303, Miss = 115, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 294, Miss = 100, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 281, Miss = 102, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 279, Miss = 101, Miss_rate = 0.362, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 282, Miss = 104, Miss_rate = 0.369, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 277, Miss = 105, Miss_rate = 0.379, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 112, Miss_rate = 0.389, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 295, Miss = 108, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 285, Miss = 104, Miss_rate = 0.365, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 286, Miss = 109, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 294, Miss = 117, Miss_rate = 0.398, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 270, Miss = 98, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 292, Miss = 109, Miss_rate = 0.373, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[36]: Access = 270, Miss = 104, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 276, Miss = 101, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[38]: Access = 304, Miss = 119, Miss_rate = 0.391, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 284, Miss = 110, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 273, Miss = 104, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 109, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 295, Miss = 115, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 273, Miss = 103, Miss_rate = 0.377, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 294, Miss = 119, Miss_rate = 0.405, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[47]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 292, Miss = 98, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 267, Miss = 99, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 274, Miss = 105, Miss_rate = 0.383, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 102, Miss_rate = 0.354, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 281, Miss = 106, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 287, Miss = 106, Miss_rate = 0.369, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 280, Miss = 113, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 275, Miss = 100, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 286, Miss = 104, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 280, Miss = 104, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 263, Miss = 92, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 294, Miss = 105, Miss_rate = 0.357, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 302, Miss = 110, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 268, Miss = 98, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 296, Miss = 103, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18182
L2_total_cache_misses = 6738
L2_total_cache_miss_rate = 0.3706
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18182
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=18182
icnt_total_pkts_simt_to_mem=18182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18182
Req_Network_cycles = 62358
Req_Network_injected_packets_per_cycle =       0.2916 
Req_Network_conflicts_per_cycle =       0.0598
Req_Network_conflicts_per_cycle_util =       1.1693
Req_Bank_Level_Parallism =       5.6997
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0046

Reply_Network_injected_packets_num = 18182
Reply_Network_cycles = 62358
Reply_Network_injected_packets_per_cycle =        0.2916
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       0.0860
Reply_Bank_Level_Parallism =       5.7502
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0036
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 110243 (inst/sec)
gpgpu_simulation_rate = 1417 (cycle/sec)
gpgpu_silicon_slowdown = 1021171x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5488
gpu_sim_insn = 746432
gpu_ipc =     136.0117
gpu_tot_sim_cycle = 67846
gpu_tot_sim_insn = 5597130
gpu_tot_ipc =      82.4976
gpu_tot_issued_cta = 1024
gpu_occupancy = 33.1264% 
gpu_tot_occupancy = 13.4778% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3732
partiton_level_parallism_total  =       0.2982
partiton_level_parallism_util =      17.2101
partiton_level_parallism_util_total  =       6.1136
L2_BW  =      17.2796 GB/Sec
L2_BW_total  =      13.8067 GB/Sec
gpu_total_sim_rate=119087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 563, Miss = 384, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 384, Miss = 297, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 311, Miss = 261, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 407, Miss = 306, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 649, Miss = 426, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 566, Miss = 381, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 628, Miss = 411, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 506, Miss = 354, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 424, Miss = 315, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 456, Miss = 331, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 372, Miss = 291, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 741, Miss = 465, Miss_rate = 0.628, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 412, Miss = 311, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 473, Miss = 338, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 382, Miss = 294, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 500, Miss = 349, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 538, Miss = 371, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 360, Miss = 286, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 311, Miss = 263, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 470, Miss = 338, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 446, Miss = 326, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 429, Miss = 319, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 486, Miss = 354, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 434, Miss = 322, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 604, Miss = 400, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 304, Miss = 259, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 521, Miss = 362, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 300, Miss = 257, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 284, Miss = 248, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 428, Miss = 318, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 471, Miss = 341, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 356, Miss = 282, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 438, Miss = 321, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 543, Miss = 381, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 354, Miss = 281, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 574, Miss = 387, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 594, Miss = 395, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 512, Miss = 356, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 417, Miss = 314, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 454, Miss = 332, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 288, Miss = 250, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 352, Miss = 282, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 396, Miss = 301, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 548, Miss = 379, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 503, Miss = 353, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 517, Miss = 360, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 460, Miss = 331, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 574, Miss = 382, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 869, Miss = 526, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 576, Miss = 389, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 432, Miss = 317, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 584, Miss = 391, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 689, Miss = 440, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 507, Miss = 354, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 669, Miss = 436, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 412, Miss = 310, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 672, Miss = 431, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 503, Miss = 354, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 570, Miss = 386, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 424, Miss = 313, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 437, Miss = 322, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 604, Miss = 403, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 573, Miss = 389, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 640, Miss = 419, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 475, Miss = 330, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 540, Miss = 363, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 510, Miss = 349, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 648, Miss = 410, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 590, Miss = 386, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 438, Miss = 315, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 557, Miss = 368, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 580, Miss = 382, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 494, Miss = 340, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 489, Miss = 340, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 540, Miss = 363, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 379, Miss = 288, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 420, Miss = 303, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 566, Miss = 377, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 692, Miss = 436, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 491, Miss = 341, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39610
	L1D_total_cache_misses = 27836
	L1D_total_cache_miss_rate = 0.7028
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
305, 130, 100, 224, 100, 100, 115, 115, 130, 115, 115, 115, 130, 130, 209, 115, 63, 196, 78, 331, 63, 63, 63, 63, 245, 63, 63, 78, 78, 63, 63, 78, 
gpgpu_n_tot_thrd_icount = 5597130
gpgpu_n_tot_w_icount = 289439
gpgpu_n_stall_shd_mem = 136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20230
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149525	W0_Idle:1258519	W0_Scoreboard:1503305	W1:69537	W2:9341	W3:1510	W4:300	W5:120	W6:15	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:1	W27:8	W28:20	W29:95	W30:407	W31:1308	W32:170193
single_issue_nums: WS0:71933	WS1:73767	WS2:72250	WS3:71489	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 161840 {8:20230,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 809200 {40:20230,}
maxmflatency = 420 
max_icnt2mem_latency = 34 
maxmrqlatency = 80 
max_icnt2sh_latency = 4 
averagemflatency = 242 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:819 	2495 	497 	1236 	1314 	374 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13456 	6774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	20198 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20226 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         2         0         0         4         0         0         0        26        12         0         1         0         1 
dram[1]:         2         0         0         3         0         2         1         1         0        64         0         5         2         1         2         2 
dram[2]:         2         1         1         2         0         0         0         1         0        64         0         0         1         0         1         0 
dram[3]:         0         0         1         0         0         0         4         0         0         0         7         0         1         0         1         0 
dram[4]:         1         2         0         0         0         1         0         0         0         0         0         0         0         0         2         0 
dram[5]:         0         1         1         1         0         2         3         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         3         0         3         2         0         1        64        64         0         0         1         0         0         0 
dram[7]:         0         2         2         1         0         0         0         0         0        64         0         0         0         0         0         0 
dram[8]:         0         5         0         0         0         0         0         2        64        64         0        17         0         3         0         0 
dram[9]:         2         0         0         0         0         2         0         1        64         0         0         0         0         0         1         0 
dram[10]:         2         2         1         0         0         1         1         0        64         0         9         0         2         0         2         4 
dram[11]:         5         0         0         1         0         0         1         2        64         0        11        10         0         0         0         2 
dram[12]:         0         1         1         0         0         2         4         0        64         0         0         0         4         0         0         0 
dram[13]:         0         1         1         1         2         0         2         3        64        64         0         6         3         0         0         0 
dram[14]:         0         0         1         2         3         0         2         0         0         0         0         0         0         0         4         1 
dram[15]:         1         2         0         2         0         1         0         0        64         0         0         0         0         0         2         0 
dram[16]:         0         4         2         2         3         0         3         1        64         0         0        14         6         0         0         1 
dram[17]:         1         3         1         0         2         1         0         1         0         0        16         0         0         2         0         0 
dram[18]:         1         0         1         0         3         1         1         0         0         0         0         8         0         0         2         1 
dram[19]:         2         1         3         0         2         2         2         2         0        64         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         2         2         2         0        64         6         0         4         0         0         0 
dram[21]:         0         0         3         1         1         0         1         4        64         0         0         0         0         3         0         1 
dram[22]:         0         3         3         0         2         0         0         0         0         0         0         0         0         2         0         1 
dram[23]:         0         0         2         2         0         4         0         3         0        64         0         8         1         0         3         0 
dram[24]:         1         0         0         0         0         2         0         1         0        64         9         0         0         0         0         0 
dram[25]:         1         0         0         0         2         0         4         0         0         0         0         0         0         0         0         2 
dram[26]:         0         2         0         0         0         0         0         1        64         0        18         0         0         0         1         0 
dram[27]:         0         0         0         2         2         0         4         3         0        64        10         0         0         0         3         1 
dram[28]:         0         1         2         2         0         2         3         0         0         0         9         0         2         1         0         2 
dram[29]:         0         0         2         0         0         2         0         0        64         0         0         0         0         4         1         0 
dram[30]:         0         0         1         2         1         1         0         2         0        64         8         0         1         0         1         0 
dram[31]:         0         0         0         0         1         0         0         3        64         0        14         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997         0      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003         0      5559         0      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617         0      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:         0      5585      5552      5934      5561      5619      5632      5648      5341      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590         0         0      5603      5605      5342      5344      7959      6605      6499      5925         0      6659 
dram[9]:      5563      5576         0      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080         0         0      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585         0         0      5570      5597      5641      5342      5344      6716      6308      5942         0      7471      6664 
dram[13]:         0      5964      5585      5586      5639      5573      5627      5622      5341      5339      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583         0      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5341      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569         0      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:         0         0      5552      5569      6026      5626      5963      5633      5341      5339      9117      6605      6499      5935      6957      6685 
dram[22]:         0      5597      5549      5551      5975         0      5633      5632      5342      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012         0      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014         0      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5341      5339      8615      8228      6521      6656      6019      6958 
dram[28]:         0      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949         0      5983 
dram[29]:      5554         0      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964         0      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  2.000000  2.500000  2.000000  2.500000  3.000000  2.000000  4.000000      -nan 64.000000 64.000000 13.500000  4.600000  1.000000  1.666667  2.000000  2.000000 
dram[1]:  1.500000  2.000000      -nan  2.000000      -nan  3.000000  1.500000  1.000000 64.000000 33.000000 25.000000  5.200000  1.500000  1.000000  1.500000  1.666667 
dram[2]:  2.000000  2.500000  1.000000  1.250000  3.000000  3.000000  2.000000  2.500000 64.000000 33.000000 26.000000 20.000000  1.000000  5.000000  1.000000  3.000000 
dram[3]:  2.000000  1.000000  1.500000  3.000000  2.000000  3.000000  2.500000  5.000000 64.000000 64.000000  4.800000 27.000000  1.000000  1.000000  2.500000  1.000000 
dram[4]:  1.000000  1.500000  4.000000  1.000000  1.000000  1.333333      -nan  2.000000 64.000000 64.000000 21.000000 23.000000  2.000000  3.000000  1.333333  2.000000 
dram[5]:      -nan  1.000000  2.500000  1.500000  1.000000  2.000000  2.000000  1.000000 64.000000 64.000000 21.000000 24.000000  2.000000  4.000000  2.000000  4.000000 
dram[6]:  3.000000  1.000000  2.200000  2.000000  2.500000  2.333333  2.000000  1.500000 33.000000 32.500000 20.000000 20.000000  1.000000  3.000000  2.000000  1.000000 
dram[7]:  1.000000  1.333333  1.250000  1.000000  1.000000  1.000000  1.000000  2.000000 64.000000 33.000000 21.000000 24.000000  2.000000  2.000000  4.000000  1.000000 
dram[8]:  3.000000  3.500000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 32.500000 32.500000 17.000000  4.600000  4.000000  1.666667      -nan  3.000000 
dram[9]:  1.500000  1.000000      -nan  2.000000  1.000000  2.500000  1.000000  3.000000 34.000000 64.000000 23.000000 23.000000  1.000000  1.000000  1.500000  4.000000 
dram[10]:  1.500000  2.000000  1.500000  2.000000  1.000000  1.500000  1.000000  4.000000 32.500000 64.000000  3.333333 21.000000  1.500000  4.000000  2.000000  2.000000 
dram[11]:  2.250000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  2.000000 34.000000 64.000000  4.800000  5.400000  3.000000  3.000000  1.000000  1.333333 
dram[12]:  2.000000  1.000000  1.000000      -nan      -nan  1.500000  3.000000  3.000000 32.500000 64.000000 22.000000 25.000000  2.000000      -nan  1.000000  1.000000 
dram[13]:      -nan  1.000000  1.500000  1.333333  1.500000  2.000000  1.500000  1.666667 33.000000 32.500000 20.000000  7.666667  1.666667  2.000000  1.000000  1.000000 
dram[14]:  1.000000  6.000000  1.500000  1.500000  2.500000  2.000000  1.333333  1.000000 64.000000 64.000000 24.000000 19.000000  3.000000  2.000000  2.000000  1.000000 
dram[15]:  1.500000  1.666667  1.000000  1.500000  2.000000  1.500000  2.000000  2.000000 33.000000 64.000000 23.000000 25.000000  2.000000  4.000000  1.666667  2.000000 
dram[16]:  3.000000  2.333333  2.000000  2.500000  2.000000  2.000000  3.000000  1.000000 33.000000 64.000000 19.000000  8.333333  2.666667  2.000000  2.000000  1.000000 
dram[17]:  1.250000  1.750000  1.000000  1.000000  1.500000  2.000000  1.000000  1.000000 64.000000 64.000000  5.000000 20.000000  1.000000  1.333333  1.000000  3.000000 
dram[18]:  1.000000      -nan  1.500000  2.000000  2.500000  1.500000  1.500000  1.000000 64.000000 64.000000 17.000000  4.600000  5.000000  3.000000  3.000000  2.000000 
dram[19]:  2.000000  1.500000  2.333333  1.000000  1.500000  1.500000  1.500000  2.333333 64.000000 33.500000 24.000000 31.000000  3.000000  3.000000  2.000000  1.000000 
dram[20]:  1.500000  2.000000  2.000000  1.000000      -nan  1.666667  2.000000  1.250000 64.000000 34.000000  4.800000 20.000000  2.000000  5.000000  1.000000  1.000000 
dram[21]:      -nan      -nan  3.500000  1.000000  1.666667  1.000000  1.000000  2.333333 32.500000 64.000000 24.000000 22.000000  6.000000  1.666667  2.000000  1.500000 
dram[22]:      -nan  4.000000  2.500000  2.000000  1.500000      -nan  2.000000  1.000000 64.000000 64.000000 19.000000 23.000000  3.000000  1.333333  1.000000  1.000000 
dram[23]:  2.000000  2.000000  1.500000  2.000000  2.000000  2.500000  2.000000  2.666667 64.000000 32.500000 20.000000 10.000000  1.500000  1.000000  2.000000  4.000000 
dram[24]:  1.000000  2.000000  2.000000  2.000000  2.000000  1.500000      -nan  1.000000 64.000000 32.500000  4.600000 21.000000  2.000000  3.000000  2.000000  1.000000 
dram[25]:  1.500000  1.000000  2.000000  1.000000  1.666667      -nan  2.000000  1.000000 64.000000 64.000000 23.000000 24.000000  2.000000  1.000000  3.000000  1.750000 
dram[26]:  4.000000  2.000000  2.000000  1.000000  2.000000  3.000000  3.000000  1.500000 32.500000 64.000000  4.800000 24.000000  2.000000  4.000000  1.000000  1.000000 
dram[27]:  2.000000  2.000000  3.000000  2.000000  2.000000  2.000000  2.500000  2.000000 64.000000 33.000000  4.400000 21.000000  2.000000  4.000000  2.333333  1.500000 
dram[28]:      -nan  1.000000  1.500000  2.000000  3.000000  2.000000  2.000000  1.000000 64.000000 64.000000  8.333333 17.000000  1.666667  2.000000      -nan  2.000000 
dram[29]:  3.000000      -nan  1.333333  2.000000  2.000000  1.500000  3.000000  2.000000 33.000000 64.000000 18.000000 19.000000  2.000000  2.500000  1.000000  1.000000 
dram[30]:  4.000000  1.000000  1.000000  2.500000  1.500000  1.000000  4.000000  1.666667 64.000000 33.000000  9.333333 23.000000  2.000000      -nan  1.500000  1.000000 
dram[31]:  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  3.000000  2.000000 32.500000 64.000000  3.857143 22.000000  2.000000  1.000000  3.000000  2.000000 
average row locality = 6738/847 = 7.955136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         5         2         5         3         2         8         0        64        64        27        23         1         5         2         4 
dram[1]:         3         2         0        10         0         6         3         3        64        66        25        26         6         4         3         5 
dram[2]:         4         5         2         5         3         3         2         5        64        66        26        20         3         5         3         3 
dram[3]:         2         1         3         3         2         3         5         5        64        64        24        27         3         1         5         1 
dram[4]:         2         3         4         1         1         4         0         2        64        64        21        23         2         3         4         2 
dram[5]:         0         4         5         3         1         4         4         1        64        64        21        24         2         4         2         4 
dram[6]:         3         1        11         2         5         7         2         3        66        65        20        20         3         3         2         1 
dram[7]:         1         4         5         2         1         1         1         2        64        66        21        24         2         2         4         1 
dram[8]:         3         7         1         1         0         0         1         6        65        65        17        23         4         5         0         3 
dram[9]:         3         1         0         2         1         5         1         6        68        64        23        23         1         1         3         4 
dram[10]:         6         4         3         2         1         3         2         4        65        64        20        21         6         4         4         6 
dram[11]:         9         0         0         3         1         1         3         4        68        64        24        27         3         3         1         4 
dram[12]:         2         2         2         0         0         3         6         3        65        64        22        25         6         0         1         1 
dram[13]:         0         2         3         4         3         2         3         5        66        65        20        23         5         2         1         1 
dram[14]:         1         6         3         6         5         2         8         1        64        64        24        19         3         2         6         3 
dram[15]:         3         5         1         3         2         3         2         2        66        64        23        25         2         4         5         2 
dram[16]:         3         7         4         5         8         2         6         2        66        64        19        25         8         2         2         3 
dram[17]:         5         7         2         1         3         4         1         2        64        64        25        20         1         4         1         3 
dram[18]:         2         0         3         2         5         3         3         1        64        64        17        23         5         3         6         4 
dram[19]:         4         3         7         1         3         6         3         7        64        67        24        31         3         3         2         1 
dram[20]:         3         2         2         1         0         5         4         5        64        68        24        20         8         5         1         1 
dram[21]:         0         0         7         4         5         1         2         7        65        64        24        22         6         5         2         3 
dram[22]:         0         8         5         2         3         0         2         1        64        64        19        23         3         4         1         4 
dram[23]:         2         2         3         4         2         5         2         8        64        65        20        30         3         1         4         4 
dram[24]:         3         2         2         2         2         3         0         2        64        65        23        21         2         3         2         1 
dram[25]:         3         1         2         1         5         0         6         1        64        64        23        24         2         1         3         7 
dram[26]:         4         4         2         1         2         3         3         3        65        64        24        24         2         4         2         1 
dram[27]:         2         2         3         4         8         2         5         4        64        66        22        21         2         4         7         3 
dram[28]:         0         2         3         4         3         4         4         1        64        64        25        17         5         4         0         4 
dram[29]:         3         0         4         2         2         3         3         2        66        64        18        19         2         5         2         1 
dram[30]:         4         1         2         5         3         2         4         5        64        66        28        23         4         0         3         1 
dram[31]:         1         1         1         2         2         1         3         4        65        64        27        22         2         1         3         2 
total dram reads = 6738
min_bank_accesses = 0!
chip skew: 229/196 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        331       334       326       334       322       325       339    none         909       902       451       517       335       344       330       339
dram[1]:        341       325    none         343    none         331       338       352       906       877       525       435       344       350       336       336
dram[2]:        331       332       345       344       322       321       325       327       910       886       633       549       350       319       349       322
dram[3]:        326       335       374       321       324       322       326       334       906       895       471       461       349       335       342       336
dram[4]:        345       343       319       336       336       355    none         325       909       902       404       462       325       322       351       325
dram[5]:     none         363       329       335       335       335       341       335       906       896       581       421       325       321       325       320
dram[6]:        334       339       340       336       333       335       341       349       892       896       437       400       349       330       325       337
dram[7]:        336       340       343       345       337       335       336       324       907       878       556       611       326       325       319       335
dram[8]:        329       326       336       334    none      none         335       343       900       894       538       384       320       335    none         326
dram[9]:        341       341    none         341       335       327       335       332       874       896       471       462       337       337       344       320
dram[10]:        345       336       336       336       335       337       345       332       901       905       412       396       376       321       335       337
dram[11]:        348    none      none         349       337       335       349       332       873       896       431       559       321       322       335       341
dram[12]:        325       345       345    none      none         334       325       321       902       904       540       517       341    none         336       336
dram[13]:     none         348       336       348       342       335       335       352       891       886       541       435       346       324       336       352
dram[14]:        334       317       343       342       339       324       354       334       910       903       487       385       321       324       344       349
dram[15]:        336       348       336       335       337       352       325       332       890       895       480       525       326       320       340       327
dram[16]:        338       343       335       327       340       326       331       345       893       904       495       439       327       325       325       350
dram[17]:        349       344       348       335       335       340       334       345       907       895       465       478       335       340       335       334
dram[18]:        346    none         337       336       332       338       336       334       910       904       443       409       319       322       328       330
dram[19]:        336       335       340       340       343       370       335       335       907       870       432       454       321       321       325       337
dram[20]:        335       325       331       337    none         340       334       343       909       869       445       437       332       322       335       336
dram[21]:     none      none         334       358       341       335       345       332       898       895       454       469       318       334       325       335
dram[22]:     none         327       327       327       334    none         325       335       910       904       454       468       326       340       335       351
dram[23]:        329       325       340       332       328       338       325       339       907       887       455       468       335       335       330       319
dram[24]:        348       337       324       324       326       335    none         345       909       894       495       503       325       336       326       337
dram[25]:        335       335       334       335       335    none         337       335       907       895       513       409       325       335       322       341
dram[26]:        323       332       324       335       324       321       332       336       901       904       470       401       334       320       347       335
dram[27]:        337       325       324       334       341       326       338       332       907       878       427       467       325       320       335       335
dram[28]:     none         345       336       334       321       330       330       335       910       903       536       410       338       330    none         332
dram[29]:        332    none         340       325       326       342       331       336       889       895       405       502       325       327       344       335
dram[30]:        336       336       345       329       334       345       319       337       909       886       564       523       347    none         337       335
dram[31]:        335       335       336       324       345       335       321       336       897       895       469       511       325       335       323       336
maximum mf latency per bank:
dram[0]:        356       356       337       359       335       335       356         0       403       371       355       359       335       359       336       356
dram[1]:        357       335         0       362         0       356       367       362       379       364       336       392       357       356       356       359
dram[2]:        360       355       356       362       336       335       336       356       403       371       335       335       355       336       356       336
dram[3]:        339       335       395       335       335       334       355       342       379       354       361       334       356       335       356       336
dram[4]:        355       356       335       336       336       418         0       335       403       371       335       335       336       335       359       335
dram[5]:          0       410       357       356       335       357       356       335       379       355       335       336       336       336       336       335
dram[6]:        339       339       399       338       357       359       343       358       403       371       334       335       355       339       335       337
dram[7]:        336       356       356       355       337       335       336       334       379       356       334       335       335       336       335       335
dram[8]:        336       364       336       334         0         0       335       387       403       371       334       356       336       356         0       335
dram[9]:        361       341         0       342       335       357       335       360       379       360       335       335       337       337       356       336
dram[10]:        356       356       356       339       335       359       356       339       403       371       385       335       368       335       355       356
dram[11]:        357         0         0       361       337       335       357       363       379       354       356       359       335       336       335       356
dram[12]:        336       355       355         0         0       355       356       335       403       371       336       336       356         0       336       336
dram[13]:          0       360       360       377       362       337       356       397       380       368       335       369       361       334       336       352
dram[14]:        334       335       358       356       363       335       395       334       403       371       339       336       336       334       356       356
dram[15]:        360       360       336       355       338       362       336       335       379       354       335       335       338       334       356       339
dram[16]:        344       383       358       355       359       335       356       356       403       371       336       355       356       335       335       356
dram[17]:        385       368       363       335       356       356       334       356       379       354       360       335       335       356       335       336
dram[18]:        355         0       361       338       355       356       359       334       403       371       334       359       335       335       356       356
dram[19]:        357       356       358       340       357       360       356       358       379       360       335       335       335       336       335       337
dram[20]:        356       335       335       337         0       378       356       356       403       371       356       334       356       336       335       336
dram[21]:          0         0       356       384       361       335       356       366       379       355       335       335       335       356       335       356
dram[22]:          0       355       358       340       356         0       335       335       403       371       335       334       337       356       335       358
dram[23]:        336       336       356       355       343       358       336       356       379       356       335       356       356       335       355       335
dram[24]:        356       339       334       334       335       356         0       355       403       371       356       336       335       339       335       337
dram[25]:        356       335       335       335       358         0       355       335       379       354       336       334       335       335       335       359
dram[26]:        335       355       335       335       334       335       337       360       403       371       356       336       335       335       355       335
dram[27]:        339       337       335       355       366       338       356       362       379       356       356       335       336       335       356       355
dram[28]:          0       356       358       355       335       356       355       335       403       371       356       335       358       356         0       356
dram[29]:        339         0       356       337       339       356       339       338       379       355       336       335       336       356       355       335
dram[30]:        338       336       356       356       355       356       334       356       403       371       365       336       357         0       356       335
dram[31]:        335       335       336       334       356       335       335       356       379       355       420       335       335       335       335       338
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39598 n_act=27 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005495
n_activity=1420 dram_eff=0.1542
bk0: 4a 39817i bk1: 5a 39817i bk2: 2a 39841i bk3: 5a 39814i bk4: 3a 39841i bk5: 2a 39842i bk6: 8a 39814i bk7: 0a 39854i bk8: 64a 39787i bk9: 64a 39784i bk10: 27a 39816i bk11: 23a 39742i bk12: 1a 39842i bk13: 5a 39793i bk14: 2a 39842i bk15: 4a 39817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876712
Row_Buffer_Locality_read = 0.876712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472172
Bank_Level_Parallism_Col = 1.354430
Bank_Level_Parallism_Ready = 1.036530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352321 

BW Util details:
bwutil = 0.005495 
total_CMD = 39854 
util_bw = 219 
Wasted_Col = 272 
Wasted_Row = 66 
Idle = 39297 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39598 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 219 
Row_Bus_Util =  0.000979 
CoL_Bus_Util = 0.005495 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007812 
queue_avg = 0.026572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.026572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39572 n_act=37 n_pre=23 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005671
n_activity=1563 dram_eff=0.1446
bk0: 3a 39818i bk1: 2a 39842i bk2: 0a 39854i bk3: 10a 39741i bk4: 0a 39854i bk5: 6a 39816i bk6: 3a 39814i bk7: 3a 39788i bk8: 64a 39789i bk9: 66a 39758i bk10: 25a 39842i bk11: 26a 39727i bk12: 6a 39768i bk13: 4a 39770i bk14: 3a 39816i bk15: 5a 39792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836283
Row_Buffer_Locality_read = 0.836283
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563920
Bank_Level_Parallism_Col = 1.392193
Bank_Level_Parallism_Ready = 1.030973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.358736 

BW Util details:
bwutil = 0.005671 
total_CMD = 39854 
util_bw = 226 
Wasted_Col = 335 
Wasted_Row = 143 
Idle = 39150 

BW Util Bottlenecks: 
RCDc_limit = 402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39572 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 226 
Row_Bus_Util =  0.001505 
CoL_Bus_Util = 0.005671 
Either_Row_CoL_Bus_Util = 0.007076 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.014184 
queue_avg = 0.027174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0271742
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39598 n_act=28 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005495
n_activity=1479 dram_eff=0.1481
bk0: 4a 39816i bk1: 5a 39816i bk2: 2a 39818i bk3: 5a 39767i bk4: 3a 39842i bk5: 3a 39842i bk6: 2a 39842i bk7: 5a 39818i bk8: 64a 39787i bk9: 66a 39755i bk10: 26a 39842i bk11: 20a 39842i bk12: 3a 39792i bk13: 5a 39841i bk14: 3a 39794i bk15: 3a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872146
Row_Buffer_Locality_read = 0.872146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500907
Bank_Level_Parallism_Col = 1.384449
Bank_Level_Parallism_Ready = 1.036530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367171 

BW Util details:
bwutil = 0.005495 
total_CMD = 39854 
util_bw = 219 
Wasted_Col = 260 
Wasted_Row = 72 
Idle = 39303 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39598 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 219 
Row_Bus_Util =  0.001004 
CoL_Bus_Util = 0.005495 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.011719 
queue_avg = 0.022683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0226828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39608 n_act=25 n_pre=9 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005345
n_activity=1447 dram_eff=0.1472
bk0: 2a 39840i bk1: 1a 39842i bk2: 3a 39802i bk3: 3a 39842i bk4: 2a 39842i bk5: 3a 39841i bk6: 5a 39818i bk7: 5a 39838i bk8: 64a 39789i bk9: 64a 39787i bk10: 24a 39743i bk11: 27a 39840i bk12: 3a 39794i bk13: 1a 39842i bk14: 5a 39816i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882629
Row_Buffer_Locality_read = 0.882629
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.345745
Bank_Level_Parallism_Col = 1.298925
Bank_Level_Parallism_Ready = 1.037559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.005345 
total_CMD = 39854 
util_bw = 213 
Wasted_Col = 270 
Wasted_Row = 81 
Idle = 39290 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39608 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 213 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.005345 
Either_Row_CoL_Bus_Util = 0.006173 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004065 
queue_avg = 0.026346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0263462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39627 n_act=21 n_pre=6 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005018
n_activity=1228 dram_eff=0.1629
bk0: 2a 39818i bk1: 3a 39817i bk2: 4a 39842i bk3: 1a 39842i bk4: 1a 39842i bk5: 4a 39779i bk6: 0a 39854i bk7: 2a 39842i bk8: 64a 39786i bk9: 64a 39785i bk10: 21a 39842i bk11: 23a 39842i bk12: 2a 39842i bk13: 3a 39841i bk14: 4a 39793i bk15: 2a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895000
Row_Buffer_Locality_read = 0.895000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356108
Bank_Level_Parallism_Col = 1.335784
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316176 

BW Util details:
bwutil = 0.005018 
total_CMD = 39854 
util_bw = 200 
Wasted_Col = 223 
Wasted_Row = 60 
Idle = 39371 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39627 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 200 
Row_Bus_Util =  0.000677 
CoL_Bus_Util = 0.005018 
Either_Row_CoL_Bus_Util = 0.005696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0234104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39618 n_act=22 n_pre=7 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005194
n_activity=1156 dram_eff=0.1791
bk0: 0a 39854i bk1: 4a 39753i bk2: 5a 39817i bk3: 3a 39818i bk4: 1a 39842i bk5: 4a 39816i bk6: 4a 39816i bk7: 1a 39842i bk8: 64a 39782i bk9: 64a 39781i bk10: 21a 39842i bk11: 24a 39841i bk12: 2a 39842i bk13: 4a 39841i bk14: 2a 39842i bk15: 4a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893720
Row_Buffer_Locality_read = 0.893720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538462
Bank_Level_Parallism_Col = 1.353774
Bank_Level_Parallism_Ready = 1.024155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.353774 

BW Util details:
bwutil = 0.005194 
total_CMD = 39854 
util_bw = 207 
Wasted_Col = 232 
Wasted_Row = 16 
Idle = 39399 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39618 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 207 
Row_Bus_Util =  0.000728 
CoL_Bus_Util = 0.005194 
Either_Row_CoL_Bus_Util = 0.005922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.024113
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39602 n_act=28 n_pre=12 n_ref_event=0 n_req=214 n_rd=214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00537
n_activity=1388 dram_eff=0.1542
bk0: 3a 39840i bk1: 1a 39840i bk2: 11a 39730i bk3: 2a 39842i bk4: 5a 39814i bk5: 7a 39793i bk6: 2a 39838i bk7: 3a 39817i bk8: 66a 39763i bk9: 65a 39760i bk10: 20a 39842i bk11: 20a 39841i bk12: 3a 39793i bk13: 3a 39841i bk14: 2a 39842i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869159
Row_Buffer_Locality_read = 0.869159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564246
Bank_Level_Parallism_Col = 1.461364
Bank_Level_Parallism_Ready = 1.032710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429545 

BW Util details:
bwutil = 0.005370 
total_CMD = 39854 
util_bw = 214 
Wasted_Col = 242 
Wasted_Row = 81 
Idle = 39317 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39602 
Read = 214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 214 
total_req = 214 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 214 
Row_Bus_Util =  0.001004 
CoL_Bus_Util = 0.005370 
Either_Row_CoL_Bus_Util = 0.006323 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007937 
queue_avg = 0.026396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0263963
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39623 n_act=23 n_pre=7 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005043
n_activity=1281 dram_eff=0.1569
bk0: 1a 39841i bk1: 4a 39794i bk2: 5a 39770i bk3: 2a 39818i bk4: 1a 39841i bk5: 1a 39842i bk6: 1a 39842i bk7: 2a 39842i bk8: 64a 39783i bk9: 66a 39759i bk10: 21a 39841i bk11: 24a 39842i bk12: 2a 39841i bk13: 2a 39842i bk14: 4a 39842i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885572
Row_Buffer_Locality_read = 0.885572
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425887
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.024876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.328671 

BW Util details:
bwutil = 0.005043 
total_CMD = 39854 
util_bw = 201 
Wasted_Col = 245 
Wasted_Row = 33 
Idle = 39375 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39623 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 7 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 201 
Row_Bus_Util =  0.000753 
CoL_Bus_Util = 0.005043 
Either_Row_CoL_Bus_Util = 0.005796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0226075
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39618 n_act=25 n_pre=12 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005043
n_activity=1171 dram_eff=0.1716
bk0: 3a 39841i bk1: 7a 39811i bk2: 1a 39842i bk3: 1a 39842i bk4: 0a 39854i bk5: 0a 39854i bk6: 1a 39842i bk7: 6a 39755i bk8: 65a 39759i bk9: 65a 39760i bk10: 17a 39841i bk11: 23a 39742i bk12: 4a 39841i bk13: 5a 39794i bk14: 0a 39854i bk15: 3a 39840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482243
Bank_Level_Parallism_Col = 1.403302
Bank_Level_Parallism_Ready = 1.039801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377358 

BW Util details:
bwutil = 0.005043 
total_CMD = 39854 
util_bw = 201 
Wasted_Col = 237 
Wasted_Row = 97 
Idle = 39319 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39618 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 12 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 201 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005043 
Either_Row_CoL_Bus_Util = 0.005922 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.008475 
queue_avg = 0.023335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0233352
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39624 n_act=20 n_pre=5 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005169
n_activity=1085 dram_eff=0.1899
bk0: 3a 39815i bk1: 1a 39840i bk2: 0a 39854i bk3: 2a 39838i bk4: 1a 39842i bk5: 5a 39817i bk6: 1a 39842i bk7: 6a 39814i bk8: 68a 39760i bk9: 64a 39783i bk10: 23a 39841i bk11: 23a 39841i bk12: 1a 39841i bk13: 1a 39841i bk14: 3a 39817i bk15: 4a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902913
Row_Buffer_Locality_read = 0.902913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597015
Bank_Level_Parallism_Col = 1.470430
Bank_Level_Parallism_Ready = 1.043689
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413978 

BW Util details:
bwutil = 0.005169 
total_CMD = 39854 
util_bw = 206 
Wasted_Col = 176 
Wasted_Row = 20 
Idle = 39452 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39624 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 5 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 206 
Row_Bus_Util =  0.000627 
CoL_Bus_Util = 0.005169 
Either_Row_CoL_Bus_Util = 0.005771 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004348 
queue_avg = 0.026221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0262207
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39587 n_act=35 n_pre=19 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005395
n_activity=1445 dram_eff=0.1488
bk0: 6a 39769i bk1: 4a 39815i bk2: 3a 39816i bk3: 2a 39839i bk4: 1a 39842i bk5: 3a 39815i bk6: 2a 39818i bk7: 4a 39839i bk8: 65a 39763i bk9: 64a 39784i bk10: 20a 39700i bk11: 21a 39842i bk12: 6a 39763i bk13: 4a 39841i bk14: 4a 39817i bk15: 6a 39793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837209
Row_Buffer_Locality_read = 0.837209
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442877
Bank_Level_Parallism_Col = 1.410506
Bank_Level_Parallism_Ready = 1.037209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354086 

BW Util details:
bwutil = 0.005395 
total_CMD = 39854 
util_bw = 215 
Wasted_Col = 322 
Wasted_Row = 172 
Idle = 39145 

BW Util Bottlenecks: 
RCDc_limit = 374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39587 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 215 
Row_Bus_Util =  0.001355 
CoL_Bus_Util = 0.005395 
Either_Row_CoL_Bus_Util = 0.006699 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007491 
queue_avg = 0.026973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0269735
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39591 n_act=32 n_pre=18 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005395
n_activity=1401 dram_eff=0.1535
bk0: 9a 39766i bk1: 0a 39854i bk2: 0a 39854i bk3: 3a 39815i bk4: 1a 39842i bk5: 1a 39842i bk6: 3a 39794i bk7: 4a 39815i bk8: 68a 39760i bk9: 64a 39785i bk10: 24a 39742i bk11: 27a 39743i bk12: 3a 39842i bk13: 3a 39842i bk14: 1a 39842i bk15: 4a 39792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851163
Row_Buffer_Locality_read = 0.851163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584307
Bank_Level_Parallism_Col = 1.431818
Bank_Level_Parallism_Ready = 1.032558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369835 

BW Util details:
bwutil = 0.005395 
total_CMD = 39854 
util_bw = 215 
Wasted_Col = 288 
Wasted_Row = 96 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39591 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 215 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.005395 
Either_Row_CoL_Bus_Util = 0.006599 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007605 
queue_avg = 0.028680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0286797
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39626 n_act=20 n_pre=7 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005069
n_activity=1292 dram_eff=0.1563
bk0: 2a 39842i bk1: 2a 39818i bk2: 2a 39818i bk3: 0a 39854i bk4: 0a 39854i bk5: 3a 39818i bk6: 6a 39817i bk7: 3a 39842i bk8: 65a 39763i bk9: 64a 39784i bk10: 22a 39842i bk11: 25a 39842i bk12: 6a 39791i bk13: 0a 39854i bk14: 1a 39842i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900990
Row_Buffer_Locality_read = 0.900990
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.345188
Bank_Level_Parallism_Col = 1.360406
Bank_Level_Parallism_Ready = 1.034653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281726 

BW Util details:
bwutil = 0.005069 
total_CMD = 39854 
util_bw = 202 
Wasted_Col = 206 
Wasted_Row = 70 
Idle = 39376 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39626 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 202 
Row_Bus_Util =  0.000677 
CoL_Bus_Util = 0.005069 
Either_Row_CoL_Bus_Util = 0.005721 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004386 
queue_avg = 0.022984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0229839
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39613 n_act=29 n_pre=14 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005144
n_activity=1070 dram_eff=0.1916
bk0: 0a 39854i bk1: 2a 39815i bk2: 3a 39816i bk3: 4a 39775i bk4: 3a 39814i bk5: 2a 39841i bk6: 3a 39818i bk7: 5a 39767i bk8: 66a 39749i bk9: 65a 39756i bk10: 20a 39842i bk11: 23a 39782i bk12: 5a 39779i bk13: 2a 39842i bk14: 1a 39842i bk15: 1a 39832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858537
Row_Buffer_Locality_read = 0.858537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.036638
Bank_Level_Parallism_Col = 1.600997
Bank_Level_Parallism_Ready = 1.029268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481297 

BW Util details:
bwutil = 0.005144 
total_CMD = 39854 
util_bw = 205 
Wasted_Col = 209 
Wasted_Row = 50 
Idle = 39390 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39613 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 14 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 205 
Row_Bus_Util =  0.001079 
CoL_Bus_Util = 0.005144 
Either_Row_CoL_Bus_Util = 0.006047 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.029046 
queue_avg = 0.025443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0254429
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39594 n_act=30 n_pre=14 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005445
n_activity=1370 dram_eff=0.1584
bk0: 1a 39842i bk1: 6a 39842i bk2: 3a 39816i bk3: 6a 39769i bk4: 5a 39814i bk5: 2a 39842i bk6: 8a 39689i bk7: 1a 39842i bk8: 64a 39787i bk9: 64a 39784i bk10: 24a 39840i bk11: 19a 39840i bk12: 3a 39842i bk13: 2a 39842i bk14: 6a 39791i bk15: 3a 39794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861751
Row_Buffer_Locality_read = 0.861751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505824
Bank_Level_Parallism_Col = 1.418605
Bank_Level_Parallism_Ready = 1.036866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369979 

BW Util details:
bwutil = 0.005445 
total_CMD = 39854 
util_bw = 217 
Wasted_Col = 275 
Wasted_Row = 109 
Idle = 39253 

BW Util Bottlenecks: 
RCDc_limit = 333 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39594 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 217 
Row_Bus_Util =  0.001104 
CoL_Bus_Util = 0.005445 
Either_Row_CoL_Bus_Util = 0.006524 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003846 
queue_avg = 0.025393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0253927
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39611 n_act=24 n_pre=8 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005319
n_activity=1212 dram_eff=0.1749
bk0: 3a 39816i bk1: 5a 39790i bk2: 1a 39841i bk3: 3a 39818i bk4: 2a 39841i bk5: 3a 39815i bk6: 2a 39842i bk7: 2a 39841i bk8: 66a 39764i bk9: 64a 39784i bk10: 23a 39842i bk11: 25a 39842i bk12: 2a 39842i bk13: 4a 39841i bk14: 5a 39793i bk15: 2a 39840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886792
Row_Buffer_Locality_read = 0.886792
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.652968
Bank_Level_Parallism_Col = 1.520513
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461538 

BW Util details:
bwutil = 0.005319 
total_CMD = 39854 
util_bw = 212 
Wasted_Col = 188 
Wasted_Row = 38 
Idle = 39416 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39611 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 212 
Row_Bus_Util =  0.000803 
CoL_Bus_Util = 0.005319 
Either_Row_CoL_Bus_Util = 0.006097 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004115 
queue_avg = 0.025317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0253174
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39582 n_act=32 n_pre=16 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005671
n_activity=1534 dram_eff=0.1473
bk0: 3a 39838i bk1: 7a 39770i bk2: 4a 39815i bk3: 5a 39818i bk4: 8a 39764i bk5: 2a 39842i bk6: 6a 39815i bk7: 2a 39818i bk8: 66a 39763i bk9: 64a 39784i bk10: 19a 39842i bk11: 25a 39793i bk12: 8a 39794i bk13: 2a 39842i bk14: 2a 39842i bk15: 3a 39792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858407
Row_Buffer_Locality_read = 0.858407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.537721
Bank_Level_Parallism_Col = 1.392505
Bank_Level_Parallism_Ready = 1.044248
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.353057 

BW Util details:
bwutil = 0.005671 
total_CMD = 39854 
util_bw = 226 
Wasted_Col = 300 
Wasted_Row = 97 
Idle = 39231 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39582 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 226 
Row_Bus_Util =  0.001204 
CoL_Bus_Util = 0.005671 
Either_Row_CoL_Bus_Util = 0.006825 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007353 
queue_avg = 0.025518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0255181
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39605 n_act=32 n_pre=16 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005194
n_activity=1359 dram_eff=0.1523
bk0: 5a 39753i bk1: 7a 39760i bk2: 2a 39814i bk3: 1a 39842i bk4: 3a 39818i bk5: 4a 39815i bk6: 1a 39842i bk7: 2a 39818i bk8: 64a 39789i bk9: 64a 39787i bk10: 25a 39741i bk11: 20a 39839i bk12: 1a 39842i bk13: 4a 39794i bk14: 1a 39842i bk15: 3a 39839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845411
Row_Buffer_Locality_read = 0.845411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554817
Bank_Level_Parallism_Col = 1.401656
Bank_Level_Parallism_Ready = 1.048309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.005194 
total_CMD = 39854 
util_bw = 207 
Wasted_Col = 293 
Wasted_Row = 102 
Idle = 39252 

BW Util Bottlenecks: 
RCDc_limit = 359 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39605 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 207 
Row_Bus_Util =  0.001204 
CoL_Bus_Util = 0.005194 
Either_Row_CoL_Bus_Util = 0.006248 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.024096 
queue_avg = 0.024816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0248156
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39612 n_act=26 n_pre=11 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005144
n_activity=1297 dram_eff=0.1581
bk0: 2a 39817i bk1: 0a 39854i bk2: 3a 39815i bk3: 2a 39841i bk4: 5a 39817i bk5: 3a 39814i bk6: 3a 39816i bk7: 1a 39842i bk8: 64a 39787i bk9: 64a 39784i bk10: 17a 39842i bk11: 23a 39744i bk12: 5a 39841i bk13: 3a 39841i bk14: 6a 39817i bk15: 4a 39818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873171
Row_Buffer_Locality_read = 0.873171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424132
Bank_Level_Parallism_Col = 1.334792
Bank_Level_Parallism_Ready = 1.034146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.332604 

BW Util details:
bwutil = 0.005144 
total_CMD = 39854 
util_bw = 205 
Wasted_Col = 271 
Wasted_Row = 71 
Idle = 39307 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39612 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 205 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005144 
Either_Row_CoL_Bus_Util = 0.006072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0242636
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39586 n_act=28 n_pre=12 n_ref_event=0 n_req=229 n_rd=229 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005746
n_activity=1454 dram_eff=0.1575
bk0: 4a 39815i bk1: 3a 39818i bk2: 7a 39789i bk3: 1a 39841i bk4: 3a 39817i bk5: 6a 39767i bk6: 3a 39818i bk7: 7a 39792i bk8: 64a 39789i bk9: 67a 39762i bk10: 24a 39842i bk11: 31a 39841i bk12: 3a 39842i bk13: 3a 39842i bk14: 2a 39842i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877729
Row_Buffer_Locality_read = 0.877729
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567669
Bank_Level_Parallism_Col = 1.396996
Bank_Level_Parallism_Ready = 1.030568
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386266 

BW Util details:
bwutil = 0.005746 
total_CMD = 39854 
util_bw = 229 
Wasted_Col = 253 
Wasted_Row = 50 
Idle = 39322 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39586 
Read = 229 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 229 
total_req = 229 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 229 
Row_Bus_Util =  0.001004 
CoL_Bus_Util = 0.005746 
Either_Row_CoL_Bus_Util = 0.006725 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003731 
queue_avg = 0.025844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0258443
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39597 n_act=30 n_pre=15 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005345
n_activity=1597 dram_eff=0.1334
bk0: 3a 39818i bk1: 2a 39842i bk2: 2a 39841i bk3: 1a 39842i bk4: 0a 39854i bk5: 5a 39779i bk6: 4a 39817i bk7: 5a 39770i bk8: 64a 39787i bk9: 68a 39759i bk10: 24a 39744i bk11: 20a 39842i bk12: 8a 39770i bk13: 5a 39841i bk14: 1a 39842i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859155
Row_Buffer_Locality_read = 0.859155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306333
Bank_Level_Parallism_Col = 1.274131
Bank_Level_Parallism_Ready = 1.032864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268340 

BW Util details:
bwutil = 0.005345 
total_CMD = 39854 
util_bw = 213 
Wasted_Col = 329 
Wasted_Row = 137 
Idle = 39175 

BW Util Bottlenecks: 
RCDc_limit = 345 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39597 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 213 
Row_Bus_Util =  0.001129 
CoL_Bus_Util = 0.005345 
Either_Row_CoL_Bus_Util = 0.006449 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003891 
queue_avg = 0.023661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0236614
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39598 n_act=27 n_pre=13 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005445
n_activity=1469 dram_eff=0.1477
bk0: 0a 39854i bk1: 0a 39854i bk2: 7a 39815i bk3: 4a 39752i bk4: 5a 39791i bk5: 1a 39842i bk6: 2a 39818i bk7: 7a 39788i bk8: 65a 39765i bk9: 64a 39788i bk10: 24a 39839i bk11: 22a 39842i bk12: 6a 39841i bk13: 5a 39794i bk14: 2a 39842i bk15: 3a 39818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875576
Row_Buffer_Locality_read = 0.875576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491103
Bank_Level_Parallism_Col = 1.330508
Bank_Level_Parallism_Ready = 1.023041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305085 

BW Util details:
bwutil = 0.005445 
total_CMD = 39854 
util_bw = 217 
Wasted_Col = 273 
Wasted_Row = 72 
Idle = 39292 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39598 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 217 
Row_Bus_Util =  0.001004 
CoL_Bus_Util = 0.005445 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003906 
queue_avg = 0.024891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0248909
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39621 n_act=22 n_pre=8 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005094
n_activity=1274 dram_eff=0.1593
bk0: 0a 39854i bk1: 8a 39816i bk2: 5a 39817i bk3: 2a 39840i bk4: 3a 39818i bk5: 0a 39854i bk6: 2a 39842i bk7: 1a 39842i bk8: 64a 39787i bk9: 64a 39784i bk10: 19a 39842i bk11: 23a 39842i bk12: 3a 39840i bk13: 4a 39794i bk14: 1a 39842i bk15: 4a 39769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891626
Row_Buffer_Locality_read = 0.891626
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398773
Bank_Level_Parallism_Col = 1.338902
Bank_Level_Parallism_Ready = 1.044335
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338902 

BW Util details:
bwutil = 0.005094 
total_CMD = 39854 
util_bw = 203 
Wasted_Col = 233 
Wasted_Row = 53 
Idle = 39365 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39621 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 8 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 203 
Row_Bus_Util =  0.000753 
CoL_Bus_Util = 0.005094 
Either_Row_CoL_Bus_Util = 0.005846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0229839
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39603 n_act=26 n_pre=10 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005495
n_activity=1350 dram_eff=0.1622
bk0: 2a 39840i bk1: 2a 39841i bk2: 3a 39815i bk3: 4a 39817i bk4: 2a 39838i bk5: 5a 39806i bk6: 2a 39842i bk7: 8a 39791i bk8: 64a 39788i bk9: 65a 39761i bk10: 20a 39841i bk11: 30a 39790i bk12: 3a 39818i bk13: 1a 39842i bk14: 4a 39818i bk15: 4a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881279
Row_Buffer_Locality_read = 0.881279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.487805
Bank_Level_Parallism_Col = 1.396437
Bank_Level_Parallism_Ready = 1.031963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345212 

BW Util details:
bwutil = 0.005495 
total_CMD = 39854 
util_bw = 219 
Wasted_Col = 245 
Wasted_Row = 69 
Idle = 39321 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39603 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 10 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 219 
Row_Bus_Util =  0.000903 
CoL_Bus_Util = 0.005495 
Either_Row_CoL_Bus_Util = 0.006298 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.015936 
queue_avg = 0.025493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.025493
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39625 n_act=24 n_pre=9 n_ref_event=0 n_req=197 n_rd=197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004943
n_activity=1285 dram_eff=0.1533
bk0: 3a 39794i bk1: 2a 39841i bk2: 2a 39842i bk3: 2a 39842i bk4: 2a 39841i bk5: 3a 39818i bk6: 0a 39854i bk7: 2a 39818i bk8: 64a 39787i bk9: 65a 39758i bk10: 23a 39745i bk11: 21a 39841i bk12: 2a 39842i bk13: 3a 39840i bk14: 2a 39841i bk15: 1a 39841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878173
Row_Buffer_Locality_read = 0.878173
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395712
Bank_Level_Parallism_Col = 1.352804
Bank_Level_Parallism_Ready = 1.045685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.331776 

BW Util details:
bwutil = 0.004943 
total_CMD = 39854 
util_bw = 197 
Wasted_Col = 248 
Wasted_Row = 68 
Idle = 39341 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39625 
Read = 197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 9 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 197 
Row_Bus_Util =  0.000828 
CoL_Bus_Util = 0.004943 
Either_Row_CoL_Bus_Util = 0.005746 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004367 
queue_avg = 0.023712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0237115
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39616 n_act=23 n_pre=8 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005194
n_activity=1364 dram_eff=0.1518
bk0: 3a 39818i bk1: 1a 39842i bk2: 2a 39841i bk3: 1a 39842i bk4: 5a 39794i bk5: 0a 39854i bk6: 6a 39793i bk7: 1a 39842i bk8: 64a 39789i bk9: 64a 39787i bk10: 23a 39842i bk11: 24a 39842i bk12: 2a 39842i bk13: 1a 39842i bk14: 3a 39842i bk15: 7a 39768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298872
Bank_Level_Parallism_Col = 1.263858
Bank_Level_Parallism_Ready = 1.038647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246120 

BW Util details:
bwutil = 0.005194 
total_CMD = 39854 
util_bw = 207 
Wasted_Col = 264 
Wasted_Row = 61 
Idle = 39322 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39616 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 8 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 207 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.005194 
Either_Row_CoL_Bus_Util = 0.005972 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0243137
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39614 n_act=24 n_pre=8 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005219
n_activity=1349 dram_eff=0.1542
bk0: 4a 39841i bk1: 4a 39817i bk2: 2a 39842i bk3: 1a 39842i bk4: 2a 39842i bk5: 3a 39842i bk6: 3a 39839i bk7: 3a 39815i bk8: 65a 39761i bk9: 64a 39784i bk10: 24a 39745i bk11: 24a 39842i bk12: 2a 39841i bk13: 4a 39841i bk14: 2a 39816i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.417323
Bank_Level_Parallism_Col = 1.391509
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372642 

BW Util details:
bwutil = 0.005219 
total_CMD = 39854 
util_bw = 208 
Wasted_Col = 232 
Wasted_Row = 68 
Idle = 39346 

BW Util Bottlenecks: 
RCDc_limit = 265 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39614 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 208 
Row_Bus_Util =  0.000803 
CoL_Bus_Util = 0.005219 
Either_Row_CoL_Bus_Util = 0.006022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0232348
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39593 n_act=30 n_pre=14 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005495
n_activity=1346 dram_eff=0.1627
bk0: 2a 39842i bk1: 2a 39841i bk2: 3a 39841i bk3: 4a 39817i bk4: 8a 39763i bk5: 2a 39842i bk6: 5a 39813i bk7: 4a 39813i bk8: 64a 39789i bk9: 66a 39762i bk10: 22a 39743i bk11: 21a 39841i bk12: 2a 39842i bk13: 4a 39842i bk14: 7a 39792i bk15: 3a 39818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863014
Row_Buffer_Locality_read = 0.863014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472454
Bank_Level_Parallism_Col = 1.413502
Bank_Level_Parallism_Ready = 1.041096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409283 

BW Util details:
bwutil = 0.005495 
total_CMD = 39854 
util_bw = 219 
Wasted_Col = 274 
Wasted_Row = 106 
Idle = 39255 

BW Util Bottlenecks: 
RCDc_limit = 325 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39593 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 219 
Row_Bus_Util =  0.001104 
CoL_Bus_Util = 0.005495 
Either_Row_CoL_Bus_Util = 0.006549 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007663 
queue_avg = 0.027325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0273247
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39614 n_act=25 n_pre=11 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005119
n_activity=1304 dram_eff=0.1564
bk0: 0a 39854i bk1: 2a 39818i bk2: 3a 39816i bk3: 4a 39817i bk4: 3a 39842i bk5: 4a 39818i bk6: 4a 39818i bk7: 1a 39842i bk8: 64a 39787i bk9: 64a 39784i bk10: 25a 39792i bk11: 17a 39839i bk12: 5a 39792i bk13: 4a 39818i bk14: 0a 39854i bk15: 4a 39817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877451
Row_Buffer_Locality_read = 0.877451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423221
Bank_Level_Parallism_Col = 1.337054
Bank_Level_Parallism_Ready = 1.039216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.328125 

BW Util details:
bwutil = 0.005119 
total_CMD = 39854 
util_bw = 204 
Wasted_Col = 262 
Wasted_Row = 68 
Idle = 39320 

BW Util Bottlenecks: 
RCDc_limit = 285 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39614 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 11 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 204 
Row_Bus_Util =  0.000903 
CoL_Bus_Util = 0.005119 
Either_Row_CoL_Bus_Util = 0.006022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0229086
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39631 n_act=21 n_pre=6 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004918
n_activity=1188 dram_eff=0.165
bk0: 3a 39840i bk1: 0a 39854i bk2: 4a 39794i bk3: 2a 39842i bk4: 2a 39840i bk5: 3a 39817i bk6: 3a 39840i bk7: 2a 39841i bk8: 66a 39765i bk9: 64a 39788i bk10: 18a 39841i bk11: 19a 39842i bk12: 2a 39842i bk13: 5a 39818i bk14: 2a 39818i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356077
Bank_Level_Parallism_Col = 1.324324
Bank_Level_Parallism_Ready = 1.025510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314496 

BW Util details:
bwutil = 0.004918 
total_CMD = 39854 
util_bw = 196 
Wasted_Col = 225 
Wasted_Row = 48 
Idle = 39385 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39631 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 196 
Row_Bus_Util =  0.000677 
CoL_Bus_Util = 0.004918 
Either_Row_CoL_Bus_Util = 0.005595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0245647
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39607 n_act=26 n_pre=11 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005395
n_activity=1258 dram_eff=0.1709
bk0: 4a 39840i bk1: 1a 39842i bk2: 2a 39818i bk3: 5a 39817i bk4: 3a 39818i bk5: 2a 39818i bk6: 4a 39842i bk7: 5a 39793i bk8: 64a 39787i bk9: 66a 39759i bk10: 28a 39788i bk11: 23a 39840i bk12: 4a 39816i bk13: 0a 39854i bk14: 3a 39816i bk15: 1a 39842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879070
Row_Buffer_Locality_read = 0.879070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571713
Bank_Level_Parallism_Col = 1.437500
Bank_Level_Parallism_Ready = 1.037209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381944 

BW Util details:
bwutil = 0.005395 
total_CMD = 39854 
util_bw = 215 
Wasted_Col = 228 
Wasted_Row = 59 
Idle = 39352 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39607 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 215 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005395 
Either_Row_CoL_Bus_Util = 0.006198 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.020243 
queue_avg = 0.025041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0250414
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39854 n_nop=39620 n_act=25 n_pre=9 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005043
n_activity=1400 dram_eff=0.1436
bk0: 1a 39842i bk1: 1a 39842i bk2: 1a 39842i bk3: 2a 39842i bk4: 2a 39818i bk5: 1a 39842i bk6: 3a 39842i bk7: 4a 39817i bk8: 65a 39766i bk9: 64a 39789i bk10: 27a 39667i bk11: 22a 39841i bk12: 2a 39842i bk13: 1a 39842i bk14: 3a 39841i bk15: 2a 39841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302609
Bank_Level_Parallism_Col = 1.303571
Bank_Level_Parallism_Ready = 1.019900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303571 

BW Util details:
bwutil = 0.005043 
total_CMD = 39854 
util_bw = 201 
Wasted_Col = 266 
Wasted_Row = 108 
Idle = 39279 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39854 
n_nop = 39620 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 201 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.005043 
Either_Row_CoL_Bus_Util = 0.005871 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004274 
queue_avg = 0.025819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0258192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 105, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 324, Miss = 114, Miss_rate = 0.352, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 318, Miss = 104, Miss_rate = 0.327, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 333, Miss = 122, Miss_rate = 0.366, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 340, Miss = 116, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 332, Miss = 103, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 312, Miss = 103, Miss_rate = 0.330, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 325, Miss = 110, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 305, Miss = 106, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 307, Miss = 94, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 319, Miss = 99, Miss_rate = 0.310, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 314, Miss = 108, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 313, Miss = 111, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 307, Miss = 103, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 316, Miss = 101, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 101, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 100, Miss_rate = 0.325, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 319, Miss = 108, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 307, Miss = 98, Miss_rate = 0.319, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 308, Miss = 104, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 309, Miss = 111, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 311, Miss = 100, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 335, Miss = 115, Miss_rate = 0.343, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 326, Miss = 100, Miss_rate = 0.307, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 313, Miss = 102, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 311, Miss = 101, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 314, Miss = 104, Miss_rate = 0.331, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 309, Miss = 105, Miss_rate = 0.340, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 112, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 327, Miss = 108, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 317, Miss = 104, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 318, Miss = 109, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 326, Miss = 117, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 302, Miss = 98, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 324, Miss = 109, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[36]: Access = 302, Miss = 104, Miss_rate = 0.344, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 308, Miss = 101, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[38]: Access = 336, Miss = 119, Miss_rate = 0.354, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 316, Miss = 110, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 305, Miss = 104, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 109, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 309, Miss = 102, Miss_rate = 0.330, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 327, Miss = 115, Miss_rate = 0.352, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 314, Miss = 100, Miss_rate = 0.318, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 305, Miss = 103, Miss_rate = 0.338, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 326, Miss = 119, Miss_rate = 0.365, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[47]: Access = 314, Miss = 100, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 324, Miss = 98, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 299, Miss = 99, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 306, Miss = 105, Miss_rate = 0.343, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 102, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 309, Miss = 102, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 313, Miss = 106, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 319, Miss = 106, Miss_rate = 0.332, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 312, Miss = 113, Miss_rate = 0.362, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 318, Miss = 104, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 312, Miss = 104, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 295, Miss = 92, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 326, Miss = 105, Miss_rate = 0.322, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 334, Miss = 110, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 300, Miss = 98, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 328, Miss = 103, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20230
L2_total_cache_misses = 6738
L2_total_cache_miss_rate = 0.3331
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20230
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=20230
icnt_total_pkts_simt_to_mem=20230
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20230
Req_Network_cycles = 67846
Req_Network_injected_packets_per_cycle =       0.2982 
Req_Network_conflicts_per_cycle =       0.0606
Req_Network_conflicts_per_cycle_util =       1.2433
Req_Bank_Level_Parallism =       6.1136
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0047

Reply_Network_injected_packets_num = 20230
Reply_Network_cycles = 67846
Reply_Network_injected_packets_per_cycle =        0.2982
Reply_Network_conflicts_per_cycle =        0.0041
Reply_Network_conflicts_per_cycle_util =       0.0841
Reply_Bank_Level_Parallism =       6.1658
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 119087 (inst/sec)
gpgpu_simulation_rate = 1443 (cycle/sec)
gpgpu_silicon_slowdown = 1002772x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12705
gpu_sim_insn = 959174
gpu_ipc =      75.4958
gpu_tot_sim_cycle = 80551
gpu_tot_sim_insn = 6556304
gpu_tot_ipc =      81.3932
gpu_tot_issued_cta = 1152
gpu_occupancy = 17.1648% 
gpu_tot_occupancy = 14.8430% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6257
partiton_level_parallism_total  =       0.5076
partiton_level_parallism_util =       4.7779
partiton_level_parallism_util_total  =       5.3570
L2_BW  =      75.2782 GB/Sec
L2_BW_total  =      23.5024 GB/Sec
gpu_total_sim_rate=104068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2427, Miss = 1266, Miss_rate = 0.522, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2001, Miss = 1083, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1243, Miss = 730, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1838, Miss = 1007, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1465, Miss = 842, Miss_rate = 0.575, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1571, Miss = 870, Miss_rate = 0.554, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1564, Miss = 892, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2394, Miss = 1275, Miss_rate = 0.533, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1535, Miss = 870, Miss_rate = 0.567, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1872, Miss = 1023, Miss_rate = 0.546, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1410, Miss = 801, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2206, Miss = 1193, Miss_rate = 0.541, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1584, Miss = 889, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1698, Miss = 934, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1820, Miss = 980, Miss_rate = 0.538, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1853, Miss = 991, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2447, Miss = 1296, Miss_rate = 0.530, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2338, Miss = 1249, Miss_rate = 0.534, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2024, Miss = 1096, Miss_rate = 0.542, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1753, Miss = 977, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1812, Miss = 992, Miss_rate = 0.547, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1827, Miss = 1004, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2151, Miss = 1174, Miss_rate = 0.546, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1541, Miss = 869, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1566, Miss = 870, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1764, Miss = 988, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1901, Miss = 1035, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1508, Miss = 849, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1675, Miss = 911, Miss_rate = 0.544, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1477, Miss = 833, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1616, Miss = 908, Miss_rate = 0.562, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1786, Miss = 973, Miss_rate = 0.545, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[32]: Access = 726, Miss = 471, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 829, Miss = 529, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 925, Miss = 568, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1014, Miss = 614, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1163, Miss = 683, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1209, Miss = 702, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 943, Miss = 576, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 996, Miss = 606, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1077, Miss = 643, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 911, Miss = 561, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1370, Miss = 774, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1511, Miss = 841, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1354, Miss = 766, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1133, Miss = 662, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[46]: Access = 877, Miss = 543, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1102, Miss = 640, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1655, Miss = 914, Miss_rate = 0.552, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1297, Miss = 742, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1087, Miss = 646, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1301, Miss = 753, Miss_rate = 0.579, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1398, Miss = 791, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 983, Miss = 603, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1293, Miss = 751, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1150, Miss = 680, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1310, Miss = 749, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1050, Miss = 625, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1127, Miss = 655, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 982, Miss = 590, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1139, Miss = 665, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1584, Miss = 871, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1147, Miss = 672, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1562, Miss = 858, Miss_rate = 0.549, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1623, Miss = 887, Miss_rate = 0.547, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2000, Miss = 1065, Miss_rate = 0.532, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1512, Miss = 850, Miss_rate = 0.562, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1997, Miss = 1088, Miss_rate = 0.545, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1392, Miss = 788, Miss_rate = 0.566, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1607, Miss = 885, Miss_rate = 0.551, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1773, Miss = 959, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1882, Miss = 1015, Miss_rate = 0.539, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1666, Miss = 907, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1986, Miss = 1068, Miss_rate = 0.538, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2112, Miss = 1110, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1638, Miss = 903, Miss_rate = 0.551, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1770, Miss = 971, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1985, Miss = 1049, Miss_rate = 0.528, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1999, Miss = 1072, Miss_rate = 0.536, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1593, Miss = 887, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 123407
	L1D_total_cache_misses = 68918
	L1D_total_cache_miss_rate = 0.5585
	L1D_total_cache_pending_hits = 62
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 59
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33294

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
570, 251, 414, 236, 318, 112, 127, 127, 142, 284, 357, 357, 142, 445, 403, 524, 329, 208, 296, 644, 424, 256, 281, 160, 558, 281, 232, 295, 90, 75, 307, 90, 
gpgpu_n_tot_thrd_icount = 6556304
gpgpu_n_tot_w_icount = 551261
gpgpu_n_stall_shd_mem = 4472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40885
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188199	W0_Idle:1557579	W0_Scoreboard:2780745	W1:228834	W2:59555	W3:12751	W4:2516	W5:694	W6:91	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2	W27:16	W28:40	W29:188	W30:754	W31:2033	W32:189479
single_issue_nums: WS0:135712	WS1:140221	WS2:137339	WS3:137989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 327080 {8:40885,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1635400 {40:40885,}
maxmflatency = 483 
max_icnt2mem_latency = 40 
maxmrqlatency = 111 
max_icnt2sh_latency = 7 
averagemflatency = 238 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:1943 	5722 	811 	1525 	1972 	1671 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26943 	13942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	40810 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	40730 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         5        10        11         5        11        12         0        64        26        15         0         9         0         4 
dram[1]:         5        12         6         9         6         7         7         4        64        64        25        17        18        13         6         7 
dram[2]:         6         4         9         3         9         5        14         4         0        64        26        20        15         7         1         7 
dram[3]:         7        11         8         7        11         0        11        11        64        64        14        27         1        12         5         4 
dram[4]:        12         8         5         8        10         8         7         7        64        64        21        23        17        11         7         5 
dram[5]:         3         8        11        12         5        10        11         8        64        64        21        24        12        15         4         5 
dram[6]:         8         6         8         9         9         5        10         6        64        64        20        20         3         0         4         4 
dram[7]:         6         7         4         8         6         5         7         5        64        64        21        24         9        11         4         1 
dram[8]:         5        10         7         5         5         3         9        10        64        64        17        17        11        13         7         5 
dram[9]:         8         9        11         8         5         6         9         5        64        64        23         0        10        11         1         4 
dram[10]:         6         6        10         7         8         6         7        11        64        64        19        21         2         0         2         4 
dram[11]:         6         3         8         4         8         3         5         4        64        64        11        10        10         9         6         5 
dram[12]:         7         5         3         8         8        13         7         9        64         0         0        25        15        17         6         5 
dram[13]:         6         7         7         4         6         7        10         6        64        64        20        16        14        19         0         7 
dram[14]:         8        11         5         7         4        10         8        10        64        64        24        19        12         7         5         5 
dram[15]:         6        10         6         9         9        10         8         9        64        64        23        25         2         9         6         3 
dram[16]:        11         5        13         8         9         4        10         9        64        64        19        14        14        11         6         4 
dram[17]:         5         5         6         7        10         7         6         7        64        64        16        20        10        15         8         5 
dram[18]:         9         4         6         6         8         9         4         8        64        64        22        15         9        11         4         6 
dram[19]:         6         8         3        13         5         8         8         3        64        64        24        31        12        11         8         5 
dram[20]:         6         9         8         6        11         9        12         6        64        64        16        20        11         8         5         3 
dram[21]:         4         6         7        12         8        10         8         6        64        64        24        22        14         9         8         4 
dram[22]:         5         7         5        10         7         6         8        10        64        64        19        23         5        15         2         5 
dram[23]:        10         9         6         8        10         7         4         6        64        64        20        21        14         1         9         6 
dram[24]:         6         8         9         5        12        10         5         2        64        64        19        21        10        12         6         5 
dram[25]:         5        10         9         6        11         2         8         5        64        64        23        24        12        10         6         2 
dram[26]:         5         3         4         9         5        10         7         8        64        64        18        24        15        10         4         5 
dram[27]:         8         4        10         7         5         4         6         8         0        64        24        21        19        14         9         5 
dram[28]:         3         9         7         7        12         7        10         8        64        64        15        23         8         9         5         7 
dram[29]:         9         4        11        10         7         9        10        10        64        64        20        19        14        10         5         6 
dram[30]:         9        10         7         6         4         5         9         7        64        64        18        23         3         2         6         9 
dram[31]:         4         7        10         7         2        15        10         5        64        64        14        22        14        15         6         7 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5341      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5341      5339      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5341      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5341      5339      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      5342      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5341      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  2.428571  2.500000  3.000000  3.125000  3.571429  2.800000  3.333333  7.000000 64.000000 34.500000  9.400000  5.000000 13.000000  4.000000  7.000000  2.400000 
dram[1]:  4.250000  5.166667  4.000000  3.000000  2.200000  3.166667  2.857143  2.000000 32.500000 35.500000  7.666667  4.555555  4.500000  2.555556  4.000000  3.400000 
dram[2]:  3.750000  2.000000  2.222222  1.400000  3.166667  2.714286  4.000000  2.428571 64.000000 33.500000  6.000000  6.285714  4.800000  3.500000  2.250000  3.500000 
dram[3]:  3.250000  7.500000  3.142857  4.000000  4.600000  8.000000  3.666667  3.000000 36.000000 35.500000  5.375000  7.666667  3.500000  4.500000  3.000000  2.333333 
dram[4]:  2.714286  2.571429  4.333333  3.500000  7.500000  2.875000  7.500000  4.250000 36.000000 34.000000 11.000000  5.714286  4.166667  4.600000  3.000000  2.250000 
dram[5]:  2.000000  2.500000  4.666667  3.666667  4.500000  3.142857  4.000000  3.142857 35.000000 35.000000 11.000000 12.666667  3.333333  4.333333  2.000000  2.750000 
dram[6]:  7.500000  3.166667  2.875000  3.333333  3.833333  2.250000  6.333333  3.000000 34.500000 34.000000  7.800000  7.166667  4.250000 15.000000  2.750000  2.250000 
dram[7]:  3.500000  3.000000  1.833333  3.142857  2.666667  2.800000  3.333333  4.333333 33.000000 35.000000 10.500000  7.333333  3.500000  4.000000  5.500000  3.333333 
dram[8]:  2.750000  4.200000  3.500000  3.250000  1.857143  2.000000  3.142857  2.500000 33.000000 33.000000  7.500000  4.500000  3.800000  4.400000  3.000000  4.250000 
dram[9]:  3.000000  4.250000 10.000000  2.800000  2.200000  2.875000  3.200000  2.500000 36.500000 33.500000  9.200000 37.000000  3.166667  5.250000  4.500000  2.333333 
dram[10]:  2.125000  2.285714  2.222222  7.500000  3.800000  2.500000  2.500000  4.333333 33.500000 33.000000  5.444445  6.285714  3.200000 19.000000  2.750000  2.200000 
dram[11]:  3.166667  1.666667  4.333333  1.571429  4.333333  3.666667  1.600000  3.500000 36.500000 34.000000  6.142857  4.200000  4.500000  3.750000  3.500000  2.666667 
dram[12]:  3.000000  1.571429  1.714286  3.500000  3.400000  3.428571  3.142857  3.750000 34.500000 64.000000 36.000000 11.000000  4.166667  8.000000  3.000000  2.750000 
dram[13]:  3.000000  2.777778  2.500000  1.888889  2.222222  2.500000  3.600000  2.750000 33.000000 34.500000  6.285714  8.000000  4.200000  7.000000  6.000000  3.666667 
dram[14]:  3.142857  6.000000  2.000000  2.200000  2.666667  4.200000  2.400000  4.250000 33.000000 33.500000  6.857143  6.125000  3.750000  2.750000  3.000000  1.666667 
dram[15]:  1.888889  4.200000  2.166667  6.333333  4.000000  3.400000  4.250000  3.142857 34.000000 33.500000 11.250000 12.666667  5.000000  5.000000  3.250000  6.500000 
dram[16]:  3.500000  2.555556  3.250000  3.142857  3.500000  2.333333  3.625000  4.333333 36.000000 36.000000  6.142857  8.600000  4.800000  3.750000  2.500000  4.000000 
dram[17]:  1.875000  2.333333  2.428571  2.666667  4.333333  2.833333  4.666667  3.166667 33.000000 34.000000  4.000000  8.200000  3.750000  3.571429  3.500000  2.750000 
dram[18]:  2.222222  2.400000  3.600000  2.400000  3.200000  3.600000  2.333333  3.250000 34.500000 34.000000 11.250000  5.125000  4.750000  3.333333  2.750000  2.800000 
dram[19]:  3.000000  3.142857  2.125000  3.857143  2.181818  3.166667  3.250000  2.142857 33.000000 33.500000  5.750000 13.333333  3.800000  4.750000  4.666667  2.500000 
dram[20]:  2.571429  3.000000  5.666667  3.000000  4.000000  2.625000  5.000000  2.500000 35.500000 35.500000  5.250000  8.166667  4.000000  3.000000  2.000000  2.500000 
dram[21]:  2.000000  4.000000  3.571429  2.500000  3.500000  3.800000  2.500000  2.666667 36.000000 36.000000  9.500000  6.125000  4.333333  3.285714  2.500000  4.333333 
dram[22]:  3.250000  5.250000  3.800000  3.600000  3.166667  2.166667  4.200000  3.600000 35.000000 34.500000  6.166667  8.000000  2.833333  4.600000  2.666667  1.833333 
dram[23]:  8.000000  2.714286  2.142857  2.222222  6.500000  3.375000  2.500000  3.000000 32.500000 32.500000 13.666667  8.500000  3.800000  4.666667  3.000000  3.666667 
dram[24]:  3.400000  2.166667  3.000000  2.285714  4.666667  3.285714  3.000000  1.800000 35.500000 34.000000  5.875000  7.166667  4.500000  4.500000  4.000000  3.666667 
dram[25]:  2.571429  3.333333  4.000000  2.571429  3.000000  1.500000  4.400000  3.000000 33.000000 34.000000  9.000000  7.166667  4.500000  4.500000  3.166667  3.000000 
dram[26]:  2.857143  1.833333  3.000000  2.857143  3.200000  6.250000  2.500000  2.750000 38.500000 33.500000  5.222222  7.500000  4.500000  3.833333  1.666667  3.000000 
dram[27]:  3.000000  2.400000  2.666667  3.000000  3.285714  2.500000  3.166667  2.363636 64.000000 33.500000  6.000000  5.875000  5.750000  4.166667  4.400000  2.500000 
dram[28]:  3.500000  3.500000  4.000000  3.285714  4.800000  2.375000  3.400000  2.833333 37.000000 33.500000  4.900000  9.200000  2.666667  3.400000  2.666667  3.000000 
dram[29]:  3.400000  2.000000  2.300000  5.250000  2.428571  3.625000  3.875000  4.750000 35.000000 35.500000 10.500000  9.750000  3.333333  3.666667  1.875000  2.250000 
dram[30]:  3.250000  8.000000  4.400000  3.000000  2.166667  2.142857  5.333333  2.625000 33.000000 34.500000  8.000000  9.000000  5.500000  6.000000  2.285714  4.000000 
dram[31]:  2.200000  3.333333  4.000000  2.666667  1.250000  5.000000  4.000000  2.000000 34.000000 33.000000  6.142857  9.800000  4.500000  4.500000  3.000000  3.250000 
average row locality = 13763/2572 = 5.351089
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        15        15        25        25        14        20        14        64        69        47        40        13        24         7        12 
dram[1]:        17        31        16        21        11        19        20        10        65        71        46        41        27        23        16        17 
dram[2]:        15        14        20        14        19        19        28        17        64        67        48        44        24        14         9        14 
dram[3]:        13        15        22        16        23         8        22        18        72        71        43        46        14        18         9         7 
dram[4]:        19        18        13        14        15        23        15        17        72        68        44        40        25        23        18         9 
dram[5]:         4        20        28        22         9        22        16        22        70        70        44        38        20        26        12        11 
dram[6]:        15        19        23        20        23        18        19        15        69        68        39        43        17        15        11         9 
dram[7]:        14        12        11        22         8        14        20        13        66        70        42        44        14        16        11        10 
dram[8]:        22        21        14        13        13         8        22        25        66        66        45        45        19        22         9        17 
dram[9]:        30        17        20        14        11        23        16        15        73        67        46        37        19        21         9        14 
dram[10]:        17        16        20        15        19        15        20        13        67        66        49        44        16        19        11        11 
dram[11]:        19         5        13        11        13        11        16        14        73        68        43        42        18        15        14        16 
dram[12]:        21        11        12        14        17        24        22        15        69        64        36        44        25        24         9        11 
dram[13]:         9        25        20        17        20        15        18        22        66        69        44        40        21        28         6        11 
dram[14]:        22        18        16        22        16        21        24        17        66        67        48        49        15        11        15        10 
dram[15]:        17        21        13        19        20        17        17        22        68        67        45        38        15        20        13        13 
dram[16]:        21        23        26        22        21        14        29        26        72        72        43        43        24        15        10        16 
dram[17]:        15        21        17        16        13        17        14        19        66        68        44        41        15        25        21        11 
dram[18]:        20        12        18        12        16        18        14        26        69        68        45        41        19        20        11        14 
dram[19]:        12        22        17        27        24        19        13        15        66        67        46        40        19        19        14        15 
dram[20]:        18        18        17        15        20        21        20        20        71        71        42        49        24        18        12        10 
dram[21]:        12         8        25        25        28        19        20        24        72        72        38        49        26        23        15        13 
dram[22]:        13        21        19        18        19        13        21        18        70        69        37        40        17        23         8        11 
dram[23]:        16        19        15        20        13        27        15        18        65        65        41        51        19        14        15        11 
dram[24]:        17        13        12        16        14        23        15         9        71        68        47        43        18        18        16        11 
dram[25]:        18        20        16        18        24         9        22        15        66        68        45        43        18        27        19        15 
dram[26]:        20        11        15        20        16        25        15        22        77        67        47        45        27        23        10        15 
dram[27]:        18        12        16        18        23        15        19        26        64        67        48        47        23        25        22        10 
dram[28]:         7        14        16        23        24        19        17        17        74        67        49        46        16        17         8        15 
dram[29]:        17        10        23        21        17        29        31        19        70        71        42        39        20        22        15        18 
dram[30]:        13        16        22        15        13        15        16        21        66        69        40        45        22        12        16        16 
dram[31]:        11        10        20        16         5        25        16        12        68        66        43        49        18        18        12        13 
total dram reads = 13763
bank skew: 77/4 = 19.25
chip skew: 477/387 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        360       362       351       362       338       355       340       346      1003       948       998      1429       317       336       319       365
dram[1]:        349       351       335       368       350       342       366       352       990       923      1176      1333       333       332       327       330
dram[2]:        347       347       364       350       348       345       344       353      1004       967      1235      1174       325       326       332       344
dram[3]:        369       340       365       355       346       333       333       357       927       924      1247      1038       326       336       343       341
dram[4]:        351       381       342       330       330       350       340       360       929       957      1181      1137       329       337       343       336
dram[5]:        352       358       348       367       351       348       361       338       942       933      1175      1322       340       342       354       350
dram[6]:        338       341       350       342       335       350       340       349       955       959      1188       997       338       331       343       336
dram[7]:        333       334       349       352       334       341       349       341       982       932      1235      1211       366       332       319       341
dram[8]:        342       367       338       342       346       341       352       360       983       977      1095      1034       331       326       340       336
dram[9]:        358       336       336       362       362       345       367       356       918       961      1249      1354       341       324       325       340
dram[10]:        350       349       369       327       338       355       361       351       973       978       976      1132       355       317       334       352
dram[11]:        346       345       364       355       349       340       370       342       920       952      1318      1296       335       329       331       330
dram[12]:        346       364       356       361       341       371       349       362       955       998      1474      1225       328       323       326       337
dram[13]:        343       353       360       359       348       356       355       347       982       940      1199      1340       328       328       350       335
dram[14]:        340       349       368       360       360       355       374       362       984       968      1180      1049       337       332       333       362
dram[15]:        358       363       354       348       345       372       344       351       962       960      1204      1358       349       337       353       328
dram[16]:        345       356       368       363       351       348       357       348       929       923      1223      1172       324       334       330       332
dram[17]:        374       347       361       352       362       374       337       350       981       951      1191      1211       342       334       334       352
dram[18]:        366       338       342       343       351       346       357       339       957       959      1143      1132       330       329       352       350
dram[19]:        345       350       354       345       360       349       347       359       981       960      1045      1399       330       328       326       336
dram[20]:        371       353       341       337       348       344       358       349       938       931      1238       993       342       345       350       332
dram[21]:        356       339       356       361       357       362       348       365       925       916      1459      1005       335       336       346       333
dram[22]:        344       336       348       339       338       362       336       343       948       949      1341      1296       352       329       342       356
dram[23]:        328       349       352       357       327       342       352       351       991       980      1246      1154       336       329       333       325
dram[24]:        345       342       345       348       343       335       345       377       938       957      1080      1122       326       336       328       330
dram[25]:        367       339       335       355       355       345       348       349       980       951      1175      1096       332       334       351       333
dram[26]:        357       380       363       342       345       352       361       361       890       969      1219      1191       338       338       357       356
dram[27]:        340       359       342       345       351       370       348       350      1001       960       941      1061       324       328       349       334
dram[28]:        333       354       349       347       339       348       355       351       913       968      1204      1014       345       328       329       348
dram[29]:        343       368       362       374       351       355       365       364       942       924      1169      1168       329       330       348       340
dram[30]:        344       327       341       361       349       345       340       347       982       948      1394      1187       348       328       349       339
dram[31]:        361       351       349       359       351       368       335       352       960       969      1114      1138       335       344       351       332
maximum mf latency per bank:
dram[0]:        383       419       396       400       364       406       363       369       403       371       356       359       335       359       336       360
dram[1]:        384       419       360       408       435       411       387       365       379       364       360       414       357       358       359       359
dram[2]:        363       374       432       367       434       366       384       411       403       371       358       377       355       358       356       358
dram[3]:        401       377       395       418       392       357       358       401       379       356       361       360       356       375       356       356
dram[4]:        410       404       369       369       363       418       374       384       403       371       357       361       366       367       359       362
dram[5]:        366       410       387       405       357       370       383       367       379       365       356       358       359       359       382       374
dram[6]:        358       400       399       367       378       392       388       361       403       371       356       357       355       339       362       368
dram[7]:        365       364       367       385       366       373       419       357       384       356       359       357       365       359       355       374
dram[8]:        363       398       370       419       362       365       451       387       403       371       378       364       411       358       361       357
dram[9]:        437       405       358       385       426       381       391       441       379       365       356       335       393       361       356       362
dram[10]:        368       366       448       356       366       372       415       382       403       371       385       359       368       335       359       359
dram[11]:        360       375       424       364       381       369       407       382       379       360       359       419       361       359       358       356
dram[12]:        364       423       384       422       374       414       384       401       403       371       336       358       356       356       355       362
dram[13]:        398       409       394       420       363       408       378       397       380       368       372       369       361       365       336       358
dram[14]:        405       378       382       399       393       402       418       415       403       371       357       376       356       368       356       389
dram[15]:        414       374       390       386       387       395       397       384       379       368       365       361       377       362       356       359
dram[16]:        442       424       409       430       405       370       432       369       403       371       388       357       356       363       363       356
dram[17]:        433       423       405       374       373       435       408       381       379       382       422       357       357       357       385       361
dram[18]:        423       386       368       368       381       418       423       414       403       371       368       373       374       356       366       367
dram[19]:        371       372       366       411       377       364       371       414       379       360       390       406       361       359       356       366
dram[20]:        415       412       358       359       388       378       380       364       403       371       369       360       356       368       374       359
dram[21]:        412       368       412       391       412       436       397       375       379       355       360       370       383       356       371       361
dram[22]:        382       364       375       380       372       435       382       419       403       371       374       359       372       358       363       358
dram[23]:        356       431       369       387       356       397       399       380       379       356       357       356       359       365       369       357
dram[24]:        368       437       408       367       363       358       386       433       403       371       363       358       358       356       356       361
dram[25]:        399       380       380       376       373       360       385       396       379       364       377       369       370       361       393       362
dram[26]:        471       420       432       392       376       434       392       483       403       380       364       392       361       363       420       395
dram[27]:        417       399       408       362       371       441       374       375       379       356       362       406       367       370       362       357
dram[28]:        359       367       376       386       379       387       384       396       403       371       372       357       358       362       356       359
dram[29]:        396       422       398       421       376       405       398       404       379       356       357       359       370       356       383       370
dram[30]:        423       356       426       372       388       370       364       382       403       371       365       361       357       359       358       359
dram[31]:        414       361       367       409       357       403       395       372       379       367       420       384       358       358       363       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46789 n_act=75 n_pre=59 n_ref_event=0 n_req=421 n_rd=421 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008897
n_activity=2838 dram_eff=0.1483
bk0: 17a 47138i bk1: 15a 47149i bk2: 15a 47184i bk3: 25a 47100i bk4: 25a 47143i bk5: 14a 47182i bk6: 20a 47170i bk7: 14a 47259i bk8: 64a 47250i bk9: 69a 47221i bk10: 47a 47204i bk11: 40a 47126i bk12: 13a 47302i bk13: 24a 47173i bk14: 7a 47305i bk15: 12a 47205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821853
Row_Buffer_Locality_read = 0.821853
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.788288
Bank_Level_Parallism_Col = 1.517206
Bank_Level_Parallism_Ready = 1.140143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417004 

BW Util details:
bwutil = 0.008897 
total_CMD = 47317 
util_bw = 421 
Wasted_Col = 604 
Wasted_Row = 307 
Idle = 45985 

BW Util Bottlenecks: 
RCDc_limit = 719 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46789 
Read = 421 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 421 
Row_Bus_Util =  0.002832 
CoL_Bus_Util = 0.008897 
Either_Row_CoL_Bus_Util = 0.011159 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.051136 
queue_avg = 0.050405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0504047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46736 n_act=87 n_pre=71 n_ref_event=0 n_req=451 n_rd=451 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009531
n_activity=2938 dram_eff=0.1535
bk0: 17a 47216i bk1: 31a 47151i bk2: 16a 47225i bk3: 21a 47137i bk4: 11a 47185i bk5: 19a 47127i bk6: 20a 47143i bk7: 10a 47193i bk8: 65a 47228i bk9: 71a 47221i bk10: 46a 47182i bk11: 41a 47068i bk12: 27a 47176i bk13: 23a 47111i bk14: 16a 47229i bk15: 17a 47197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807095
Row_Buffer_Locality_read = 0.807095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838601
Bank_Level_Parallism_Col = 1.524290
Bank_Level_Parallism_Ready = 1.108647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451879 

BW Util details:
bwutil = 0.009531 
total_CMD = 47317 
util_bw = 451 
Wasted_Col = 682 
Wasted_Row = 354 
Idle = 45830 

BW Util Bottlenecks: 
RCDc_limit = 822 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46736 
Read = 451 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 451 
total_req = 451 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 451 
Row_Bus_Util =  0.003339 
CoL_Bus_Util = 0.009531 
Either_Row_CoL_Bus_Util = 0.012279 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.048193 
queue_avg = 0.058753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0587527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46742 n_act=92 n_pre=76 n_ref_event=0 n_req=430 n_rd=430 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009088
n_activity=3149 dram_eff=0.1366
bk0: 15a 47224i bk1: 14a 47156i bk2: 20a 47072i bk3: 14a 47076i bk4: 19a 47147i bk5: 19a 47135i bk6: 28a 47125i bk7: 17a 47133i bk8: 64a 47250i bk9: 67a 47218i bk10: 48a 47129i bk11: 44a 47140i bk12: 24a 47200i bk13: 14a 47226i bk14: 9a 47232i bk15: 14a 47224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786047
Row_Buffer_Locality_read = 0.786047
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.795281
Bank_Level_Parallism_Col = 1.505778
Bank_Level_Parallism_Ready = 1.116279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400000 

BW Util details:
bwutil = 0.009088 
total_CMD = 47317 
util_bw = 430 
Wasted_Col = 740 
Wasted_Row = 398 
Idle = 45749 

BW Util Bottlenecks: 
RCDc_limit = 901 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46742 
Read = 430 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 430 
total_req = 430 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 430 
Row_Bus_Util =  0.003551 
CoL_Bus_Util = 0.009088 
Either_Row_CoL_Bus_Util = 0.012152 
Issued_on_Two_Bus_Simul_Util = 0.000486 
issued_two_Eff = 0.040000 
queue_avg = 0.047530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0475305
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46801 n_act=67 n_pre=51 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008813
n_activity=2825 dram_eff=0.1476
bk0: 13a 47209i bk1: 15a 47263i bk2: 22a 47130i bk3: 16a 47190i bk4: 23a 47171i bk5: 8a 47296i bk6: 22a 47172i bk7: 18a 47148i bk8: 72a 47224i bk9: 71a 47220i bk10: 43a 47131i bk11: 46a 47178i bk12: 14a 47230i bk13: 18a 47215i bk14: 9a 47253i bk15: 7a 47249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839329
Row_Buffer_Locality_read = 0.839329
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693487
Bank_Level_Parallism_Col = 1.489562
Bank_Level_Parallism_Ready = 1.163069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356994 

BW Util details:
bwutil = 0.008813 
total_CMD = 47317 
util_bw = 417 
Wasted_Col = 577 
Wasted_Row = 311 
Idle = 46012 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46801 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 417 
Row_Bus_Util =  0.002494 
CoL_Bus_Util = 0.008813 
Either_Row_CoL_Bus_Util = 0.010905 
Issued_on_Two_Bus_Simul_Util = 0.000402 
issued_two_Eff = 0.036822 
queue_avg = 0.049475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0494748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46775 n_act=73 n_pre=57 n_ref_event=0 n_req=433 n_rd=433 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009151
n_activity=2821 dram_eff=0.1535
bk0: 19a 47128i bk1: 18a 47117i bk2: 13a 47245i bk3: 14a 47227i bk4: 15a 47266i bk5: 23a 47096i bk6: 15a 47259i bk7: 17a 47202i bk8: 72a 47206i bk9: 68a 47221i bk10: 44a 47232i bk11: 40a 47156i bk12: 25a 47173i bk13: 23a 47196i bk14: 18a 47173i bk15: 9a 47230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831409
Row_Buffer_Locality_read = 0.831409
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813883
Bank_Level_Parallism_Col = 1.551975
Bank_Level_Parallism_Ready = 1.113164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432432 

BW Util details:
bwutil = 0.009151 
total_CMD = 47317 
util_bw = 433 
Wasted_Col = 567 
Wasted_Row = 311 
Idle = 46006 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46775 
Read = 433 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 433 
total_req = 433 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 433 
Row_Bus_Util =  0.002747 
CoL_Bus_Util = 0.009151 
Either_Row_CoL_Bus_Util = 0.011455 
Issued_on_Two_Bus_Simul_Util = 0.000444 
issued_two_Eff = 0.038745 
queue_avg = 0.050510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0505104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46771 n_act=75 n_pre=59 n_ref_event=0 n_req=434 n_rd=434 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009172
n_activity=2634 dram_eff=0.1648
bk0: 4a 47275i bk1: 20a 47087i bk2: 28a 47143i bk3: 22a 47150i bk4: 9a 47273i bk5: 22a 47116i bk6: 16a 47221i bk7: 22a 47145i bk8: 70a 47220i bk9: 70a 47212i bk10: 44a 47228i bk11: 38a 47254i bk12: 20a 47174i bk13: 26a 47162i bk14: 12a 47163i bk15: 11a 47222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827189
Row_Buffer_Locality_read = 0.827189
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948535
Bank_Level_Parallism_Col = 1.595897
Bank_Level_Parallism_Ready = 1.135945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472821 

BW Util details:
bwutil = 0.009172 
total_CMD = 47317 
util_bw = 434 
Wasted_Col = 577 
Wasted_Row = 252 
Idle = 46054 

BW Util Bottlenecks: 
RCDc_limit = 685 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46771 
Read = 434 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 434 
total_req = 434 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 434 
Row_Bus_Util =  0.002832 
CoL_Bus_Util = 0.009172 
Either_Row_CoL_Bus_Util = 0.011539 
Issued_on_Two_Bus_Simul_Util = 0.000465 
issued_two_Eff = 0.040293 
queue_avg = 0.057210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0572099
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46791 n_act=72 n_pre=56 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00894
n_activity=2885 dram_eff=0.1466
bk0: 15a 47273i bk1: 19a 47160i bk2: 23a 47103i bk3: 20a 47169i bk4: 23a 47165i bk5: 18a 47112i bk6: 19a 47223i bk7: 15a 47200i bk8: 69a 47226i bk9: 68a 47223i bk10: 39a 47208i bk11: 43a 47177i bk12: 17a 47226i bk13: 15a 47302i bk14: 11a 47228i bk15: 9a 47224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.771206
Bank_Level_Parallism_Col = 1.519108
Bank_Level_Parallism_Ready = 1.070922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415074 

BW Util details:
bwutil = 0.008940 
total_CMD = 47317 
util_bw = 423 
Wasted_Col = 554 
Wasted_Row = 308 
Idle = 46032 

BW Util Bottlenecks: 
RCDc_limit = 673 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46791 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 423 
Row_Bus_Util =  0.002705 
CoL_Bus_Util = 0.008940 
Either_Row_CoL_Bus_Util = 0.011117 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.047529 
queue_avg = 0.044403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0444026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46836 n_act=65 n_pre=49 n_ref_event=0 n_req=387 n_rd=387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008179
n_activity=2568 dram_eff=0.1507
bk0: 14a 47222i bk1: 12a 47226i bk2: 11a 47180i bk3: 22a 47131i bk4: 8a 47248i bk5: 14a 47194i bk6: 20a 47171i bk7: 13a 47248i bk8: 66a 47219i bk9: 70a 47218i bk10: 42a 47227i bk11: 44a 47181i bk12: 14a 47227i bk13: 16a 47226i bk14: 11a 47281i bk15: 10a 47242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832041
Row_Buffer_Locality_read = 0.832041
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690117
Bank_Level_Parallism_Col = 1.446903
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.382743 

BW Util details:
bwutil = 0.008179 
total_CMD = 47317 
util_bw = 387 
Wasted_Col = 552 
Wasted_Row = 255 
Idle = 46123 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46836 
Read = 387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 387 
total_req = 387 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 387 
Row_Bus_Util =  0.002409 
CoL_Bus_Util = 0.008179 
Either_Row_CoL_Bus_Util = 0.010165 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.041580 
queue_avg = 0.041359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0413593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46759 n_act=86 n_pre=70 n_ref_event=0 n_req=427 n_rd=427 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009024
n_activity=2855 dram_eff=0.1496
bk0: 22a 47121i bk1: 21a 47177i bk2: 14a 47209i bk3: 13a 47202i bk4: 13a 47148i bk5: 8a 47229i bk6: 22a 47122i bk7: 25a 47045i bk8: 66a 47222i bk9: 66a 47223i bk10: 45a 47166i bk11: 45a 47071i bk12: 19a 47185i bk13: 22a 47197i bk14: 9a 47249i bk15: 17a 47226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798595
Row_Buffer_Locality_read = 0.798595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.753238
Bank_Level_Parallism_Col = 1.502752
Bank_Level_Parallism_Ready = 1.117096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391743 

BW Util details:
bwutil = 0.009024 
total_CMD = 47317 
util_bw = 427 
Wasted_Col = 706 
Wasted_Row = 411 
Idle = 45773 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46759 
Read = 427 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 427 
total_req = 427 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 427 
Row_Bus_Util =  0.003297 
CoL_Bus_Util = 0.009024 
Either_Row_CoL_Bus_Util = 0.011793 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.044803 
queue_avg = 0.052877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0528774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46783 n_act=73 n_pre=57 n_ref_event=0 n_req=432 n_rd=432 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00913
n_activity=2497 dram_eff=0.173
bk0: 30a 47055i bk1: 17a 47201i bk2: 20a 47260i bk3: 14a 47174i bk4: 11a 47180i bk5: 23a 47098i bk6: 16a 47152i bk7: 15a 47140i bk8: 73a 47214i bk9: 67a 47209i bk10: 46a 47206i bk11: 37a 47303i bk12: 19a 47158i bk13: 21a 47210i bk14: 9a 47276i bk15: 14a 47177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831019
Row_Buffer_Locality_read = 0.831019
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.051895
Bank_Level_Parallism_Col = 1.683585
Bank_Level_Parallism_Ready = 1.259259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512959 

BW Util details:
bwutil = 0.009130 
total_CMD = 47317 
util_bw = 432 
Wasted_Col = 525 
Wasted_Row = 257 
Idle = 46103 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46783 
Read = 432 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 432 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 432 
Row_Bus_Util =  0.002747 
CoL_Bus_Util = 0.009130 
Either_Row_CoL_Bus_Util = 0.011286 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.052434 
queue_avg = 0.053765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.053765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46769 n_act=83 n_pre=67 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008834
n_activity=2862 dram_eff=0.1461
bk0: 17a 47128i bk1: 16a 47152i bk2: 20a 47047i bk3: 15a 47273i bk4: 19a 47191i bk5: 15a 47165i bk6: 20a 47107i bk7: 13a 47224i bk8: 67a 47226i bk9: 66a 47223i bk10: 49a 47083i bk11: 44a 47156i bk12: 16a 47198i bk13: 19a 47298i bk14: 11a 47226i bk15: 11a 47205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801435
Row_Buffer_Locality_read = 0.801435
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.688193
Bank_Level_Parallism_Col = 1.541257
Bank_Level_Parallism_Ready = 1.098086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388016 

BW Util details:
bwutil = 0.008834 
total_CMD = 47317 
util_bw = 418 
Wasted_Col = 646 
Wasted_Row = 469 
Idle = 45784 

BW Util Bottlenecks: 
RCDc_limit = 788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46769 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 418 
Row_Bus_Util =  0.003170 
CoL_Bus_Util = 0.008834 
Either_Row_CoL_Bus_Util = 0.011581 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.036496 
queue_avg = 0.050764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.050764
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46803 n_act=78 n_pre=62 n_ref_event=0 n_req=391 n_rd=391 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=2751 dram_eff=0.1421
bk0: 19a 47174i bk1: 5a 47243i bk2: 13a 47223i bk3: 11a 47149i bk4: 13a 47241i bk5: 11a 47248i bk6: 16a 47053i bk7: 14a 47213i bk8: 73a 47222i bk9: 68a 47220i bk10: 43a 47153i bk11: 42a 47060i bk12: 18a 47226i bk13: 15a 47226i bk14: 14a 47227i bk15: 16a 47179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800511
Row_Buffer_Locality_read = 0.800511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.839450
Bank_Level_Parallism_Col = 1.514933
Bank_Level_Parallism_Ready = 1.079284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406797 

BW Util details:
bwutil = 0.008263 
total_CMD = 47317 
util_bw = 391 
Wasted_Col = 618 
Wasted_Row = 299 
Idle = 46009 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46803 
Read = 391 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 391 
Row_Bus_Util =  0.002959 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.010863 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.033074 
queue_avg = 0.048651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0486506
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46785 n_act=72 n_pre=56 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008834
n_activity=2657 dram_eff=0.1573
bk0: 21a 47138i bk1: 11a 47135i bk2: 12a 47155i bk3: 14a 47197i bk4: 17a 47177i bk5: 24a 47103i bk6: 22a 47147i bk7: 15a 47166i bk8: 69a 47225i bk9: 64a 47247i bk10: 36a 47305i bk11: 44a 47226i bk12: 25a 47173i bk13: 24a 47244i bk14: 9a 47256i bk15: 11a 47225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827751
Row_Buffer_Locality_read = 0.827751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.849454
Bank_Level_Parallism_Col = 1.579498
Bank_Level_Parallism_Ready = 1.203349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420502 

BW Util details:
bwutil = 0.008834 
total_CMD = 47317 
util_bw = 418 
Wasted_Col = 577 
Wasted_Row = 287 
Idle = 46035 

BW Util Bottlenecks: 
RCDc_limit = 699 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46785 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 418 
Row_Bus_Util =  0.002705 
CoL_Bus_Util = 0.008834 
Either_Row_CoL_Bus_Util = 0.011243 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.026316 
queue_avg = 0.054484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0544836
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46757 n_act=86 n_pre=70 n_ref_event=0 n_req=431 n_rd=431 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009109
n_activity=2562 dram_eff=0.1682
bk0: 9a 47238i bk1: 25a 47080i bk2: 20a 47104i bk3: 17a 47065i bk4: 20a 47089i bk5: 15a 47158i bk6: 18a 47192i bk7: 22a 47082i bk8: 66a 47212i bk9: 69a 47215i bk10: 44a 47141i bk11: 40a 47185i bk12: 21a 47187i bk13: 28a 47212i bk14: 6a 47304i bk15: 11a 47231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800464
Row_Buffer_Locality_read = 0.800464
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.089286
Bank_Level_Parallism_Col = 1.678068
Bank_Level_Parallism_Ready = 1.146172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485916 

BW Util details:
bwutil = 0.009109 
total_CMD = 47317 
util_bw = 431 
Wasted_Col = 599 
Wasted_Row = 314 
Idle = 45973 

BW Util Bottlenecks: 
RCDc_limit = 773 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46757 
Read = 431 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 431 
total_req = 431 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 431 
Row_Bus_Util =  0.003297 
CoL_Bus_Util = 0.009109 
Either_Row_CoL_Bus_Util = 0.011835 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.048214 
queue_avg = 0.057020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0570197
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46738 n_act=91 n_pre=75 n_ref_event=0 n_req=437 n_rd=437 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009236
n_activity=2985 dram_eff=0.1464
bk0: 22a 47126i bk1: 18a 47245i bk2: 16a 47126i bk3: 22a 47050i bk4: 16a 47149i bk5: 21a 47174i bk6: 24a 47019i bk7: 17a 47173i bk8: 66a 47226i bk9: 67a 47221i bk10: 48a 47154i bk11: 49a 47107i bk12: 15a 47231i bk13: 11a 47228i bk14: 15a 47204i bk15: 10a 47161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791762
Row_Buffer_Locality_read = 0.791762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807192
Bank_Level_Parallism_Col = 1.549822
Bank_Level_Parallism_Ready = 1.212815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456406 

BW Util details:
bwutil = 0.009236 
total_CMD = 47317 
util_bw = 437 
Wasted_Col = 734 
Wasted_Row = 442 
Idle = 45704 

BW Util Bottlenecks: 
RCDc_limit = 882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46738 
Read = 437 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 437 
total_req = 437 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 437 
Row_Bus_Util =  0.003508 
CoL_Bus_Util = 0.009236 
Either_Row_CoL_Bus_Util = 0.012237 
Issued_on_Two_Bus_Simul_Util = 0.000507 
issued_two_Eff = 0.041451 
queue_avg = 0.060866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0608661
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46797 n_act=68 n_pre=52 n_ref_event=0 n_req=425 n_rd=425 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008982
n_activity=2586 dram_eff=0.1643
bk0: 17a 47091i bk1: 21a 47184i bk2: 13a 47158i bk3: 19a 47209i bk4: 20a 47187i bk5: 17a 47174i bk6: 17a 47225i bk7: 22a 47128i bk8: 68a 47226i bk9: 67a 47219i bk10: 45a 47218i bk11: 38a 47254i bk12: 15a 47245i bk13: 20a 47214i bk14: 13a 47220i bk15: 13a 47271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.879339
Bank_Level_Parallism_Col = 1.658837
Bank_Level_Parallism_Ready = 1.225882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523490 

BW Util details:
bwutil = 0.008982 
total_CMD = 47317 
util_bw = 425 
Wasted_Col = 501 
Wasted_Row = 284 
Idle = 46107 

BW Util Bottlenecks: 
RCDc_limit = 616 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46797 
Read = 425 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 425 
Row_Bus_Util =  0.002536 
CoL_Bus_Util = 0.008982 
Either_Row_CoL_Bus_Util = 0.010990 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.048077 
queue_avg = 0.054737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0547372
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46708 n_act=89 n_pre=73 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01008
n_activity=3128 dram_eff=0.1525
bk0: 21a 47156i bk1: 23a 47061i bk2: 26a 47107i bk3: 22a 47127i bk4: 21a 47163i bk5: 14a 47172i bk6: 29a 47106i bk7: 26a 47155i bk8: 72a 47225i bk9: 72a 47216i bk10: 43a 47136i bk11: 43a 47205i bk12: 24a 47204i bk13: 15a 47223i bk14: 10a 47230i bk15: 16a 47215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813417
Row_Buffer_Locality_read = 0.813417
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.788945
Bank_Level_Parallism_Col = 1.524348
Bank_Level_Parallism_Ready = 1.153040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433043 

BW Util details:
bwutil = 0.010081 
total_CMD = 47317 
util_bw = 477 
Wasted_Col = 718 
Wasted_Row = 397 
Idle = 45725 

BW Util Bottlenecks: 
RCDc_limit = 840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46708 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 477 
Row_Bus_Util =  0.003424 
CoL_Bus_Util = 0.010081 
Either_Row_CoL_Bus_Util = 0.012871 
Issued_on_Two_Bus_Simul_Util = 0.000634 
issued_two_Eff = 0.049261 
queue_avg = 0.064607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0646068
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46757 n_act=89 n_pre=73 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00894
n_activity=2906 dram_eff=0.1456
bk0: 15a 47096i bk1: 21a 47075i bk2: 17a 47131i bk3: 16a 47163i bk4: 13a 47233i bk5: 17a 47148i bk6: 14a 47235i bk7: 19a 47157i bk8: 66a 47228i bk9: 68a 47218i bk10: 44a 47041i bk11: 41a 47200i bk12: 15a 47228i bk13: 25a 47155i bk14: 21a 47161i bk15: 11a 47226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789598
Row_Buffer_Locality_read = 0.789598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.817002
Bank_Level_Parallism_Col = 1.550093
Bank_Level_Parallism_Ready = 1.165485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438776 

BW Util details:
bwutil = 0.008940 
total_CMD = 47317 
util_bw = 423 
Wasted_Col = 700 
Wasted_Row = 418 
Idle = 45776 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46757 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 423 
Row_Bus_Util =  0.003424 
CoL_Bus_Util = 0.008940 
Either_Row_CoL_Bus_Util = 0.011835 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.044643 
queue_avg = 0.052962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0529619
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46775 n_act=83 n_pre=67 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00894
n_activity=2732 dram_eff=0.1548
bk0: 20a 47059i bk1: 12a 47190i bk2: 18a 47190i bk3: 12a 47203i bk4: 16a 47178i bk5: 18a 47178i bk6: 14a 47156i bk7: 26a 47102i bk8: 69a 47217i bk9: 68a 47219i bk10: 45a 47219i bk11: 41a 47122i bk12: 19a 47218i bk13: 20a 47179i bk14: 11a 47227i bk15: 14a 47201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803783
Row_Buffer_Locality_read = 0.803783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833797
Bank_Level_Parallism_Col = 1.532443
Bank_Level_Parallism_Ready = 1.118203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380725 

BW Util details:
bwutil = 0.008940 
total_CMD = 47317 
util_bw = 423 
Wasted_Col = 669 
Wasted_Row = 346 
Idle = 45879 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46775 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 423 
Row_Bus_Util =  0.003170 
CoL_Bus_Util = 0.008940 
Either_Row_CoL_Bus_Util = 0.011455 
Issued_on_Two_Bus_Simul_Util = 0.000655 
issued_two_Eff = 0.057196 
queue_avg = 0.053892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0538918
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46751 n_act=87 n_pre=71 n_ref_event=0 n_req=435 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009193
n_activity=2946 dram_eff=0.1477
bk0: 12a 47224i bk1: 22a 47140i bk2: 17a 47127i bk3: 27a 47104i bk4: 24a 47044i bk5: 19a 47159i bk6: 13a 47218i bk7: 15a 47142i bk8: 66a 47227i bk9: 67a 47225i bk10: 46a 47106i bk11: 40a 47228i bk12: 19a 47205i bk13: 19a 47226i bk14: 14a 47245i bk15: 15a 47177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865107
Bank_Level_Parallism_Col = 1.551887
Bank_Level_Parallism_Ready = 1.101149
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416981 

BW Util details:
bwutil = 0.009193 
total_CMD = 47317 
util_bw = 435 
Wasted_Col = 667 
Wasted_Row = 351 
Idle = 45864 

BW Util Bottlenecks: 
RCDc_limit = 814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46751 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 435 
total_req = 435 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 435 
Row_Bus_Util =  0.003339 
CoL_Bus_Util = 0.009193 
Either_Row_CoL_Bus_Util = 0.011962 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.047703 
queue_avg = 0.047911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0479109
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46742 n_act=86 n_pre=70 n_ref_event=0 n_req=446 n_rd=446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009426
n_activity=3191 dram_eff=0.1398
bk0: 18a 47110i bk1: 18a 47156i bk2: 17a 47242i bk3: 15a 47202i bk4: 20a 47182i bk5: 21a 47105i bk6: 20a 47217i bk7: 20a 47111i bk8: 71a 47217i bk9: 71a 47218i bk10: 42a 47131i bk11: 49a 47170i bk12: 24a 47171i bk13: 18a 47173i bk14: 12a 47168i bk15: 10a 47232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807175
Row_Buffer_Locality_read = 0.807175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643247
Bank_Level_Parallism_Col = 1.439067
Bank_Level_Parallism_Ready = 1.134529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.334486 

BW Util details:
bwutil = 0.009426 
total_CMD = 47317 
util_bw = 446 
Wasted_Col = 764 
Wasted_Row = 441 
Idle = 45666 

BW Util Bottlenecks: 
RCDc_limit = 832 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46742 
Read = 446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 446 
total_req = 446 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 446 
Row_Bus_Util =  0.003297 
CoL_Bus_Util = 0.009426 
Either_Row_CoL_Bus_Util = 0.012152 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.046957 
queue_avg = 0.050849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508485
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46706 n_act=93 n_pre=77 n_ref_event=0 n_req=469 n_rd=469 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009912
n_activity=3238 dram_eff=0.1448
bk0: 12a 47157i bk1: 8a 47275i bk2: 25a 47122i bk3: 25a 47047i bk4: 28a 47079i bk5: 19a 47160i bk6: 20a 47098i bk7: 24a 47090i bk8: 72a 47226i bk9: 72a 47222i bk10: 38a 47227i bk11: 49a 47121i bk12: 26a 47147i bk13: 23a 47151i bk14: 15a 47177i bk15: 13a 47244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801706
Row_Buffer_Locality_read = 0.801706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.787716
Bank_Level_Parallism_Col = 1.527334
Bank_Level_Parallism_Ready = 1.208955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412952 

BW Util details:
bwutil = 0.009912 
total_CMD = 47317 
util_bw = 469 
Wasted_Col = 769 
Wasted_Row = 439 
Idle = 45640 

BW Util Bottlenecks: 
RCDc_limit = 881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46706 
Read = 469 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 469 
total_req = 469 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 469 
Row_Bus_Util =  0.003593 
CoL_Bus_Util = 0.009912 
Either_Row_CoL_Bus_Util = 0.012913 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.045827 
queue_avg = 0.064311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0643109
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46786 n_act=75 n_pre=59 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008813
n_activity=2719 dram_eff=0.1534
bk0: 13a 47203i bk1: 21a 47221i bk2: 19a 47198i bk3: 18a 47185i bk4: 19a 47161i bk5: 13a 47161i bk6: 21a 47186i bk7: 18a 47186i bk8: 70a 47218i bk9: 69a 47217i bk10: 37a 47164i bk11: 40a 47206i bk12: 17a 47170i bk13: 23a 47200i bk14: 8a 47252i bk15: 11a 47182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820144
Row_Buffer_Locality_read = 0.820144
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775373
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.112710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386089 

BW Util details:
bwutil = 0.008813 
total_CMD = 47317 
util_bw = 417 
Wasted_Col = 614 
Wasted_Row = 309 
Idle = 45977 

BW Util Bottlenecks: 
RCDc_limit = 717 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46786 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 417 
Row_Bus_Util =  0.002832 
CoL_Bus_Util = 0.008813 
Either_Row_CoL_Bus_Util = 0.011222 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.037665 
queue_avg = 0.047995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0479954
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46784 n_act=76 n_pre=60 n_ref_event=0 n_req=424 n_rd=424 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008961
n_activity=2800 dram_eff=0.1514
bk0: 16a 47269i bk1: 19a 47124i bk2: 15a 47141i bk3: 20a 47090i bk4: 13a 47268i bk5: 27a 47086i bk6: 15a 47162i bk7: 18a 47169i bk8: 65a 47226i bk9: 65a 47224i bk10: 41a 47246i bk11: 51a 47178i bk12: 19a 47202i bk13: 14a 47245i bk14: 15a 47197i bk15: 11a 47252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820755
Row_Buffer_Locality_read = 0.820755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.791698
Bank_Level_Parallism_Col = 1.518849
Bank_Level_Parallism_Ready = 1.160377
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392857 

BW Util details:
bwutil = 0.008961 
total_CMD = 47317 
util_bw = 424 
Wasted_Col = 620 
Wasted_Row = 305 
Idle = 45968 

BW Util Bottlenecks: 
RCDc_limit = 739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46784 
Read = 424 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 424 
Row_Bus_Util =  0.002874 
CoL_Bus_Util = 0.008961 
Either_Row_CoL_Bus_Util = 0.011264 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.050657 
queue_avg = 0.046643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0466429
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46797 n_act=75 n_pre=59 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008686
n_activity=2857 dram_eff=0.1439
bk0: 17a 47193i bk1: 13a 47154i bk2: 12a 47201i bk3: 16a 47145i bk4: 14a 47231i bk5: 23a 47153i bk6: 15a 47176i bk7: 9a 47175i bk8: 71a 47222i bk9: 68a 47220i bk10: 47a 47123i bk11: 43a 47180i bk12: 18a 47230i bk13: 18a 47227i bk14: 16a 47228i bk15: 11a 47248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817518
Row_Buffer_Locality_read = 0.817518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.804860
Bank_Level_Parallism_Col = 1.517745
Bank_Level_Parallism_Ready = 1.082725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410230 

BW Util details:
bwutil = 0.008686 
total_CMD = 47317 
util_bw = 411 
Wasted_Col = 585 
Wasted_Row = 321 
Idle = 46000 

BW Util Bottlenecks: 
RCDc_limit = 701 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46797 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 411 
Row_Bus_Util =  0.002832 
CoL_Bus_Util = 0.008686 
Either_Row_CoL_Bus_Util = 0.010990 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.048077 
queue_avg = 0.041824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0418243
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46754 n_act=84 n_pre=68 n_ref_event=0 n_req=443 n_rd=443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009362
n_activity=2842 dram_eff=0.1559
bk0: 18a 47134i bk1: 20a 47161i bk2: 16a 47218i bk3: 18a 47135i bk4: 24a 47118i bk5: 9a 47171i bk6: 22a 47195i bk7: 15a 47176i bk8: 66a 47223i bk9: 68a 47216i bk10: 45a 47191i bk11: 43a 47174i bk12: 18a 47219i bk13: 27a 47169i bk14: 19a 47141i bk15: 15a 47199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810384
Row_Buffer_Locality_read = 0.810384
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865411
Bank_Level_Parallism_Col = 1.538821
Bank_Level_Parallism_Ready = 1.128668
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393826 

BW Util details:
bwutil = 0.009362 
total_CMD = 47317 
util_bw = 443 
Wasted_Col = 671 
Wasted_Row = 320 
Idle = 45883 

BW Util Bottlenecks: 
RCDc_limit = 759 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46754 
Read = 443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 443 
total_req = 443 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 443 
Row_Bus_Util =  0.003212 
CoL_Bus_Util = 0.009362 
Either_Row_CoL_Bus_Util = 0.011898 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.056838 
queue_avg = 0.054357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0543568
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46727 n_act=90 n_pre=74 n_ref_event=0 n_req=455 n_rd=455 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009616
n_activity=2998 dram_eff=0.1518
bk0: 20a 47123i bk1: 11a 47176i bk2: 15a 47172i bk3: 20a 47126i bk4: 16a 47191i bk5: 25a 47197i bk6: 15a 47137i bk7: 22a 47097i bk8: 77a 47209i bk9: 67a 47208i bk10: 47a 47103i bk11: 45a 47159i bk12: 27a 47178i bk13: 23a 47176i bk14: 10a 47175i bk15: 15a 47198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802198
Row_Buffer_Locality_read = 0.802198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.954209
Bank_Level_Parallism_Col = 1.645429
Bank_Level_Parallism_Ready = 1.237363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451524 

BW Util details:
bwutil = 0.009616 
total_CMD = 47317 
util_bw = 455 
Wasted_Col = 672 
Wasted_Row = 358 
Idle = 45832 

BW Util Bottlenecks: 
RCDc_limit = 803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46727 
Read = 455 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 455 
total_req = 455 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 455 
Row_Bus_Util =  0.003466 
CoL_Bus_Util = 0.009616 
Either_Row_CoL_Bus_Util = 0.012469 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.049153 
queue_avg = 0.055752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0557516
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46724 n_act=91 n_pre=75 n_ref_event=0 n_req=453 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009574
n_activity=2999 dram_eff=0.1511
bk0: 18a 47169i bk1: 12a 47183i bk2: 16a 47162i bk3: 18a 47173i bk4: 23a 47136i bk5: 15a 47150i bk6: 19a 47166i bk7: 26a 47044i bk8: 64a 47252i bk9: 67a 47225i bk10: 48a 47128i bk11: 47a 47110i bk12: 23a 47219i bk13: 25a 47170i bk14: 22a 47198i bk15: 10a 47225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799117
Row_Buffer_Locality_read = 0.799117
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750622
Bank_Level_Parallism_Col = 1.496927
Bank_Level_Parallism_Ready = 1.094923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395961 

BW Util details:
bwutil = 0.009574 
total_CMD = 47317 
util_bw = 453 
Wasted_Col = 733 
Wasted_Row = 422 
Idle = 45709 

BW Util Bottlenecks: 
RCDc_limit = 867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46724 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 453 
total_req = 453 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 453 
Row_Bus_Util =  0.003508 
CoL_Bus_Util = 0.009574 
Either_Row_CoL_Bus_Util = 0.012532 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.043845 
queue_avg = 0.052053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0520532
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46767 n_act=79 n_pre=63 n_ref_event=0 n_req=429 n_rd=429 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009067
n_activity=2842 dram_eff=0.151
bk0: 7a 47279i bk1: 14a 47222i bk2: 16a 47219i bk3: 23a 47141i bk4: 24a 47183i bk5: 19a 47101i bk6: 17a 47169i bk7: 17a 47149i bk8: 74a 47220i bk9: 67a 47222i bk10: 49a 47070i bk11: 46a 47195i bk12: 16a 47181i bk13: 17a 47202i bk14: 8a 47252i bk15: 15a 47203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815851
Row_Buffer_Locality_read = 0.815851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.764331
Bank_Level_Parallism_Col = 1.533014
Bank_Level_Parallism_Ready = 1.223776
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428708 

BW Util details:
bwutil = 0.009067 
total_CMD = 47317 
util_bw = 429 
Wasted_Col = 658 
Wasted_Row = 326 
Idle = 45904 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46767 
Read = 429 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 429 
total_req = 429 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 429 
Row_Bus_Util =  0.003001 
CoL_Bus_Util = 0.009067 
Either_Row_CoL_Bus_Util = 0.011624 
Issued_on_Two_Bus_Simul_Util = 0.000444 
issued_two_Eff = 0.038182 
queue_avg = 0.049158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0491578
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46714 n_act=91 n_pre=75 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009806
n_activity=2928 dram_eff=0.1585
bk0: 17a 47173i bk1: 10a 47187i bk2: 23a 47064i bk3: 21a 47187i bk4: 17a 47134i bk5: 29a 47103i bk6: 31a 47080i bk7: 19a 47190i bk8: 70a 47227i bk9: 71a 47225i bk10: 42a 47229i bk11: 39a 47228i bk12: 20a 47174i bk13: 22a 47178i bk14: 15a 47111i bk15: 18a 47110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803879
Row_Buffer_Locality_read = 0.803879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.804548
Bank_Level_Parallism_Col = 1.531438
Bank_Level_Parallism_Ready = 1.211207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413437 

BW Util details:
bwutil = 0.009806 
total_CMD = 47317 
util_bw = 464 
Wasted_Col = 746 
Wasted_Row = 417 
Idle = 45690 

BW Util Bottlenecks: 
RCDc_limit = 866 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46714 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 464 
Row_Bus_Util =  0.003508 
CoL_Bus_Util = 0.009806 
Either_Row_CoL_Bus_Util = 0.012744 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.044776 
queue_avg = 0.071222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0712218
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46801 n_act=71 n_pre=55 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008813
n_activity=2487 dram_eff=0.1677
bk0: 13a 47203i bk1: 16a 47277i bk2: 22a 47194i bk3: 15a 47192i bk4: 13a 47172i bk5: 15a 47143i bk6: 16a 47246i bk7: 21a 47101i bk8: 66a 47222i bk9: 69a 47222i bk10: 40a 47196i bk11: 45a 47198i bk12: 22a 47223i bk13: 12a 47275i bk14: 16a 47154i bk15: 16a 47220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829736
Row_Buffer_Locality_read = 0.829736
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.904399
Bank_Level_Parallism_Col = 1.577434
Bank_Level_Parallism_Ready = 1.095923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454646 

BW Util details:
bwutil = 0.008813 
total_CMD = 47317 
util_bw = 417 
Wasted_Col = 515 
Wasted_Row = 250 
Idle = 46135 

BW Util Bottlenecks: 
RCDc_limit = 662 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46801 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 417 
Row_Bus_Util =  0.002663 
CoL_Bus_Util = 0.008813 
Either_Row_CoL_Bus_Util = 0.010905 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.052326 
queue_avg = 0.044699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0446985
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47317 n_nop=46812 n_act=70 n_pre=54 n_ref_event=0 n_req=402 n_rd=402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008496
n_activity=2783 dram_eff=0.1444
bk0: 11a 47186i bk1: 10a 47250i bk2: 20a 47195i bk3: 16a 47157i bk4: 5a 47232i bk5: 25a 47153i bk6: 16a 47211i bk7: 12a 47174i bk8: 68a 47229i bk9: 66a 47225i bk10: 43a 47127i bk11: 49a 47186i bk12: 18a 47229i bk13: 18a 47222i bk14: 12a 47222i bk15: 13a 47226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825871
Row_Buffer_Locality_read = 0.825871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.756440
Bank_Level_Parallism_Col = 1.506480
Bank_Level_Parallism_Ready = 1.094527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422246 

BW Util details:
bwutil = 0.008496 
total_CMD = 47317 
util_bw = 402 
Wasted_Col = 559 
Wasted_Row = 320 
Idle = 46036 

BW Util Bottlenecks: 
RCDc_limit = 658 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47317 
n_nop = 46812 
Read = 402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 402 
Row_Bus_Util =  0.002621 
CoL_Bus_Util = 0.008496 
Either_Row_CoL_Bus_Util = 0.010673 
Issued_on_Two_Bus_Simul_Util = 0.000444 
issued_two_Eff = 0.041584 
queue_avg = 0.054758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0547583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 210, Miss_rate = 0.335, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 648, Miss = 211, Miss_rate = 0.326, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 678, Miss = 217, Miss_rate = 0.320, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 647, Miss = 234, Miss_rate = 0.362, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 661, Miss = 203, Miss_rate = 0.307, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 649, Miss = 227, Miss_rate = 0.350, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 652, Miss = 219, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 617, Miss = 221, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 641, Miss = 212, Miss_rate = 0.331, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 649, Miss = 224, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 638, Miss = 210, Miss_rate = 0.329, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 604, Miss = 204, Miss_rate = 0.338, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 603, Miss = 219, Miss_rate = 0.363, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 644, Miss = 199, Miss_rate = 0.309, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 605, Miss = 188, Miss_rate = 0.311, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 599, Miss = 212, Miss_rate = 0.354, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 628, Miss = 215, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 661, Miss = 232, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 651, Miss = 200, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 610, Miss = 218, Miss_rate = 0.357, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 614, Miss = 200, Miss_rate = 0.326, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 633, Miss = 193, Miss_rate = 0.305, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 650, Miss = 198, Miss_rate = 0.305, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 671, Miss = 213, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 628, Miss = 205, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 663, Miss = 223, Miss_rate = 0.336, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 614, Miss = 198, Miss_rate = 0.322, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 679, Miss = 239, Miss_rate = 0.352, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 656, Miss = 208, Miss_rate = 0.317, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 642, Miss = 217, Miss_rate = 0.338, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 665, Miss = 251, Miss_rate = 0.377, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[33]: Access = 659, Miss = 226, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 598, Miss = 197, Miss_rate = 0.329, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 672, Miss = 226, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 634, Miss = 214, Miss_rate = 0.338, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 605, Miss = 209, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 668, Miss = 219, Miss_rate = 0.328, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 623, Miss = 216, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 624, Miss = 217, Miss_rate = 0.348, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 650, Miss = 229, Miss_rate = 0.352, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 634, Miss = 242, Miss_rate = 0.382, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 693, Miss = 227, Miss_rate = 0.328, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 670, Miss = 218, Miss_rate = 0.325, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 664, Miss = 211, Miss_rate = 0.318, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 635, Miss = 213, Miss_rate = 0.335, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 653, Miss = 201, Miss_rate = 0.308, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 579, Miss = 210, Miss_rate = 0.363, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 626, Miss = 208, Miss_rate = 0.332, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[51]: Access = 646, Miss = 235, Miss_rate = 0.364, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 676, Miss = 232, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 661, Miss = 223, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 631, Miss = 235, Miss_rate = 0.372, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 616, Miss = 218, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 620, Miss = 213, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 656, Miss = 216, Miss_rate = 0.329, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 641, Miss = 226, Miss_rate = 0.353, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 635, Miss = 238, Miss_rate = 0.375, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 622, Miss = 210, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 683, Miss = 207, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 618, Miss = 205, Miss_rate = 0.332, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 628, Miss = 197, Miss_rate = 0.314, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 40885
L2_total_cache_misses = 13763
L2_total_cache_miss_rate = 0.3366
L2_total_cache_pending_hits = 278
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 278
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40885
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=40885
icnt_total_pkts_simt_to_mem=40885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40885
Req_Network_cycles = 80551
Req_Network_injected_packets_per_cycle =       0.5076 
Req_Network_conflicts_per_cycle =       0.0771
Req_Network_conflicts_per_cycle_util =       0.8137
Req_Bank_Level_Parallism =       5.3570
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0079

Reply_Network_injected_packets_num = 40885
Reply_Network_cycles = 80551
Reply_Network_injected_packets_per_cycle =        0.5076
Reply_Network_conflicts_per_cycle =        0.0163
Reply_Network_conflicts_per_cycle_util =       0.1709
Reply_Bank_Level_Parallism =       5.3326
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 104068 (inst/sec)
gpgpu_simulation_rate = 1278 (cycle/sec)
gpgpu_silicon_slowdown = 1132237x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5502
gpu_sim_insn = 857676
gpu_ipc =     155.8844
gpu_tot_sim_cycle = 86053
gpu_tot_sim_insn = 7413980
gpu_tot_ipc =      86.1560
gpu_tot_issued_cta = 1280
gpu_occupancy = 34.3737% 
gpu_tot_occupancy = 15.3791% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3722
partiton_level_parallism_total  =       0.4989
partiton_level_parallism_util =      17.6552
partiton_level_parallism_util_total  =       5.5412
L2_BW  =      17.2357 GB/Sec
L2_BW_total  =      23.1017 GB/Sec
gpu_total_sim_rate=110656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2507, Miss = 1315, Miss_rate = 0.525, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2081, Miss = 1132, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1323, Miss = 779, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1918, Miss = 1056, Miss_rate = 0.551, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1545, Miss = 891, Miss_rate = 0.577, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1651, Miss = 919, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1644, Miss = 941, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2474, Miss = 1324, Miss_rate = 0.535, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1615, Miss = 919, Miss_rate = 0.569, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1952, Miss = 1072, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1490, Miss = 850, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2286, Miss = 1242, Miss_rate = 0.543, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1664, Miss = 938, Miss_rate = 0.564, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1778, Miss = 983, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1900, Miss = 1029, Miss_rate = 0.542, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1929, Miss = 1038, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2527, Miss = 1345, Miss_rate = 0.532, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2418, Miss = 1298, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2100, Miss = 1143, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1833, Miss = 1026, Miss_rate = 0.560, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1892, Miss = 1041, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1903, Miss = 1051, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2231, Miss = 1223, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1621, Miss = 918, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1642, Miss = 917, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1844, Miss = 1037, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1981, Miss = 1084, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1588, Miss = 898, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1751, Miss = 958, Miss_rate = 0.547, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1557, Miss = 882, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1696, Miss = 957, Miss_rate = 0.564, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1862, Miss = 1020, Miss_rate = 0.548, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[32]: Access = 886, Miss = 568, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 989, Miss = 626, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1081, Miss = 663, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1174, Miss = 711, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1323, Miss = 780, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1365, Miss = 797, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1103, Miss = 673, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1156, Miss = 703, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1237, Miss = 740, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1071, Miss = 658, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1530, Miss = 871, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1671, Miss = 938, Miss_rate = 0.561, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1514, Miss = 863, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1289, Miss = 757, Miss_rate = 0.587, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1037, Miss = 640, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1262, Miss = 737, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1815, Miss = 1011, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1457, Miss = 839, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1243, Miss = 741, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1457, Miss = 848, Miss_rate = 0.582, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1554, Miss = 886, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1143, Miss = 700, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1453, Miss = 848, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1310, Miss = 777, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1470, Miss = 846, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1210, Miss = 722, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1287, Miss = 752, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1142, Miss = 687, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1299, Miss = 762, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1744, Miss = 968, Miss_rate = 0.555, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1307, Miss = 769, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1718, Miss = 953, Miss_rate = 0.555, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1783, Miss = 984, Miss_rate = 0.552, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2160, Miss = 1162, Miss_rate = 0.538, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1668, Miss = 945, Miss_rate = 0.567, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2157, Miss = 1185, Miss_rate = 0.549, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1552, Miss = 885, Miss_rate = 0.570, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1763, Miss = 980, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1933, Miss = 1056, Miss_rate = 0.546, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2042, Miss = 1112, Miss_rate = 0.545, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1822, Miss = 1002, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2142, Miss = 1163, Miss_rate = 0.543, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2272, Miss = 1207, Miss_rate = 0.531, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1798, Miss = 1000, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1926, Miss = 1066, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2145, Miss = 1146, Miss_rate = 0.534, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2159, Miss = 1169, Miss_rate = 0.541, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1753, Miss = 984, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 133575
	L1D_total_cache_misses = 75106
	L1D_total_cache_miss_rate = 0.5623
	L1D_total_cache_pending_hits = 62
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 59
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41414

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
598, 279, 442, 264, 346, 140, 155, 155, 170, 312, 385, 385, 170, 473, 431, 552, 329, 208, 296, 644, 424, 256, 281, 160, 558, 281, 232, 295, 90, 75, 307, 90, 
gpgpu_n_tot_thrd_icount = 7413980
gpgpu_n_tot_w_icount = 608335
gpgpu_n_stall_shd_mem = 4472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42933
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:221503	W0_Idle:1567863	W0_Scoreboard:2826187	W1:229824	W2:62390	W3:17161	W4:8606	W5:6724	W6:4156	W7:2940	W8:1635	W9:825	W10:375	W11:180	W12:60	W13:0	W14:0	W15:15	W16:0	W17:1	W18:0	W19:0	W20:4	W21:12	W22:25	W23:55	W24:109	W25:196	W26:273	W27:418	W28:446	W29:482	W30:943	W31:2099	W32:209977
single_issue_nums: WS0:149988	WS1:154497	WS2:151600	WS3:152250	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 343464 {8:42933,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1717320 {40:42933,}
maxmflatency = 483 
max_icnt2mem_latency = 40 
maxmrqlatency = 111 
max_icnt2sh_latency = 7 
averagemflatency = 236 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:1943 	5722 	811 	1525 	1972 	1671 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28991 	13942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	42858 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42778 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         5        10        11         5        11        12         0        64        26        15         0         9         0         4 
dram[1]:         5        12         6         9         6         7         7         4        64        64        25        17        18        13         6         7 
dram[2]:         6         4         9         3         9         5        14         4         0        64        26        20        15         7         1         7 
dram[3]:         7        11         8         7        11         0        11        11        64        64        14        27         1        12         5         4 
dram[4]:        12         8         5         8        10         8         7         7        64        64        21        23        17        11         7         5 
dram[5]:         3         8        11        12         5        10        11         8        64        64        21        24        12        15         4         5 
dram[6]:         8         6         8         9         9         5        10         6        64        64        20        20         3         0         4         4 
dram[7]:         6         7         4         8         6         5         7         5        64        64        21        24         9        11         4         1 
dram[8]:         5        10         7         5         5         3         9        10        64        64        17        17        11        13         7         5 
dram[9]:         8         9        11         8         5         6         9         5        64        64        23         0        10        11         1         4 
dram[10]:         6         6        10         7         8         6         7        11        64        64        19        21         2         0         2         4 
dram[11]:         6         3         8         4         8         3         5         4        64        64        11        10        10         9         6         5 
dram[12]:         7         5         3         8         8        13         7         9        64         0         0        25        15        17         6         5 
dram[13]:         6         7         7         4         6         7        10         6        64        64        20        16        14        19         0         7 
dram[14]:         8        11         5         7         4        10         8        10        64        64        24        19        12         7         5         5 
dram[15]:         6        10         6         9         9        10         8         9        64        64        23        25         2         9         6         3 
dram[16]:        11         5        13         8         9         4        10         9        64        64        19        14        14        11         6         4 
dram[17]:         5         5         6         7        10         7         6         7        64        64        16        20        10        15         8         5 
dram[18]:         9         4         6         6         8         9         4         8        64        64        22        15         9        11         4         6 
dram[19]:         6         8         3        13         5         8         8         3        64        64        24        31        12        11         8         5 
dram[20]:         6         9         8         6        11         9        12         6        64        64        16        20        11         8         5         3 
dram[21]:         4         6         7        12         8        10         8         6        64        64        24        22        14         9         8         4 
dram[22]:         5         7         5        10         7         6         8        10        64        64        19        23         5        15         2         5 
dram[23]:        10         9         6         8        10         7         4         6        64        64        20        21        14         1         9         6 
dram[24]:         6         8         9         5        12        10         5         2        64        64        19        21        10        12         6         5 
dram[25]:         5        10         9         6        11         2         8         5        64        64        23        24        12        10         6         2 
dram[26]:         5         3         4         9         5        10         7         8        64        64        18        24        15        10         4         5 
dram[27]:         8         4        10         7         5         4         6         8         0        64        24        21        19        14         9         5 
dram[28]:         3         9         7         7        12         7        10         8        64        64        15        23         8         9         5         7 
dram[29]:         9         4        11        10         7         9        10        10        64        64        20        19        14        10         5         6 
dram[30]:         9        10         7         6         4         5         9         7        64        64        18        23         3         2         6         9 
dram[31]:         4         7        10         7         2        15        10         5        64        64        14        22        14        15         6         7 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5341      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5341      5339      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5341      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5341      5339      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      5342      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5341      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  2.428571  2.500000  3.000000  3.125000  3.571429  2.800000  3.333333  7.000000 64.000000 34.500000  9.400000  5.000000 13.000000  4.000000  7.000000  2.400000 
dram[1]:  4.250000  5.166667  4.000000  3.000000  2.200000  3.166667  2.857143  2.000000 32.500000 35.500000  7.666667  4.555555  4.500000  2.555556  4.000000  3.400000 
dram[2]:  3.750000  2.000000  2.222222  1.400000  3.166667  2.714286  4.000000  2.428571 64.000000 33.500000  6.000000  6.285714  4.800000  3.500000  2.250000  3.500000 
dram[3]:  3.250000  7.500000  3.142857  4.000000  4.600000  8.000000  3.666667  3.000000 36.000000 35.500000  5.375000  7.666667  3.500000  4.500000  3.000000  2.333333 
dram[4]:  2.714286  2.571429  4.333333  3.500000  7.500000  2.875000  7.500000  4.250000 36.000000 34.000000 11.000000  5.714286  4.166667  4.600000  3.000000  2.250000 
dram[5]:  2.000000  2.500000  4.666667  3.666667  4.500000  3.142857  4.000000  3.142857 35.000000 35.000000 11.000000 12.666667  3.333333  4.333333  2.000000  2.750000 
dram[6]:  7.500000  3.166667  2.875000  3.333333  3.833333  2.250000  6.333333  3.000000 34.500000 34.000000  7.800000  7.166667  4.250000 15.000000  2.750000  2.250000 
dram[7]:  3.500000  3.000000  1.833333  3.142857  2.666667  2.800000  3.333333  4.333333 33.000000 35.000000 10.500000  7.333333  3.500000  4.000000  5.500000  3.333333 
dram[8]:  2.750000  4.200000  3.500000  3.250000  1.857143  2.000000  3.142857  2.500000 33.000000 33.000000  7.500000  4.500000  3.800000  4.400000  3.000000  4.250000 
dram[9]:  3.000000  4.250000 10.000000  2.800000  2.200000  2.875000  3.200000  2.500000 36.500000 33.500000  9.200000 37.000000  3.166667  5.250000  4.500000  2.333333 
dram[10]:  2.125000  2.285714  2.222222  7.500000  3.800000  2.500000  2.500000  4.333333 33.500000 33.000000  5.444445  6.285714  3.200000 19.000000  2.750000  2.200000 
dram[11]:  3.166667  1.666667  4.333333  1.571429  4.333333  3.666667  1.600000  3.500000 36.500000 34.000000  6.142857  4.200000  4.500000  3.750000  3.500000  2.666667 
dram[12]:  3.000000  1.571429  1.714286  3.500000  3.400000  3.428571  3.142857  3.750000 34.500000 64.000000 36.000000 11.000000  4.166667  8.000000  3.000000  2.750000 
dram[13]:  3.000000  2.777778  2.500000  1.888889  2.222222  2.500000  3.600000  2.750000 33.000000 34.500000  6.285714  8.000000  4.200000  7.000000  6.000000  3.666667 
dram[14]:  3.142857  6.000000  2.000000  2.200000  2.666667  4.200000  2.400000  4.250000 33.000000 33.500000  6.857143  6.125000  3.750000  2.750000  3.000000  1.666667 
dram[15]:  1.888889  4.200000  2.166667  6.333333  4.000000  3.400000  4.250000  3.142857 34.000000 33.500000 11.250000 12.666667  5.000000  5.000000  3.250000  6.500000 
dram[16]:  3.500000  2.555556  3.250000  3.142857  3.500000  2.333333  3.625000  4.333333 36.000000 36.000000  6.142857  8.600000  4.800000  3.750000  2.500000  4.000000 
dram[17]:  1.875000  2.333333  2.428571  2.666667  4.333333  2.833333  4.666667  3.166667 33.000000 34.000000  4.000000  8.200000  3.750000  3.571429  3.500000  2.750000 
dram[18]:  2.222222  2.400000  3.600000  2.400000  3.200000  3.600000  2.333333  3.250000 34.500000 34.000000 11.250000  5.125000  4.750000  3.333333  2.750000  2.800000 
dram[19]:  3.000000  3.142857  2.125000  3.857143  2.181818  3.166667  3.250000  2.142857 33.000000 33.500000  5.750000 13.333333  3.800000  4.750000  4.666667  2.500000 
dram[20]:  2.571429  3.000000  5.666667  3.000000  4.000000  2.625000  5.000000  2.500000 35.500000 35.500000  5.250000  8.166667  4.000000  3.000000  2.000000  2.500000 
dram[21]:  2.000000  4.000000  3.571429  2.500000  3.500000  3.800000  2.500000  2.666667 36.000000 36.000000  9.500000  6.125000  4.333333  3.285714  2.500000  4.333333 
dram[22]:  3.250000  5.250000  3.800000  3.600000  3.166667  2.166667  4.200000  3.600000 35.000000 34.500000  6.166667  8.000000  2.833333  4.600000  2.666667  1.833333 
dram[23]:  8.000000  2.714286  2.142857  2.222222  6.500000  3.375000  2.500000  3.000000 32.500000 32.500000 13.666667  8.500000  3.800000  4.666667  3.000000  3.666667 
dram[24]:  3.400000  2.166667  3.000000  2.285714  4.666667  3.285714  3.000000  1.800000 35.500000 34.000000  5.875000  7.166667  4.500000  4.500000  4.000000  3.666667 
dram[25]:  2.571429  3.333333  4.000000  2.571429  3.000000  1.500000  4.400000  3.000000 33.000000 34.000000  9.000000  7.166667  4.500000  4.500000  3.166667  3.000000 
dram[26]:  2.857143  1.833333  3.000000  2.857143  3.200000  6.250000  2.500000  2.750000 38.500000 33.500000  5.222222  7.500000  4.500000  3.833333  1.666667  3.000000 
dram[27]:  3.000000  2.400000  2.666667  3.000000  3.285714  2.500000  3.166667  2.363636 64.000000 33.500000  6.000000  5.875000  5.750000  4.166667  4.400000  2.500000 
dram[28]:  3.500000  3.500000  4.000000  3.285714  4.800000  2.375000  3.400000  2.833333 37.000000 33.500000  4.900000  9.200000  2.666667  3.400000  2.666667  3.000000 
dram[29]:  3.400000  2.000000  2.300000  5.250000  2.428571  3.625000  3.875000  4.750000 35.000000 35.500000 10.500000  9.750000  3.333333  3.666667  1.875000  2.250000 
dram[30]:  3.250000  8.000000  4.400000  3.000000  2.166667  2.142857  5.333333  2.625000 33.000000 34.500000  8.000000  9.000000  5.500000  6.000000  2.285714  4.000000 
dram[31]:  2.200000  3.333333  4.000000  2.666667  1.250000  5.000000  4.000000  2.000000 34.000000 33.000000  6.142857  9.800000  4.500000  4.500000  3.000000  3.250000 
average row locality = 13763/2572 = 5.351089
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        15        15        25        25        14        20        14        64        69        47        40        13        24         7        12 
dram[1]:        17        31        16        21        11        19        20        10        65        71        46        41        27        23        16        17 
dram[2]:        15        14        20        14        19        19        28        17        64        67        48        44        24        14         9        14 
dram[3]:        13        15        22        16        23         8        22        18        72        71        43        46        14        18         9         7 
dram[4]:        19        18        13        14        15        23        15        17        72        68        44        40        25        23        18         9 
dram[5]:         4        20        28        22         9        22        16        22        70        70        44        38        20        26        12        11 
dram[6]:        15        19        23        20        23        18        19        15        69        68        39        43        17        15        11         9 
dram[7]:        14        12        11        22         8        14        20        13        66        70        42        44        14        16        11        10 
dram[8]:        22        21        14        13        13         8        22        25        66        66        45        45        19        22         9        17 
dram[9]:        30        17        20        14        11        23        16        15        73        67        46        37        19        21         9        14 
dram[10]:        17        16        20        15        19        15        20        13        67        66        49        44        16        19        11        11 
dram[11]:        19         5        13        11        13        11        16        14        73        68        43        42        18        15        14        16 
dram[12]:        21        11        12        14        17        24        22        15        69        64        36        44        25        24         9        11 
dram[13]:         9        25        20        17        20        15        18        22        66        69        44        40        21        28         6        11 
dram[14]:        22        18        16        22        16        21        24        17        66        67        48        49        15        11        15        10 
dram[15]:        17        21        13        19        20        17        17        22        68        67        45        38        15        20        13        13 
dram[16]:        21        23        26        22        21        14        29        26        72        72        43        43        24        15        10        16 
dram[17]:        15        21        17        16        13        17        14        19        66        68        44        41        15        25        21        11 
dram[18]:        20        12        18        12        16        18        14        26        69        68        45        41        19        20        11        14 
dram[19]:        12        22        17        27        24        19        13        15        66        67        46        40        19        19        14        15 
dram[20]:        18        18        17        15        20        21        20        20        71        71        42        49        24        18        12        10 
dram[21]:        12         8        25        25        28        19        20        24        72        72        38        49        26        23        15        13 
dram[22]:        13        21        19        18        19        13        21        18        70        69        37        40        17        23         8        11 
dram[23]:        16        19        15        20        13        27        15        18        65        65        41        51        19        14        15        11 
dram[24]:        17        13        12        16        14        23        15         9        71        68        47        43        18        18        16        11 
dram[25]:        18        20        16        18        24         9        22        15        66        68        45        43        18        27        19        15 
dram[26]:        20        11        15        20        16        25        15        22        77        67        47        45        27        23        10        15 
dram[27]:        18        12        16        18        23        15        19        26        64        67        48        47        23        25        22        10 
dram[28]:         7        14        16        23        24        19        17        17        74        67        49        46        16        17         8        15 
dram[29]:        17        10        23        21        17        29        31        19        70        71        42        39        20        22        15        18 
dram[30]:        13        16        22        15        13        15        16        21        66        69        40        45        22        12        16        16 
dram[31]:        11        10        20        16         5        25        16        12        68        66        43        49        18        18        12        13 
total dram reads = 13763
bank skew: 77/4 = 19.25
chip skew: 477/387 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        360       362       351       362       338       355       340       346      1097      1035       998      1429       317       336       319       365
dram[1]:        349       351       335       368       350       342       366       352      1082      1007      1176      1333       333       332       327       330
dram[2]:        347       347       364       350       348       345       344       353      1098      1057      1235      1174       325       326       332       344
dram[3]:        369       340       365       355       346       333       333       357      1010      1008      1247      1038       326       336       343       341
dram[4]:        351       381       342       330       330       350       340       360      1013      1045      1181      1137       329       337       343       336
dram[5]:        352       358       348       367       351       348       361       338      1028      1019      1175      1322       340       342       354       350
dram[6]:        338       341       350       342       335       350       340       349      1042      1047      1188       997       338       331       343       336
dram[7]:        333       334       349       352       334       341       349       341      1072      1018      1235      1211       366       332       319       341
dram[8]:        342       367       338       342       346       341       352       360      1074      1068      1095      1034       331       326       340       336
dram[9]:        358       336       336       362       362       345       367       356      1001      1051      1249      1354       341       324       325       340
dram[10]:        350       349       369       327       338       355       361       351      1062      1069       976      1132       355       317       334       352
dram[11]:        346       345       364       355       349       340       370       342      1002      1040      1318      1296       335       329       331       330
dram[12]:        346       364       356       361       341       371       349       362      1042      1092      1474      1225       328       323       326       337
dram[13]:        343       353       360       359       348       356       355       347      1073      1027      1199      1340       328       328       350       335
dram[14]:        340       349       368       360       360       355       374       362      1075      1057      1180      1049       337       332       333       362
dram[15]:        358       363       354       348       345       372       344       351      1050      1049      1204      1358       349       337       353       328
dram[16]:        345       356       368       363       351       348       357       348      1012      1007      1223      1172       324       334       330       332
dram[17]:        374       347       361       352       362       374       337       350      1072      1040      1191      1211       342       334       334       352
dram[18]:        366       338       342       343       351       346       357       339      1044      1048      1143      1132       330       329       352       350
dram[19]:        345       350       354       345       360       349       347       359      1072      1050      1045      1399       330       328       326       336
dram[20]:        371       353       341       337       348       344       358       349      1022      1015      1238       993       342       345       350       332
dram[21]:        356       339       356       361       357       362       348       365      1008       999      1459      1005       335       336       346       333
dram[22]:        344       336       348       339       338       362       336       343      1034      1036      1341      1296       352       329       342       356
dram[23]:        328       349       352       357       327       342       352       351      1083      1072      1246      1154       336       329       333       325
dram[24]:        345       342       345       348       343       335       345       377      1023      1046      1080      1122       326       336       328       330
dram[25]:        367       339       335       355       355       345       348       349      1071      1039      1175      1096       332       334       351       333
dram[26]:        357       380       363       342       345       352       361       361       968      1059      1219      1191       338       338       357       356
dram[27]:        340       359       342       345       351       370       348       350      1094      1049       941      1061       324       328       349       334
dram[28]:        333       354       349       347       339       348       355       351       994      1057      1204      1014       345       328       329       348
dram[29]:        343       368       362       374       351       355       365       364      1028      1009      1169      1168       329       330       348       340
dram[30]:        344       327       341       361       349       345       340       347      1073      1035      1394      1187       348       328       349       339
dram[31]:        361       351       349       359       351       368       335       352      1048      1060      1114      1138       335       344       351       332
maximum mf latency per bank:
dram[0]:        383       419       396       400       364       406       363       369       403       371       356       359       335       359       336       360
dram[1]:        384       419       360       408       435       411       387       365       379       364       360       414       357       358       359       359
dram[2]:        363       374       432       367       434       366       384       411       403       371       358       377       355       358       356       358
dram[3]:        401       377       395       418       392       357       358       401       379       356       361       360       356       375       356       356
dram[4]:        410       404       369       369       363       418       374       384       403       371       357       361       366       367       359       362
dram[5]:        366       410       387       405       357       370       383       367       379       365       356       358       359       359       382       374
dram[6]:        358       400       399       367       378       392       388       361       403       371       356       357       355       339       362       368
dram[7]:        365       364       367       385       366       373       419       357       384       356       359       357       365       359       355       374
dram[8]:        363       398       370       419       362       365       451       387       403       371       378       364       411       358       361       357
dram[9]:        437       405       358       385       426       381       391       441       379       365       356       335       393       361       356       362
dram[10]:        368       366       448       356       366       372       415       382       403       371       385       359       368       335       359       359
dram[11]:        360       375       424       364       381       369       407       382       379       360       359       419       361       359       358       356
dram[12]:        364       423       384       422       374       414       384       401       403       371       336       358       356       356       355       362
dram[13]:        398       409       394       420       363       408       378       397       380       368       372       369       361       365       336       358
dram[14]:        405       378       382       399       393       402       418       415       403       371       357       376       356       368       356       389
dram[15]:        414       374       390       386       387       395       397       384       379       368       365       361       377       362       356       359
dram[16]:        442       424       409       430       405       370       432       369       403       371       388       357       356       363       363       356
dram[17]:        433       423       405       374       373       435       408       381       379       382       422       357       357       357       385       361
dram[18]:        423       386       368       368       381       418       423       414       403       371       368       373       374       356       366       367
dram[19]:        371       372       366       411       377       364       371       414       379       360       390       406       361       359       356       366
dram[20]:        415       412       358       359       388       378       380       364       403       371       369       360       356       368       374       359
dram[21]:        412       368       412       391       412       436       397       375       379       355       360       370       383       356       371       361
dram[22]:        382       364       375       380       372       435       382       419       403       371       374       359       372       358       363       358
dram[23]:        356       431       369       387       356       397       399       380       379       356       357       356       359       365       369       357
dram[24]:        368       437       408       367       363       358       386       433       403       371       363       358       358       356       356       361
dram[25]:        399       380       380       376       373       360       385       396       379       364       377       369       370       361       393       362
dram[26]:        471       420       432       392       376       434       392       483       403       380       364       392       361       363       420       395
dram[27]:        417       399       408       362       371       441       374       375       379       356       362       406       367       370       362       357
dram[28]:        359       367       376       386       379       387       384       396       403       371       372       357       358       362       356       359
dram[29]:        396       422       398       421       376       405       398       404       379       356       357       359       370       356       383       370
dram[30]:        423       356       426       372       388       370       364       382       403       371       365       361       357       359       358       359
dram[31]:        414       361       367       409       357       403       395       372       379       367       420       384       358       358       363       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50021 n_act=75 n_pre=59 n_ref_event=0 n_req=421 n_rd=421 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008329
n_activity=2838 dram_eff=0.1483
bk0: 17a 50370i bk1: 15a 50381i bk2: 15a 50416i bk3: 25a 50332i bk4: 25a 50375i bk5: 14a 50414i bk6: 20a 50402i bk7: 14a 50491i bk8: 64a 50482i bk9: 69a 50453i bk10: 47a 50436i bk11: 40a 50358i bk12: 13a 50534i bk13: 24a 50405i bk14: 7a 50537i bk15: 12a 50437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821853
Row_Buffer_Locality_read = 0.821853
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.788288
Bank_Level_Parallism_Col = 1.517206
Bank_Level_Parallism_Ready = 1.140143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417004 

BW Util details:
bwutil = 0.008329 
total_CMD = 50549 
util_bw = 421 
Wasted_Col = 604 
Wasted_Row = 307 
Idle = 49217 

BW Util Bottlenecks: 
RCDc_limit = 719 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50021 
Read = 421 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 421 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.008329 
Either_Row_CoL_Bus_Util = 0.010445 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.051136 
queue_avg = 0.047182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0471819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49968 n_act=87 n_pre=71 n_ref_event=0 n_req=451 n_rd=451 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008922
n_activity=2938 dram_eff=0.1535
bk0: 17a 50448i bk1: 31a 50383i bk2: 16a 50457i bk3: 21a 50369i bk4: 11a 50417i bk5: 19a 50359i bk6: 20a 50375i bk7: 10a 50425i bk8: 65a 50460i bk9: 71a 50453i bk10: 46a 50414i bk11: 41a 50300i bk12: 27a 50408i bk13: 23a 50343i bk14: 16a 50461i bk15: 17a 50429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807095
Row_Buffer_Locality_read = 0.807095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838601
Bank_Level_Parallism_Col = 1.524290
Bank_Level_Parallism_Ready = 1.108647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451879 

BW Util details:
bwutil = 0.008922 
total_CMD = 50549 
util_bw = 451 
Wasted_Col = 682 
Wasted_Row = 354 
Idle = 49062 

BW Util Bottlenecks: 
RCDc_limit = 822 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49968 
Read = 451 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 451 
total_req = 451 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 451 
Row_Bus_Util =  0.003126 
CoL_Bus_Util = 0.008922 
Either_Row_CoL_Bus_Util = 0.011494 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.048193 
queue_avg = 0.054996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0549961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49974 n_act=92 n_pre=76 n_ref_event=0 n_req=430 n_rd=430 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008507
n_activity=3149 dram_eff=0.1366
bk0: 15a 50456i bk1: 14a 50388i bk2: 20a 50304i bk3: 14a 50308i bk4: 19a 50379i bk5: 19a 50367i bk6: 28a 50357i bk7: 17a 50365i bk8: 64a 50482i bk9: 67a 50450i bk10: 48a 50361i bk11: 44a 50372i bk12: 24a 50432i bk13: 14a 50458i bk14: 9a 50464i bk15: 14a 50456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786047
Row_Buffer_Locality_read = 0.786047
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.795281
Bank_Level_Parallism_Col = 1.505778
Bank_Level_Parallism_Ready = 1.116279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400000 

BW Util details:
bwutil = 0.008507 
total_CMD = 50549 
util_bw = 430 
Wasted_Col = 740 
Wasted_Row = 398 
Idle = 48981 

BW Util Bottlenecks: 
RCDc_limit = 901 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49974 
Read = 430 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 430 
total_req = 430 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 430 
Row_Bus_Util =  0.003324 
CoL_Bus_Util = 0.008507 
Either_Row_CoL_Bus_Util = 0.011375 
Issued_on_Two_Bus_Simul_Util = 0.000455 
issued_two_Eff = 0.040000 
queue_avg = 0.044491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0444915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50033 n_act=67 n_pre=51 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008249
n_activity=2825 dram_eff=0.1476
bk0: 13a 50441i bk1: 15a 50495i bk2: 22a 50362i bk3: 16a 50422i bk4: 23a 50403i bk5: 8a 50528i bk6: 22a 50404i bk7: 18a 50380i bk8: 72a 50456i bk9: 71a 50452i bk10: 43a 50363i bk11: 46a 50410i bk12: 14a 50462i bk13: 18a 50447i bk14: 9a 50485i bk15: 7a 50481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839329
Row_Buffer_Locality_read = 0.839329
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693487
Bank_Level_Parallism_Col = 1.489562
Bank_Level_Parallism_Ready = 1.163069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356994 

BW Util details:
bwutil = 0.008249 
total_CMD = 50549 
util_bw = 417 
Wasted_Col = 577 
Wasted_Row = 311 
Idle = 49244 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50033 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 417 
Row_Bus_Util =  0.002334 
CoL_Bus_Util = 0.008249 
Either_Row_CoL_Bus_Util = 0.010208 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.036822 
queue_avg = 0.046312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0463115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50007 n_act=73 n_pre=57 n_ref_event=0 n_req=433 n_rd=433 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008566
n_activity=2821 dram_eff=0.1535
bk0: 19a 50360i bk1: 18a 50349i bk2: 13a 50477i bk3: 14a 50459i bk4: 15a 50498i bk5: 23a 50328i bk6: 15a 50491i bk7: 17a 50434i bk8: 72a 50438i bk9: 68a 50453i bk10: 44a 50464i bk11: 40a 50388i bk12: 25a 50405i bk13: 23a 50428i bk14: 18a 50405i bk15: 9a 50462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831409
Row_Buffer_Locality_read = 0.831409
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813883
Bank_Level_Parallism_Col = 1.551975
Bank_Level_Parallism_Ready = 1.113164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432432 

BW Util details:
bwutil = 0.008566 
total_CMD = 50549 
util_bw = 433 
Wasted_Col = 567 
Wasted_Row = 311 
Idle = 49238 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50007 
Read = 433 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 433 
total_req = 433 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 433 
Row_Bus_Util =  0.002572 
CoL_Bus_Util = 0.008566 
Either_Row_CoL_Bus_Util = 0.010722 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.038745 
queue_avg = 0.047281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0472809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50003 n_act=75 n_pre=59 n_ref_event=0 n_req=434 n_rd=434 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008586
n_activity=2634 dram_eff=0.1648
bk0: 4a 50507i bk1: 20a 50319i bk2: 28a 50375i bk3: 22a 50382i bk4: 9a 50505i bk5: 22a 50348i bk6: 16a 50453i bk7: 22a 50377i bk8: 70a 50452i bk9: 70a 50444i bk10: 44a 50460i bk11: 38a 50486i bk12: 20a 50406i bk13: 26a 50394i bk14: 12a 50395i bk15: 11a 50454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827189
Row_Buffer_Locality_read = 0.827189
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948535
Bank_Level_Parallism_Col = 1.595897
Bank_Level_Parallism_Ready = 1.135945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472821 

BW Util details:
bwutil = 0.008586 
total_CMD = 50549 
util_bw = 434 
Wasted_Col = 577 
Wasted_Row = 252 
Idle = 49286 

BW Util Bottlenecks: 
RCDc_limit = 685 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50003 
Read = 434 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 434 
total_req = 434 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 434 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.008586 
Either_Row_CoL_Bus_Util = 0.010801 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.040293 
queue_avg = 0.053552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.053552
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50023 n_act=72 n_pre=56 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008368
n_activity=2885 dram_eff=0.1466
bk0: 15a 50505i bk1: 19a 50392i bk2: 23a 50335i bk3: 20a 50401i bk4: 23a 50397i bk5: 18a 50344i bk6: 19a 50455i bk7: 15a 50432i bk8: 69a 50458i bk9: 68a 50455i bk10: 39a 50440i bk11: 43a 50409i bk12: 17a 50458i bk13: 15a 50534i bk14: 11a 50460i bk15: 9a 50456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.771206
Bank_Level_Parallism_Col = 1.519108
Bank_Level_Parallism_Ready = 1.070922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415074 

BW Util details:
bwutil = 0.008368 
total_CMD = 50549 
util_bw = 423 
Wasted_Col = 554 
Wasted_Row = 308 
Idle = 49264 

BW Util Bottlenecks: 
RCDc_limit = 673 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50023 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 423 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.008368 
Either_Row_CoL_Bus_Util = 0.010406 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.047529 
queue_avg = 0.041564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0415636
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50068 n_act=65 n_pre=49 n_ref_event=0 n_req=387 n_rd=387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007656
n_activity=2568 dram_eff=0.1507
bk0: 14a 50454i bk1: 12a 50458i bk2: 11a 50412i bk3: 22a 50363i bk4: 8a 50480i bk5: 14a 50426i bk6: 20a 50403i bk7: 13a 50480i bk8: 66a 50451i bk9: 70a 50450i bk10: 42a 50459i bk11: 44a 50413i bk12: 14a 50459i bk13: 16a 50458i bk14: 11a 50513i bk15: 10a 50474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832041
Row_Buffer_Locality_read = 0.832041
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690117
Bank_Level_Parallism_Col = 1.446903
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.382743 

BW Util details:
bwutil = 0.007656 
total_CMD = 50549 
util_bw = 387 
Wasted_Col = 552 
Wasted_Row = 255 
Idle = 49355 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50068 
Read = 387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 387 
total_req = 387 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 387 
Row_Bus_Util =  0.002255 
CoL_Bus_Util = 0.007656 
Either_Row_CoL_Bus_Util = 0.009516 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.041580 
queue_avg = 0.038715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0387149
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49991 n_act=86 n_pre=70 n_ref_event=0 n_req=427 n_rd=427 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008447
n_activity=2855 dram_eff=0.1496
bk0: 22a 50353i bk1: 21a 50409i bk2: 14a 50441i bk3: 13a 50434i bk4: 13a 50380i bk5: 8a 50461i bk6: 22a 50354i bk7: 25a 50277i bk8: 66a 50454i bk9: 66a 50455i bk10: 45a 50398i bk11: 45a 50303i bk12: 19a 50417i bk13: 22a 50429i bk14: 9a 50481i bk15: 17a 50458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798595
Row_Buffer_Locality_read = 0.798595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.753238
Bank_Level_Parallism_Col = 1.502752
Bank_Level_Parallism_Ready = 1.117096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391743 

BW Util details:
bwutil = 0.008447 
total_CMD = 50549 
util_bw = 427 
Wasted_Col = 706 
Wasted_Row = 411 
Idle = 49005 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49991 
Read = 427 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 427 
total_req = 427 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 427 
Row_Bus_Util =  0.003086 
CoL_Bus_Util = 0.008447 
Either_Row_CoL_Bus_Util = 0.011039 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.044803 
queue_avg = 0.049497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0494965
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50015 n_act=73 n_pre=57 n_ref_event=0 n_req=432 n_rd=432 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008546
n_activity=2497 dram_eff=0.173
bk0: 30a 50287i bk1: 17a 50433i bk2: 20a 50492i bk3: 14a 50406i bk4: 11a 50412i bk5: 23a 50330i bk6: 16a 50384i bk7: 15a 50372i bk8: 73a 50446i bk9: 67a 50441i bk10: 46a 50438i bk11: 37a 50535i bk12: 19a 50390i bk13: 21a 50442i bk14: 9a 50508i bk15: 14a 50409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831019
Row_Buffer_Locality_read = 0.831019
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.051895
Bank_Level_Parallism_Col = 1.683585
Bank_Level_Parallism_Ready = 1.259259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512959 

BW Util details:
bwutil = 0.008546 
total_CMD = 50549 
util_bw = 432 
Wasted_Col = 525 
Wasted_Row = 257 
Idle = 49335 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50015 
Read = 432 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 432 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 432 
Row_Bus_Util =  0.002572 
CoL_Bus_Util = 0.008546 
Either_Row_CoL_Bus_Util = 0.010564 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.052434 
queue_avg = 0.050327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0503274
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50001 n_act=83 n_pre=67 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008269
n_activity=2862 dram_eff=0.1461
bk0: 17a 50360i bk1: 16a 50384i bk2: 20a 50279i bk3: 15a 50505i bk4: 19a 50423i bk5: 15a 50397i bk6: 20a 50339i bk7: 13a 50456i bk8: 67a 50458i bk9: 66a 50455i bk10: 49a 50315i bk11: 44a 50388i bk12: 16a 50430i bk13: 19a 50530i bk14: 11a 50458i bk15: 11a 50437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801435
Row_Buffer_Locality_read = 0.801435
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.688193
Bank_Level_Parallism_Col = 1.541257
Bank_Level_Parallism_Ready = 1.098086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388016 

BW Util details:
bwutil = 0.008269 
total_CMD = 50549 
util_bw = 418 
Wasted_Col = 646 
Wasted_Row = 469 
Idle = 49016 

BW Util Bottlenecks: 
RCDc_limit = 788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50001 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 418 
Row_Bus_Util =  0.002967 
CoL_Bus_Util = 0.008269 
Either_Row_CoL_Bus_Util = 0.010841 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.036496 
queue_avg = 0.047518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0475182
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50035 n_act=78 n_pre=62 n_ref_event=0 n_req=391 n_rd=391 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=2751 dram_eff=0.1421
bk0: 19a 50406i bk1: 5a 50475i bk2: 13a 50455i bk3: 11a 50381i bk4: 13a 50473i bk5: 11a 50480i bk6: 16a 50285i bk7: 14a 50445i bk8: 73a 50454i bk9: 68a 50452i bk10: 43a 50385i bk11: 42a 50292i bk12: 18a 50458i bk13: 15a 50458i bk14: 14a 50459i bk15: 16a 50411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800511
Row_Buffer_Locality_read = 0.800511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.839450
Bank_Level_Parallism_Col = 1.514933
Bank_Level_Parallism_Ready = 1.079284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406797 

BW Util details:
bwutil = 0.007735 
total_CMD = 50549 
util_bw = 391 
Wasted_Col = 618 
Wasted_Row = 299 
Idle = 49241 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50035 
Read = 391 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 391 
Row_Bus_Util =  0.002770 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.010168 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.033074 
queue_avg = 0.045540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.04554
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50017 n_act=72 n_pre=56 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008269
n_activity=2657 dram_eff=0.1573
bk0: 21a 50370i bk1: 11a 50367i bk2: 12a 50387i bk3: 14a 50429i bk4: 17a 50409i bk5: 24a 50335i bk6: 22a 50379i bk7: 15a 50398i bk8: 69a 50457i bk9: 64a 50479i bk10: 36a 50537i bk11: 44a 50458i bk12: 25a 50405i bk13: 24a 50476i bk14: 9a 50488i bk15: 11a 50457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827751
Row_Buffer_Locality_read = 0.827751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.849454
Bank_Level_Parallism_Col = 1.579498
Bank_Level_Parallism_Ready = 1.203349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420502 

BW Util details:
bwutil = 0.008269 
total_CMD = 50549 
util_bw = 418 
Wasted_Col = 577 
Wasted_Row = 287 
Idle = 49267 

BW Util Bottlenecks: 
RCDc_limit = 699 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50017 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 418 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.008269 
Either_Row_CoL_Bus_Util = 0.010524 
Issued_on_Two_Bus_Simul_Util = 0.000277 
issued_two_Eff = 0.026316 
queue_avg = 0.051000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.051
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49989 n_act=86 n_pre=70 n_ref_event=0 n_req=431 n_rd=431 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008526
n_activity=2562 dram_eff=0.1682
bk0: 9a 50470i bk1: 25a 50312i bk2: 20a 50336i bk3: 17a 50297i bk4: 20a 50321i bk5: 15a 50390i bk6: 18a 50424i bk7: 22a 50314i bk8: 66a 50444i bk9: 69a 50447i bk10: 44a 50373i bk11: 40a 50417i bk12: 21a 50419i bk13: 28a 50444i bk14: 6a 50536i bk15: 11a 50463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800464
Row_Buffer_Locality_read = 0.800464
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.089286
Bank_Level_Parallism_Col = 1.678068
Bank_Level_Parallism_Ready = 1.146172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485916 

BW Util details:
bwutil = 0.008526 
total_CMD = 50549 
util_bw = 431 
Wasted_Col = 599 
Wasted_Row = 314 
Idle = 49205 

BW Util Bottlenecks: 
RCDc_limit = 773 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49989 
Read = 431 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 431 
total_req = 431 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 431 
Row_Bus_Util =  0.003086 
CoL_Bus_Util = 0.008526 
Either_Row_CoL_Bus_Util = 0.011078 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.048214 
queue_avg = 0.053374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.053374
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49970 n_act=91 n_pre=75 n_ref_event=0 n_req=437 n_rd=437 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008645
n_activity=2985 dram_eff=0.1464
bk0: 22a 50358i bk1: 18a 50477i bk2: 16a 50358i bk3: 22a 50282i bk4: 16a 50381i bk5: 21a 50406i bk6: 24a 50251i bk7: 17a 50405i bk8: 66a 50458i bk9: 67a 50453i bk10: 48a 50386i bk11: 49a 50339i bk12: 15a 50463i bk13: 11a 50460i bk14: 15a 50436i bk15: 10a 50393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791762
Row_Buffer_Locality_read = 0.791762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807192
Bank_Level_Parallism_Col = 1.549822
Bank_Level_Parallism_Ready = 1.212815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456406 

BW Util details:
bwutil = 0.008645 
total_CMD = 50549 
util_bw = 437 
Wasted_Col = 734 
Wasted_Row = 442 
Idle = 48936 

BW Util Bottlenecks: 
RCDc_limit = 882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49970 
Read = 437 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 437 
total_req = 437 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 437 
Row_Bus_Util =  0.003284 
CoL_Bus_Util = 0.008645 
Either_Row_CoL_Bus_Util = 0.011454 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.041451 
queue_avg = 0.056974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0569744
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50029 n_act=68 n_pre=52 n_ref_event=0 n_req=425 n_rd=425 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008408
n_activity=2586 dram_eff=0.1643
bk0: 17a 50323i bk1: 21a 50416i bk2: 13a 50390i bk3: 19a 50441i bk4: 20a 50419i bk5: 17a 50406i bk6: 17a 50457i bk7: 22a 50360i bk8: 68a 50458i bk9: 67a 50451i bk10: 45a 50450i bk11: 38a 50486i bk12: 15a 50477i bk13: 20a 50446i bk14: 13a 50452i bk15: 13a 50503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.879339
Bank_Level_Parallism_Col = 1.658837
Bank_Level_Parallism_Ready = 1.225882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523490 

BW Util details:
bwutil = 0.008408 
total_CMD = 50549 
util_bw = 425 
Wasted_Col = 501 
Wasted_Row = 284 
Idle = 49339 

BW Util Bottlenecks: 
RCDc_limit = 616 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50029 
Read = 425 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 425 
Row_Bus_Util =  0.002374 
CoL_Bus_Util = 0.008408 
Either_Row_CoL_Bus_Util = 0.010287 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.048077 
queue_avg = 0.051237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0512374
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49940 n_act=89 n_pre=73 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009436
n_activity=3128 dram_eff=0.1525
bk0: 21a 50388i bk1: 23a 50293i bk2: 26a 50339i bk3: 22a 50359i bk4: 21a 50395i bk5: 14a 50404i bk6: 29a 50338i bk7: 26a 50387i bk8: 72a 50457i bk9: 72a 50448i bk10: 43a 50368i bk11: 43a 50437i bk12: 24a 50436i bk13: 15a 50455i bk14: 10a 50462i bk15: 16a 50447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813417
Row_Buffer_Locality_read = 0.813417
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.788945
Bank_Level_Parallism_Col = 1.524348
Bank_Level_Parallism_Ready = 1.153040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433043 

BW Util details:
bwutil = 0.009436 
total_CMD = 50549 
util_bw = 477 
Wasted_Col = 718 
Wasted_Row = 397 
Idle = 48957 

BW Util Bottlenecks: 
RCDc_limit = 840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49940 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 477 
Row_Bus_Util =  0.003205 
CoL_Bus_Util = 0.009436 
Either_Row_CoL_Bus_Util = 0.012048 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.049261 
queue_avg = 0.060476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.060476
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49989 n_act=89 n_pre=73 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008368
n_activity=2906 dram_eff=0.1456
bk0: 15a 50328i bk1: 21a 50307i bk2: 17a 50363i bk3: 16a 50395i bk4: 13a 50465i bk5: 17a 50380i bk6: 14a 50467i bk7: 19a 50389i bk8: 66a 50460i bk9: 68a 50450i bk10: 44a 50273i bk11: 41a 50432i bk12: 15a 50460i bk13: 25a 50387i bk14: 21a 50393i bk15: 11a 50458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789598
Row_Buffer_Locality_read = 0.789598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.817002
Bank_Level_Parallism_Col = 1.550093
Bank_Level_Parallism_Ready = 1.165485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438776 

BW Util details:
bwutil = 0.008368 
total_CMD = 50549 
util_bw = 423 
Wasted_Col = 700 
Wasted_Row = 418 
Idle = 49008 

BW Util Bottlenecks: 
RCDc_limit = 874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49989 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 423 
Row_Bus_Util =  0.003205 
CoL_Bus_Util = 0.008368 
Either_Row_CoL_Bus_Util = 0.011078 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.044643 
queue_avg = 0.049576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0495757
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50007 n_act=83 n_pre=67 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008368
n_activity=2732 dram_eff=0.1548
bk0: 20a 50291i bk1: 12a 50422i bk2: 18a 50422i bk3: 12a 50435i bk4: 16a 50410i bk5: 18a 50410i bk6: 14a 50388i bk7: 26a 50334i bk8: 69a 50449i bk9: 68a 50451i bk10: 45a 50451i bk11: 41a 50354i bk12: 19a 50450i bk13: 20a 50411i bk14: 11a 50459i bk15: 14a 50433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803783
Row_Buffer_Locality_read = 0.803783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833797
Bank_Level_Parallism_Col = 1.532443
Bank_Level_Parallism_Ready = 1.118203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380725 

BW Util details:
bwutil = 0.008368 
total_CMD = 50549 
util_bw = 423 
Wasted_Col = 669 
Wasted_Row = 346 
Idle = 49111 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50007 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 423 
Row_Bus_Util =  0.002967 
CoL_Bus_Util = 0.008368 
Either_Row_CoL_Bus_Util = 0.010722 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.057196 
queue_avg = 0.050446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0504461
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49983 n_act=87 n_pre=71 n_ref_event=0 n_req=435 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008606
n_activity=2946 dram_eff=0.1477
bk0: 12a 50456i bk1: 22a 50372i bk2: 17a 50359i bk3: 27a 50336i bk4: 24a 50276i bk5: 19a 50391i bk6: 13a 50450i bk7: 15a 50374i bk8: 66a 50459i bk9: 67a 50457i bk10: 46a 50338i bk11: 40a 50460i bk12: 19a 50437i bk13: 19a 50458i bk14: 14a 50477i bk15: 15a 50409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865107
Bank_Level_Parallism_Col = 1.551887
Bank_Level_Parallism_Ready = 1.101149
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416981 

BW Util details:
bwutil = 0.008606 
total_CMD = 50549 
util_bw = 435 
Wasted_Col = 667 
Wasted_Row = 351 
Idle = 49096 

BW Util Bottlenecks: 
RCDc_limit = 814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49983 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 435 
total_req = 435 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 435 
Row_Bus_Util =  0.003126 
CoL_Bus_Util = 0.008606 
Either_Row_CoL_Bus_Util = 0.011197 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.047703 
queue_avg = 0.044848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0448476
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49974 n_act=86 n_pre=70 n_ref_event=0 n_req=446 n_rd=446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008823
n_activity=3191 dram_eff=0.1398
bk0: 18a 50342i bk1: 18a 50388i bk2: 17a 50474i bk3: 15a 50434i bk4: 20a 50414i bk5: 21a 50337i bk6: 20a 50449i bk7: 20a 50343i bk8: 71a 50449i bk9: 71a 50450i bk10: 42a 50363i bk11: 49a 50402i bk12: 24a 50403i bk13: 18a 50405i bk14: 12a 50400i bk15: 10a 50464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807175
Row_Buffer_Locality_read = 0.807175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643247
Bank_Level_Parallism_Col = 1.439067
Bank_Level_Parallism_Ready = 1.134529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.334486 

BW Util details:
bwutil = 0.008823 
total_CMD = 50549 
util_bw = 446 
Wasted_Col = 764 
Wasted_Row = 441 
Idle = 48898 

BW Util Bottlenecks: 
RCDc_limit = 832 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49974 
Read = 446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 446 
total_req = 446 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 446 
Row_Bus_Util =  0.003086 
CoL_Bus_Util = 0.008823 
Either_Row_CoL_Bus_Util = 0.011375 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.046957 
queue_avg = 0.047597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0475974
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49938 n_act=93 n_pre=77 n_ref_event=0 n_req=469 n_rd=469 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009278
n_activity=3238 dram_eff=0.1448
bk0: 12a 50389i bk1: 8a 50507i bk2: 25a 50354i bk3: 25a 50279i bk4: 28a 50311i bk5: 19a 50392i bk6: 20a 50330i bk7: 24a 50322i bk8: 72a 50458i bk9: 72a 50454i bk10: 38a 50459i bk11: 49a 50353i bk12: 26a 50379i bk13: 23a 50383i bk14: 15a 50409i bk15: 13a 50476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801706
Row_Buffer_Locality_read = 0.801706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.787716
Bank_Level_Parallism_Col = 1.527334
Bank_Level_Parallism_Ready = 1.208955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412952 

BW Util details:
bwutil = 0.009278 
total_CMD = 50549 
util_bw = 469 
Wasted_Col = 769 
Wasted_Row = 439 
Idle = 48872 

BW Util Bottlenecks: 
RCDc_limit = 881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49938 
Read = 469 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 469 
total_req = 469 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 469 
Row_Bus_Util =  0.003363 
CoL_Bus_Util = 0.009278 
Either_Row_CoL_Bus_Util = 0.012087 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.045827 
queue_avg = 0.060199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.060199
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50018 n_act=75 n_pre=59 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008249
n_activity=2719 dram_eff=0.1534
bk0: 13a 50435i bk1: 21a 50453i bk2: 19a 50430i bk3: 18a 50417i bk4: 19a 50393i bk5: 13a 50393i bk6: 21a 50418i bk7: 18a 50418i bk8: 70a 50450i bk9: 69a 50449i bk10: 37a 50396i bk11: 40a 50438i bk12: 17a 50402i bk13: 23a 50432i bk14: 8a 50484i bk15: 11a 50414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820144
Row_Buffer_Locality_read = 0.820144
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775373
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.112710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386089 

BW Util details:
bwutil = 0.008249 
total_CMD = 50549 
util_bw = 417 
Wasted_Col = 614 
Wasted_Row = 309 
Idle = 49209 

BW Util Bottlenecks: 
RCDc_limit = 717 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50018 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 417 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.008249 
Either_Row_CoL_Bus_Util = 0.010505 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.037665 
queue_avg = 0.044927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0449267
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50016 n_act=76 n_pre=60 n_ref_event=0 n_req=424 n_rd=424 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008388
n_activity=2800 dram_eff=0.1514
bk0: 16a 50501i bk1: 19a 50356i bk2: 15a 50373i bk3: 20a 50322i bk4: 13a 50500i bk5: 27a 50318i bk6: 15a 50394i bk7: 18a 50401i bk8: 65a 50458i bk9: 65a 50456i bk10: 41a 50478i bk11: 51a 50410i bk12: 19a 50434i bk13: 14a 50477i bk14: 15a 50429i bk15: 11a 50484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820755
Row_Buffer_Locality_read = 0.820755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.791698
Bank_Level_Parallism_Col = 1.518849
Bank_Level_Parallism_Ready = 1.160377
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392857 

BW Util details:
bwutil = 0.008388 
total_CMD = 50549 
util_bw = 424 
Wasted_Col = 620 
Wasted_Row = 305 
Idle = 49200 

BW Util Bottlenecks: 
RCDc_limit = 739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50016 
Read = 424 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 424 
Row_Bus_Util =  0.002690 
CoL_Bus_Util = 0.008388 
Either_Row_CoL_Bus_Util = 0.010544 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.050657 
queue_avg = 0.043661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0436606
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50029 n_act=75 n_pre=59 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008131
n_activity=2857 dram_eff=0.1439
bk0: 17a 50425i bk1: 13a 50386i bk2: 12a 50433i bk3: 16a 50377i bk4: 14a 50463i bk5: 23a 50385i bk6: 15a 50408i bk7: 9a 50407i bk8: 71a 50454i bk9: 68a 50452i bk10: 47a 50355i bk11: 43a 50412i bk12: 18a 50462i bk13: 18a 50459i bk14: 16a 50460i bk15: 11a 50480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817518
Row_Buffer_Locality_read = 0.817518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.804860
Bank_Level_Parallism_Col = 1.517745
Bank_Level_Parallism_Ready = 1.082725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410230 

BW Util details:
bwutil = 0.008131 
total_CMD = 50549 
util_bw = 411 
Wasted_Col = 585 
Wasted_Row = 321 
Idle = 49232 

BW Util Bottlenecks: 
RCDc_limit = 701 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50029 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 411 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.008131 
Either_Row_CoL_Bus_Util = 0.010287 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.048077 
queue_avg = 0.039150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0391501
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49986 n_act=84 n_pre=68 n_ref_event=0 n_req=443 n_rd=443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008764
n_activity=2842 dram_eff=0.1559
bk0: 18a 50366i bk1: 20a 50393i bk2: 16a 50450i bk3: 18a 50367i bk4: 24a 50350i bk5: 9a 50403i bk6: 22a 50427i bk7: 15a 50408i bk8: 66a 50455i bk9: 68a 50448i bk10: 45a 50423i bk11: 43a 50406i bk12: 18a 50451i bk13: 27a 50401i bk14: 19a 50373i bk15: 15a 50431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810384
Row_Buffer_Locality_read = 0.810384
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865411
Bank_Level_Parallism_Col = 1.538821
Bank_Level_Parallism_Ready = 1.128668
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393826 

BW Util details:
bwutil = 0.008764 
total_CMD = 50549 
util_bw = 443 
Wasted_Col = 671 
Wasted_Row = 320 
Idle = 49115 

BW Util Bottlenecks: 
RCDc_limit = 759 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49986 
Read = 443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 443 
total_req = 443 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 443 
Row_Bus_Util =  0.003007 
CoL_Bus_Util = 0.008764 
Either_Row_CoL_Bus_Util = 0.011138 
Issued_on_Two_Bus_Simul_Util = 0.000633 
issued_two_Eff = 0.056838 
queue_avg = 0.050881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0508813
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49959 n_act=90 n_pre=74 n_ref_event=0 n_req=455 n_rd=455 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009001
n_activity=2998 dram_eff=0.1518
bk0: 20a 50355i bk1: 11a 50408i bk2: 15a 50404i bk3: 20a 50358i bk4: 16a 50423i bk5: 25a 50429i bk6: 15a 50369i bk7: 22a 50329i bk8: 77a 50441i bk9: 67a 50440i bk10: 47a 50335i bk11: 45a 50391i bk12: 27a 50410i bk13: 23a 50408i bk14: 10a 50407i bk15: 15a 50430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802198
Row_Buffer_Locality_read = 0.802198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.954209
Bank_Level_Parallism_Col = 1.645429
Bank_Level_Parallism_Ready = 1.237363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451524 

BW Util details:
bwutil = 0.009001 
total_CMD = 50549 
util_bw = 455 
Wasted_Col = 672 
Wasted_Row = 358 
Idle = 49064 

BW Util Bottlenecks: 
RCDc_limit = 803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49959 
Read = 455 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 455 
total_req = 455 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 455 
Row_Bus_Util =  0.003244 
CoL_Bus_Util = 0.009001 
Either_Row_CoL_Bus_Util = 0.011672 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.049153 
queue_avg = 0.052187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.052187
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49956 n_act=91 n_pre=75 n_ref_event=0 n_req=453 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008962
n_activity=2999 dram_eff=0.1511
bk0: 18a 50401i bk1: 12a 50415i bk2: 16a 50394i bk3: 18a 50405i bk4: 23a 50368i bk5: 15a 50382i bk6: 19a 50398i bk7: 26a 50276i bk8: 64a 50484i bk9: 67a 50457i bk10: 48a 50360i bk11: 47a 50342i bk12: 23a 50451i bk13: 25a 50402i bk14: 22a 50430i bk15: 10a 50457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799117
Row_Buffer_Locality_read = 0.799117
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750622
Bank_Level_Parallism_Col = 1.496927
Bank_Level_Parallism_Ready = 1.094923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395961 

BW Util details:
bwutil = 0.008962 
total_CMD = 50549 
util_bw = 453 
Wasted_Col = 733 
Wasted_Row = 422 
Idle = 48941 

BW Util Bottlenecks: 
RCDc_limit = 867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49956 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 453 
total_req = 453 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 453 
Row_Bus_Util =  0.003284 
CoL_Bus_Util = 0.008962 
Either_Row_CoL_Bus_Util = 0.011731 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.043845 
queue_avg = 0.048725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.048725
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49999 n_act=79 n_pre=63 n_ref_event=0 n_req=429 n_rd=429 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008487
n_activity=2842 dram_eff=0.151
bk0: 7a 50511i bk1: 14a 50454i bk2: 16a 50451i bk3: 23a 50373i bk4: 24a 50415i bk5: 19a 50333i bk6: 17a 50401i bk7: 17a 50381i bk8: 74a 50452i bk9: 67a 50454i bk10: 49a 50302i bk11: 46a 50427i bk12: 16a 50413i bk13: 17a 50434i bk14: 8a 50484i bk15: 15a 50435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815851
Row_Buffer_Locality_read = 0.815851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.764331
Bank_Level_Parallism_Col = 1.533014
Bank_Level_Parallism_Ready = 1.223776
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428708 

BW Util details:
bwutil = 0.008487 
total_CMD = 50549 
util_bw = 429 
Wasted_Col = 658 
Wasted_Row = 326 
Idle = 49136 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49999 
Read = 429 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 429 
total_req = 429 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 429 
Row_Bus_Util =  0.002809 
CoL_Bus_Util = 0.008487 
Either_Row_CoL_Bus_Util = 0.010881 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.038182 
queue_avg = 0.046015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0460148
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=49946 n_act=91 n_pre=75 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009179
n_activity=2928 dram_eff=0.1585
bk0: 17a 50405i bk1: 10a 50419i bk2: 23a 50296i bk3: 21a 50419i bk4: 17a 50366i bk5: 29a 50335i bk6: 31a 50312i bk7: 19a 50422i bk8: 70a 50459i bk9: 71a 50457i bk10: 42a 50461i bk11: 39a 50460i bk12: 20a 50406i bk13: 22a 50410i bk14: 15a 50343i bk15: 18a 50342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803879
Row_Buffer_Locality_read = 0.803879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.804548
Bank_Level_Parallism_Col = 1.531438
Bank_Level_Parallism_Ready = 1.211207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413437 

BW Util details:
bwutil = 0.009179 
total_CMD = 50549 
util_bw = 464 
Wasted_Col = 746 
Wasted_Row = 417 
Idle = 48922 

BW Util Bottlenecks: 
RCDc_limit = 866 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 49946 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 464 
Row_Bus_Util =  0.003284 
CoL_Bus_Util = 0.009179 
Either_Row_CoL_Bus_Util = 0.011929 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.044776 
queue_avg = 0.066668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.066668
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50033 n_act=71 n_pre=55 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008249
n_activity=2487 dram_eff=0.1677
bk0: 13a 50435i bk1: 16a 50509i bk2: 22a 50426i bk3: 15a 50424i bk4: 13a 50404i bk5: 15a 50375i bk6: 16a 50478i bk7: 21a 50333i bk8: 66a 50454i bk9: 69a 50454i bk10: 40a 50428i bk11: 45a 50430i bk12: 22a 50455i bk13: 12a 50507i bk14: 16a 50386i bk15: 16a 50452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829736
Row_Buffer_Locality_read = 0.829736
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.904399
Bank_Level_Parallism_Col = 1.577434
Bank_Level_Parallism_Ready = 1.095923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454646 

BW Util details:
bwutil = 0.008249 
total_CMD = 50549 
util_bw = 417 
Wasted_Col = 515 
Wasted_Row = 250 
Idle = 49367 

BW Util Bottlenecks: 
RCDc_limit = 662 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50033 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 417 
Row_Bus_Util =  0.002493 
CoL_Bus_Util = 0.008249 
Either_Row_CoL_Bus_Util = 0.010208 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.052326 
queue_avg = 0.041841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0418406
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50549 n_nop=50044 n_act=70 n_pre=54 n_ref_event=0 n_req=402 n_rd=402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007953
n_activity=2783 dram_eff=0.1444
bk0: 11a 50418i bk1: 10a 50482i bk2: 20a 50427i bk3: 16a 50389i bk4: 5a 50464i bk5: 25a 50385i bk6: 16a 50443i bk7: 12a 50406i bk8: 68a 50461i bk9: 66a 50457i bk10: 43a 50359i bk11: 49a 50418i bk12: 18a 50461i bk13: 18a 50454i bk14: 12a 50454i bk15: 13a 50458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825871
Row_Buffer_Locality_read = 0.825871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.756440
Bank_Level_Parallism_Col = 1.506480
Bank_Level_Parallism_Ready = 1.094527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422246 

BW Util details:
bwutil = 0.007953 
total_CMD = 50549 
util_bw = 402 
Wasted_Col = 559 
Wasted_Row = 320 
Idle = 49268 

BW Util Bottlenecks: 
RCDc_limit = 658 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50549 
n_nop = 50044 
Read = 402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 402 
Row_Bus_Util =  0.002453 
CoL_Bus_Util = 0.007953 
Either_Row_CoL_Bus_Util = 0.009990 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.041584 
queue_avg = 0.051257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0512572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 659, Miss = 210, Miss_rate = 0.319, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 680, Miss = 211, Miss_rate = 0.310, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 710, Miss = 217, Miss_rate = 0.306, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 234, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 693, Miss = 203, Miss_rate = 0.293, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 681, Miss = 227, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 684, Miss = 219, Miss_rate = 0.320, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 634, Miss = 198, Miss_rate = 0.312, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 649, Miss = 221, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 673, Miss = 212, Miss_rate = 0.315, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 681, Miss = 224, Miss_rate = 0.329, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 670, Miss = 210, Miss_rate = 0.313, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 636, Miss = 204, Miss_rate = 0.321, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 635, Miss = 219, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 676, Miss = 199, Miss_rate = 0.294, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 637, Miss = 188, Miss_rate = 0.295, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 631, Miss = 212, Miss_rate = 0.336, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 660, Miss = 215, Miss_rate = 0.326, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 693, Miss = 232, Miss_rate = 0.335, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 683, Miss = 200, Miss_rate = 0.293, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 642, Miss = 218, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 646, Miss = 200, Miss_rate = 0.310, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 665, Miss = 193, Miss_rate = 0.290, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 682, Miss = 198, Miss_rate = 0.290, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 703, Miss = 213, Miss_rate = 0.303, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 660, Miss = 205, Miss_rate = 0.311, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 695, Miss = 223, Miss_rate = 0.321, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 666, Miss = 208, Miss_rate = 0.312, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 646, Miss = 198, Miss_rate = 0.307, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 711, Miss = 239, Miss_rate = 0.336, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 688, Miss = 208, Miss_rate = 0.302, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 674, Miss = 217, Miss_rate = 0.322, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 697, Miss = 251, Miss_rate = 0.360, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[33]: Access = 691, Miss = 226, Miss_rate = 0.327, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 630, Miss = 197, Miss_rate = 0.313, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 704, Miss = 226, Miss_rate = 0.321, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 666, Miss = 214, Miss_rate = 0.321, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 637, Miss = 209, Miss_rate = 0.328, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 700, Miss = 219, Miss_rate = 0.313, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 655, Miss = 216, Miss_rate = 0.330, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 656, Miss = 217, Miss_rate = 0.331, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 682, Miss = 229, Miss_rate = 0.336, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 666, Miss = 242, Miss_rate = 0.363, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 725, Miss = 227, Miss_rate = 0.313, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 702, Miss = 218, Miss_rate = 0.311, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 634, Miss = 199, Miss_rate = 0.314, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 696, Miss = 211, Miss_rate = 0.303, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 667, Miss = 213, Miss_rate = 0.319, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 685, Miss = 201, Miss_rate = 0.293, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 611, Miss = 210, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 658, Miss = 208, Miss_rate = 0.316, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[51]: Access = 678, Miss = 235, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 708, Miss = 232, Miss_rate = 0.328, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 693, Miss = 223, Miss_rate = 0.322, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 663, Miss = 235, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 648, Miss = 218, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 652, Miss = 213, Miss_rate = 0.327, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 688, Miss = 216, Miss_rate = 0.314, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 673, Miss = 226, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 667, Miss = 238, Miss_rate = 0.357, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 654, Miss = 210, Miss_rate = 0.321, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 715, Miss = 207, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 650, Miss = 205, Miss_rate = 0.315, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 660, Miss = 197, Miss_rate = 0.298, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 42933
L2_total_cache_misses = 13763
L2_total_cache_miss_rate = 0.3206
L2_total_cache_pending_hits = 278
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 278
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42933
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=42933
icnt_total_pkts_simt_to_mem=42933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 42933
Req_Network_cycles = 86053
Req_Network_injected_packets_per_cycle =       0.4989 
Req_Network_conflicts_per_cycle =       0.0768
Req_Network_conflicts_per_cycle_util =       0.8529
Req_Bank_Level_Parallism =       5.5412
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0078

Reply_Network_injected_packets_num = 42933
Reply_Network_cycles = 86053
Reply_Network_injected_packets_per_cycle =        0.4989
Reply_Network_conflicts_per_cycle =        0.0153
Reply_Network_conflicts_per_cycle_util =       0.1690
Reply_Bank_Level_Parallism =       5.5163
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 110656 (inst/sec)
gpgpu_simulation_rate = 1284 (cycle/sec)
gpgpu_silicon_slowdown = 1126947x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 15604
gpu_sim_insn = 2170128
gpu_ipc =     139.0751
gpu_tot_sim_cycle = 101657
gpu_tot_sim_insn = 9584108
gpu_tot_ipc =      94.2789
gpu_tot_issued_cta = 1408
gpu_occupancy = 28.8352% 
gpu_tot_occupancy = 19.7569% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2398
partiton_level_parallism_total  =       1.5336
partiton_level_parallism_util =      15.7034
partiton_level_parallism_util_total  =      10.4339
L2_BW  =     259.0252 GB/Sec
L2_BW_total  =      59.3151 GB/Sec
gpu_total_sim_rate=103054

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8623, Miss = 4147, Miss_rate = 0.481, Pending_hits = 35, Reservation_fails = 154
	L1D_cache_core[1]: Access = 8343, Miss = 4009, Miss_rate = 0.481, Pending_hits = 24, Reservation_fails = 137
	L1D_cache_core[2]: Access = 7007, Miss = 3363, Miss_rate = 0.480, Pending_hits = 23, Reservation_fails = 109
	L1D_cache_core[3]: Access = 7510, Miss = 3620, Miss_rate = 0.482, Pending_hits = 23, Reservation_fails = 24
	L1D_cache_core[4]: Access = 7289, Miss = 3528, Miss_rate = 0.484, Pending_hits = 32, Reservation_fails = 139
	L1D_cache_core[5]: Access = 7025, Miss = 3368, Miss_rate = 0.479, Pending_hits = 17, Reservation_fails = 16
	L1D_cache_core[6]: Access = 7674, Miss = 3731, Miss_rate = 0.486, Pending_hits = 31, Reservation_fails = 50
	L1D_cache_core[7]: Access = 7892, Miss = 3836, Miss_rate = 0.486, Pending_hits = 26, Reservation_fails = 49
	L1D_cache_core[8]: Access = 7476, Miss = 3664, Miss_rate = 0.490, Pending_hits = 20, Reservation_fails = 39
	L1D_cache_core[9]: Access = 7411, Miss = 3630, Miss_rate = 0.490, Pending_hits = 22, Reservation_fails = 57
	L1D_cache_core[10]: Access = 7465, Miss = 3639, Miss_rate = 0.487, Pending_hits = 26, Reservation_fails = 71
	L1D_cache_core[11]: Access = 8820, Miss = 4295, Miss_rate = 0.487, Pending_hits = 33, Reservation_fails = 130
	L1D_cache_core[12]: Access = 7344, Miss = 3542, Miss_rate = 0.482, Pending_hits = 27, Reservation_fails = 136
	L1D_cache_core[13]: Access = 7245, Miss = 3476, Miss_rate = 0.480, Pending_hits = 17, Reservation_fails = 37
	L1D_cache_core[14]: Access = 7827, Miss = 3707, Miss_rate = 0.474, Pending_hits = 21, Reservation_fails = 116
	L1D_cache_core[15]: Access = 7150, Miss = 3422, Miss_rate = 0.479, Pending_hits = 20, Reservation_fails = 26
	L1D_cache_core[16]: Access = 7529, Miss = 3696, Miss_rate = 0.491, Pending_hits = 20, Reservation_fails = 103
	L1D_cache_core[17]: Access = 7767, Miss = 3774, Miss_rate = 0.486, Pending_hits = 16, Reservation_fails = 37
	L1D_cache_core[18]: Access = 7557, Miss = 3666, Miss_rate = 0.485, Pending_hits = 18, Reservation_fails = 13
	L1D_cache_core[19]: Access = 7389, Miss = 3585, Miss_rate = 0.485, Pending_hits = 18, Reservation_fails = 67
	L1D_cache_core[20]: Access = 7350, Miss = 3550, Miss_rate = 0.483, Pending_hits = 28, Reservation_fails = 27
	L1D_cache_core[21]: Access = 7650, Miss = 3682, Miss_rate = 0.481, Pending_hits = 25, Reservation_fails = 52
	L1D_cache_core[22]: Access = 7846, Miss = 3830, Miss_rate = 0.488, Pending_hits = 19, Reservation_fails = 142
	L1D_cache_core[23]: Access = 6565, Miss = 3195, Miss_rate = 0.487, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7273, Miss = 3524, Miss_rate = 0.485, Pending_hits = 29, Reservation_fails = 86
	L1D_cache_core[25]: Access = 7630, Miss = 3728, Miss_rate = 0.489, Pending_hits = 27, Reservation_fails = 4
	L1D_cache_core[26]: Access = 7660, Miss = 3694, Miss_rate = 0.482, Pending_hits = 17, Reservation_fails = 98
	L1D_cache_core[27]: Access = 7605, Miss = 3738, Miss_rate = 0.492, Pending_hits = 18, Reservation_fails = 138
	L1D_cache_core[28]: Access = 7235, Miss = 3476, Miss_rate = 0.480, Pending_hits = 30, Reservation_fails = 99
	L1D_cache_core[29]: Access = 7406, Miss = 3549, Miss_rate = 0.479, Pending_hits = 29, Reservation_fails = 65
	L1D_cache_core[30]: Access = 8268, Miss = 3910, Miss_rate = 0.473, Pending_hits = 34, Reservation_fails = 111
	L1D_cache_core[31]: Access = 7522, Miss = 3619, Miss_rate = 0.481, Pending_hits = 20, Reservation_fails = 111
	L1D_cache_core[32]: Access = 7062, Miss = 3458, Miss_rate = 0.490, Pending_hits = 29, Reservation_fails = 66
	L1D_cache_core[33]: Access = 6588, Miss = 3275, Miss_rate = 0.497, Pending_hits = 21, Reservation_fails = 19
	L1D_cache_core[34]: Access = 6064, Miss = 2978, Miss_rate = 0.491, Pending_hits = 12, Reservation_fails = 24
	L1D_cache_core[35]: Access = 7154, Miss = 3480, Miss_rate = 0.486, Pending_hits = 25, Reservation_fails = 123
	L1D_cache_core[36]: Access = 6989, Miss = 3369, Miss_rate = 0.482, Pending_hits = 20, Reservation_fails = 94
	L1D_cache_core[37]: Access = 7155, Miss = 3501, Miss_rate = 0.489, Pending_hits = 21, Reservation_fails = 66
	L1D_cache_core[38]: Access = 7332, Miss = 3528, Miss_rate = 0.481, Pending_hits = 41, Reservation_fails = 130
	L1D_cache_core[39]: Access = 6545, Miss = 3212, Miss_rate = 0.491, Pending_hits = 16, Reservation_fails = 59
	L1D_cache_core[40]: Access = 6683, Miss = 3294, Miss_rate = 0.493, Pending_hits = 23, Reservation_fails = 31
	L1D_cache_core[41]: Access = 7207, Miss = 3505, Miss_rate = 0.486, Pending_hits = 29, Reservation_fails = 168
	L1D_cache_core[42]: Access = 6445, Miss = 3188, Miss_rate = 0.495, Pending_hits = 19, Reservation_fails = 31
	L1D_cache_core[43]: Access = 7669, Miss = 3793, Miss_rate = 0.495, Pending_hits = 26, Reservation_fails = 170
	L1D_cache_core[44]: Access = 6601, Miss = 3165, Miss_rate = 0.479, Pending_hits = 13, Reservation_fails = 25
	L1D_cache_core[45]: Access = 6876, Miss = 3380, Miss_rate = 0.492, Pending_hits = 24, Reservation_fails = 79
	L1D_cache_core[46]: Access = 6675, Miss = 3251, Miss_rate = 0.487, Pending_hits = 24, Reservation_fails = 131
	L1D_cache_core[47]: Access = 6892, Miss = 3347, Miss_rate = 0.486, Pending_hits = 21, Reservation_fails = 101
	L1D_cache_core[48]: Access = 4554, Miss = 2321, Miss_rate = 0.510, Pending_hits = 5, Reservation_fails = 16
	L1D_cache_core[49]: Access = 4938, Miss = 2479, Miss_rate = 0.502, Pending_hits = 7, Reservation_fails = 33
	L1D_cache_core[50]: Access = 4294, Miss = 2176, Miss_rate = 0.507, Pending_hits = 10, Reservation_fails = 22
	L1D_cache_core[51]: Access = 4105, Miss = 2103, Miss_rate = 0.512, Pending_hits = 5, Reservation_fails = 38
	L1D_cache_core[52]: Access = 4274, Miss = 2183, Miss_rate = 0.511, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3635, Miss = 1919, Miss_rate = 0.528, Pending_hits = 8, Reservation_fails = 12
	L1D_cache_core[54]: Access = 4080, Miss = 2129, Miss_rate = 0.522, Pending_hits = 3, Reservation_fails = 15
	L1D_cache_core[55]: Access = 4277, Miss = 2186, Miss_rate = 0.511, Pending_hits = 3, Reservation_fails = 21
	L1D_cache_core[56]: Access = 4158, Miss = 2148, Miss_rate = 0.517, Pending_hits = 3, Reservation_fails = 11
	L1D_cache_core[57]: Access = 4126, Miss = 2124, Miss_rate = 0.515, Pending_hits = 5, Reservation_fails = 27
	L1D_cache_core[58]: Access = 3692, Miss = 1906, Miss_rate = 0.516, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3625, Miss = 1874, Miss_rate = 0.517, Pending_hits = 3, Reservation_fails = 12
	L1D_cache_core[60]: Access = 4026, Miss = 2039, Miss_rate = 0.506, Pending_hits = 4, Reservation_fails = 22
	L1D_cache_core[61]: Access = 5205, Miss = 2601, Miss_rate = 0.500, Pending_hits = 7, Reservation_fails = 43
	L1D_cache_core[62]: Access = 4297, Miss = 2223, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 33
	L1D_cache_core[63]: Access = 4092, Miss = 2118, Miss_rate = 0.518, Pending_hits = 5, Reservation_fails = 7
	L1D_cache_core[64]: Access = 4446, Miss = 2298, Miss_rate = 0.517, Pending_hits = 11, Reservation_fails = 21
	L1D_cache_core[65]: Access = 5003, Miss = 2507, Miss_rate = 0.501, Pending_hits = 6, Reservation_fails = 27
	L1D_cache_core[66]: Access = 4771, Miss = 2372, Miss_rate = 0.497, Pending_hits = 5, Reservation_fails = 32
	L1D_cache_core[67]: Access = 5261, Miss = 2688, Miss_rate = 0.511, Pending_hits = 11, Reservation_fails = 35
	L1D_cache_core[68]: Access = 4530, Miss = 2256, Miss_rate = 0.498, Pending_hits = 11, Reservation_fails = 24
	L1D_cache_core[69]: Access = 3929, Miss = 2032, Miss_rate = 0.517, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[70]: Access = 5365, Miss = 2687, Miss_rate = 0.501, Pending_hits = 7, Reservation_fails = 38
	L1D_cache_core[71]: Access = 5151, Miss = 2570, Miss_rate = 0.499, Pending_hits = 8, Reservation_fails = 30
	L1D_cache_core[72]: Access = 4888, Miss = 2481, Miss_rate = 0.508, Pending_hits = 3, Reservation_fails = 21
	L1D_cache_core[73]: Access = 4797, Miss = 2434, Miss_rate = 0.507, Pending_hits = 8, Reservation_fails = 12
	L1D_cache_core[74]: Access = 5145, Miss = 2599, Miss_rate = 0.505, Pending_hits = 1, Reservation_fails = 23
	L1D_cache_core[75]: Access = 4720, Miss = 2402, Miss_rate = 0.509, Pending_hits = 5, Reservation_fails = 7
	L1D_cache_core[76]: Access = 4599, Miss = 2329, Miss_rate = 0.506, Pending_hits = 7, Reservation_fails = 7
	L1D_cache_core[77]: Access = 4381, Miss = 2245, Miss_rate = 0.512, Pending_hits = 3, Reservation_fails = 15
	L1D_cache_core[78]: Access = 5877, Miss = 2908, Miss_rate = 0.495, Pending_hits = 11, Reservation_fails = 57
	L1D_cache_core[79]: Access = 4375, Miss = 2231, Miss_rate = 0.510, Pending_hits = 9, Reservation_fails = 2
	L1D_total_cache_accesses = 496906
	L1D_total_cache_misses = 244485
	L1D_total_cache_miss_rate = 0.4920
	L1D_total_cache_pending_hits = 1316
	L1D_total_cache_reservation_fails = 4423
	L1D_cache_data_port_util = 0.143
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 54844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 358279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138627

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4418
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
817, 547, 737, 555, 615, 408, 446, 400, 438, 555, 677, 604, 415, 740, 627, 771, 500, 501, 661, 911, 739, 648, 647, 403, 801, 668, 454, 610, 332, 320, 623, 260, 
gpgpu_n_tot_thrd_icount = 9584108
gpgpu_n_tot_w_icount = 1138035
gpgpu_n_stall_shd_mem = 71545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130222
gpgpu_n_mem_write_global = 25681
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3409
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:381936	W0_Idle:1845424	W0_Scoreboard:4372507	W1:358426	W2:156027	W3:98725	W4:76055	W5:56910	W6:33262	W7:21160	W8:10757	W9:4917	W10:2279	W11:996	W12:254	W13:0	W14:10	W15:67	W16:0	W17:2	W18:0	W19:0	W20:8	W21:24	W22:50	W23:110	W24:218	W25:392	W26:544	W27:820	W28:852	W29:776	W30:1132	W31:2165	W32:228427
single_issue_nums: WS0:283127	WS1:284199	WS2:283926	WS3:286783	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1041776 {8:130222,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 1167144 {40:22611,72:2262,104:314,136:494,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5208880 {40:130222,}
maxmflatency = 986 
max_icnt2mem_latency = 199 
maxmrqlatency = 396 
max_icnt2sh_latency = 62 
averagemflatency = 249 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 3 
mrq_lat_table:4779 	14038 	2505 	3601 	4774 	7421 	2964 	390 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	89737 	36623 	3862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9004 	12577 	3663 	119372 	6168 	4144 	975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	113175 	10387 	3676 	2454 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        30        27        21        33        28        20        30        64        64        26        15        33        28        17        16 
dram[1]:        25        31        28        31        23        34        24        22        64        64        25        17        25        34        15        14 
dram[2]:        24        30        26        31        33        36        26        28        64        64        26        20        32        24        14        15 
dram[3]:        31        32        27        26        30        42        26        33        64        64        14        27        30        35        17        22 
dram[4]:        28        29        22        24        20        27        31        34        64        64        21        23        24        19        10        11 
dram[5]:        26        29        20        22        28        21        22        26        64        64        21        24        28        20        15        18 
dram[6]:        31        32        28        26        28        28        32        29        64        64        20        20        27        35        17        17 
dram[7]:        31        23        35        22        33        26        22        33        64        64        21        24        27        20        16        15 
dram[8]:        30        24        32        28        31        30        27        25        64        64        17        17        28        29        18        11 
dram[9]:        25        27        25        21        32        31        29        20        64        64        23        37        30        31        13         9 
dram[10]:        27        24        30        20        29        36        26        30        64        64        19        21        27        27        13        16 
dram[11]:        20        29        31        34        31        30        31        30        64        64        18        13        30        26        16        12 
dram[12]:        30        29        34        25        26        19        29        26        64        64        36        25        29        28        15        18 
dram[13]:        31        33        28        24        22        30        25        26        64        64        20        16        29        19        16        14 
dram[14]:        20        31        25        30        25        24        29        25        64        64        24        19        30        27        14        17 
dram[15]:        25        27        28        26        22        26        26        30        64        64        23        25        30        34        14        11 
dram[16]:        29        29        24        23        21        30        30        21        64        64        19        17        31        28        14        10 
dram[17]:        24        27        18        26        25        23        28        23        64        64        16        20        37        25        21        14 
dram[18]:        23        31        28        27        19        20        30        30        64        64        22        21        30        35        15        16 
dram[19]:        26        23        21        28        28        32        29        29        64        64        24        31        27        24        16        18 
dram[20]:        21        33        26        26        24        34        23        28        64        64        16        20        24        26        21        18 
dram[21]:        36        33        20        21        25        27        23        35        64        64        24        22        26        22        10        15 
dram[22]:        23        22        20        26        31        27        28        19        64        64        19        23        32        24        17        15 
dram[23]:        28        29        30        20        21        27        39        23        64        64        20        21        22        32        12        14 
dram[24]:        30        29        23        35        27        34        32        26        64        64        19        21        28        26        16        15 
dram[25]:        32        29        30        27        23        32        32        36        64        64        23        24        30        31        14        12 
dram[26]:        32        27        33        28        28        25        36        26        64        64        20        24        23        32        17        14 
dram[27]:        29        30        28        23        25        31        21        31        64        64        24        21        27        23        13        18 
dram[28]:        28        33        30        32        27        23        28        30        64        64        17        23        27        28        14        13 
dram[29]:        34        35        27        28        29        29        22        22        64        64        20        19        15        31        14        12 
dram[30]:        28        25        32        29        28        31        24        25        64        64        18        23        28        31        12        12 
dram[31]:        31        32        23        24        21        18        27        23        64        64        18        22        29        27        15        20 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  4.444445  4.200000  5.562500  4.421052  5.625000  5.588235  6.846154  6.000000 18.400000 30.666666  7.500000  4.785714  7.666667  7.272727  8.333333  4.181818 
dram[1]:  5.235294  7.846154  7.200000  4.454545  5.000000  5.444445  4.500000  4.875000 18.600000 35.333332  9.000000  4.263158  6.230769  4.812500  4.166667  4.000000 
dram[2]:  4.578948  4.136364  4.750000  3.280000  4.714286  4.526316  4.526316  4.812500 18.000000 20.200001  4.941176  6.833333  6.666667  6.727273  3.727273  5.625000 
dram[3]:  4.875000  6.500000  4.947369  5.833333  7.307693  5.470588  5.133333  5.125000 31.333334 31.333334  5.500000  6.071429  4.470588  8.333333  4.800000  7.250000 
dram[4]:  4.619048  4.666667  5.000000  4.411765  5.833333  4.941176  8.000000  5.846154 17.400000 30.333334 10.500000  5.714286  5.266667  5.153846  3.769231  3.600000 
dram[5]:  4.000000  4.086957  4.882353  6.166667  7.700000  4.100000  6.166667  5.500000 30.666666 33.000000  6.818182  7.333333  5.428571  4.470588  3.923077  5.400000 
dram[6]:  5.928571  6.916667  4.500000  5.266667  5.312500  4.238095  5.750000  4.555555 30.333334 30.000000  5.000000  8.700000  5.250000  8.777778  4.000000  4.166667 
dram[7]:  5.058824  4.250000  5.705883  4.222222  4.736842  3.650000  4.722222  5.058824 29.000000 31.000000  5.055555  7.666667  4.400000  4.800000  5.777778  7.000000 
dram[8]:  4.894737  4.666667  4.866667  4.764706  4.176471  5.214286  5.933333  4.722222 34.000000 32.666668  6.357143  4.687500  6.384615  6.666667  5.090909  4.000000 
dram[9]:  4.142857  4.625000  8.000000  3.736842  4.722222  6.428571  4.333333  4.625000 33.000000 18.799999  7.250000 10.142858  5.000000  6.181818  4.090909  3.200000 
dram[10]:  3.952381  4.450000  4.136364  7.090909  4.944445  5.352941  4.933333  7.166667 31.333334 33.000000  4.764706  4.777778  4.750000  6.636364  3.818182  5.100000 
dram[11]:  4.750000  4.500000  7.416667  4.823529  5.533333  5.250000  4.380952  5.466667 30.666666 29.333334  5.285714  4.277778  6.230769  4.933333  4.250000  3.615385 
dram[12]:  4.600000  4.894737  4.333333  6.090909  4.105263  4.277778  4.526316  6.538462 28.666666 29.666666  6.750000 10.500000  5.125000  7.666667  4.454545  4.090909 
dram[13]:  5.666667  5.500000  4.055555  4.375000  4.333333  5.000000  5.437500  5.133333 30.333334 29.000000  5.000000  5.071429  6.727273  8.100000  4.600000  5.500000 
dram[14]:  4.300000  5.000000  3.761905  5.000000  4.350000  5.125000  4.650000  7.000000 18.400000 19.200001  6.333333  6.750000  5.538462  4.500000  3.923077  3.727273 
dram[15]:  4.210526  5.176471  5.000000  7.250000  5.500000  6.000000  5.625000  5.166667 19.200001 33.000000 10.000000  6.416667  6.727273  5.285714  3.461539  4.333333 
dram[16]:  4.800000  4.260870  4.789474  5.785714  5.357143  5.000000  5.210526  3.653846 31.666666 32.666668  5.333333  6.166667  5.571429  8.875000  4.700000  4.555555 
dram[17]:  3.380952  3.863636  3.700000  5.375000  3.809524  3.650000  5.625000  5.000000 19.000000 30.000000  3.842105  6.307693  9.750000  5.062500  3.444444  3.666667 
dram[18]:  3.952381  5.533333  4.333333  4.266667  4.722222  7.000000  5.294117  5.176471 31.333334 31.666666  6.750000  5.062500  6.818182  6.083333  5.222222  6.428571 
dram[19]:  4.352941  3.952381  3.947368  6.142857  3.800000  5.058824  5.200000  4.866667 29.666666 29.000000  6.357143  9.375000  4.812500  4.277778  5.444445  4.636364 
dram[20]:  3.350000  4.900000  6.900000  5.266667  6.066667  5.823529  4.722222  4.705883 20.600000 29.666666  4.941176  6.916667  4.866667  5.142857  6.200000  5.555555 
dram[21]:  4.166667  4.647059  4.764706  3.666667  4.500000  5.882353  4.105263  5.375000 30.333334 31.333334  7.636364  7.250000  4.937500  4.785714  3.583333  5.800000 
dram[22]:  5.384615  5.615385  5.285714  4.388889  6.769231  3.772727  6.714286  4.111111 30.000000 32.000000  6.166667  7.250000  5.307693  5.375000  5.000000  3.538461 
dram[23]:  5.933333  5.500000  5.000000  3.714286  6.615385  4.833333  5.437500  5.000000 29.000000 27.666666  7.500000  6.615385  5.142857  7.100000  3.916667  3.928571 
dram[24]:  5.928571  4.705883  4.916667  4.545455  5.375000  5.157895  5.533333  4.125000 32.000000 29.666666  6.583333  5.437500  6.000000  5.285714  5.000000  5.000000 
dram[25]:  5.266667  4.294117  4.473684  5.277778  5.062500  4.588235  6.571429  6.500000 29.000000 30.333334  6.833333  6.750000  5.187500  5.533333  3.785714  4.250000 
dram[26]:  5.000000  4.823529  5.600000  5.277778  6.000000  7.000000  4.041667  5.533333 20.600000 32.666668  5.466667  6.750000  5.733333  5.800000  4.153846  4.307693 
dram[27]:  3.714286  4.411765  5.769231  5.769231  4.411765  4.823529  4.238095  4.130435 28.333334 20.000000  5.571429  5.642857  6.500000  4.294117  4.181818  3.562500 
dram[28]:  6.500000  4.571429  5.333333  5.687500  6.142857  3.714286  5.176471  5.428571 32.000000 21.750000  6.071429  8.100000  4.857143  5.000000  4.181818  3.466667 
dram[29]:  4.944445  6.666667  4.238095  6.214286  4.947369  4.333333  4.736842  7.307693 19.600000 16.166666  9.875000  7.300000  3.941176  5.769231  2.789474  4.600000 
dram[30]:  5.928571  5.833333  5.437500  5.000000  5.000000  4.100000  6.142857  4.043478 34.000000 18.400000  6.357143  7.400000  5.187500  4.687500  2.937500  4.272727 
dram[31]:  3.583333  6.272727  4.647059  4.705883  4.600000  4.277778  5.812500  4.750000 21.000000 17.200001  4.277778  6.909091  6.500000  6.583333  4.700000  5.700000 
average row locality = 40501/6969 = 5.811594
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        84        89        84        90        95        89        78        87        84        75        67        65        76        50        46 
dram[1]:        88       102        72        98        80        98        81        78        85        94        90        81        77        75        50        52 
dram[2]:        87        91        76        82        99        86        86        77        83        90        84        82        74        69        41        45 
dram[3]:        78        91        94        70        95        93        77        82        87        88        77        85        76        73        48        58 
dram[4]:        95        84        70        75        70        84        80        76        83        86        84        80        76        63        49        36 
dram[5]:        72        94        83        74        77        82        74        88        91        95        75        88        76        75        51        54 
dram[6]:        83        83        81        79        85        89        92        82        86        87        80        87        79        75        48        50 
dram[7]:        86        85        97        76        90        73        85        86        84        90        91        92        65        71        52        42 
dram[8]:        93        84        73        81        71        73        89        85        88        92        89        75        80        78        56        48 
dram[9]:        87        74        88        71        85        90        78        74        92        89        87        71        73        65        45        48 
dram[10]:        82        89        91        78        89        91        74        86        86        87        81        86        74        71        42        51 
dram[11]:        76        63        89        82        83        84        92        82        86        82        74        77        77        73        51        47 
dram[12]:        92        93        91        67        78        77        86        85        83        87        81        84        81        69        49        45 
dram[13]:        85        88        73        70        91        80        87        77        89        85        85        71        73        81        46        44 
dram[14]:        86       115        79        95        87        82        93        77        81        89        76        81        67        85        51        41 
dram[15]:        80        88        75        87        88        78        90        93        91        95        80        77        70        73        45        39 
dram[16]:        95        98        91        81        75        85        99        95        87        92        80        74        75        71        47        41 
dram[17]:        71        84        74        86        80        73        90        70        88        83        73        82        74        79        62        44 
dram[18]:        83        83        91        64        85        70        90        88        86        89        81        81        75        73        47        45 
dram[19]:        74        83        75        86        76        86        78        73        88        83        89        75        77        76        49        51 
dram[20]:        67        98        69        79        91        99        85        80        94        81        84        83        71        72        62        50 
dram[21]:        75        79        81        77        90       100        78        86        89        93        84        87        78        67        43        58 
dram[22]:        70        73        74        79        88        83        94        74        89        94        74        87        69        82        50        46 
dram[23]:        89        88       100        78        86        87        87        80        77        78        75        86        70        71        47        55 
dram[24]:        83        80        59       100        86        98        83        66        92        85        79        87        64        74        50        40 
dram[25]:        79        73        85        95        81        78        92        91        81        82        82        81        83        82        53        51 
dram[26]:        85        82        84        95        90        84        97        83        97        83        82        81        84        83        54        56 
dram[27]:        78        75        75        75        75        82        89        95        84        94        78        79        74        70        46        57 
dram[28]:        78        96        80        91        86        78        88        76        92        81        85        81        65        75        46        52 
dram[29]:        89        80        89        87        94        91        90        95        94        94        79        73        66        74        53        46 
dram[30]:        83        70        87        75        75        82        86        93        90        80        89        74        76        72        47        47 
dram[31]:        86        69        79        80        69        77        93        76        99        83        77        76        78        79        47        57 
total dram reads = 39985
bank skew: 115/36 = 3.19
chip skew: 1320/1191 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         5        11         0         0         4         5         0         0 
dram[1]:         2         0         0         0         0         0         0         0         8        19         0         0         4         2         0         0 
dram[2]:         0         0         0         0         0         0         0         0         8        13         0         0         6         5         0         0 
dram[3]:         0         0         0         0         0         0         0         0         9         7         0         0         0         2         0         0 
dram[4]:         2         0         0         0         0         0         0         0         4         5         0         0         3         4         0         0 
dram[5]:         0         0         0         0         0         0         0         0         1         4         0         0         0         1         0         0 
dram[6]:         0         0         0         0         0         0         0         0         5         4         0         0         5         4         0         0 
dram[7]:         0         0         0         0         0         0         0         0         3         5         0         0         1         1         0         0 
dram[8]:         0         0         0         0         0         0         0         0        18        10         0         0         3         2         0         0 
dram[9]:         0         0         0         0         0         0         0         0         9         6         0         0         2         3         0         0 
dram[10]:         1         0         0         0         0         0         0         0        12        12         0         0         2         2         0         0 
dram[11]:         0         0         0         0         0         0         0         0         7         7         0         0         4         1         0         0 
dram[12]:         0         0         0         0         0         0         0         0         5         2         0         0         1         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         2         2         0         0         1         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        14         9         0         0         5         5         0         0 
dram[15]:         0         0         0         0         0         0         0         0         7         5         0         0         4         1         0         0 
dram[16]:         1         0         0         0         0         0         0         0         9         7         0         0         3         0         0         0 
dram[17]:         0         1         0         0         0         0         0         0        11        12         0         0         4         2         0         0 
dram[18]:         0         0         0         0         0         0         0         0        10         6         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         1         4         0         0         0         1         0         0 
dram[20]:         0         0         0         0         0         0         0         0        11        10         0         0         2         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         8         1         0         0         1         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         1         2         0         0         0         4         0         0 
dram[23]:         0         0         0         0         0         0         0         0        10         5         0         0         2         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         4         4         0         0         2         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         9        10         0         0         0         1         0         0 
dram[26]:         0         0         0         0         0         0         0         0         6        17         0         0         2         4         0         0 
dram[27]:         0         0         0         0         0         0         0         0         1         7         0         0         4         4         0         0 
dram[28]:         0         0         0         0         0         0         0         0         4         6         0         0         3         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         4         3         0         0         1         1         0         0 
dram[30]:         0         0         0         0         0         0         0         0        14        13         0         0         7         4         0         0 
dram[31]:         0         0         0         0         0         0         0         0         8         3         0         0         0         0         0         0 
total dram writes = 601
min_bank_accesses = 0!
chip skew: 38/5 = 7.60
average mf latency per bank:
dram[0]:        410       430       381       410       432       428       451       480       918       870      3151      3401       344       339       371       387
dram[1]:        400       419       378       426       440       452       468       448       905       756      2830      2976       358       356       369       364
dram[2]:        420       420       396       424       462       470       476       506       910       823      3023      2871       330       344       360       385
dram[3]:        430       418       400       403       448       458       488       527       877       879      2947      2755       356       350       368       364
dram[4]:        404       414       387       414       408       420       462       483       952       916      2782      2926       352       364       367       377
dram[5]:        424       408       394       402       423       416       464       447       927       870      3079      2667       365       375       387       383
dram[6]:        428       415       396       399       414       435       500       474       918       919      2746      2572       339       353       363       365
dram[7]:        452       432       394       417       422       431       452       495       956       888      2662      2514       355       364       367       370
dram[8]:        394       403       438       440       459       473       460       464       798       839      2621      2976       364       363       365       367
dram[9]:        402       380       422       441       444       457       469       441       848       886      2832      3219       356       355       383       393
dram[10]:        406       397       438       415       445       471       464       482       856       846      2750      2645       367       362       389       381
dram[11]:        401       413       438       435       465       472       495       560       905       915      3154      3083       339       355       377       371
dram[12]:        398       405       435       437       453       472       487       499       949       946      2760      2893       378       369       369       371
dram[13]:        426       401       434       449       435       454       467       486       937       952      2705      3319       371       375       404       376
dram[14]:        401       399       429       440       457       456       465       484       870       865      3090      2888       342       355       389       406
dram[15]:        393       407       411       421       421       455       459       476       882       861      2977      2980       366       365       376       366
dram[16]:        411       422       402       403       432       434       474       418       872       862      2916      3046       365       358       370       380
dram[17]:        418       403       393       402       419       439       457       436       854       862      3218      2783       342       366       378       371
dram[18]:        420       414       406       397       420       435       472       445       874       887      2759      2842       368       362       366       383
dram[19]:        427       415       385       400       426       442       475       455       943       938      2627      3163       364       362       360       365
dram[20]:        422       441       383       387       427       434       465       468       830       894      2743      2838       355       365       374       365
dram[21]:        439       441       388       410       411       412       445       479       874       912      2866      2697       378       379       392       364
dram[22]:        416       432       384       413       427       428       438       425       943       900      3090      2765       354       359       373       380
dram[23]:        403       431       391       410       421       440       472       460       924       963      3014      2802       348       369       369       367
dram[24]:        393       390       437       429       444       455       480       507       896       944      2799      2712       350       375       380       363
dram[25]:        404       371       415       422       446       466       468       588       907       888      2770      2868       368       370       404       369
dram[26]:        406       391       435       429       451       440       498       465       851       828      2859      2944       359       359       375       381
dram[27]:        398       382       421       403       428       450       422       473       972       847      2775      2905       352       345       367       358
dram[28]:        400       391       438       431       441       454       474       518       898       941      2898      2857       344       363       366       386
dram[29]:        407       383       435       450       438       464       448       458       882       885      2755      3010       376       360       399       384
dram[30]:        402       382       412       449       453       453       443       456       819       875      2827      3230       345       343       401       382
dram[31]:        412       385       415       419       426       451       442       475       821       958      3013      2981       385       368       380       377
maximum mf latency per bank:
dram[0]:        542       576       487       560       568       614       625       638       444       403       395       379       409       429       461       458
dram[1]:        556       594       489       538       610       652       642       657       456       401       386       432       403       391       420       421
dram[2]:        552       649       506       515       636       683       665       710       413       386       395       402       390       415       429       440
dram[3]:        572       588       482       493       608       618       674       696       383       409       400       371       431       408       464       476
dram[4]:        522       498       467       547       557       561       627       632       403       429       376       420       376       395       407       426
dram[5]:        557       590       504       507       547       555       573       614       407       427       453       419       412       438       440       495
dram[6]:        537       563       576       535       591       614       734       666       403       401       423       388       404       420       401       431
dram[7]:        624       571       509       598       602       564       624       694       393       425       429       402       406       436       445       463
dram[8]:        487       531       607       580       618       674       669       704       405       429       411       421       448       443       479       421
dram[9]:        492       555       582       559       582       630       649       642       409       404       445       431       451       426       454       472
dram[10]:        539       465       609       499       596       619       636       684       403       381       422       475       413       446       452       501
dram[11]:        546       543       631       578       656       683       698       889       383       394       400       419       405       411       439       457
dram[12]:        502       549       608       579       619       591       668       722       432       426       475       467       457       434       474       462
dram[13]:        577       559       581       547       590       624       655       697       453       410       439       472       449       437       494       452
dram[14]:        514       526       533       561       620       608       644       693       466       462       445       459       507       494       459       513
dram[15]:        486       509       514       530       580       586       620       685       470       452       452       460       480       442       434       477
dram[16]:        541       580       562       499       554       587       627       610       403       390       428       372       457       433       447       441
dram[17]:        562       514       521       491       549       566       634       586       390       382       433       416       447       437       441       434
dram[18]:        509       575       481       512       553       549       637       612       403       371       402       423       389       393       420       403
dram[19]:        545       526       437       483       548       595       649       626       379       382       390       406       421       418       405       418
dram[20]:        598       566       494       510       645       631       626       627       425       371       382       392       433       414       457       417
dram[21]:        616       553       451       520       590       575       630       679       379       440       405       428       414       395       432       419
dram[22]:        550       550       466       520       536       548       627       564       423       399       382       432       382       451       454       442
dram[23]:        618       552       500       507       565       605       662       618       379       377       423       387       405       454       458       442
dram[24]:        601       472       605       619       627       639       666       719       445       450       434       422       404       413       419       390
dram[25]:        606       429       554       661       635       626       670       986       379       387       392       415       439       410       432       435
dram[26]:        586       497       579       608       636       608       721       691       424       440       421       394       423       467       460       467
dram[27]:        567       452       550       635       594       617       623       726       386       383       414       406       423       375       366       408
dram[28]:        562       472       566       617       635       776       680       841       441       413       419       452       392       448       417       449
dram[29]:        604       485       569       571       606       620       667       682       417       423       434       454       438       474       459       438
dram[30]:        514       433       546       601       605       588       665       699       424       402       451       406       459       437       461       410
dram[31]:        573       507       519       537       563       564       613       645       408       415       420       412       426       435       436       453
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58155 n_act=201 n_pre=185 n_ref_event=0 n_req=1260 n_rd=1239 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.02117
n_activity=5957 dram_eff=0.2122
bk0: 80a 59216i bk1: 84a 59077i bk2: 89a 59207i bk3: 84a 59056i bk4: 90a 59181i bk5: 95a 59084i bk6: 89a 59212i bk7: 78a 59201i bk8: 87a 59464i bk9: 84a 59522i bk10: 75a 59411i bk11: 67a 59353i bk12: 65a 59460i bk13: 76a 59382i bk14: 50a 59539i bk15: 46a 59420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840476
Row_Buffer_Locality_read = 0.841808
Row_Buffer_Locality_write = 0.761905
Bank_Level_Parallism = 2.188277
Bank_Level_Parallism_Col = 1.915988
Bank_Level_Parallism_Ready = 1.665348
write_to_read_ratio_blp_rw_average = 0.035159
GrpLevelPara = 1.637306 

BW Util details:
bwutil = 0.021167 
total_CMD = 59715 
util_bw = 1264 
Wasted_Col = 1527 
Wasted_Row = 826 
Idle = 56098 

BW Util Bottlenecks: 
RCDc_limit = 1722 
RCDWRc_limit = 45 
WTRc_limit = 17 
RTWc_limit = 43 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 17 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 59715 
n_nop = 58155 
Read = 1239 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1260 
total_req = 1264 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1264 
Row_Bus_Util =  0.006464 
CoL_Bus_Util = 0.021167 
Either_Row_CoL_Bus_Util = 0.026124 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.057692 
queue_avg = 0.231801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.231801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58040 n_act=221 n_pre=205 n_ref_event=0 n_req=1328 n_rd=1301 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02237
n_activity=6261 dram_eff=0.2134
bk0: 88a 59125i bk1: 102a 59282i bk2: 72a 59386i bk3: 98a 59007i bk4: 80a 59124i bk5: 98a 59048i bk6: 81a 59123i bk7: 78a 59109i bk8: 85a 59460i bk9: 94a 59509i bk10: 90a 59429i bk11: 81a 59170i bk12: 77a 59291i bk13: 75a 59271i bk14: 50a 59380i bk15: 52a 59351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833584
Row_Buffer_Locality_read = 0.833974
Row_Buffer_Locality_write = 0.814815
Bank_Level_Parallism = 2.130999
Bank_Level_Parallism_Col = 1.883808
Bank_Level_Parallism_Ready = 1.695359
write_to_read_ratio_blp_rw_average = 0.041497
GrpLevelPara = 1.624323 

BW Util details:
bwutil = 0.022373 
total_CMD = 59715 
util_bw = 1336 
Wasted_Col = 1717 
Wasted_Row = 1031 
Idle = 55631 

BW Util Bottlenecks: 
RCDc_limit = 1965 
RCDWRc_limit = 43 
WTRc_limit = 5 
RTWc_limit = 72 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 5 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 59715 
n_nop = 58040 
Read = 1301 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 1328 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 1336 
Row_Bus_Util =  0.007134 
CoL_Bus_Util = 0.022373 
Either_Row_CoL_Bus_Util = 0.028050 
Issued_on_Two_Bus_Simul_Util = 0.001457 
issued_two_Eff = 0.051940 
queue_avg = 0.246303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.246303
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58059 n_act=238 n_pre=222 n_ref_event=0 n_req=1281 n_rd=1252 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0215
n_activity=6629 dram_eff=0.1937
bk0: 87a 59114i bk1: 91a 59046i bk2: 76a 59216i bk3: 82a 58936i bk4: 99a 58979i bk5: 86a 59047i bk6: 86a 59087i bk7: 77a 59089i bk8: 83a 59481i bk9: 90a 59483i bk10: 84a 59268i bk11: 82a 59355i bk12: 74a 59396i bk13: 69a 59377i bk14: 41a 59445i bk15: 45a 59505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814208
Row_Buffer_Locality_read = 0.813099
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 2.074860
Bank_Level_Parallism_Col = 1.843566
Bank_Level_Parallism_Ready = 1.674455
write_to_read_ratio_blp_rw_average = 0.031461
GrpLevelPara = 1.590790 

BW Util details:
bwutil = 0.021502 
total_CMD = 59715 
util_bw = 1284 
Wasted_Col = 1892 
Wasted_Row = 1112 
Idle = 55427 

BW Util Bottlenecks: 
RCDc_limit = 2146 
RCDWRc_limit = 33 
WTRc_limit = 42 
RTWc_limit = 58 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 41 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 59715 
n_nop = 58059 
Read = 1252 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 1281 
total_req = 1284 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 1284 
Row_Bus_Util =  0.007703 
CoL_Bus_Util = 0.021502 
Either_Row_CoL_Bus_Util = 0.027732 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.053140 
queue_avg = 0.258227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.258227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58130 n_act=200 n_pre=184 n_ref_event=0 n_req=1287 n_rd=1272 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.0216
n_activity=5890 dram_eff=0.219
bk0: 78a 59192i bk1: 91a 59221i bk2: 94a 59105i bk3: 70a 59234i bk4: 95a 59169i bk5: 93a 59072i bk6: 77a 59251i bk7: 82a 59049i bk8: 87a 59556i bk9: 88a 59565i bk10: 77a 59349i bk11: 85a 59328i bk12: 76a 59216i bk13: 73a 59425i bk14: 48a 59447i bk15: 58a 59459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844600
Row_Buffer_Locality_read = 0.844340
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 2.195711
Bank_Level_Parallism_Col = 1.907529
Bank_Level_Parallism_Ready = 1.669767
write_to_read_ratio_blp_rw_average = 0.019371
GrpLevelPara = 1.623538 

BW Util details:
bwutil = 0.021603 
total_CMD = 59715 
util_bw = 1290 
Wasted_Col = 1538 
Wasted_Row = 856 
Idle = 56031 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 59715 
n_nop = 58130 
Read = 1272 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 1287 
total_req = 1290 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 1290 
Row_Bus_Util =  0.006431 
CoL_Bus_Util = 0.021603 
Either_Row_CoL_Bus_Util = 0.026543 
Issued_on_Two_Bus_Simul_Util = 0.001490 
issued_two_Eff = 0.056151 
queue_avg = 0.239789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.239789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58179 n_act=203 n_pre=187 n_ref_event=0 n_req=1209 n_rd=1191 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.02025
n_activity=6198 dram_eff=0.1951
bk0: 95a 59052i bk1: 84a 59158i bk2: 70a 59299i bk3: 75a 59149i bk4: 70a 59207i bk5: 84a 59083i bk6: 80a 59361i bk7: 76a 59231i bk8: 83a 59531i bk9: 86a 59570i bk10: 84a 59476i bk11: 80a 59313i bk12: 76a 59310i bk13: 63a 59344i bk14: 49a 59388i bk15: 36a 59448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832093
Row_Buffer_Locality_read = 0.834593
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.042008
Bank_Level_Parallism_Col = 1.863876
Bank_Level_Parallism_Ready = 1.616212
write_to_read_ratio_blp_rw_average = 0.026018
GrpLevelPara = 1.621418 

BW Util details:
bwutil = 0.020246 
total_CMD = 59715 
util_bw = 1209 
Wasted_Col = 1546 
Wasted_Row = 1030 
Idle = 55930 

BW Util Bottlenecks: 
RCDc_limit = 1793 
RCDWRc_limit = 54 
WTRc_limit = 8 
RTWc_limit = 15 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 8 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 59715 
n_nop = 58179 
Read = 1191 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 203 
n_pre = 187 
n_ref = 0 
n_req = 1209 
total_req = 1209 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 1209 
Row_Bus_Util =  0.006531 
CoL_Bus_Util = 0.020246 
Either_Row_CoL_Bus_Util = 0.025722 
Issued_on_Two_Bus_Simul_Util = 0.001055 
issued_two_Eff = 0.041016 
queue_avg = 0.197421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.197421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58136 n_act=211 n_pre=195 n_ref_event=0 n_req=1255 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.02102
n_activity=5816 dram_eff=0.2158
bk0: 72a 59191i bk1: 94a 59004i bk2: 83a 59204i bk3: 74a 59276i bk4: 77a 59262i bk5: 82a 58973i bk6: 74a 59342i bk7: 88a 59190i bk8: 91a 59568i bk9: 95a 59523i bk10: 75a 59414i bk11: 88a 59365i bk12: 76a 59345i bk13: 75a 59230i bk14: 51a 59375i bk15: 54a 59440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831873
Row_Buffer_Locality_read = 0.833467
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.200110
Bank_Level_Parallism_Col = 1.871898
Bank_Level_Parallism_Ready = 1.569721
write_to_read_ratio_blp_rw_average = 0.015328
GrpLevelPara = 1.611679 

BW Util details:
bwutil = 0.021016 
total_CMD = 59715 
util_bw = 1255 
Wasted_Col = 1582 
Wasted_Row = 796 
Idle = 56082 

BW Util Bottlenecks: 
RCDc_limit = 1838 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 59715 
n_nop = 58136 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1255 
total_req = 1255 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1255 
Row_Bus_Util =  0.006799 
CoL_Bus_Util = 0.021016 
Either_Row_CoL_Bus_Util = 0.026442 
Issued_on_Two_Bus_Simul_Util = 0.001373 
issued_two_Eff = 0.051932 
queue_avg = 0.200938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.200938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58122 n_act=211 n_pre=195 n_ref_event=0 n_req=1283 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.0215
n_activity=6110 dram_eff=0.2101
bk0: 83a 59258i bk1: 83a 59290i bk2: 81a 59122i bk3: 79a 59180i bk4: 85a 59153i bk5: 89a 58957i bk6: 92a 59153i bk7: 82a 59120i bk8: 86a 59560i bk9: 87a 59552i bk10: 80a 59237i bk11: 87a 59404i bk12: 79a 59238i bk13: 75a 59455i bk14: 48a 59401i bk15: 50a 59385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835542
Row_Buffer_Locality_read = 0.836493
Row_Buffer_Locality_write = 0.764706
Bank_Level_Parallism = 2.185813
Bank_Level_Parallism_Col = 1.937228
Bank_Level_Parallism_Ready = 1.701713
write_to_read_ratio_blp_rw_average = 0.023585
GrpLevelPara = 1.644412 

BW Util details:
bwutil = 0.021502 
total_CMD = 59715 
util_bw = 1284 
Wasted_Col = 1571 
Wasted_Row = 923 
Idle = 55937 

BW Util Bottlenecks: 
RCDc_limit = 1826 
RCDWRc_limit = 36 
WTRc_limit = 6 
RTWc_limit = 18 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 6 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 59715 
n_nop = 58122 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1283 
total_req = 1284 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1284 
Row_Bus_Util =  0.006799 
CoL_Bus_Util = 0.021502 
Either_Row_CoL_Bus_Util = 0.026677 
Issued_on_Two_Bus_Simul_Util = 0.001624 
issued_two_Eff = 0.060891 
queue_avg = 0.228385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.228385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58107 n_act=227 n_pre=211 n_ref_event=0 n_req=1273 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.02135
n_activity=5958 dram_eff=0.214
bk0: 86a 59185i bk1: 85a 59125i bk2: 97a 59164i bk3: 76a 59131i bk4: 90a 59098i bk5: 73a 59027i bk6: 85a 59132i bk7: 86a 59158i bk8: 84a 59575i bk9: 90a 59571i bk10: 91a 59216i bk11: 92a 59389i bk12: 65a 59321i bk13: 71a 59304i bk14: 52a 59466i bk15: 42a 59523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821681
Row_Buffer_Locality_read = 0.823715
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.139224
Bank_Level_Parallism_Col = 1.811847
Bank_Level_Parallism_Ready = 1.521569
write_to_read_ratio_blp_rw_average = 0.012544
GrpLevelPara = 1.587108 

BW Util details:
bwutil = 0.021351 
total_CMD = 59715 
util_bw = 1275 
Wasted_Col = 1703 
Wasted_Row = 915 
Idle = 55822 

BW Util Bottlenecks: 
RCDc_limit = 1983 
RCDWRc_limit = 34 
WTRc_limit = 3 
RTWc_limit = 5 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 3 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 59715 
n_nop = 58107 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1273 
total_req = 1275 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1275 
Row_Bus_Util =  0.007335 
CoL_Bus_Util = 0.021351 
Either_Row_CoL_Bus_Util = 0.026928 
Issued_on_Two_Bus_Simul_Util = 0.001758 
issued_two_Eff = 0.065299 
queue_avg = 0.245885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.245885
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58102 n_act=217 n_pre=201 n_ref_event=0 n_req=1280 n_rd=1255 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02157
n_activity=6216 dram_eff=0.2072
bk0: 93a 59152i bk1: 84a 59161i bk2: 73a 59222i bk3: 81a 59086i bk4: 71a 59232i bk5: 73a 59263i bk6: 89a 59092i bk7: 85a 58985i bk8: 88a 59505i bk9: 92a 59513i bk10: 89a 59331i bk11: 75a 59260i bk12: 80a 59280i bk13: 78a 59342i bk14: 56a 59409i bk15: 48a 59390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830469
Row_Buffer_Locality_read = 0.829482
Row_Buffer_Locality_write = 0.880000
Bank_Level_Parallism = 2.070419
Bank_Level_Parallism_Col = 1.889310
Bank_Level_Parallism_Ready = 1.706522
write_to_read_ratio_blp_rw_average = 0.027356
GrpLevelPara = 1.606897 

BW Util details:
bwutil = 0.021569 
total_CMD = 59715 
util_bw = 1288 
Wasted_Col = 1716 
Wasted_Row = 1100 
Idle = 55611 

BW Util Bottlenecks: 
RCDc_limit = 1905 
RCDWRc_limit = 25 
WTRc_limit = 27 
RTWc_limit = 42 
CCDLc_limit = 244 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 22 
RTWc_limit_alone = 41 

Commands details: 
total_CMD = 59715 
n_nop = 58102 
Read = 1255 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1280 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1288 
Row_Bus_Util =  0.007000 
CoL_Bus_Util = 0.021569 
Either_Row_CoL_Bus_Util = 0.027012 
Issued_on_Two_Bus_Simul_Util = 0.001557 
issued_two_Eff = 0.057657 
queue_avg = 0.235552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.235552
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58158 n_act=212 n_pre=196 n_ref_event=0 n_req=1234 n_rd=1217 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02072
n_activity=5853 dram_eff=0.2113
bk0: 87a 59126i bk1: 74a 59228i bk2: 88a 59316i bk3: 71a 59124i bk4: 85a 59039i bk5: 90a 59186i bk6: 78a 59008i bk7: 74a 59058i bk8: 92a 59544i bk9: 89a 59502i bk10: 87a 59353i bk11: 71a 59503i bk12: 73a 59307i bk13: 65a 59399i bk14: 45a 59417i bk15: 48a 59316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828201
Row_Buffer_Locality_read = 0.830731
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 2.186638
Bank_Level_Parallism_Col = 1.946672
Bank_Level_Parallism_Ready = 1.752627
write_to_read_ratio_blp_rw_average = 0.026480
GrpLevelPara = 1.645826 

BW Util details:
bwutil = 0.020715 
total_CMD = 59715 
util_bw = 1237 
Wasted_Col = 1581 
Wasted_Row = 954 
Idle = 55943 

BW Util Bottlenecks: 
RCDc_limit = 1825 
RCDWRc_limit = 54 
WTRc_limit = 15 
RTWc_limit = 22 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 14 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 59715 
n_nop = 58158 
Read = 1217 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 1234 
total_req = 1237 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 1237 
Row_Bus_Util =  0.006832 
CoL_Bus_Util = 0.020715 
Either_Row_CoL_Bus_Util = 0.026074 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.056519 
queue_avg = 0.235351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.235351
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58079 n_act=225 n_pre=209 n_ref_event=0 n_req=1283 n_rd=1258 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02155
n_activity=6112 dram_eff=0.2106
bk0: 82a 59082i bk1: 89a 59092i bk2: 91a 59011i bk3: 78a 59278i bk4: 89a 59154i bk5: 91a 59121i bk6: 74a 59162i bk7: 86a 59126i bk8: 86a 59559i bk9: 87a 59566i bk10: 81a 59253i bk11: 86a 59220i bk12: 74a 59257i bk13: 71a 59381i bk14: 42a 59410i bk15: 51a 59429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824630
Row_Buffer_Locality_read = 0.825914
Row_Buffer_Locality_write = 0.760000
Bank_Level_Parallism = 2.134687
Bank_Level_Parallism_Col = 1.925978
Bank_Level_Parallism_Ready = 1.691531
write_to_read_ratio_blp_rw_average = 0.030314
GrpLevelPara = 1.643990 

BW Util details:
bwutil = 0.021552 
total_CMD = 59715 
util_bw = 1287 
Wasted_Col = 1660 
Wasted_Row = 1092 
Idle = 55676 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 52 
WTRc_limit = 23 
RTWc_limit = 10 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 22 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 59715 
n_nop = 58079 
Read = 1258 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 1283 
total_req = 1287 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1287 
Row_Bus_Util =  0.007268 
CoL_Bus_Util = 0.021552 
Either_Row_CoL_Bus_Util = 0.027397 
Issued_on_Two_Bus_Simul_Util = 0.001423 
issued_two_Eff = 0.051956 
queue_avg = 0.245684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.245684
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58144 n_act=217 n_pre=201 n_ref_event=0 n_req=1235 n_rd=1218 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02072
n_activity=6034 dram_eff=0.205
bk0: 76a 59243i bk1: 63a 59302i bk2: 89a 59227i bk3: 82a 59156i bk4: 83a 59201i bk5: 84a 59114i bk6: 92a 58900i bk7: 82a 59020i bk8: 86a 59550i bk9: 82a 59571i bk10: 74a 59327i bk11: 77a 59191i bk12: 77a 59326i bk13: 73a 59218i bk14: 51a 59343i bk15: 47a 59361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824292
Row_Buffer_Locality_read = 0.824302
Row_Buffer_Locality_write = 0.823529
Bank_Level_Parallism = 2.196333
Bank_Level_Parallism_Col = 1.956978
Bank_Level_Parallism_Ready = 1.889248
write_to_read_ratio_blp_rw_average = 0.023085
GrpLevelPara = 1.640434 

BW Util details:
bwutil = 0.020715 
total_CMD = 59715 
util_bw = 1237 
Wasted_Col = 1720 
Wasted_Row = 970 
Idle = 55788 

BW Util Bottlenecks: 
RCDc_limit = 1985 
RCDWRc_limit = 27 
WTRc_limit = 8 
RTWc_limit = 24 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 8 
RTWc_limit_alone = 24 

Commands details: 
total_CMD = 59715 
n_nop = 58144 
Read = 1218 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1235 
total_req = 1237 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1237 
Row_Bus_Util =  0.007000 
CoL_Bus_Util = 0.020715 
Either_Row_CoL_Bus_Util = 0.026308 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.053469 
queue_avg = 0.327422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.327422
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58118 n_act=213 n_pre=197 n_ref_event=0 n_req=1254 n_rd=1248 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02103
n_activity=5707 dram_eff=0.2201
bk0: 92a 59089i bk1: 93a 59110i bk2: 91a 59082i bk3: 67a 59315i bk4: 78a 59102i bk5: 77a 59080i bk6: 86a 59043i bk7: 85a 59131i bk8: 83a 59541i bk9: 87a 59518i bk10: 81a 59365i bk11: 84a 59422i bk12: 81a 59216i bk13: 69a 59450i bk14: 49a 59365i bk15: 45a 59426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830144
Row_Buffer_Locality_read = 0.831731
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.295078
Bank_Level_Parallism_Col = 1.995562
Bank_Level_Parallism_Ready = 1.746019
write_to_read_ratio_blp_rw_average = 0.010725
GrpLevelPara = 1.679734 

BW Util details:
bwutil = 0.021033 
total_CMD = 59715 
util_bw = 1256 
Wasted_Col = 1546 
Wasted_Row = 875 
Idle = 56038 

BW Util Bottlenecks: 
RCDc_limit = 1895 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 59715 
n_nop = 58118 
Read = 1248 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1254 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1256 
Row_Bus_Util =  0.006866 
CoL_Bus_Util = 0.021033 
Either_Row_CoL_Bus_Util = 0.026744 
Issued_on_Two_Bus_Simul_Util = 0.001155 
issued_two_Eff = 0.043206 
queue_avg = 0.278607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.278607
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58169 n_act=209 n_pre=193 n_ref_event=0 n_req=1230 n_rd=1225 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.0206
n_activity=5579 dram_eff=0.2205
bk0: 85a 59180i bk1: 88a 59235i bk2: 73a 59156i bk3: 70a 59191i bk4: 91a 59013i bk5: 80a 59204i bk6: 87a 59181i bk7: 77a 59114i bk8: 89a 59500i bk9: 85a 59573i bk10: 85a 59242i bk11: 71a 59315i bk12: 73a 59362i bk13: 81a 59383i bk14: 46a 59430i bk15: 44a 59445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830081
Row_Buffer_Locality_read = 0.831837
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 2.265925
Bank_Level_Parallism_Col = 1.970177
Bank_Level_Parallism_Ready = 1.695935
write_to_read_ratio_blp_rw_average = 0.013213
GrpLevelPara = 1.677237 

BW Util details:
bwutil = 0.020598 
total_CMD = 59715 
util_bw = 1230 
Wasted_Col = 1509 
Wasted_Row = 856 
Idle = 56120 

BW Util Bottlenecks: 
RCDc_limit = 1809 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 16 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 59715 
n_nop = 58169 
Read = 1225 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 1230 
total_req = 1230 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 1230 
Row_Bus_Util =  0.006732 
CoL_Bus_Util = 0.020598 
Either_Row_CoL_Bus_Util = 0.025890 
Issued_on_Two_Bus_Simul_Util = 0.001440 
issued_two_Eff = 0.055627 
queue_avg = 0.267337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.267337
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58015 n_act=241 n_pre=225 n_ref_event=0 n_req=1313 n_rd=1285 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02207
n_activity=6370 dram_eff=0.2069
bk0: 86a 59108i bk1: 115a 58979i bk2: 79a 59100i bk3: 95a 59072i bk4: 87a 58998i bk5: 82a 59114i bk6: 93a 59029i bk7: 77a 59226i bk8: 81a 59476i bk9: 89a 59518i bk10: 76a 59405i bk11: 81a 59356i bk12: 67a 59369i bk13: 85a 59123i bk14: 51a 59376i bk15: 41a 59381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816451
Row_Buffer_Locality_read = 0.817121
Row_Buffer_Locality_write = 0.785714
Bank_Level_Parallism = 2.112784
Bank_Level_Parallism_Col = 1.829024
Bank_Level_Parallism_Ready = 1.635053
write_to_read_ratio_blp_rw_average = 0.031513
GrpLevelPara = 1.594376 

BW Util details:
bwutil = 0.022072 
total_CMD = 59715 
util_bw = 1318 
Wasted_Col = 1894 
Wasted_Row = 1106 
Idle = 55397 

BW Util Bottlenecks: 
RCDc_limit = 2213 
RCDWRc_limit = 53 
WTRc_limit = 41 
RTWc_limit = 36 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 39 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 59715 
n_nop = 58015 
Read = 1285 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 241 
n_pre = 225 
n_ref = 0 
n_req = 1313 
total_req = 1318 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 1318 
Row_Bus_Util =  0.007804 
CoL_Bus_Util = 0.022072 
Either_Row_CoL_Bus_Util = 0.028469 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.049412 
queue_avg = 0.269647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.269647
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58147 n_act=201 n_pre=185 n_ref_event=0 n_req=1263 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.0212
n_activity=5835 dram_eff=0.217
bk0: 80a 59187i bk1: 88a 59213i bk2: 75a 59259i bk3: 87a 59280i bk4: 88a 59230i bk5: 78a 59232i bk6: 90a 59154i bk7: 93a 59048i bk8: 91a 59461i bk9: 95a 59567i bk10: 80a 59470i bk11: 77a 59380i bk12: 70a 59344i bk13: 73a 59293i bk14: 45a 59377i bk15: 39a 59475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840855
Row_Buffer_Locality_read = 0.842274
Row_Buffer_Locality_write = 0.714286
Bank_Level_Parallism = 2.106510
Bank_Level_Parallism_Col = 1.877080
Bank_Level_Parallism_Ready = 1.567930
write_to_read_ratio_blp_rw_average = 0.026286
GrpLevelPara = 1.630106 

BW Util details:
bwutil = 0.021201 
total_CMD = 59715 
util_bw = 1266 
Wasted_Col = 1469 
Wasted_Row = 936 
Idle = 56044 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 34 
WTRc_limit = 7 
RTWc_limit = 35 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 7 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 59715 
n_nop = 58147 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1263 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1266 
Row_Bus_Util =  0.006464 
CoL_Bus_Util = 0.021201 
Either_Row_CoL_Bus_Util = 0.026258 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.053571 
queue_avg = 0.231349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.231349
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58062 n_act=226 n_pre=210 n_ref_event=0 n_req=1304 n_rd=1286 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02187
n_activity=6414 dram_eff=0.2036
bk0: 95a 59092i bk1: 98a 58983i bk2: 91a 59080i bk3: 81a 59274i bk4: 75a 59255i bk5: 85a 59154i bk6: 99a 59102i bk7: 95a 58933i bk8: 87a 59574i bk9: 92a 59529i bk10: 80a 59228i bk11: 74a 59392i bk12: 75a 59321i bk13: 71a 59439i bk14: 47a 59426i bk15: 41a 59474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826687
Row_Buffer_Locality_read = 0.827372
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.135883
Bank_Level_Parallism_Col = 1.822581
Bank_Level_Parallism_Ready = 1.550536
write_to_read_ratio_blp_rw_average = 0.026253
GrpLevelPara = 1.577557 

BW Util details:
bwutil = 0.021871 
total_CMD = 59715 
util_bw = 1306 
Wasted_Col = 1714 
Wasted_Row = 954 
Idle = 55741 

BW Util Bottlenecks: 
RCDc_limit = 1991 
RCDWRc_limit = 36 
WTRc_limit = 5 
RTWc_limit = 34 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 5 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 59715 
n_nop = 58062 
Read = 1286 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1304 
total_req = 1306 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1306 
Row_Bus_Util =  0.007301 
CoL_Bus_Util = 0.021871 
Either_Row_CoL_Bus_Util = 0.027681 
Issued_on_Two_Bus_Simul_Util = 0.001490 
issued_two_Eff = 0.053842 
queue_avg = 0.236105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.236105
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58084 n_act=244 n_pre=228 n_ref_event=0 n_req=1234 n_rd=1213 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02082
n_activity=6489 dram_eff=0.1916
bk0: 71a 59080i bk1: 84a 59090i bk2: 74a 59145i bk3: 86a 59200i bk4: 80a 59067i bk5: 73a 59080i bk6: 90a 59158i bk7: 70a 59260i bk8: 88a 59500i bk9: 83a 59566i bk10: 73a 59218i bk11: 82a 59374i bk12: 74a 59481i bk13: 79a 59304i bk14: 62a 59203i bk15: 44a 59397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802269
Row_Buffer_Locality_read = 0.803792
Row_Buffer_Locality_write = 0.714286
Bank_Level_Parallism = 1.956751
Bank_Level_Parallism_Col = 1.650602
Bank_Level_Parallism_Ready = 1.341110
write_to_read_ratio_blp_rw_average = 0.034191
GrpLevelPara = 1.493976 

BW Util details:
bwutil = 0.020816 
total_CMD = 59715 
util_bw = 1243 
Wasted_Col = 1947 
Wasted_Row = 1180 
Idle = 55345 

BW Util Bottlenecks: 
RCDc_limit = 2237 
RCDWRc_limit = 53 
WTRc_limit = 25 
RTWc_limit = 28 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 25 
RTWc_limit_alone = 28 

Commands details: 
total_CMD = 59715 
n_nop = 58084 
Read = 1213 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 244 
n_pre = 228 
n_ref = 0 
n_req = 1234 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 472 
issued_total_col = 1243 
Row_Bus_Util =  0.007904 
CoL_Bus_Util = 0.020816 
Either_Row_CoL_Bus_Util = 0.027313 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.051502 
queue_avg = 0.207050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.20705
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58154 n_act=207 n_pre=191 n_ref_event=0 n_req=1245 n_rd=1231 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02088
n_activity=5695 dram_eff=0.219
bk0: 83a 59042i bk1: 83a 59226i bk2: 91a 59017i bk3: 64a 59260i bk4: 85a 59083i bk5: 70a 59353i bk6: 90a 59173i bk7: 88a 59190i bk8: 86a 59537i bk9: 89a 59552i bk10: 81a 59349i bk11: 81a 59284i bk12: 75a 59402i bk13: 73a 59354i bk14: 47a 59482i bk15: 45a 59514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833735
Row_Buffer_Locality_read = 0.833469
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 2.131401
Bank_Level_Parallism_Col = 1.817411
Bank_Level_Parallism_Ready = 1.477145
write_to_read_ratio_blp_rw_average = 0.025267
GrpLevelPara = 1.572851 

BW Util details:
bwutil = 0.020883 
total_CMD = 59715 
util_bw = 1247 
Wasted_Col = 1564 
Wasted_Row = 880 
Idle = 56024 

BW Util Bottlenecks: 
RCDc_limit = 1809 
RCDWRc_limit = 17 
WTRc_limit = 2 
RTWc_limit = 38 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 2 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 59715 
n_nop = 58154 
Read = 1231 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 207 
n_pre = 191 
n_ref = 0 
n_req = 1245 
total_req = 1247 

Dual Bus Interface Util: 
issued_total_row = 398 
issued_total_col = 1247 
Row_Bus_Util =  0.006665 
CoL_Bus_Util = 0.020883 
Either_Row_CoL_Bus_Util = 0.026141 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.053812 
queue_avg = 0.218170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.21817
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58149 n_act=220 n_pre=204 n_ref_event=0 n_req=1225 n_rd=1219 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.02051
n_activity=6027 dram_eff=0.2033
bk0: 74a 59209i bk1: 83a 59082i bk2: 75a 59154i bk3: 86a 59216i bk4: 76a 59111i bk5: 86a 59167i bk6: 78a 59235i bk7: 73a 59261i bk8: 88a 59575i bk9: 83a 59579i bk10: 89a 59320i bk11: 75a 59471i bk12: 77a 59286i bk13: 76a 59192i bk14: 49a 59469i bk15: 51a 59431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820408
Row_Buffer_Locality_read = 0.821985
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.070980
Bank_Level_Parallism_Col = 1.760522
Bank_Level_Parallism_Ready = 1.380408
write_to_read_ratio_blp_rw_average = 0.017598
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.020514 
total_CMD = 59715 
util_bw = 1225 
Wasted_Col = 1633 
Wasted_Row = 960 
Idle = 55897 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 59715 
n_nop = 58149 
Read = 1219 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 1225 
total_req = 1225 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 1225 
Row_Bus_Util =  0.007100 
CoL_Bus_Util = 0.020514 
Either_Row_CoL_Bus_Util = 0.026225 
Issued_on_Two_Bus_Simul_Util = 0.001390 
issued_two_Eff = 0.053001 
queue_avg = 0.177711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.177711
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58093 n_act=217 n_pre=201 n_ref_event=0 n_req=1284 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02157
n_activity=6704 dram_eff=0.1921
bk0: 67a 59120i bk1: 98a 59090i bk2: 69a 59400i bk3: 79a 59270i bk4: 91a 59144i bk5: 99a 59076i bk6: 85a 59134i bk7: 80a 59131i bk8: 94a 59492i bk9: 81a 59581i bk10: 84a 59256i bk11: 83a 59374i bk12: 71a 59277i bk13: 72a 59278i bk14: 62a 59411i bk15: 50a 59467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830997
Row_Buffer_Locality_read = 0.832411
Row_Buffer_Locality_write = 0.736842
Bank_Level_Parallism = 1.997813
Bank_Level_Parallism_Col = 1.818589
Bank_Level_Parallism_Ready = 1.611801
write_to_read_ratio_blp_rw_average = 0.027711
GrpLevelPara = 1.594492 

BW Util details:
bwutil = 0.021569 
total_CMD = 59715 
util_bw = 1288 
Wasted_Col = 1730 
Wasted_Row = 1098 
Idle = 55599 

BW Util Bottlenecks: 
RCDc_limit = 1931 
RCDWRc_limit = 44 
WTRc_limit = 7 
RTWc_limit = 40 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 7 
RTWc_limit_alone = 39 

Commands details: 
total_CMD = 59715 
n_nop = 58093 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1284 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1288 
Row_Bus_Util =  0.007000 
CoL_Bus_Util = 0.021569 
Either_Row_CoL_Bus_Util = 0.027162 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.051788 
queue_avg = 0.206414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.206414
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58104 n_act=226 n_pre=210 n_ref_event=0 n_req=1269 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.02135
n_activity=6415 dram_eff=0.1988
bk0: 75a 59148i bk1: 79a 59173i bk2: 81a 59214i bk3: 77a 59081i bk4: 90a 59042i bk5: 100a 59052i bk6: 78a 59102i bk7: 86a 59204i bk8: 89a 59573i bk9: 93a 59552i bk10: 84a 59361i bk11: 87a 59353i bk12: 78a 59231i bk13: 67a 59305i bk14: 43a 59403i bk15: 58a 59410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821907
Row_Buffer_Locality_read = 0.823715
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.111470
Bank_Level_Parallism_Col = 1.787766
Bank_Level_Parallism_Ready = 1.580392
write_to_read_ratio_blp_rw_average = 0.016391
GrpLevelPara = 1.555593 

BW Util details:
bwutil = 0.021351 
total_CMD = 59715 
util_bw = 1275 
Wasted_Col = 1790 
Wasted_Row = 963 
Idle = 55687 

BW Util Bottlenecks: 
RCDc_limit = 2012 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 59715 
n_nop = 58104 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1269 
total_req = 1275 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1275 
Row_Bus_Util =  0.007301 
CoL_Bus_Util = 0.021351 
Either_Row_CoL_Bus_Util = 0.026978 
Issued_on_Two_Bus_Simul_Util = 0.001675 
issued_two_Eff = 0.062073 
queue_avg = 0.240928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.240928
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58165 n_act=207 n_pre=191 n_ref_event=0 n_req=1233 n_rd=1226 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.02065
n_activity=5808 dram_eff=0.2123
bk0: 70a 59286i bk1: 73a 59287i bk2: 74a 59322i bk3: 79a 59145i bk4: 88a 59195i bk5: 83a 58952i bk6: 94a 59211i bk7: 74a 59131i bk8: 89a 59545i bk9: 94a 59497i bk10: 74a 59359i bk11: 87a 59319i bk12: 69a 59332i bk13: 82a 59240i bk14: 50a 59390i bk15: 46a 59362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832117
Row_Buffer_Locality_read = 0.833605
Row_Buffer_Locality_write = 0.571429
Bank_Level_Parallism = 2.202284
Bank_Level_Parallism_Col = 1.965569
Bank_Level_Parallism_Ready = 1.705596
write_to_read_ratio_blp_rw_average = 0.016529
GrpLevelPara = 1.629117 

BW Util details:
bwutil = 0.020648 
total_CMD = 59715 
util_bw = 1233 
Wasted_Col = 1530 
Wasted_Row = 915 
Idle = 56037 

BW Util Bottlenecks: 
RCDc_limit = 1778 
RCDWRc_limit = 25 
WTRc_limit = 6 
RTWc_limit = 24 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 246 
WTRc_limit_alone = 6 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 59715 
n_nop = 58165 
Read = 1226 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 207 
n_pre = 191 
n_ref = 0 
n_req = 1233 
total_req = 1233 

Dual Bus Interface Util: 
issued_total_row = 398 
issued_total_col = 1233 
Row_Bus_Util =  0.006665 
CoL_Bus_Util = 0.020648 
Either_Row_CoL_Bus_Util = 0.025957 
Issued_on_Two_Bus_Simul_Util = 0.001356 
issued_two_Eff = 0.052258 
queue_avg = 0.229306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.229306
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58117 n_act=214 n_pre=198 n_ref_event=0 n_req=1271 n_rd=1254 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02128
n_activity=5981 dram_eff=0.2125
bk0: 89a 59224i bk1: 88a 59172i bk2: 100a 59111i bk3: 78a 59025i bk4: 86a 59189i bk5: 87a 59012i bk6: 87a 59149i bk7: 80a 59166i bk8: 77a 59556i bk9: 78a 59593i bk10: 75a 59393i bk11: 86a 59341i bk12: 70a 59317i bk13: 71a 59417i bk14: 47a 59370i bk15: 55a 59312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831629
Row_Buffer_Locality_read = 0.831738
Row_Buffer_Locality_write = 0.823529
Bank_Level_Parallism = 2.235766
Bank_Level_Parallism_Col = 1.917715
Bank_Level_Parallism_Ready = 1.702596
write_to_read_ratio_blp_rw_average = 0.015810
GrpLevelPara = 1.659360 

BW Util details:
bwutil = 0.021284 
total_CMD = 59715 
util_bw = 1271 
Wasted_Col = 1605 
Wasted_Row = 865 
Idle = 55974 

BW Util Bottlenecks: 
RCDc_limit = 1919 
RCDWRc_limit = 24 
WTRc_limit = 7 
RTWc_limit = 10 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 7 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 59715 
n_nop = 58117 
Read = 1254 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 1271 
total_req = 1271 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 1271 
Row_Bus_Util =  0.006899 
CoL_Bus_Util = 0.021284 
Either_Row_CoL_Bus_Util = 0.026760 
Issued_on_Two_Bus_Simul_Util = 0.001423 
issued_two_Eff = 0.053191 
queue_avg = 0.238248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.238248
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58170 n_act=208 n_pre=192 n_ref_event=0 n_req=1236 n_rd=1226 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.0207
n_activity=6006 dram_eff=0.2058
bk0: 83a 59288i bk1: 80a 59155i bk2: 59a 59342i bk3: 100a 59018i bk4: 86a 59148i bk5: 98a 59072i bk6: 83a 59175i bk7: 66a 58987i bk8: 92a 59519i bk9: 85a 59534i bk10: 79a 59348i bk11: 87a 59234i bk12: 64a 59414i bk13: 74a 59269i bk14: 50a 59388i bk15: 40a 59466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831715
Row_Buffer_Locality_read = 0.832790
Row_Buffer_Locality_write = 0.700000
Bank_Level_Parallism = 2.211912
Bank_Level_Parallism_Col = 1.984258
Bank_Level_Parallism_Ready = 1.773463
write_to_read_ratio_blp_rw_average = 0.012744
GrpLevelPara = 1.657421 

BW Util details:
bwutil = 0.020698 
total_CMD = 59715 
util_bw = 1236 
Wasted_Col = 1528 
Wasted_Row = 997 
Idle = 55954 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 26 
WTRc_limit = 4 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 4 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59715 
n_nop = 58170 
Read = 1226 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1236 
total_req = 1236 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1236 
Row_Bus_Util =  0.006698 
CoL_Bus_Util = 0.020698 
Either_Row_CoL_Bus_Util = 0.025873 
Issued_on_Two_Bus_Simul_Util = 0.001524 
issued_two_Eff = 0.058900 
queue_avg = 0.273935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.273935
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58104 n_act=217 n_pre=201 n_ref_event=0 n_req=1285 n_rd=1269 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02159
n_activity=5957 dram_eff=0.2164
bk0: 79a 59248i bk1: 73a 59223i bk2: 85a 59107i bk3: 95a 59153i bk4: 81a 59205i bk5: 78a 59088i bk6: 92a 59206i bk7: 91a 59016i bk8: 81a 59541i bk9: 82a 59549i bk10: 82a 59364i bk11: 81a 59346i bk12: 83a 59236i bk13: 82a 59300i bk14: 53a 59301i bk15: 51a 59405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831128
Row_Buffer_Locality_read = 0.831363
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 2.173364
Bank_Level_Parallism_Col = 1.882975
Bank_Level_Parallism_Ready = 1.646237
write_to_read_ratio_blp_rw_average = 0.028081
GrpLevelPara = 1.635178 

BW Util details:
bwutil = 0.021586 
total_CMD = 59715 
util_bw = 1289 
Wasted_Col = 1649 
Wasted_Row = 944 
Idle = 55833 

BW Util Bottlenecks: 
RCDc_limit = 1889 
RCDWRc_limit = 27 
WTRc_limit = 10 
RTWc_limit = 52 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 10 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 59715 
n_nop = 58104 
Read = 1269 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1285 
total_req = 1289 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1289 
Row_Bus_Util =  0.007000 
CoL_Bus_Util = 0.021586 
Either_Row_CoL_Bus_Util = 0.026978 
Issued_on_Two_Bus_Simul_Util = 0.001608 
issued_two_Eff = 0.059590 
queue_avg = 0.314929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.314929
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58034 n_act=224 n_pre=208 n_ref_event=0 n_req=1347 n_rd=1320 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02259
n_activity=6225 dram_eff=0.2167
bk0: 85a 59177i bk1: 82a 59197i bk2: 84a 59169i bk3: 95a 59094i bk4: 90a 59116i bk5: 84a 59232i bk6: 97a 58898i bk7: 83a 59085i bk8: 97a 59434i bk9: 83a 59474i bk10: 82a 59309i bk11: 81a 59367i bk12: 84a 59292i bk13: 83a 59275i bk14: 54a 59315i bk15: 56a 59363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833705
Row_Buffer_Locality_read = 0.834091
Row_Buffer_Locality_write = 0.814815
Bank_Level_Parallism = 2.275373
Bank_Level_Parallism_Col = 2.020762
Bank_Level_Parallism_Ready = 1.811712
write_to_read_ratio_blp_rw_average = 0.050998
GrpLevelPara = 1.656229 

BW Util details:
bwutil = 0.022591 
total_CMD = 59715 
util_bw = 1349 
Wasted_Col = 1684 
Wasted_Row = 918 
Idle = 55764 

BW Util Bottlenecks: 
RCDc_limit = 1883 
RCDWRc_limit = 37 
WTRc_limit = 29 
RTWc_limit = 125 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 26 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 59715 
n_nop = 58034 
Read = 1320 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 1347 
total_req = 1349 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1349 
Row_Bus_Util =  0.007234 
CoL_Bus_Util = 0.022591 
Either_Row_CoL_Bus_Util = 0.028150 
Issued_on_Two_Bus_Simul_Util = 0.001675 
issued_two_Eff = 0.059488 
queue_avg = 0.261124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.261124
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58099 n_act=234 n_pre=218 n_ref_event=0 n_req=1240 n_rd=1226 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.0208
n_activity=6272 dram_eff=0.198
bk0: 78a 59087i bk1: 75a 59209i bk2: 75a 59319i bk3: 75a 59334i bk4: 75a 59213i bk5: 82a 59147i bk6: 89a 59051i bk7: 95a 58887i bk8: 84a 59569i bk9: 94a 59493i bk10: 78a 59349i bk11: 79a 59322i bk12: 74a 59327i bk13: 70a 59264i bk14: 46a 59427i bk15: 57a 59290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811290
Row_Buffer_Locality_read = 0.813214
Row_Buffer_Locality_write = 0.642857
Bank_Level_Parallism = 2.032946
Bank_Level_Parallism_Col = 1.745516
Bank_Level_Parallism_Ready = 1.506441
write_to_read_ratio_blp_rw_average = 0.027862
GrpLevelPara = 1.565482 

BW Util details:
bwutil = 0.020799 
total_CMD = 59715 
util_bw = 1242 
Wasted_Col = 1821 
Wasted_Row = 1065 
Idle = 55587 

BW Util Bottlenecks: 
RCDc_limit = 2098 
RCDWRc_limit = 42 
WTRc_limit = 16 
RTWc_limit = 72 
CCDLc_limit = 211 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 15 
RTWc_limit_alone = 71 

Commands details: 
total_CMD = 59715 
n_nop = 58099 
Read = 1226 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 1240 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 1242 
Row_Bus_Util =  0.007569 
CoL_Bus_Util = 0.020799 
Either_Row_CoL_Bus_Util = 0.027062 
Issued_on_Two_Bus_Simul_Util = 0.001306 
issued_two_Eff = 0.048267 
queue_avg = 0.200234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.200234
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58126 n_act=216 n_pre=200 n_ref_event=0 n_req=1263 n_rd=1250 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02115
n_activity=5966 dram_eff=0.2117
bk0: 78a 59341i bk1: 96a 58990i bk2: 80a 59251i bk3: 91a 59148i bk4: 86a 59215i bk5: 78a 58977i bk6: 88a 59094i bk7: 76a 59128i bk8: 92a 59510i bk9: 81a 59508i bk10: 85a 59284i bk11: 81a 59348i bk12: 65a 59349i bk13: 75a 59254i bk14: 46a 59423i bk15: 52a 59287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828979
Row_Buffer_Locality_read = 0.829600
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 2.267476
Bank_Level_Parallism_Col = 2.042001
Bank_Level_Parallism_Ready = 1.866192
write_to_read_ratio_blp_rw_average = 0.012418
GrpLevelPara = 1.647188 

BW Util details:
bwutil = 0.021150 
total_CMD = 59715 
util_bw = 1263 
Wasted_Col = 1574 
Wasted_Row = 954 
Idle = 55924 

BW Util Bottlenecks: 
RCDc_limit = 1893 
RCDWRc_limit = 27 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 4 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59715 
n_nop = 58126 
Read = 1250 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1263 
total_req = 1263 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1263 
Row_Bus_Util =  0.006966 
CoL_Bus_Util = 0.021150 
Either_Row_CoL_Bus_Util = 0.026610 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.056639 
queue_avg = 0.294884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.294884
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58067 n_act=225 n_pre=209 n_ref_event=0 n_req=1303 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02182
n_activity=6265 dram_eff=0.208
bk0: 89a 59147i bk1: 80a 59324i bk2: 89a 59096i bk3: 87a 59166i bk4: 94a 59057i bk5: 91a 59073i bk6: 90a 59050i bk7: 95a 59167i bk8: 94a 59481i bk9: 94a 59468i bk10: 79a 59453i bk11: 73a 59428i bk12: 66a 59236i bk13: 74a 59361i bk14: 53a 59192i bk15: 46a 59439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827322
Row_Buffer_Locality_read = 0.829985
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 2.041518
Bank_Level_Parallism_Col = 1.812710
Bank_Level_Parallism_Ready = 1.654643
write_to_read_ratio_blp_rw_average = 0.016812
GrpLevelPara = 1.595158 

BW Util details:
bwutil = 0.021820 
total_CMD = 59715 
util_bw = 1303 
Wasted_Col = 1784 
Wasted_Row = 1128 
Idle = 55500 

BW Util Bottlenecks: 
RCDc_limit = 1972 
RCDWRc_limit = 45 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59715 
n_nop = 58067 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 1303 
total_req = 1303 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1303 
Row_Bus_Util =  0.007268 
CoL_Bus_Util = 0.021820 
Either_Row_CoL_Bus_Util = 0.027598 
Issued_on_Two_Bus_Simul_Util = 0.001490 
issued_two_Eff = 0.054005 
queue_avg = 0.254358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.254358
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58118 n_act=220 n_pre=204 n_ref_event=0 n_req=1260 n_rd=1226 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02117
n_activity=5835 dram_eff=0.2166
bk0: 83a 59234i bk1: 70a 59384i bk2: 87a 59239i bk3: 75a 59216i bk4: 75a 59177i bk5: 82a 59066i bk6: 86a 59205i bk7: 93a 58869i bk8: 90a 59523i bk9: 80a 59483i bk10: 89a 59288i bk11: 74a 59403i bk12: 76a 59208i bk13: 72a 59271i bk14: 47a 59245i bk15: 47a 59407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825397
Row_Buffer_Locality_read = 0.825449
Row_Buffer_Locality_write = 0.823529
Bank_Level_Parallism = 2.222746
Bank_Level_Parallism_Col = 1.884001
Bank_Level_Parallism_Ready = 1.639241
write_to_read_ratio_blp_rw_average = 0.035887
GrpLevelPara = 1.616885 

BW Util details:
bwutil = 0.021167 
total_CMD = 59715 
util_bw = 1264 
Wasted_Col = 1653 
Wasted_Row = 899 
Idle = 55899 

BW Util Bottlenecks: 
RCDc_limit = 1945 
RCDWRc_limit = 53 
WTRc_limit = 15 
RTWc_limit = 36 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 15 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 59715 
n_nop = 58118 
Read = 1226 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 1260 
total_req = 1264 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 1264 
Row_Bus_Util =  0.007100 
CoL_Bus_Util = 0.021167 
Either_Row_CoL_Bus_Util = 0.026744 
Issued_on_Two_Bus_Simul_Util = 0.001524 
issued_two_Eff = 0.056982 
queue_avg = 0.245667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.245667
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59715 n_nop=58156 n_act=217 n_pre=201 n_ref_event=0 n_req=1234 n_rd=1225 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.0207
n_activity=6105 dram_eff=0.2025
bk0: 86a 59008i bk1: 69a 59394i bk2: 79a 59228i bk3: 80a 59163i bk4: 69a 59229i bk5: 77a 59118i bk6: 93a 59195i bk7: 76a 59165i bk8: 99a 59501i bk9: 83a 59510i bk10: 77a 59197i bk11: 76a 59390i bk12: 78a 59349i bk13: 79a 59342i bk14: 47a 59427i bk15: 57a 59434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824149
Row_Buffer_Locality_read = 0.826122
Row_Buffer_Locality_write = 0.555556
Bank_Level_Parallism = 2.106037
Bank_Level_Parallism_Col = 1.746004
Bank_Level_Parallism_Ready = 1.440938
write_to_read_ratio_blp_rw_average = 0.027827
GrpLevelPara = 1.576199 

BW Util details:
bwutil = 0.020698 
total_CMD = 59715 
util_bw = 1236 
Wasted_Col = 1674 
Wasted_Row = 900 
Idle = 55905 

BW Util Bottlenecks: 
RCDc_limit = 1903 
RCDWRc_limit = 34 
WTRc_limit = 10 
RTWc_limit = 47 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 10 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 59715 
n_nop = 58156 
Read = 1225 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1234 
total_req = 1236 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1236 
Row_Bus_Util =  0.007000 
CoL_Bus_Util = 0.020698 
Either_Row_CoL_Bus_Util = 0.026107 
Issued_on_Two_Bus_Simul_Util = 0.001591 
issued_two_Eff = 0.060936 
queue_avg = 0.230662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.230662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2506, Miss = 1073, Miss_rate = 0.428, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2506, Miss = 1070, Miss_rate = 0.427, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 2552, Miss = 1086, Miss_rate = 0.426, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 2682, Miss = 1170, Miss_rate = 0.436, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 2594, Miss = 1112, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2543, Miss = 1062, Miss_rate = 0.418, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2471, Miss = 1048, Miss_rate = 0.424, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2534, Miss = 1136, Miss_rate = 0.448, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2466, Miss = 1055, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2497, Miss = 1039, Miss_rate = 0.416, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2523, Miss = 1104, Miss_rate = 0.438, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 2481, Miss = 1051, Miss_rate = 0.424, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 2465, Miss = 1090, Miss_rate = 0.442, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 2456, Miss = 1113, Miss_rate = 0.453, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 2448, Miss = 1057, Miss_rate = 0.432, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 2538, Miss = 1092, Miss_rate = 0.430, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 2519, Miss = 1078, Miss_rate = 0.428, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 2472, Miss = 1118, Miss_rate = 0.452, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 2515, Miss = 1025, Miss_rate = 0.408, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 2504, Miss = 1076, Miss_rate = 0.430, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 2434, Miss = 1067, Miss_rate = 0.438, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 2496, Miss = 1107, Miss_rate = 0.444, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 2517, Miss = 1084, Miss_rate = 0.431, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 2560, Miss = 1084, Miss_rate = 0.423, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 2546, Miss = 1072, Miss_rate = 0.421, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 2409, Miss = 1044, Miss_rate = 0.433, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 2525, Miss = 1061, Miss_rate = 0.420, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 2422, Miss = 1040, Miss_rate = 0.429, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 2491, Miss = 1099, Miss_rate = 0.441, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 2569, Miss = 1098, Miss_rate = 0.427, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 2481, Miss = 1031, Miss_rate = 0.416, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 2519, Miss = 1088, Miss_rate = 0.432, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 2496, Miss = 1110, Miss_rate = 0.445, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[33]: Access = 2570, Miss = 1116, Miss_rate = 0.434, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 2455, Miss = 1066, Miss_rate = 0.434, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 2523, Miss = 1055, Miss_rate = 0.418, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 2466, Miss = 1090, Miss_rate = 0.442, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 2474, Miss = 1057, Miss_rate = 0.427, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 2503, Miss = 1042, Miss_rate = 0.416, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 2506, Miss = 1074, Miss_rate = 0.429, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 2533, Miss = 1101, Miss_rate = 0.435, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 2540, Miss = 1113, Miss_rate = 0.438, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 2502, Miss = 1091, Miss_rate = 0.436, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 2585, Miss = 1094, Miss_rate = 0.423, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 2540, Miss = 1068, Miss_rate = 0.420, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 2464, Miss = 1074, Miss_rate = 0.436, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 2535, Miss = 1096, Miss_rate = 0.432, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 2475, Miss = 1069, Miss_rate = 0.432, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 2546, Miss = 1071, Miss_rate = 0.421, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 2401, Miss = 1089, Miss_rate = 0.454, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 2443, Miss = 1081, Miss_rate = 0.442, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 2567, Miss = 1102, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 2562, Miss = 1148, Miss_rate = 0.448, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 2584, Miss = 1108, Miss_rate = 0.429, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 2403, Miss = 1030, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 2446, Miss = 1059, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2482, Miss = 1082, Miss_rate = 0.436, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 2540, Miss = 1061, Miss_rate = 0.418, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 2435, Miss = 1072, Miss_rate = 0.440, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 2445, Miss = 1082, Miss_rate = 0.443, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 2532, Miss = 1107, Miss_rate = 0.437, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 2598, Miss = 1045, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2445, Miss = 1035, Miss_rate = 0.423, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 2438, Miss = 1035, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 160275
L2_total_cache_misses = 69053
L2_total_cache_miss_rate = 0.4308
L2_total_cache_pending_hits = 285
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 985
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 23621
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 5447
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130222
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 30053
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=130222
icnt_total_pkts_simt_to_mem=160275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155903
Req_Network_cycles = 101657
Req_Network_injected_packets_per_cycle =       1.5336 
Req_Network_conflicts_per_cycle =       0.3639
Req_Network_conflicts_per_cycle_util =       2.4756
Req_Bank_Level_Parallism =      10.4339
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0576
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0240

Reply_Network_injected_packets_num = 130222
Reply_Network_cycles = 101657
Reply_Network_injected_packets_per_cycle =        1.2810
Reply_Network_conflicts_per_cycle =        0.3246
Reply_Network_conflicts_per_cycle_util =       2.2580
Reply_Bank_Level_Parallism =       8.9108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0219
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0160
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 103054 (inst/sec)
gpgpu_simulation_rate = 1093 (cycle/sec)
gpgpu_silicon_slowdown = 1323879x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5766
gpu_sim_insn = 1165494
gpu_ipc =     202.1322
gpu_tot_sim_cycle = 107423
gpu_tot_sim_insn = 10749602
gpu_tot_ipc =     100.0680
gpu_tot_issued_cta = 1536
gpu_occupancy = 31.7468% 
gpu_tot_occupancy = 20.0499% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3552
partiton_level_parallism_total  =       1.4704
partiton_level_parallism_util =      16.6504
partiton_level_parallism_util_total  =      10.4846
L2_BW  =      16.4465 GB/Sec
L2_BW_total  =      57.0141 GB/Sec
gpu_total_sim_rate=110820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8783, Miss = 4244, Miss_rate = 0.483, Pending_hits = 35, Reservation_fails = 154
	L1D_cache_core[1]: Access = 8503, Miss = 4106, Miss_rate = 0.483, Pending_hits = 24, Reservation_fails = 137
	L1D_cache_core[2]: Access = 7167, Miss = 3460, Miss_rate = 0.483, Pending_hits = 23, Reservation_fails = 109
	L1D_cache_core[3]: Access = 7670, Miss = 3717, Miss_rate = 0.485, Pending_hits = 23, Reservation_fails = 24
	L1D_cache_core[4]: Access = 7449, Miss = 3625, Miss_rate = 0.487, Pending_hits = 32, Reservation_fails = 139
	L1D_cache_core[5]: Access = 7185, Miss = 3465, Miss_rate = 0.482, Pending_hits = 17, Reservation_fails = 16
	L1D_cache_core[6]: Access = 7834, Miss = 3828, Miss_rate = 0.489, Pending_hits = 31, Reservation_fails = 50
	L1D_cache_core[7]: Access = 8052, Miss = 3933, Miss_rate = 0.488, Pending_hits = 26, Reservation_fails = 49
	L1D_cache_core[8]: Access = 7636, Miss = 3761, Miss_rate = 0.493, Pending_hits = 20, Reservation_fails = 39
	L1D_cache_core[9]: Access = 7571, Miss = 3727, Miss_rate = 0.492, Pending_hits = 22, Reservation_fails = 57
	L1D_cache_core[10]: Access = 7625, Miss = 3736, Miss_rate = 0.490, Pending_hits = 26, Reservation_fails = 71
	L1D_cache_core[11]: Access = 8980, Miss = 4392, Miss_rate = 0.489, Pending_hits = 33, Reservation_fails = 130
	L1D_cache_core[12]: Access = 7504, Miss = 3639, Miss_rate = 0.485, Pending_hits = 27, Reservation_fails = 136
	L1D_cache_core[13]: Access = 7405, Miss = 3573, Miss_rate = 0.483, Pending_hits = 17, Reservation_fails = 37
	L1D_cache_core[14]: Access = 7987, Miss = 3804, Miss_rate = 0.476, Pending_hits = 21, Reservation_fails = 116
	L1D_cache_core[15]: Access = 7310, Miss = 3519, Miss_rate = 0.481, Pending_hits = 20, Reservation_fails = 26
	L1D_cache_core[16]: Access = 7609, Miss = 3745, Miss_rate = 0.492, Pending_hits = 20, Reservation_fails = 103
	L1D_cache_core[17]: Access = 7847, Miss = 3823, Miss_rate = 0.487, Pending_hits = 16, Reservation_fails = 37
	L1D_cache_core[18]: Access = 7637, Miss = 3715, Miss_rate = 0.486, Pending_hits = 18, Reservation_fails = 13
	L1D_cache_core[19]: Access = 7469, Miss = 3634, Miss_rate = 0.487, Pending_hits = 18, Reservation_fails = 67
	L1D_cache_core[20]: Access = 7430, Miss = 3599, Miss_rate = 0.484, Pending_hits = 28, Reservation_fails = 27
	L1D_cache_core[21]: Access = 7730, Miss = 3731, Miss_rate = 0.483, Pending_hits = 25, Reservation_fails = 52
	L1D_cache_core[22]: Access = 7926, Miss = 3879, Miss_rate = 0.489, Pending_hits = 19, Reservation_fails = 142
	L1D_cache_core[23]: Access = 6645, Miss = 3244, Miss_rate = 0.488, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7353, Miss = 3573, Miss_rate = 0.486, Pending_hits = 29, Reservation_fails = 86
	L1D_cache_core[25]: Access = 7710, Miss = 3777, Miss_rate = 0.490, Pending_hits = 27, Reservation_fails = 4
	L1D_cache_core[26]: Access = 7740, Miss = 3743, Miss_rate = 0.484, Pending_hits = 17, Reservation_fails = 98
	L1D_cache_core[27]: Access = 7685, Miss = 3787, Miss_rate = 0.493, Pending_hits = 18, Reservation_fails = 138
	L1D_cache_core[28]: Access = 7315, Miss = 3525, Miss_rate = 0.482, Pending_hits = 30, Reservation_fails = 99
	L1D_cache_core[29]: Access = 7486, Miss = 3598, Miss_rate = 0.481, Pending_hits = 29, Reservation_fails = 65
	L1D_cache_core[30]: Access = 8348, Miss = 3959, Miss_rate = 0.474, Pending_hits = 34, Reservation_fails = 111
	L1D_cache_core[31]: Access = 7602, Miss = 3668, Miss_rate = 0.483, Pending_hits = 20, Reservation_fails = 111
	L1D_cache_core[32]: Access = 7142, Miss = 3507, Miss_rate = 0.491, Pending_hits = 29, Reservation_fails = 66
	L1D_cache_core[33]: Access = 6668, Miss = 3324, Miss_rate = 0.499, Pending_hits = 21, Reservation_fails = 19
	L1D_cache_core[34]: Access = 6144, Miss = 3027, Miss_rate = 0.493, Pending_hits = 12, Reservation_fails = 24
	L1D_cache_core[35]: Access = 7234, Miss = 3529, Miss_rate = 0.488, Pending_hits = 25, Reservation_fails = 123
	L1D_cache_core[36]: Access = 7069, Miss = 3418, Miss_rate = 0.484, Pending_hits = 20, Reservation_fails = 94
	L1D_cache_core[37]: Access = 7235, Miss = 3550, Miss_rate = 0.491, Pending_hits = 21, Reservation_fails = 66
	L1D_cache_core[38]: Access = 7412, Miss = 3577, Miss_rate = 0.483, Pending_hits = 41, Reservation_fails = 130
	L1D_cache_core[39]: Access = 6625, Miss = 3261, Miss_rate = 0.492, Pending_hits = 16, Reservation_fails = 59
	L1D_cache_core[40]: Access = 6763, Miss = 3343, Miss_rate = 0.494, Pending_hits = 23, Reservation_fails = 31
	L1D_cache_core[41]: Access = 7287, Miss = 3554, Miss_rate = 0.488, Pending_hits = 29, Reservation_fails = 168
	L1D_cache_core[42]: Access = 6525, Miss = 3237, Miss_rate = 0.496, Pending_hits = 19, Reservation_fails = 31
	L1D_cache_core[43]: Access = 7749, Miss = 3842, Miss_rate = 0.496, Pending_hits = 26, Reservation_fails = 170
	L1D_cache_core[44]: Access = 6681, Miss = 3214, Miss_rate = 0.481, Pending_hits = 13, Reservation_fails = 25
	L1D_cache_core[45]: Access = 6956, Miss = 3429, Miss_rate = 0.493, Pending_hits = 24, Reservation_fails = 79
	L1D_cache_core[46]: Access = 6755, Miss = 3300, Miss_rate = 0.489, Pending_hits = 24, Reservation_fails = 131
	L1D_cache_core[47]: Access = 6972, Miss = 3396, Miss_rate = 0.487, Pending_hits = 21, Reservation_fails = 101
	L1D_cache_core[48]: Access = 4714, Miss = 2418, Miss_rate = 0.513, Pending_hits = 5, Reservation_fails = 16
	L1D_cache_core[49]: Access = 5098, Miss = 2576, Miss_rate = 0.505, Pending_hits = 7, Reservation_fails = 33
	L1D_cache_core[50]: Access = 4454, Miss = 2273, Miss_rate = 0.510, Pending_hits = 10, Reservation_fails = 22
	L1D_cache_core[51]: Access = 4265, Miss = 2200, Miss_rate = 0.516, Pending_hits = 5, Reservation_fails = 38
	L1D_cache_core[52]: Access = 4434, Miss = 2280, Miss_rate = 0.514, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3795, Miss = 2016, Miss_rate = 0.531, Pending_hits = 8, Reservation_fails = 12
	L1D_cache_core[54]: Access = 4240, Miss = 2226, Miss_rate = 0.525, Pending_hits = 3, Reservation_fails = 15
	L1D_cache_core[55]: Access = 4437, Miss = 2283, Miss_rate = 0.515, Pending_hits = 3, Reservation_fails = 21
	L1D_cache_core[56]: Access = 4318, Miss = 2245, Miss_rate = 0.520, Pending_hits = 3, Reservation_fails = 11
	L1D_cache_core[57]: Access = 4286, Miss = 2221, Miss_rate = 0.518, Pending_hits = 5, Reservation_fails = 27
	L1D_cache_core[58]: Access = 3852, Miss = 2003, Miss_rate = 0.520, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3785, Miss = 1971, Miss_rate = 0.521, Pending_hits = 3, Reservation_fails = 12
	L1D_cache_core[60]: Access = 4186, Miss = 2136, Miss_rate = 0.510, Pending_hits = 4, Reservation_fails = 22
	L1D_cache_core[61]: Access = 5365, Miss = 2698, Miss_rate = 0.503, Pending_hits = 7, Reservation_fails = 43
	L1D_cache_core[62]: Access = 4457, Miss = 2320, Miss_rate = 0.521, Pending_hits = 6, Reservation_fails = 33
	L1D_cache_core[63]: Access = 4252, Miss = 2215, Miss_rate = 0.521, Pending_hits = 5, Reservation_fails = 7
	L1D_cache_core[64]: Access = 4606, Miss = 2395, Miss_rate = 0.520, Pending_hits = 11, Reservation_fails = 21
	L1D_cache_core[65]: Access = 5163, Miss = 2604, Miss_rate = 0.504, Pending_hits = 6, Reservation_fails = 27
	L1D_cache_core[66]: Access = 4931, Miss = 2469, Miss_rate = 0.501, Pending_hits = 5, Reservation_fails = 32
	L1D_cache_core[67]: Access = 5421, Miss = 2785, Miss_rate = 0.514, Pending_hits = 11, Reservation_fails = 35
	L1D_cache_core[68]: Access = 4690, Miss = 2353, Miss_rate = 0.502, Pending_hits = 11, Reservation_fails = 24
	L1D_cache_core[69]: Access = 4089, Miss = 2129, Miss_rate = 0.521, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[70]: Access = 5525, Miss = 2784, Miss_rate = 0.504, Pending_hits = 7, Reservation_fails = 38
	L1D_cache_core[71]: Access = 5311, Miss = 2667, Miss_rate = 0.502, Pending_hits = 8, Reservation_fails = 30
	L1D_cache_core[72]: Access = 5048, Miss = 2578, Miss_rate = 0.511, Pending_hits = 3, Reservation_fails = 21
	L1D_cache_core[73]: Access = 4957, Miss = 2531, Miss_rate = 0.511, Pending_hits = 8, Reservation_fails = 12
	L1D_cache_core[74]: Access = 5305, Miss = 2696, Miss_rate = 0.508, Pending_hits = 1, Reservation_fails = 23
	L1D_cache_core[75]: Access = 4880, Miss = 2499, Miss_rate = 0.512, Pending_hits = 5, Reservation_fails = 7
	L1D_cache_core[76]: Access = 4759, Miss = 2426, Miss_rate = 0.510, Pending_hits = 7, Reservation_fails = 7
	L1D_cache_core[77]: Access = 4541, Miss = 2342, Miss_rate = 0.516, Pending_hits = 3, Reservation_fails = 15
	L1D_cache_core[78]: Access = 6037, Miss = 3005, Miss_rate = 0.498, Pending_hits = 11, Reservation_fails = 57
	L1D_cache_core[79]: Access = 4535, Miss = 2328, Miss_rate = 0.513, Pending_hits = 9, Reservation_fails = 2
	L1D_total_cache_accesses = 507146
	L1D_total_cache_misses = 250709
	L1D_total_cache_miss_rate = 0.4944
	L1D_total_cache_pending_hits = 1316
	L1D_total_cache_reservation_fails = 4423
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.067
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 360327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 146819

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4418
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
845, 575, 765, 583, 643, 436, 474, 428, 466, 583, 705, 632, 443, 768, 655, 799, 528, 529, 689, 939, 767, 676, 675, 431, 829, 696, 482, 638, 360, 348, 651, 288, 
gpgpu_n_tot_thrd_icount = 10749602
gpgpu_n_tot_w_icount = 1195379
gpgpu_n_stall_shd_mem = 71545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 132270
gpgpu_n_mem_write_global = 25681
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3409
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:409399	W0_Idle:1857098	W0_Scoreboard:4472106	W1:358426	W2:156027	W3:98725	W4:76085	W5:56910	W6:33323	W7:21250	W8:10865	W9:5362	W10:2918	W11:2254	W12:2083	W13:3210	W14:3617	W15:4677	W16:4592	W17:4192	W18:3257	W19:2006	W20:1459	W21:750	W22:451	W23:289	W24:270	W25:398	W26:563	W27:820	W28:854	W29:776	W30:1132	W31:2165	W32:248907
single_issue_nums: WS0:297463	WS1:298535	WS2:298262	WS3:301119	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1058160 {8:132270,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 1167144 {40:22611,72:2262,104:314,136:494,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5290800 {40:132270,}
maxmflatency = 986 
max_icnt2mem_latency = 199 
maxmrqlatency = 396 
max_icnt2sh_latency = 62 
averagemflatency = 249 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 3 
mrq_lat_table:4876 	14381 	2647 	3708 	4901 	7644 	3316 	524 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	90397 	37999 	3874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9004 	12577 	3663 	121420 	6168 	4144 	975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	115222 	10388 	3676 	2454 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        30        27        21        33        28        20        30        64        64        26        15        33        28        17        16 
dram[1]:        25        31        28        31        23        34        24        22        64        64        25        17        25        34        15        14 
dram[2]:        24        30        26        31        33        36        26        28        64        64        26        20        32        24        14        15 
dram[3]:        31        32        27        26        30        42        26        33        64        64        14        27        30        35        17        22 
dram[4]:        28        29        22        24        20        27        31        34        64        64        21        23        24        19        10        11 
dram[5]:        26        29        20        22        28        21        22        26        64        64        21        24        28        20        15        18 
dram[6]:        31        32        28        26        28        28        32        29        64        64        20        20        27        35        17        17 
dram[7]:        31        23        35        22        33        26        22        33        64        64        21        24        27        20        16        15 
dram[8]:        30        24        32        28        31        30        27        25        64        64        17        17        28        29        18        11 
dram[9]:        25        27        25        21        32        31        29        20        64        64        23        37        30        31        13         9 
dram[10]:        27        24        30        20        29        36        26        30        64        64        19        21        27        27        13        16 
dram[11]:        20        29        31        34        31        30        31        30        64        64        18        13        30        26        16        12 
dram[12]:        30        29        34        25        26        19        29        26        64        64        36        25        29        28        15        18 
dram[13]:        31        33        28        24        22        30        25        26        64        64        20        16        29        19        16        14 
dram[14]:        20        31        25        30        25        24        29        25        64        64        24        19        30        27        14        17 
dram[15]:        25        27        28        26        22        26        26        30        64        64        23        25        30        34        14        11 
dram[16]:        29        29        24        23        21        30        30        21        64        64        19        17        31        28        14        10 
dram[17]:        24        27        18        26        25        23        28        23        64        64        16        20        37        25        21        14 
dram[18]:        23        31        28        27        19        20        30        30        64        64        22        21        30        35        15        16 
dram[19]:        26        23        21        28        28        32        29        29        64        64        24        31        27        24        16        18 
dram[20]:        21        33        26        26        24        34        23        28        64        64        16        20        24        26        21        18 
dram[21]:        36        33        20        21        25        27        23        35        64        64        24        22        26        22        10        15 
dram[22]:        23        22        20        26        31        27        28        19        64        64        19        23        32        24        17        15 
dram[23]:        28        29        30        20        21        27        39        23        64        64        20        21        22        32        12        14 
dram[24]:        30        29        23        35        27        34        32        26        64        64        19        21        28        26        16        15 
dram[25]:        32        29        30        27        23        32        32        36        64        64        23        24        30        31        14        12 
dram[26]:        32        27        33        28        28        25        36        26        64        64        20        24        23        32        17        14 
dram[27]:        29        30        28        23        25        31        21        31        64        64        24        21        27        23        13        18 
dram[28]:        28        33        30        32        27        23        28        30        64        64        17        23        27        28        14        13 
dram[29]:        34        35        27        28        29        29        22        22        64        64        20        19        15        31        14        12 
dram[30]:        28        25        32        29        28        31        24        25        64        64        18        23        28        31        12        12 
dram[31]:        31        32        23        24        21        18        27        23        64        64        18        22        29        27        15        20 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  4.444445  4.200000  5.562500  4.421052  5.625000  5.588235  6.846154  6.000000 22.400000 38.333332  7.500000  4.785714  7.777778  7.272727  8.333333  4.181818 
dram[1]:  5.235294  7.846154  7.200000  4.454545  5.000000  5.444445  4.500000  4.875000 23.400000 43.333332  9.000000  4.263158  6.384615  4.812500  4.166667  4.000000 
dram[2]:  4.578948  4.136364  4.750000  3.280000  4.714286  4.526316  4.526316  4.812500 22.400000 25.200001  4.941176  6.833333  6.833333  6.909091  3.727273  5.625000 
dram[3]:  4.875000  6.500000  4.947369  5.833333  7.307693  5.470588  5.133333  5.125000 38.333332 39.000000  5.500000  6.071429  4.470588  8.333333  4.800000  7.250000 
dram[4]:  4.619048  4.666667  5.000000  4.411765  5.833333  4.941176  8.000000  5.846154 23.000000 39.666668 10.500000  5.714286  5.266667  5.153846  3.769231  3.600000 
dram[5]:  4.000000  4.086957  4.882353  6.166667  7.700000  4.100000  6.166667  5.500000 34.666668 41.666668  6.818182  7.333333  5.133333  4.470588  3.923077  5.400000 
dram[6]:  5.928571  6.916667  4.500000  5.266667  5.312500  4.238095  5.750000  4.555555 38.666668 39.000000  5.000000  8.700000  5.250000  8.777778  4.000000  4.166667 
dram[7]:  5.058824  4.250000  5.705883  4.222222  4.736842  3.650000  4.722222  5.058824 36.000000 39.333332  5.055555  7.666667  4.400000  4.800000  5.777778  7.000000 
dram[8]:  4.894737  4.666667  4.866667  4.764706  4.176471  5.214286  5.933333  4.722222 43.000000 42.333332  6.357143  4.687500  6.538462  6.666667  5.090909  4.000000 
dram[9]:  4.142857  4.625000  8.000000  3.736842  4.722222  6.428571  4.333333  4.625000 41.666668 23.600000  7.250000 10.142858  5.000000  6.181818  4.090909  3.200000 
dram[10]:  3.952381  4.450000  4.136364  7.090909  4.944445  5.352941  4.933333  7.166667 38.333332 42.000000  4.764706  4.777778  4.750000  6.636364  3.818182  5.100000 
dram[11]:  4.750000  4.500000  7.416667  4.823529  5.533333  5.250000  4.380952  5.466667 41.333332 38.333332  5.285714  4.277778  6.230769  5.000000  4.250000  3.615385 
dram[12]:  4.600000  4.894737  4.333333  6.090909  4.105263  4.277778  4.526316  6.538462 37.333332 35.666668  6.750000 10.500000  5.187500  7.666667  4.454545  4.090909 
dram[13]:  5.666667  5.500000  4.055555  4.375000  4.333333  5.000000  5.437500  5.133333 37.333332 37.000000  5.000000  5.071429  6.727273  8.100000  4.600000  5.500000 
dram[14]:  4.300000  5.000000  3.761905  5.000000  4.350000  5.125000  4.650000  7.000000 23.400000 26.400000  6.333333  6.750000  5.615385  4.500000  3.923077  3.727273 
dram[15]:  4.210526  5.176471  5.000000  7.250000  5.500000  6.000000  5.625000  5.166667 21.000000 40.666668 10.000000  6.416667  6.727273  5.285714  3.461539  4.333333 
dram[16]:  4.800000  4.260870  4.789474  5.785714  5.357143  5.000000  5.210526  3.653846 35.333332 40.666668  5.333333  6.166667  5.571429  8.000000  4.700000  4.555555 
dram[17]:  3.380952  3.863636  3.700000  5.375000  3.809524  3.650000  5.625000  5.000000 24.200001 37.333332  3.842105  6.307693  9.750000  5.125000  3.444444  3.666667 
dram[18]:  3.952381  5.533333  4.333333  4.266667  4.722222  7.000000  5.294117  5.176471 37.333332 38.666668  6.750000  5.062500  6.818182  6.083333  5.222222  6.428571 
dram[19]:  4.352941  3.952381  3.947368  6.142857  3.800000  5.058824  5.200000  4.866667 35.000000 36.000000  6.357143  9.375000  4.812500  4.277778  5.444445  4.636364 
dram[20]:  3.350000  4.900000  6.900000  5.266667  6.066667  5.823529  4.722222  4.705883 24.799999 37.666668  4.941176  6.916667  4.866667  4.933333  6.200000  5.555555 
dram[21]:  4.166667  4.647059  4.764706  3.666667  4.500000  5.882353  4.105263  5.375000 38.333332 39.666668  7.636364  7.250000  4.937500  4.857143  3.583333  5.800000 
dram[22]:  5.384615  5.615385  5.285714  4.388889  6.769231  3.772727  6.714286  4.111111 41.000000 37.666668  6.166667  7.250000  5.384615  5.500000  5.000000  3.538461 
dram[23]:  5.933333  5.500000  5.000000  3.714286  6.615385  4.833333  5.437500  5.000000 35.666668 35.000000  7.500000  6.615385  5.214286  7.100000  3.916667  3.928571 
dram[24]:  5.928571  4.705883  4.916667  4.545455  5.375000  5.157895  5.533333  4.125000 39.333332 38.000000  6.583333  5.437500  6.000000  5.285714  5.000000  5.000000 
dram[25]:  5.266667  4.294117  4.473684  5.277778  5.062500  4.588235  6.571429  6.500000 37.000000 37.333332  6.833333  6.750000  4.941176  5.600000  3.785714  4.250000 
dram[26]:  5.000000  4.823529  5.600000  5.277778  6.000000  7.000000  4.041667  5.533333 25.000000 42.000000  5.466667  6.750000  5.800000  5.800000  4.153846  4.307693 
dram[27]:  3.714286  4.411765  5.769231  5.769231  4.411765  4.823529  4.238095  4.130435 38.000000 24.799999  5.571429  5.642857  6.500000  4.294117  4.181818  3.562500 
dram[28]:  6.500000  4.571429  5.333333  5.687500  6.142857  3.714286  5.176471  5.428571 39.000000 21.200001  6.071429  8.100000  4.928571  5.000000  4.181818  3.466667 
dram[29]:  4.944445  6.666667  4.238095  6.214286  4.947369  4.333333  4.736842  7.307693 25.400000 16.285715  9.875000  7.300000  3.941176  5.769231  2.789474  4.600000 
dram[30]:  5.928571  5.833333  5.437500  5.000000  5.000000  4.100000  6.142857  4.043478 42.666668 23.799999  6.357143  7.400000  5.312500  4.687500  2.937500  4.272727 
dram[31]:  3.583333  6.272727  4.647059  4.705883  4.600000  4.277778  5.812500  4.750000 25.200001 22.400000  4.277778  6.909091  6.153846  6.583333  4.700000  5.700000 
average row locality = 42026/6976 = 6.024369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        84        89        84        90        95        89        78       107       104        75        67        65        76        50        46 
dram[1]:        88       102        72        98        80        98        81        78       109       114        90        81        77        75        50        52 
dram[2]:        87        91        76        82        99        86        86        77       103       114        84        82        74        69        41        45 
dram[3]:        78        91        94        70        95        93        77        82       107       108        77        85        76        73        48        58 
dram[4]:        95        84        70        75        70        84        80        76       107       110        84        80        76        63        49        36 
dram[5]:        72        94        83        74        77        82        74        88       103       119        75        88        76        75        51        54 
dram[6]:        83        83        81        79        85        89        92        82       110       111        80        87        79        75        48        50 
dram[7]:        86        85        97        76        90        73        85        86       104       114        91        92        65        71        52        42 
dram[8]:        93        84        73        81        71        73        89        85       112       120        89        75        80        78        56        48 
dram[9]:        87        74        88        71        85        90        78        74       116       109        87        71        73        65        45        48 
dram[10]:        82        89        91        78        89        91        74        86       106       111        81        86        74        71        42        51 
dram[11]:        76        63        89        82        83        84        92        82       114       106        74        77        77        73        51        47 
dram[12]:        92        93        91        67        78        77        86        85       107       103        81        84        81        69        49        45 
dram[13]:        85        88        73        70        91        80        87        77       109       109        85        71        73        81        46        44 
dram[14]:        86       115        79        95        87        82        93        77       105       121        76        81        67        85        51        41 
dram[15]:        80        88        75        87        88        78        90        93        99       115        80        77        70        73        45        39 
dram[16]:        95        98        91        81        75        85        99        95        95       116        80        74        75        71        47        41 
dram[17]:        71        84        74        86        80        73        90        70       112       103        73        82        74        79        62        44 
dram[18]:        83        83        91        64        85        70        90        88       102       109        81        81        75        73        47        45 
dram[19]:        74        83        75        86        76        86        78        73       104       103        89        75        77        76        49        51 
dram[20]:        67        98        69        79        91        99        85        80       114       105        84        83        71        72        62        50 
dram[21]:        75        79        81        77        90       100        78        86       113       117        84        87        78        67        43        58 
dram[22]:        70        73        74        79        88        83        94        74       121       110        74        87        69        82        50        46 
dram[23]:        89        88       100        78        86        87        87        80        97        98        75        86        70        71        47        55 
dram[24]:        83        80        59       100        86        98        83        66       112       109        79        87        64        74        50        40 
dram[25]:        79        73        85        95        81        78        92        91       105       102        82        81        83        82        53        51 
dram[26]:        85        82        84        95        90        84        97        83       117       107        82        81        84        83        54        56 
dram[27]:        78        75        75        75        75        82        89        95       112       118        78        79        74        70        46        57 
dram[28]:        78        96        80        91        86        78        88        76       112        97        85        81        65        75        46        52 
dram[29]:        89        80        89        87        94        91        90        95       122       110        79        73        66        74        53        46 
dram[30]:        83        70        87        75        75        82        86        93       114       104        89        74        76        72        47        47 
dram[31]:        86        69        79        80        69        77        93        76       119       107        77        76        78        79        47        57 
total dram reads = 41373
bank skew: 122/36 = 3.39
chip skew: 1364/1239 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         5        14         0         0         5         5         0         0 
dram[1]:         2         0         0         0         0         0         0         0         8        23         0         0         6         2         0         0 
dram[2]:         0         0         0         0         0         0         0         0        11        14         0         0         8         7         0         0 
dram[3]:         0         0         0         0         0         0         0         0        10        10         0         0         0         2         0         0 
dram[4]:         2         0         0         0         0         0         0         0         9         9         0         0         3         4         0         0 
dram[5]:         0         0         0         0         0         0         0         0         1         7         0         0         1         1         0         0 
dram[6]:         0         0         0         0         0         0         0         0         6         7         0         0         5         4         0         0 
dram[7]:         0         0         0         0         0         0         0         0         4         6         0         0         1         1         0         0 
dram[8]:         0         0         0         0         0         0         0         0        23        11         0         0         5         2         0         0 
dram[9]:         0         0         0         0         0         0         0         0        11        10         0         0         2         3         0         0 
dram[10]:         1         0         0         0         0         0         0         0        13        17         0         0         2         2         0         0 
dram[11]:         0         0         0         0         0         0         0         0        14        10         0         0         4         2         0         0 
dram[12]:         0         0         0         0         0         0         0         0         7         4         0         0         2         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         3         2         0         0         1         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        15        14         0         0         6         5         0         0 
dram[15]:         0         0         0         0         0         0         0         0         8         8         0         0         4         1         0         0 
dram[16]:         1         0         0         0         0         0         0         0        12         7         0         0         3         1         0         0 
dram[17]:         0         1         0         0         0         0         0         0        13        14         0         0         4         3         0         0 
dram[18]:         0         0         0         0         0         0         0         0        12         7         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         1         5         0         0         0         1         0         0 
dram[20]:         0         0         0         0         0         0         0         0        14        10         0         0         2         2         0         0 
dram[21]:         0         0         0         0         0         0         0         0         8         2         0         0         1         1         0         0 
dram[22]:         0         0         0         0         0         0         0         0         2         3         0         0         1         6         0         0 
dram[23]:         0         0         0         0         0         0         0         0        10         9         0         0         3         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         7         5         0         0         2         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         9        11         0         0         1         2         0         0 
dram[26]:         0         0         0         0         0         0         0         0         8        21         0         0         3         4         0         0 
dram[27]:         0         0         0         0         0         0         0         0         2         7         0         0         4         4         0         0 
dram[28]:         0         0         0         0         0         0         0         0         5         9         0         0         4         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         5         4         0         0         1         1         0         0 
dram[30]:         0         0         0         0         0         0         0         0        16        17         0         0         9         4         0         0 
dram[31]:         0         0         0         0         0         0         0         0         9         5         0         0         2         0         0         0 
total dram writes = 755
min_bank_accesses = 0!
chip skew: 46/6 = 7.67
average mf latency per bank:
dram[0]:        410       430       381       410       432       428       451       480       831       791      3151      3401       339       339       371       387
dram[1]:        400       419       378       426       440       452       468       448       799       703      2830      2976       350       356       369       364
dram[2]:        420       420       396       424       462       470       476       506       814       737      3023      2871       322       335       360       385
dram[3]:        430       418       400       403       448       458       488       527       795       790      2947      2755       356       350       368       364
dram[4]:        404       414       387       414       408       420       462       483       814       790      2782      2926       352       364       367       377
dram[5]:        424       408       394       402       423       416       464       447       892       766      3079      2667       360       375       387       383
dram[6]:        428       415       396       399       414       435       500       474       810       801      2746      2572       339       353       363       365
dram[7]:        452       432       394       417       422       431       452       495       853       779      2662      2514       355       364       367       370
dram[8]:        394       403       438       440       459       473       460       464       721       731      2621      2976       356       363       365       367
dram[9]:        402       380       422       441       444       457       469       441       752       800      2832      3219       356       355       383       393
dram[10]:        406       397       438       415       445       471       464       482       784       733      2750      2645       367       362       389       381
dram[11]:        401       413       438       435       465       472       495       560       745       799      3154      3083       339       350       377       371
dram[12]:        398       405       435       437       453       472       487       499       820       872      2760      2893       374       369       369       371
dram[13]:        426       401       434       449       435       454       467       486       850       829      2705      3319       371       375       404       376
dram[14]:        401       399       429       440       457       456       465       484       766       744      3090      2888       338       355       389       406
dram[15]:        393       407       411       421       421       455       459       476       876       779      2977      2980       366       365       376       366
dram[16]:        411       422       402       403       432       434       474       418       853       768      2916      3046       365       353       370       380
dram[17]:        418       403       393       402       419       439       457       436       754       786      3218      2783       342       361       378       371
dram[18]:        420       414       406       397       420       435       472       445       810       806      2759      2842       368       362       366       383
dram[19]:        427       415       385       400       426       442       475       455       876       837      2627      3163       364       362       360       365
dram[20]:        422       441       383       387       427       434       465       468       756       788      2743      2838       355       355       374       365
dram[21]:        439       441       388       410       411       412       445       479       777       812      2866      2697       378       373       392       364
dram[22]:        416       432       384       413       427       428       438       425       777       845      3090      2765       349       351       373       380
dram[23]:        403       431       391       410       421       440       472       460       833       845      3014      2802       343       369       369       367
dram[24]:        393       390       437       429       444       455       480       507       815       820      2799      2712       350       375       380       363
dram[25]:        404       371       415       422       446       466       468       588       798       807      2770      2868       363       365       404       369
dram[26]:        406       391       435       429       451       440       498       465       775       730      2859      2944       355       359       375       381
dram[27]:        398       382       421       403       428       450       422       473       812       758      2775      2905       352       345       367       358
dram[28]:        400       391       438       431       441       454       474       518       812       867      2898      2857       339       363       366       386
dram[29]:        407       383       435       450       438       464       448       458       765       833      2755      3010       376       360       399       384
dram[30]:        402       382       412       449       453       453       443       456       740       760      2827      3230       337       343       401       382
dram[31]:        412       385       415       419       426       451       442       475       755       835      3013      2981       375       368       380       377
maximum mf latency per bank:
dram[0]:        542       576       487       560       568       614       625       638       444       464       395       379       409       429       461       458
dram[1]:        556       594       489       538       610       652       642       657       456       460       386       432       403       391       420       421
dram[2]:        552       649       506       515       636       683       665       710       415       386       395       402       390       415       429       440
dram[3]:        572       588       482       493       608       618       674       696       383       409       400       371       431       408       464       476
dram[4]:        522       498       467       547       557       561       627       632       478       449       376       420       376       395       407       426
dram[5]:        557       590       504       507       547       555       573       614       407       427       453       419       412       438       440       495
dram[6]:        537       563       576       535       591       614       734       666       403       466       423       388       404       420       401       431
dram[7]:        624       571       509       598       602       564       624       694       393       425       429       402       406       436       445       463
dram[8]:        487       531       607       580       618       674       669       704       518       429       411       421       448       443       479       421
dram[9]:        492       555       582       559       582       630       649       642       409       493       445       431       451       426       454       472
dram[10]:        539       465       609       499       596       619       636       684       403       430       422       475       413       446       452       501
dram[11]:        546       543       631       578       656       683       698       889       470       428       400       419       405       411       439       457
dram[12]:        502       549       608       579       619       591       668       722       432       426       475       467       457       434       474       462
dram[13]:        577       559       581       547       590       624       655       697       463       410       439       472       449       437       494       452
dram[14]:        514       526       533       561       620       608       644       693       466       541       445       459       507       494       459       513
dram[15]:        486       509       514       530       580       586       620       685       470       452       452       460       480       442       434       477
dram[16]:        541       580       562       499       554       587       627       610       403       390       428       372       457       433       447       441
dram[17]:        562       514       521       491       549       566       634       586       390       443       433       416       447       437       441       434
dram[18]:        509       575       481       512       553       549       637       612       403       379       402       423       389       393       420       403
dram[19]:        545       526       437       483       548       595       649       626       379       382       390       406       421       418       405       418
dram[20]:        598       566       494       510       645       631       626       627       434       371       382       392       433       414       457       417
dram[21]:        616       553       451       520       590       575       630       679       379       440       405       428       414       395       432       419
dram[22]:        550       550       466       520       536       548       627       564       423       439       382       432       382       451       454       442
dram[23]:        618       552       500       507       565       605       662       618       379       458       423       387       405       454       458       442
dram[24]:        601       472       605       619       627       639       666       719       466       450       434       422       404       413       419       390
dram[25]:        606       429       554       661       635       626       670       986       379       407       392       415       439       410       432       435
dram[26]:        586       497       579       608       636       608       721       691       424       440       421       394       423       467       460       467
dram[27]:        567       452       550       635       594       617       623       726       386       383       414       406       423       375       366       408
dram[28]:        562       472       566       617       635       776       680       841       441       469       419       452       392       448       417       449
dram[29]:        604       485       569       571       606       620       667       682       417       423       434       454       438       474       459       438
dram[30]:        514       433       546       601       605       588       665       699       426       452       451       406       459       437       461       410
dram[31]:        573       507       519       537       563       564       613       645       408       442       420       412       426       435       436       453
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61499 n_act=201 n_pre=185 n_ref_event=0 n_req=1304 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02073
n_activity=6089 dram_eff=0.2148
bk0: 80a 62604i bk1: 84a 62465i bk2: 89a 62595i bk3: 84a 62444i bk4: 90a 62569i bk5: 95a 62472i bk6: 89a 62600i bk7: 78a 62589i bk8: 107a 62840i bk9: 104a 62815i bk10: 75a 62799i bk11: 67a 62741i bk12: 65a 62824i bk13: 76a 62770i bk14: 50a 62927i bk15: 46a 62808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845859
Row_Buffer_Locality_read = 0.846755
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 2.164838
Bank_Level_Parallism_Col = 1.896527
Bank_Level_Parallism_Ready = 1.644495
write_to_read_ratio_blp_rw_average = 0.053567
GrpLevelPara = 1.627215 

BW Util details:
bwutil = 0.020728 
total_CMD = 63103 
util_bw = 1308 
Wasted_Col = 1603 
Wasted_Row = 826 
Idle = 59366 

BW Util Bottlenecks: 
RCDc_limit = 1722 
RCDWRc_limit = 45 
WTRc_limit = 27 
RTWc_limit = 109 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 242 
WTRc_limit_alone = 26 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 63103 
n_nop = 61499 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1304 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1308 
Row_Bus_Util =  0.006117 
CoL_Bus_Util = 0.020728 
Either_Row_CoL_Bus_Util = 0.025419 
Issued_on_Two_Bus_Simul_Util = 0.001426 
issued_two_Eff = 0.056110 
queue_avg = 0.240622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.240622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61378 n_act=221 n_pre=205 n_ref_event=0 n_req=1378 n_rd=1345 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02196
n_activity=6429 dram_eff=0.2156
bk0: 88a 62513i bk1: 102a 62670i bk2: 72a 62774i bk3: 98a 62395i bk4: 80a 62512i bk5: 98a 62436i bk6: 81a 62511i bk7: 78a 62497i bk8: 109a 62832i bk9: 114a 62774i bk10: 90a 62817i bk11: 81a 62558i bk12: 77a 62629i bk13: 75a 62659i bk14: 50a 62768i bk15: 52a 62739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839623
Row_Buffer_Locality_read = 0.839405
Row_Buffer_Locality_write = 0.848485
Bank_Level_Parallism = 2.110456
Bank_Level_Parallism_Col = 1.867955
Bank_Level_Parallism_Ready = 1.672439
write_to_read_ratio_blp_rw_average = 0.064681
GrpLevelPara = 1.610628 

BW Util details:
bwutil = 0.021964 
total_CMD = 63103 
util_bw = 1386 
Wasted_Col = 1820 
Wasted_Row = 1031 
Idle = 58866 

BW Util Bottlenecks: 
RCDc_limit = 1965 
RCDWRc_limit = 43 
WTRc_limit = 26 
RTWc_limit = 168 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 23 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 63103 
n_nop = 61378 
Read = 1345 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 1378 
total_req = 1386 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 1386 
Row_Bus_Util =  0.006751 
CoL_Bus_Util = 0.021964 
Either_Row_CoL_Bus_Util = 0.027336 
Issued_on_Two_Bus_Simul_Util = 0.001379 
issued_two_Eff = 0.050435 
queue_avg = 0.258419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.258419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61395 n_act=238 n_pre=222 n_ref_event=0 n_req=1332 n_rd=1296 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02117
n_activity=6751 dram_eff=0.1979
bk0: 87a 62502i bk1: 91a 62434i bk2: 76a 62604i bk3: 82a 62324i bk4: 99a 62367i bk5: 86a 62435i bk6: 86a 62475i bk7: 77a 62477i bk8: 103a 62783i bk9: 114a 62827i bk10: 84a 62656i bk11: 82a 62743i bk12: 74a 62754i bk13: 69a 62721i bk14: 41a 62833i bk15: 45a 62893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821321
Row_Buffer_Locality_read = 0.819444
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 2.080946
Bank_Level_Parallism_Col = 1.860025
Bank_Level_Parallism_Ready = 1.652695
write_to_read_ratio_blp_rw_average = 0.049312
GrpLevelPara = 1.597415 

BW Util details:
bwutil = 0.021172 
total_CMD = 63103 
util_bw = 1336 
Wasted_Col = 1950 
Wasted_Row = 1112 
Idle = 58705 

BW Util Bottlenecks: 
RCDc_limit = 2146 
RCDWRc_limit = 33 
WTRc_limit = 60 
RTWc_limit = 149 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 55 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 63103 
n_nop = 61395 
Read = 1296 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 1332 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 1336 
Row_Bus_Util =  0.007290 
CoL_Bus_Util = 0.021172 
Either_Row_CoL_Bus_Util = 0.027067 
Issued_on_Two_Bus_Simul_Util = 0.001395 
issued_two_Eff = 0.051522 
queue_avg = 0.260859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.260859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61474 n_act=200 n_pre=184 n_ref_event=0 n_req=1331 n_rd=1312 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02114
n_activity=6006 dram_eff=0.2221
bk0: 78a 62580i bk1: 91a 62609i bk2: 94a 62493i bk3: 70a 62622i bk4: 95a 62557i bk5: 93a 62460i bk6: 77a 62639i bk7: 82a 62437i bk8: 107a 62911i bk9: 108a 62877i bk10: 77a 62737i bk11: 85a 62716i bk12: 76a 62604i bk13: 73a 62813i bk14: 48a 62835i bk15: 58a 62847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849737
Row_Buffer_Locality_read = 0.849085
Row_Buffer_Locality_write = 0.894737
Bank_Level_Parallism = 2.175818
Bank_Level_Parallism_Col = 1.891549
Bank_Level_Parallism_Ready = 1.649175
write_to_read_ratio_blp_rw_average = 0.033979
GrpLevelPara = 1.617958 

BW Util details:
bwutil = 0.021140 
total_CMD = 63103 
util_bw = 1334 
Wasted_Col = 1598 
Wasted_Row = 856 
Idle = 59315 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 18 
WTRc_limit = 16 
RTWc_limit = 73 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 14 
RTWc_limit_alone = 71 

Commands details: 
total_CMD = 63103 
n_nop = 61474 
Read = 1312 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 1331 
total_req = 1334 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 1334 
Row_Bus_Util =  0.006085 
CoL_Bus_Util = 0.021140 
Either_Row_CoL_Bus_Util = 0.025815 
Issued_on_Two_Bus_Simul_Util = 0.001410 
issued_two_Eff = 0.054635 
queue_avg = 0.240100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.2401
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61510 n_act=203 n_pre=187 n_ref_event=0 n_req=1265 n_rd=1239 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02006
n_activity=6358 dram_eff=0.1991
bk0: 95a 62440i bk1: 84a 62546i bk2: 70a 62687i bk3: 75a 62537i bk4: 70a 62595i bk5: 84a 62471i bk6: 80a 62749i bk7: 76a 62619i bk8: 107a 62810i bk9: 110a 62850i bk10: 84a 62864i bk11: 80a 62701i bk12: 76a 62698i bk13: 63a 62732i bk14: 49a 62776i bk15: 36a 62836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839526
Row_Buffer_Locality_read = 0.841001
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 2.037169
Bank_Level_Parallism_Col = 1.866190
Bank_Level_Parallism_Ready = 1.594787
write_to_read_ratio_blp_rw_average = 0.050805
GrpLevelPara = 1.636136 

BW Util details:
bwutil = 0.020062 
total_CMD = 63103 
util_bw = 1266 
Wasted_Col = 1632 
Wasted_Row = 1030 
Idle = 59175 

BW Util Bottlenecks: 
RCDc_limit = 1793 
RCDWRc_limit = 54 
WTRc_limit = 48 
RTWc_limit = 126 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 44 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 63103 
n_nop = 61510 
Read = 1239 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 203 
n_pre = 187 
n_ref = 0 
n_req = 1265 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 1266 
Row_Bus_Util =  0.006180 
CoL_Bus_Util = 0.020062 
Either_Row_CoL_Bus_Util = 0.025244 
Issued_on_Two_Bus_Simul_Util = 0.000998 
issued_two_Eff = 0.039548 
queue_avg = 0.225203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.225203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61482 n_act=212 n_pre=196 n_ref_event=0 n_req=1294 n_rd=1285 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.02052
n_activity=5942 dram_eff=0.2179
bk0: 72a 62579i bk1: 94a 62392i bk2: 83a 62592i bk3: 74a 62664i bk4: 77a 62650i bk5: 82a 62361i bk6: 74a 62730i bk7: 88a 62578i bk8: 103a 62954i bk9: 119a 62825i bk10: 75a 62802i bk11: 88a 62753i bk12: 76a 62711i bk13: 75a 62618i bk14: 51a 62763i bk15: 54a 62828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836167
Row_Buffer_Locality_read = 0.838132
Row_Buffer_Locality_write = 0.555556
Bank_Level_Parallism = 2.172938
Bank_Level_Parallism_Col = 1.844429
Bank_Level_Parallism_Ready = 1.553668
write_to_read_ratio_blp_rw_average = 0.032936
GrpLevelPara = 1.594604 

BW Util details:
bwutil = 0.020522 
total_CMD = 63103 
util_bw = 1295 
Wasted_Col = 1656 
Wasted_Row = 796 
Idle = 59356 

BW Util Bottlenecks: 
RCDc_limit = 1838 
RCDWRc_limit = 35 
WTRc_limit = 10 
RTWc_limit = 72 
CCDLc_limit = 244 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 8 
RTWc_limit_alone = 70 

Commands details: 
total_CMD = 63103 
n_nop = 61482 
Read = 1285 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 1294 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 1295 
Row_Bus_Util =  0.006466 
CoL_Bus_Util = 0.020522 
Either_Row_CoL_Bus_Util = 0.025688 
Issued_on_Two_Bus_Simul_Util = 0.001299 
issued_two_Eff = 0.050586 
queue_avg = 0.202399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.202399
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61458 n_act=211 n_pre=195 n_ref_event=0 n_req=1335 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02117
n_activity=6260 dram_eff=0.2134
bk0: 83a 62646i bk1: 83a 62678i bk2: 81a 62510i bk3: 79a 62568i bk4: 85a 62541i bk5: 89a 62345i bk6: 92a 62541i bk7: 82a 62508i bk8: 110a 62894i bk9: 111a 62835i bk10: 80a 62625i bk11: 87a 62792i bk12: 79a 62626i bk13: 75a 62843i bk14: 48a 62789i bk15: 50a 62773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841948
Row_Buffer_Locality_read = 0.842466
Row_Buffer_Locality_write = 0.809524
Bank_Level_Parallism = 2.162666
Bank_Level_Parallism_Col = 1.917761
Bank_Level_Parallism_Ready = 1.675898
write_to_read_ratio_blp_rw_average = 0.045784
GrpLevelPara = 1.638908 

BW Util details:
bwutil = 0.021172 
total_CMD = 63103 
util_bw = 1336 
Wasted_Col = 1657 
Wasted_Row = 923 
Idle = 59187 

BW Util Bottlenecks: 
RCDc_limit = 1826 
RCDWRc_limit = 36 
WTRc_limit = 26 
RTWc_limit = 91 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 23 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 63103 
n_nop = 61458 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1335 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1336 
Row_Bus_Util =  0.006434 
CoL_Bus_Util = 0.021172 
Either_Row_CoL_Bus_Util = 0.026068 
Issued_on_Two_Bus_Simul_Util = 0.001537 
issued_two_Eff = 0.058967 
queue_avg = 0.243000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.243
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61449 n_act=227 n_pre=211 n_ref_event=0 n_req=1319 n_rd=1309 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.02093
n_activity=6063 dram_eff=0.2179
bk0: 86a 62573i bk1: 85a 62513i bk2: 97a 62552i bk3: 76a 62519i bk4: 90a 62486i bk5: 73a 62415i bk6: 85a 62520i bk7: 86a 62546i bk8: 104a 62900i bk9: 114a 62923i bk10: 91a 62604i bk11: 92a 62777i bk12: 65a 62709i bk13: 71a 62692i bk14: 52a 62854i bk15: 42a 62911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827900
Row_Buffer_Locality_read = 0.829641
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 2.127825
Bank_Level_Parallism_Col = 1.806353
Bank_Level_Parallism_Ready = 1.507949
write_to_read_ratio_blp_rw_average = 0.022474
GrpLevelPara = 1.588374 

BW Util details:
bwutil = 0.020934 
total_CMD = 63103 
util_bw = 1321 
Wasted_Col = 1746 
Wasted_Row = 915 
Idle = 59121 

BW Util Bottlenecks: 
RCDc_limit = 1983 
RCDWRc_limit = 34 
WTRc_limit = 13 
RTWc_limit = 44 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 12 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 63103 
n_nop = 61449 
Read = 1309 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1319 
total_req = 1321 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1321 
Row_Bus_Util =  0.006941 
CoL_Bus_Util = 0.020934 
Either_Row_CoL_Bus_Util = 0.026211 
Issued_on_Two_Bus_Simul_Util = 0.001664 
issued_two_Eff = 0.063482 
queue_avg = 0.236185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.236185
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61430 n_act=217 n_pre=201 n_ref_event=0 n_req=1338 n_rd=1307 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02136
n_activity=6374 dram_eff=0.2115
bk0: 93a 62540i bk1: 84a 62549i bk2: 73a 62610i bk3: 81a 62474i bk4: 71a 62620i bk5: 73a 62651i bk6: 89a 62480i bk7: 85a 62373i bk8: 112a 62775i bk9: 120a 62858i bk10: 89a 62719i bk11: 75a 62648i bk12: 80a 62608i bk13: 78a 62730i bk14: 56a 62797i bk15: 48a 62778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837818
Row_Buffer_Locality_read = 0.836266
Row_Buffer_Locality_write = 0.903226
Bank_Level_Parallism = 2.064941
Bank_Level_Parallism_Col = 1.890348
Bank_Level_Parallism_Ready = 1.678783
write_to_read_ratio_blp_rw_average = 0.050941
GrpLevelPara = 1.601116 

BW Util details:
bwutil = 0.021362 
total_CMD = 63103 
util_bw = 1348 
Wasted_Col = 1802 
Wasted_Row = 1100 
Idle = 58853 

BW Util Bottlenecks: 
RCDc_limit = 1905 
RCDWRc_limit = 25 
WTRc_limit = 46 
RTWc_limit = 152 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 39 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 63103 
n_nop = 61430 
Read = 1307 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1338 
total_req = 1348 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1348 
Row_Bus_Util =  0.006624 
CoL_Bus_Util = 0.021362 
Either_Row_CoL_Bus_Util = 0.026512 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.055589 
queue_avg = 0.261081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.261081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61496 n_act=212 n_pre=196 n_ref_event=0 n_req=1284 n_rd=1261 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.0204
n_activity=6012 dram_eff=0.2141
bk0: 87a 62514i bk1: 74a 62616i bk2: 88a 62704i bk3: 71a 62512i bk4: 85a 62427i bk5: 90a 62574i bk6: 78a 62396i bk7: 74a 62446i bk8: 116a 62877i bk9: 109a 62768i bk10: 87a 62741i bk11: 71a 62891i bk12: 73a 62695i bk13: 65a 62787i bk14: 45a 62805i bk15: 48a 62704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834891
Row_Buffer_Locality_read = 0.836638
Row_Buffer_Locality_write = 0.739130
Bank_Level_Parallism = 2.162541
Bank_Level_Parallism_Col = 1.926029
Bank_Level_Parallism_Ready = 1.726496
write_to_read_ratio_blp_rw_average = 0.050419
GrpLevelPara = 1.640614 

BW Util details:
bwutil = 0.020395 
total_CMD = 63103 
util_bw = 1287 
Wasted_Col = 1678 
Wasted_Row = 954 
Idle = 59184 

BW Util Bottlenecks: 
RCDc_limit = 1825 
RCDWRc_limit = 54 
WTRc_limit = 45 
RTWc_limit = 111 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 40 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 63103 
n_nop = 61496 
Read = 1261 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 1284 
total_req = 1287 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 1287 
Row_Bus_Util =  0.006466 
CoL_Bus_Util = 0.020395 
Either_Row_CoL_Bus_Util = 0.025466 
Issued_on_Two_Bus_Simul_Util = 0.001395 
issued_two_Eff = 0.054760 
queue_avg = 0.251605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.251605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61417 n_act=225 n_pre=209 n_ref_event=0 n_req=1331 n_rd=1302 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02119
n_activity=6258 dram_eff=0.2136
bk0: 82a 62470i bk1: 89a 62480i bk2: 91a 62399i bk3: 78a 62666i bk4: 89a 62542i bk5: 91a 62509i bk6: 74a 62550i bk7: 86a 62514i bk8: 106a 62889i bk9: 111a 62859i bk10: 81a 62641i bk11: 86a 62608i bk12: 74a 62645i bk13: 71a 62769i bk14: 42a 62798i bk15: 51a 62817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830954
Row_Buffer_Locality_read = 0.831797
Row_Buffer_Locality_write = 0.793103
Bank_Level_Parallism = 2.114306
Bank_Level_Parallism_Col = 1.906765
Bank_Level_Parallism_Ready = 1.667913
write_to_read_ratio_blp_rw_average = 0.051666
GrpLevelPara = 1.637496 

BW Util details:
bwutil = 0.021188 
total_CMD = 63103 
util_bw = 1337 
Wasted_Col = 1744 
Wasted_Row = 1092 
Idle = 58930 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 52 
WTRc_limit = 43 
RTWc_limit = 80 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 39 
RTWc_limit_alone = 77 

Commands details: 
total_CMD = 63103 
n_nop = 61417 
Read = 1302 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 1331 
total_req = 1337 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1337 
Row_Bus_Util =  0.006878 
CoL_Bus_Util = 0.021188 
Either_Row_CoL_Bus_Util = 0.026718 
Issued_on_Two_Bus_Simul_Util = 0.001347 
issued_two_Eff = 0.050415 
queue_avg = 0.248578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.248578
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61469 n_act=217 n_pre=201 n_ref_event=0 n_req=1295 n_rd=1270 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.0206
n_activity=6203 dram_eff=0.2096
bk0: 76a 62631i bk1: 63a 62690i bk2: 89a 62615i bk3: 82a 62544i bk4: 83a 62589i bk5: 84a 62502i bk6: 92a 62288i bk7: 82a 62408i bk8: 114a 62816i bk9: 106a 62853i bk10: 74a 62715i bk11: 77a 62579i bk12: 77a 62714i bk13: 73a 62579i bk14: 51a 62731i bk15: 47a 62749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832432
Row_Buffer_Locality_read = 0.831496
Row_Buffer_Locality_write = 0.880000
Bank_Level_Parallism = 2.189030
Bank_Level_Parallism_Col = 1.959549
Bank_Level_Parallism_Ready = 1.851538
write_to_read_ratio_blp_rw_average = 0.049901
GrpLevelPara = 1.650199 

BW Util details:
bwutil = 0.020601 
total_CMD = 63103 
util_bw = 1300 
Wasted_Col = 1814 
Wasted_Row = 970 
Idle = 59019 

BW Util Bottlenecks: 
RCDc_limit = 1985 
RCDWRc_limit = 27 
WTRc_limit = 45 
RTWc_limit = 149 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 41 
RTWc_limit_alone = 145 

Commands details: 
total_CMD = 63103 
n_nop = 61469 
Read = 1270 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1295 
total_req = 1300 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1300 
Row_Bus_Util =  0.006624 
CoL_Bus_Util = 0.020601 
Either_Row_CoL_Bus_Util = 0.025894 
Issued_on_Two_Bus_Simul_Util = 0.001331 
issued_two_Eff = 0.051408 
queue_avg = 0.345895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.345895
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61461 n_act=213 n_pre=197 n_ref_event=0 n_req=1299 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02062
n_activity=5816 dram_eff=0.2237
bk0: 92a 62477i bk1: 93a 62498i bk2: 91a 62470i bk3: 67a 62703i bk4: 78a 62490i bk5: 77a 62468i bk6: 86a 62431i bk7: 85a 62519i bk8: 107a 62875i bk9: 103a 62830i bk10: 81a 62753i bk11: 84a 62810i bk12: 81a 62584i bk13: 69a 62838i bk14: 49a 62753i bk15: 45a 62814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836028
Row_Buffer_Locality_read = 0.836957
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 2.287758
Bank_Level_Parallism_Col = 1.996073
Bank_Level_Parallism_Ready = 1.724827
write_to_read_ratio_blp_rw_average = 0.026003
GrpLevelPara = 1.684041 

BW Util details:
bwutil = 0.020617 
total_CMD = 63103 
util_bw = 1301 
Wasted_Col = 1598 
Wasted_Row = 875 
Idle = 59329 

BW Util Bottlenecks: 
RCDc_limit = 1895 
RCDWRc_limit = 26 
WTRc_limit = 20 
RTWc_limit = 92 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 18 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 63103 
n_nop = 61461 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1299 
total_req = 1301 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1301 
Row_Bus_Util =  0.006497 
CoL_Bus_Util = 0.020617 
Either_Row_CoL_Bus_Util = 0.026021 
Issued_on_Two_Bus_Simul_Util = 0.001093 
issued_two_Eff = 0.042022 
queue_avg = 0.281365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.281365
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61512 n_act=209 n_pre=193 n_ref_event=0 n_req=1275 n_rd=1269 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.02021
n_activity=5705 dram_eff=0.2235
bk0: 85a 62568i bk1: 88a 62623i bk2: 73a 62544i bk3: 70a 62579i bk4: 91a 62401i bk5: 80a 62592i bk6: 87a 62569i bk7: 77a 62502i bk8: 109a 62795i bk9: 109a 62945i bk10: 85a 62630i bk11: 71a 62703i bk12: 73a 62750i bk13: 81a 62771i bk14: 46a 62818i bk15: 44a 62833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836078
Row_Buffer_Locality_read = 0.837667
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.237800
Bank_Level_Parallism_Col = 1.944625
Bank_Level_Parallism_Ready = 1.673725
write_to_read_ratio_blp_rw_average = 0.032754
GrpLevelPara = 1.663771 

BW Util details:
bwutil = 0.020205 
total_CMD = 63103 
util_bw = 1275 
Wasted_Col = 1578 
Wasted_Row = 856 
Idle = 59394 

BW Util Bottlenecks: 
RCDc_limit = 1809 
RCDWRc_limit = 26 
WTRc_limit = 5 
RTWc_limit = 66 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 4 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 63103 
n_nop = 61512 
Read = 1269 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 1275 
total_req = 1275 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 1275 
Row_Bus_Util =  0.006371 
CoL_Bus_Util = 0.020205 
Either_Row_CoL_Bus_Util = 0.025213 
Issued_on_Two_Bus_Simul_Util = 0.001363 
issued_two_Eff = 0.054054 
queue_avg = 0.265075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.265075
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61340 n_act=241 n_pre=225 n_ref_event=0 n_req=1375 n_rd=1341 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02188
n_activity=6576 dram_eff=0.21
bk0: 86a 62496i bk1: 115a 62367i bk2: 79a 62488i bk3: 95a 62460i bk4: 87a 62386i bk5: 82a 62502i bk6: 93a 62417i bk7: 77a 62614i bk8: 105a 62843i bk9: 121a 62748i bk10: 76a 62793i bk11: 81a 62744i bk12: 67a 62689i bk13: 85a 62511i bk14: 51a 62764i bk15: 41a 62769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824727
Row_Buffer_Locality_read = 0.824758
Row_Buffer_Locality_write = 0.823529
Bank_Level_Parallism = 2.090425
Bank_Level_Parallism_Col = 1.815085
Bank_Level_Parallism_Ready = 1.607531
write_to_read_ratio_blp_rw_average = 0.060574
GrpLevelPara = 1.580596 

BW Util details:
bwutil = 0.021885 
total_CMD = 63103 
util_bw = 1381 
Wasted_Col = 2025 
Wasted_Row = 1106 
Idle = 58591 

BW Util Bottlenecks: 
RCDc_limit = 2213 
RCDWRc_limit = 53 
WTRc_limit = 61 
RTWc_limit = 169 
CCDLc_limit = 281 
rwq = 0 
CCDLc_limit_alone = 249 
WTRc_limit_alone = 56 
RTWc_limit_alone = 142 

Commands details: 
total_CMD = 63103 
n_nop = 61340 
Read = 1341 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 241 
n_pre = 225 
n_ref = 0 
n_req = 1375 
total_req = 1381 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 1381 
Row_Bus_Util =  0.007385 
CoL_Bus_Util = 0.021885 
Either_Row_CoL_Bus_Util = 0.027938 
Issued_on_Two_Bus_Simul_Util = 0.001331 
issued_two_Eff = 0.047646 
queue_avg = 0.308068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.308068
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61503 n_act=201 n_pre=185 n_ref_event=0 n_req=1295 n_rd=1277 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02057
n_activity=5952 dram_eff=0.2181
bk0: 80a 62575i bk1: 88a 62601i bk2: 75a 62647i bk3: 87a 62668i bk4: 88a 62618i bk5: 78a 62620i bk6: 90a 62542i bk7: 93a 62436i bk8: 99a 62818i bk9: 115a 62886i bk10: 80a 62858i bk11: 77a 62768i bk12: 70a 62732i bk13: 73a 62681i bk14: 45a 62765i bk15: 39a 62863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844788
Row_Buffer_Locality_read = 0.845732
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.082892
Bank_Level_Parallism_Col = 1.853401
Bank_Level_Parallism_Ready = 1.555470
write_to_read_ratio_blp_rw_average = 0.043288
GrpLevelPara = 1.615860 

BW Util details:
bwutil = 0.020570 
total_CMD = 63103 
util_bw = 1298 
Wasted_Col = 1542 
Wasted_Row = 936 
Idle = 59327 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 34 
WTRc_limit = 25 
RTWc_limit = 82 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 23 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 63103 
n_nop = 61503 
Read = 1277 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1295 
total_req = 1298 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1298 
Row_Bus_Util =  0.006117 
CoL_Bus_Util = 0.020570 
Either_Row_CoL_Bus_Util = 0.025355 
Issued_on_Two_Bus_Simul_Util = 0.001331 
issued_two_Eff = 0.052500 
queue_avg = 0.231415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.231415
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61412 n_act=227 n_pre=211 n_ref_event=0 n_req=1340 n_rd=1318 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02127
n_activity=6508 dram_eff=0.2062
bk0: 95a 62480i bk1: 98a 62371i bk2: 91a 62468i bk3: 81a 62662i bk4: 75a 62643i bk5: 85a 62542i bk6: 99a 62490i bk7: 95a 62321i bk8: 95a 62886i bk9: 116a 62898i bk10: 80a 62616i bk11: 74a 62780i bk12: 75a 62709i bk13: 71a 62760i bk14: 47a 62814i bk15: 41a 62862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830597
Row_Buffer_Locality_read = 0.831563
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 2.138355
Bank_Level_Parallism_Col = 1.825117
Bank_Level_Parallism_Ready = 1.538003
write_to_read_ratio_blp_rw_average = 0.045081
GrpLevelPara = 1.581945 

BW Util details:
bwutil = 0.021267 
total_CMD = 63103 
util_bw = 1342 
Wasted_Col = 1766 
Wasted_Row = 954 
Idle = 59041 

BW Util Bottlenecks: 
RCDc_limit = 1991 
RCDWRc_limit = 42 
WTRc_limit = 10 
RTWc_limit = 96 
CCDLc_limit = 265 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 9 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 63103 
n_nop = 61412 
Read = 1318 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1340 
total_req = 1342 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1342 
Row_Bus_Util =  0.006941 
CoL_Bus_Util = 0.021267 
Either_Row_CoL_Bus_Util = 0.026797 
Issued_on_Two_Bus_Simul_Util = 0.001410 
issued_two_Eff = 0.052632 
queue_avg = 0.229102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.229102
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61423 n_act=244 n_pre=228 n_ref_event=0 n_req=1283 n_rd=1257 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02047
n_activity=6610 dram_eff=0.1955
bk0: 71a 62468i bk1: 84a 62478i bk2: 74a 62533i bk3: 86a 62588i bk4: 80a 62455i bk5: 73a 62468i bk6: 90a 62546i bk7: 70a 62648i bk8: 112a 62831i bk9: 103a 62873i bk10: 73a 62606i bk11: 82a 62762i bk12: 74a 62869i bk13: 79a 62687i bk14: 62a 62591i bk15: 44a 62785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809821
Row_Buffer_Locality_read = 0.810660
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 1.951998
Bank_Level_Parallism_Col = 1.654402
Bank_Level_Parallism_Ready = 1.332043
write_to_read_ratio_blp_rw_average = 0.046855
GrpLevelPara = 1.501258 

BW Util details:
bwutil = 0.020474 
total_CMD = 63103 
util_bw = 1292 
Wasted_Col = 2007 
Wasted_Row = 1180 
Idle = 58624 

BW Util Bottlenecks: 
RCDc_limit = 2237 
RCDWRc_limit = 53 
WTRc_limit = 45 
RTWc_limit = 93 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 43 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 63103 
n_nop = 61423 
Read = 1257 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 244 
n_pre = 228 
n_ref = 0 
n_req = 1283 
total_req = 1292 

Dual Bus Interface Util: 
issued_total_row = 472 
issued_total_col = 1292 
Row_Bus_Util =  0.007480 
CoL_Bus_Util = 0.020474 
Either_Row_CoL_Bus_Util = 0.026623 
Issued_on_Two_Bus_Simul_Util = 0.001331 
issued_two_Eff = 0.050000 
queue_avg = 0.213445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.213445
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61503 n_act=207 n_pre=191 n_ref_event=0 n_req=1284 n_rd=1267 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02038
n_activity=5773 dram_eff=0.2228
bk0: 83a 62430i bk1: 83a 62614i bk2: 91a 62405i bk3: 64a 62648i bk4: 85a 62471i bk5: 70a 62741i bk6: 90a 62561i bk7: 88a 62578i bk8: 102a 62895i bk9: 109a 62896i bk10: 81a 62737i bk11: 81a 62672i bk12: 75a 62790i bk13: 73a 62742i bk14: 47a 62870i bk15: 45a 62902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838785
Row_Buffer_Locality_read = 0.838200
Row_Buffer_Locality_write = 0.882353
Bank_Level_Parallism = 2.124035
Bank_Level_Parallism_Col = 1.814908
Bank_Level_Parallism_Ready = 1.464230
write_to_read_ratio_blp_rw_average = 0.031689
GrpLevelPara = 1.576161 

BW Util details:
bwutil = 0.020379 
total_CMD = 63103 
util_bw = 1286 
Wasted_Col = 1591 
Wasted_Row = 880 
Idle = 59346 

BW Util Bottlenecks: 
RCDc_limit = 1809 
RCDWRc_limit = 17 
WTRc_limit = 12 
RTWc_limit = 66 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 11 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 63103 
n_nop = 61503 
Read = 1267 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 207 
n_pre = 191 
n_ref = 0 
n_req = 1284 
total_req = 1286 

Dual Bus Interface Util: 
issued_total_row = 398 
issued_total_col = 1286 
Row_Bus_Util =  0.006307 
CoL_Bus_Util = 0.020379 
Either_Row_CoL_Bus_Util = 0.025355 
Issued_on_Two_Bus_Simul_Util = 0.001331 
issued_two_Eff = 0.052500 
queue_avg = 0.213952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.213952
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61500 n_act=220 n_pre=204 n_ref_event=0 n_req=1262 n_rd=1255 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.02
n_activity=6111 dram_eff=0.2065
bk0: 74a 62597i bk1: 83a 62470i bk2: 75a 62542i bk3: 86a 62604i bk4: 76a 62499i bk5: 86a 62555i bk6: 78a 62623i bk7: 73a 62649i bk8: 104a 62957i bk9: 103a 62923i bk10: 89a 62708i bk11: 75a 62859i bk12: 77a 62674i bk13: 76a 62580i bk14: 49a 62857i bk15: 51a 62819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825674
Row_Buffer_Locality_read = 0.827092
Row_Buffer_Locality_write = 0.571429
Bank_Level_Parallism = 2.055541
Bank_Level_Parallism_Col = 1.747082
Bank_Level_Parallism_Ready = 1.370840
write_to_read_ratio_blp_rw_average = 0.024231
GrpLevelPara = 1.549346 

BW Util details:
bwutil = 0.019999 
total_CMD = 63103 
util_bw = 1262 
Wasted_Col = 1667 
Wasted_Row = 960 
Idle = 59214 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 26 
WTRc_limit = 5 
RTWc_limit = 41 
CCDLc_limit = 225 
rwq = 0 
CCDLc_limit_alone = 223 
WTRc_limit_alone = 4 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 63103 
n_nop = 61500 
Read = 1255 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 1262 
total_req = 1262 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 1262 
Row_Bus_Util =  0.006719 
CoL_Bus_Util = 0.019999 
Either_Row_CoL_Bus_Util = 0.025403 
Issued_on_Two_Bus_Simul_Util = 0.001315 
issued_two_Eff = 0.051778 
queue_avg = 0.170008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.170008
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61431 n_act=218 n_pre=202 n_ref_event=0 n_req=1331 n_rd=1309 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02119
n_activity=6812 dram_eff=0.1963
bk0: 67a 62508i bk1: 98a 62478i bk2: 69a 62788i bk3: 79a 62658i bk4: 91a 62532i bk5: 99a 62464i bk6: 85a 62522i bk7: 80a 62519i bk8: 114a 62814i bk9: 105a 62958i bk10: 84a 62644i bk11: 83a 62762i bk12: 71a 62665i bk13: 72a 62611i bk14: 62a 62799i bk15: 50a 62855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836213
Row_Buffer_Locality_read = 0.838044
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 1.994777
Bank_Level_Parallism_Col = 1.814333
Bank_Level_Parallism_Ready = 1.590127
write_to_read_ratio_blp_rw_average = 0.040556
GrpLevelPara = 1.590000 

BW Util details:
bwutil = 0.021188 
total_CMD = 63103 
util_bw = 1337 
Wasted_Col = 1776 
Wasted_Row = 1099 
Idle = 58891 

BW Util Bottlenecks: 
RCDc_limit = 1931 
RCDWRc_limit = 49 
WTRc_limit = 12 
RTWc_limit = 93 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 11 
RTWc_limit_alone = 78 

Commands details: 
total_CMD = 63103 
n_nop = 61431 
Read = 1309 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 1331 
total_req = 1337 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1337 
Row_Bus_Util =  0.006656 
CoL_Bus_Util = 0.021188 
Either_Row_CoL_Bus_Util = 0.026496 
Issued_on_Two_Bus_Simul_Util = 0.001347 
issued_two_Eff = 0.050837 
queue_avg = 0.204570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.20457
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61442 n_act=226 n_pre=210 n_ref_event=0 n_req=1319 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.021
n_activity=6549 dram_eff=0.2023
bk0: 75a 62536i bk1: 79a 62561i bk2: 81a 62602i bk3: 77a 62469i bk4: 90a 62430i bk5: 100a 62440i bk6: 78a 62490i bk7: 86a 62592i bk8: 113a 62944i bk9: 117a 62853i bk10: 84a 62749i bk11: 87a 62741i bk12: 78a 62619i bk13: 67a 62646i bk14: 43a 62791i bk15: 58a 62798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828658
Row_Buffer_Locality_read = 0.830160
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.097831
Bank_Level_Parallism_Col = 1.782214
Bank_Level_Parallism_Ready = 1.561509
write_to_read_ratio_blp_rw_average = 0.032187
GrpLevelPara = 1.543655 

BW Util details:
bwutil = 0.020997 
total_CMD = 63103 
util_bw = 1325 
Wasted_Col = 1862 
Wasted_Row = 963 
Idle = 58953 

BW Util Bottlenecks: 
RCDc_limit = 2012 
RCDWRc_limit = 27 
WTRc_limit = 5 
RTWc_limit = 91 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 4 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 63103 
n_nop = 61442 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1319 
total_req = 1325 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1325 
Row_Bus_Util =  0.006909 
CoL_Bus_Util = 0.020997 
Either_Row_CoL_Bus_Util = 0.026322 
Issued_on_Two_Bus_Simul_Util = 0.001585 
issued_two_Eff = 0.060205 
queue_avg = 0.244806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.244806
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61500 n_act=207 n_pre=191 n_ref_event=0 n_req=1286 n_rd=1274 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.02038
n_activity=5929 dram_eff=0.2169
bk0: 70a 62674i bk1: 73a 62675i bk2: 74a 62710i bk3: 79a 62533i bk4: 88a 62583i bk5: 83a 62340i bk6: 94a 62599i bk7: 74a 62519i bk8: 121a 62893i bk9: 110a 62811i bk10: 74a 62747i bk11: 87a 62707i bk12: 69a 62679i bk13: 82a 62548i bk14: 50a 62778i bk15: 46a 62750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839036
Row_Buffer_Locality_read = 0.839874
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 2.214946
Bank_Level_Parallism_Col = 1.992089
Bank_Level_Parallism_Ready = 1.680404
write_to_read_ratio_blp_rw_average = 0.036528
GrpLevelPara = 1.631428 

BW Util details:
bwutil = 0.020379 
total_CMD = 63103 
util_bw = 1286 
Wasted_Col = 1586 
Wasted_Row = 915 
Idle = 59316 

BW Util Bottlenecks: 
RCDc_limit = 1778 
RCDWRc_limit = 25 
WTRc_limit = 12 
RTWc_limit = 133 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 10 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 63103 
n_nop = 61500 
Read = 1274 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 207 
n_pre = 191 
n_ref = 0 
n_req = 1286 
total_req = 1286 

Dual Bus Interface Util: 
issued_total_row = 398 
issued_total_col = 1286 
Row_Bus_Util =  0.006307 
CoL_Bus_Util = 0.020379 
Either_Row_CoL_Bus_Util = 0.025403 
Issued_on_Two_Bus_Simul_Util = 0.001284 
issued_two_Eff = 0.050530 
queue_avg = 0.230100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.2301
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61460 n_act=214 n_pre=198 n_ref_event=0 n_req=1314 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02085
n_activity=6106 dram_eff=0.2155
bk0: 89a 62612i bk1: 88a 62560i bk2: 100a 62499i bk3: 78a 62413i bk4: 86a 62577i bk5: 87a 62400i bk6: 87a 62537i bk7: 80a 62554i bk8: 97a 62933i bk9: 98a 62894i bk10: 75a 62781i bk11: 86a 62729i bk12: 70a 62683i bk13: 71a 62805i bk14: 47a 62758i bk15: 55a 62700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837139
Row_Buffer_Locality_read = 0.836940
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 2.212507
Bank_Level_Parallism_Col = 1.899171
Bank_Level_Parallism_Ready = 1.680091
write_to_read_ratio_blp_rw_average = 0.033840
GrpLevelPara = 1.649862 

BW Util details:
bwutil = 0.020855 
total_CMD = 63103 
util_bw = 1316 
Wasted_Col = 1673 
Wasted_Row = 865 
Idle = 59249 

BW Util Bottlenecks: 
RCDc_limit = 1919 
RCDWRc_limit = 24 
WTRc_limit = 17 
RTWc_limit = 64 
CCDLc_limit = 265 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 16 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 63103 
n_nop = 61460 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 1314 
total_req = 1316 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 1316 
Row_Bus_Util =  0.006529 
CoL_Bus_Util = 0.020855 
Either_Row_CoL_Bus_Util = 0.026037 
Issued_on_Two_Bus_Simul_Util = 0.001347 
issued_two_Eff = 0.051735 
queue_avg = 0.243206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.243206
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61510 n_act=208 n_pre=192 n_ref_event=0 n_req=1283 n_rd=1270 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.02035
n_activity=6150 dram_eff=0.2088
bk0: 83a 62676i bk1: 80a 62543i bk2: 59a 62730i bk3: 100a 62406i bk4: 86a 62536i bk5: 98a 62460i bk6: 83a 62563i bk7: 66a 62375i bk8: 112a 62797i bk9: 109a 62886i bk10: 79a 62736i bk11: 87a 62622i bk12: 64a 62802i bk13: 74a 62657i bk14: 50a 62776i bk15: 40a 62854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837880
Row_Buffer_Locality_read = 0.838583
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 2.186489
Bank_Level_Parallism_Col = 1.959643
Bank_Level_Parallism_Ready = 1.746106
write_to_read_ratio_blp_rw_average = 0.037321
GrpLevelPara = 1.648214 

BW Util details:
bwutil = 0.020348 
total_CMD = 63103 
util_bw = 1284 
Wasted_Col = 1612 
Wasted_Row = 997 
Idle = 59210 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 26 
WTRc_limit = 19 
RTWc_limit = 75 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 17 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 63103 
n_nop = 61510 
Read = 1270 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1283 
total_req = 1284 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1284 
Row_Bus_Util =  0.006339 
CoL_Bus_Util = 0.020348 
Either_Row_CoL_Bus_Util = 0.025244 
Issued_on_Two_Bus_Simul_Util = 0.001442 
issued_two_Eff = 0.057125 
queue_avg = 0.284677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.284677
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61444 n_act=218 n_pre=202 n_ref_event=0 n_req=1332 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02117
n_activity=6059 dram_eff=0.2205
bk0: 79a 62636i bk1: 73a 62611i bk2: 85a 62495i bk3: 95a 62541i bk4: 81a 62593i bk5: 78a 62476i bk6: 92a 62594i bk7: 91a 62404i bk8: 105a 62907i bk9: 102a 62879i bk10: 82a 62752i bk11: 81a 62734i bk12: 83a 62574i bk13: 82a 62661i bk14: 53a 62689i bk15: 51a 62793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836336
Row_Buffer_Locality_read = 0.837014
Row_Buffer_Locality_write = 0.789474
Bank_Level_Parallism = 2.171651
Bank_Level_Parallism_Col = 1.885821
Bank_Level_Parallism_Ready = 1.626497
write_to_read_ratio_blp_rw_average = 0.044706
GrpLevelPara = 1.632583 

BW Util details:
bwutil = 0.021172 
total_CMD = 63103 
util_bw = 1336 
Wasted_Col = 1699 
Wasted_Row = 944 
Idle = 59124 

BW Util Bottlenecks: 
RCDc_limit = 1889 
RCDWRc_limit = 27 
WTRc_limit = 17 
RTWc_limit = 111 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 16 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 63103 
n_nop = 61444 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 1332 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1336 
Row_Bus_Util =  0.006656 
CoL_Bus_Util = 0.021172 
Either_Row_CoL_Bus_Util = 0.026290 
Issued_on_Two_Bus_Simul_Util = 0.001537 
issued_two_Eff = 0.058469 
queue_avg = 0.307212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.307212
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61371 n_act=224 n_pre=208 n_ref_event=0 n_req=1398 n_rd=1364 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02219
n_activity=6350 dram_eff=0.2205
bk0: 85a 62565i bk1: 82a 62585i bk2: 84a 62557i bk3: 95a 62482i bk4: 90a 62504i bk5: 84a 62620i bk6: 97a 62286i bk7: 83a 62473i bk8: 117a 62773i bk9: 107a 62778i bk10: 82a 62697i bk11: 81a 62755i bk12: 84a 62670i bk13: 83a 62663i bk14: 54a 62703i bk15: 56a 62751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839771
Row_Buffer_Locality_read = 0.839443
Row_Buffer_Locality_write = 0.852941
Bank_Level_Parallism = 2.259843
Bank_Level_Parallism_Col = 2.009505
Bank_Level_Parallism_Ready = 1.785714
write_to_read_ratio_blp_rw_average = 0.064842
GrpLevelPara = 1.654867 

BW Util details:
bwutil = 0.022186 
total_CMD = 63103 
util_bw = 1400 
Wasted_Col = 1746 
Wasted_Row = 918 
Idle = 59039 

BW Util Bottlenecks: 
RCDc_limit = 1883 
RCDWRc_limit = 37 
WTRc_limit = 54 
RTWc_limit = 194 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 48 
RTWc_limit_alone = 191 

Commands details: 
total_CMD = 63103 
n_nop = 61371 
Read = 1364 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 1398 
total_req = 1400 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1400 
Row_Bus_Util =  0.006846 
CoL_Bus_Util = 0.022186 
Either_Row_CoL_Bus_Util = 0.027447 
Issued_on_Two_Bus_Simul_Util = 0.001585 
issued_two_Eff = 0.057737 
queue_avg = 0.266200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.2662
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61434 n_act=234 n_pre=218 n_ref_event=0 n_req=1293 n_rd=1278 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02052
n_activity=6376 dram_eff=0.2031
bk0: 78a 62475i bk1: 75a 62597i bk2: 75a 62707i bk3: 75a 62722i bk4: 75a 62601i bk5: 82a 62535i bk6: 89a 62439i bk7: 95a 62275i bk8: 112a 62914i bk9: 118a 62859i bk10: 78a 62737i bk11: 79a 62710i bk12: 74a 62715i bk13: 70a 62652i bk14: 46a 62815i bk15: 57a 62678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819026
Row_Buffer_Locality_read = 0.820814
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.018980
Bank_Level_Parallism_Col = 1.734385
Bank_Level_Parallism_Ready = 1.490348
write_to_read_ratio_blp_rw_average = 0.031503
GrpLevelPara = 1.559500 

BW Util details:
bwutil = 0.020522 
total_CMD = 63103 
util_bw = 1295 
Wasted_Col = 1855 
Wasted_Row = 1065 
Idle = 58888 

BW Util Bottlenecks: 
RCDc_limit = 2098 
RCDWRc_limit = 42 
WTRc_limit = 21 
RTWc_limit = 84 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 19 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 63103 
n_nop = 61434 
Read = 1278 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 1293 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 1295 
Row_Bus_Util =  0.007163 
CoL_Bus_Util = 0.020522 
Either_Row_CoL_Bus_Util = 0.026449 
Issued_on_Two_Bus_Simul_Util = 0.001236 
issued_two_Eff = 0.046735 
queue_avg = 0.192035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.192035
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61472 n_act=217 n_pre=201 n_ref_event=0 n_req=1304 n_rd=1286 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.02066
n_activity=6115 dram_eff=0.2132
bk0: 78a 62729i bk1: 96a 62378i bk2: 80a 62639i bk3: 91a 62536i bk4: 86a 62603i bk5: 78a 62365i bk6: 88a 62482i bk7: 76a 62516i bk8: 112a 62874i bk9: 97a 62779i bk10: 85a 62672i bk11: 81a 62736i bk12: 65a 62685i bk13: 75a 62642i bk14: 46a 62811i bk15: 52a 62675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833589
Row_Buffer_Locality_read = 0.833593
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.247963
Bank_Level_Parallism_Col = 2.027914
Bank_Level_Parallism_Ready = 1.840491
write_to_read_ratio_blp_rw_average = 0.035124
GrpLevelPara = 1.637474 

BW Util details:
bwutil = 0.020665 
total_CMD = 63103 
util_bw = 1304 
Wasted_Col = 1661 
Wasted_Row = 963 
Idle = 59175 

BW Util Bottlenecks: 
RCDc_limit = 1900 
RCDWRc_limit = 27 
WTRc_limit = 20 
RTWc_limit = 99 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 17 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 63103 
n_nop = 61472 
Read = 1286 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1304 
total_req = 1304 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1304 
Row_Bus_Util =  0.006624 
CoL_Bus_Util = 0.020665 
Either_Row_CoL_Bus_Util = 0.025847 
Issued_on_Two_Bus_Simul_Util = 0.001442 
issued_two_Eff = 0.055794 
queue_avg = 0.299827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.299827
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61407 n_act=226 n_pre=210 n_ref_event=0 n_req=1349 n_rd=1338 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.02138
n_activity=6382 dram_eff=0.2114
bk0: 89a 62535i bk1: 80a 62712i bk2: 89a 62484i bk3: 87a 62554i bk4: 94a 62445i bk5: 91a 62461i bk6: 90a 62438i bk7: 95a 62555i bk8: 122a 62827i bk9: 110a 62769i bk10: 79a 62841i bk11: 73a 62816i bk12: 66a 62624i bk13: 74a 62749i bk14: 53a 62580i bk15: 46a 62827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832469
Row_Buffer_Locality_read = 0.834828
Row_Buffer_Locality_write = 0.545455
Bank_Level_Parallism = 2.032408
Bank_Level_Parallism_Col = 1.804094
Bank_Level_Parallism_Ready = 1.633062
write_to_read_ratio_blp_rw_average = 0.029077
GrpLevelPara = 1.593892 

BW Util details:
bwutil = 0.021378 
total_CMD = 63103 
util_bw = 1349 
Wasted_Col = 1842 
Wasted_Row = 1129 
Idle = 58783 

BW Util Bottlenecks: 
RCDc_limit = 1982 
RCDWRc_limit = 45 
WTRc_limit = 18 
RTWc_limit = 39 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 16 
RTWc_limit_alone = 38 

Commands details: 
total_CMD = 63103 
n_nop = 61407 
Read = 1338 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1349 
total_req = 1349 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1349 
Row_Bus_Util =  0.006909 
CoL_Bus_Util = 0.021378 
Either_Row_CoL_Bus_Util = 0.026877 
Issued_on_Two_Bus_Simul_Util = 0.001410 
issued_two_Eff = 0.052476 
queue_avg = 0.256359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.256359
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61450 n_act=220 n_pre=204 n_ref_event=0 n_req=1315 n_rd=1274 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.02092
n_activity=5989 dram_eff=0.2204
bk0: 83a 62622i bk1: 70a 62772i bk2: 87a 62627i bk3: 75a 62604i bk4: 75a 62565i bk5: 82a 62454i bk6: 86a 62593i bk7: 93a 62257i bk8: 114a 62831i bk9: 104a 62766i bk10: 89a 62676i bk11: 74a 62791i bk12: 76a 62541i bk13: 72a 62659i bk14: 47a 62633i bk15: 47a 62795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832700
Row_Buffer_Locality_read = 0.832025
Row_Buffer_Locality_write = 0.853659
Bank_Level_Parallism = 2.217534
Bank_Level_Parallism_Col = 1.893279
Bank_Level_Parallism_Ready = 1.616667
write_to_read_ratio_blp_rw_average = 0.060227
GrpLevelPara = 1.620061 

BW Util details:
bwutil = 0.020918 
total_CMD = 63103 
util_bw = 1320 
Wasted_Col = 1739 
Wasted_Row = 899 
Idle = 59145 

BW Util Bottlenecks: 
RCDc_limit = 1945 
RCDWRc_limit = 53 
WTRc_limit = 40 
RTWc_limit = 161 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 227 
WTRc_limit_alone = 37 
RTWc_limit_alone = 146 

Commands details: 
total_CMD = 63103 
n_nop = 61450 
Read = 1274 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 1315 
total_req = 1320 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 1320 
Row_Bus_Util =  0.006719 
CoL_Bus_Util = 0.020918 
Either_Row_CoL_Bus_Util = 0.026195 
Issued_on_Two_Bus_Simul_Util = 0.001442 
issued_two_Eff = 0.055051 
queue_avg = 0.264266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.264266
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63103 n_nop=61493 n_act=218 n_pre=202 n_ref_event=0 n_req=1283 n_rd=1269 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02036
n_activity=6238 dram_eff=0.206
bk0: 86a 62396i bk1: 69a 62782i bk2: 79a 62616i bk3: 80a 62551i bk4: 69a 62617i bk5: 77a 62506i bk6: 93a 62583i bk7: 76a 62553i bk8: 119a 62854i bk9: 107a 62803i bk10: 77a 62585i bk11: 76a 62778i bk12: 78a 62699i bk13: 79a 62730i bk14: 47a 62815i bk15: 57a 62822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830086
Row_Buffer_Locality_read = 0.832151
Row_Buffer_Locality_write = 0.642857
Bank_Level_Parallism = 2.096413
Bank_Level_Parallism_Col = 1.741826
Bank_Level_Parallism_Ready = 1.427237
write_to_read_ratio_blp_rw_average = 0.043767
GrpLevelPara = 1.573229 

BW Util details:
bwutil = 0.020364 
total_CMD = 63103 
util_bw = 1285 
Wasted_Col = 1746 
Wasted_Row = 900 
Idle = 59172 

BW Util Bottlenecks: 
RCDc_limit = 1903 
RCDWRc_limit = 41 
WTRc_limit = 29 
RTWc_limit = 111 
CCDLc_limit = 244 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 26 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 63103 
n_nop = 61493 
Read = 1269 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 1283 
total_req = 1285 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1285 
Row_Bus_Util =  0.006656 
CoL_Bus_Util = 0.020364 
Either_Row_CoL_Bus_Util = 0.025514 
Issued_on_Two_Bus_Simul_Util = 0.001505 
issued_two_Eff = 0.059006 
queue_avg = 0.238531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.238531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2538, Miss = 1093, Miss_rate = 0.431, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2538, Miss = 1090, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 2584, Miss = 1114, Miss_rate = 0.431, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 2714, Miss = 1186, Miss_rate = 0.437, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 2626, Miss = 1132, Miss_rate = 0.431, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2575, Miss = 1086, Miss_rate = 0.422, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2503, Miss = 1068, Miss_rate = 0.427, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2566, Miss = 1156, Miss_rate = 0.451, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2498, Miss = 1075, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2529, Miss = 1067, Miss_rate = 0.422, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2555, Miss = 1120, Miss_rate = 0.438, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 2513, Miss = 1071, Miss_rate = 0.426, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 2497, Miss = 1114, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 2488, Miss = 1137, Miss_rate = 0.457, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 2480, Miss = 1073, Miss_rate = 0.433, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 2570, Miss = 1120, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 2551, Miss = 1102, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 2504, Miss = 1146, Miss_rate = 0.458, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 2547, Miss = 1041, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 2536, Miss = 1104, Miss_rate = 0.435, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 2466, Miss = 1087, Miss_rate = 0.441, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 2528, Miss = 1131, Miss_rate = 0.447, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 2549, Miss = 1112, Miss_rate = 0.436, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 2592, Miss = 1108, Miss_rate = 0.427, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 2578, Miss = 1092, Miss_rate = 0.424, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 2441, Miss = 1064, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 2557, Miss = 1085, Miss_rate = 0.424, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 2454, Miss = 1060, Miss_rate = 0.432, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 2523, Miss = 1127, Miss_rate = 0.447, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 2601, Miss = 1126, Miss_rate = 0.433, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 2513, Miss = 1043, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 2551, Miss = 1104, Miss_rate = 0.433, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 2528, Miss = 1122, Miss_rate = 0.444, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[33]: Access = 2602, Miss = 1136, Miss_rate = 0.437, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 2487, Miss = 1086, Miss_rate = 0.437, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 2555, Miss = 1079, Miss_rate = 0.422, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 2498, Miss = 1106, Miss_rate = 0.443, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 2506, Miss = 1077, Miss_rate = 0.430, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 2535, Miss = 1066, Miss_rate = 0.421, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 2538, Miss = 1086, Miss_rate = 0.428, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 2565, Miss = 1129, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 2572, Miss = 1129, Miss_rate = 0.439, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 2534, Miss = 1115, Miss_rate = 0.440, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 2617, Miss = 1118, Miss_rate = 0.427, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 2572, Miss = 1092, Miss_rate = 0.425, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 2496, Miss = 1098, Miss_rate = 0.440, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 2567, Miss = 1116, Miss_rate = 0.435, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 2507, Miss = 1089, Miss_rate = 0.434, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 2578, Miss = 1091, Miss_rate = 0.423, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 2433, Miss = 1113, Miss_rate = 0.457, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 2475, Miss = 1101, Miss_rate = 0.445, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 2599, Miss = 1126, Miss_rate = 0.433, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 2594, Miss = 1172, Miss_rate = 0.452, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 2616, Miss = 1128, Miss_rate = 0.431, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 2435, Miss = 1050, Miss_rate = 0.431, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 2478, Miss = 1091, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2514, Miss = 1094, Miss_rate = 0.435, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 2572, Miss = 1085, Miss_rate = 0.422, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 2467, Miss = 1100, Miss_rate = 0.446, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 2477, Miss = 1098, Miss_rate = 0.443, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 2564, Miss = 1139, Miss_rate = 0.444, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 2630, Miss = 1061, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2477, Miss = 1059, Miss_rate = 0.428, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 2470, Miss = 1055, Miss_rate = 0.427, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 162323
L2_total_cache_misses = 70441
L2_total_cache_miss_rate = 0.4340
L2_total_cache_pending_hits = 285
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 985
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 23621
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 5447
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 132270
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 30053
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=132270
icnt_total_pkts_simt_to_mem=162323
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 157951
Req_Network_cycles = 107423
Req_Network_injected_packets_per_cycle =       1.4704 
Req_Network_conflicts_per_cycle =       0.3477
Req_Network_conflicts_per_cycle_util =       2.4796
Req_Bank_Level_Parallism =      10.4846
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0546
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0230

Reply_Network_injected_packets_num = 132270
Reply_Network_cycles = 107423
Reply_Network_injected_packets_per_cycle =        1.2313
Reply_Network_conflicts_per_cycle =        0.3078
Reply_Network_conflicts_per_cycle_util =       2.2130
Reply_Bank_Level_Parallism =       8.8522
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0207
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0154
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 110820 (inst/sec)
gpgpu_simulation_rate = 1107 (cycle/sec)
gpgpu_silicon_slowdown = 1307136x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 18281
gpu_sim_insn = 4448428
gpu_ipc =     243.3361
gpu_tot_sim_cycle = 125704
gpu_tot_sim_insn = 15198030
gpu_tot_ipc =     120.9033
gpu_tot_issued_cta = 1664
gpu_occupancy = 32.0458% 
gpu_tot_occupancy = 23.6509% 
max_total_param_size = 0
gpu_stall_dramfull = 42046
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.5254
partiton_level_parallism_total  =       3.2235
partiton_level_parallism_util =      23.9753
partiton_level_parallism_util_total  =      15.9669
L2_BW  =     507.8648 GB/Sec
L2_BW_total  =     122.5809 GB/Sec
gpu_total_sim_rate=112578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14235, Miss = 6732, Miss_rate = 0.473, Pending_hits = 85, Reservation_fails = 523
	L1D_cache_core[1]: Access = 13893, Miss = 6538, Miss_rate = 0.471, Pending_hits = 63, Reservation_fails = 426
	L1D_cache_core[2]: Access = 11863, Miss = 5606, Miss_rate = 0.473, Pending_hits = 58, Reservation_fails = 370
	L1D_cache_core[3]: Access = 12102, Miss = 5754, Miss_rate = 0.475, Pending_hits = 61, Reservation_fails = 241
	L1D_cache_core[4]: Access = 12752, Miss = 5981, Miss_rate = 0.469, Pending_hits = 90, Reservation_fails = 467
	L1D_cache_core[5]: Access = 12586, Miss = 5880, Miss_rate = 0.467, Pending_hits = 61, Reservation_fails = 262
	L1D_cache_core[6]: Access = 12712, Miss = 6042, Miss_rate = 0.475, Pending_hits = 74, Reservation_fails = 415
	L1D_cache_core[7]: Access = 12645, Miss = 6031, Miss_rate = 0.477, Pending_hits = 53, Reservation_fails = 298
	L1D_cache_core[8]: Access = 12845, Miss = 6141, Miss_rate = 0.478, Pending_hits = 48, Reservation_fails = 195
	L1D_cache_core[9]: Access = 12491, Miss = 5943, Miss_rate = 0.476, Pending_hits = 58, Reservation_fails = 385
	L1D_cache_core[10]: Access = 13045, Miss = 6204, Miss_rate = 0.476, Pending_hits = 80, Reservation_fails = 208
	L1D_cache_core[11]: Access = 13713, Miss = 6581, Miss_rate = 0.480, Pending_hits = 82, Reservation_fails = 391
	L1D_cache_core[12]: Access = 12788, Miss = 6014, Miss_rate = 0.470, Pending_hits = 82, Reservation_fails = 426
	L1D_cache_core[13]: Access = 12199, Miss = 5746, Miss_rate = 0.471, Pending_hits = 78, Reservation_fails = 357
	L1D_cache_core[14]: Access = 12738, Miss = 5969, Miss_rate = 0.469, Pending_hits = 66, Reservation_fails = 321
	L1D_cache_core[15]: Access = 12565, Miss = 5890, Miss_rate = 0.469, Pending_hits = 59, Reservation_fails = 334
	L1D_cache_core[16]: Access = 17596, Miss = 8050, Miss_rate = 0.457, Pending_hits = 151, Reservation_fails = 798
	L1D_cache_core[17]: Access = 18049, Miss = 8344, Miss_rate = 0.462, Pending_hits = 192, Reservation_fails = 911
	L1D_cache_core[18]: Access = 18037, Miss = 8384, Miss_rate = 0.465, Pending_hits = 181, Reservation_fails = 774
	L1D_cache_core[19]: Access = 17499, Miss = 8148, Miss_rate = 0.466, Pending_hits = 158, Reservation_fails = 726
	L1D_cache_core[20]: Access = 17294, Miss = 7970, Miss_rate = 0.461, Pending_hits = 171, Reservation_fails = 665
	L1D_cache_core[21]: Access = 18760, Miss = 8725, Miss_rate = 0.465, Pending_hits = 208, Reservation_fails = 981
	L1D_cache_core[22]: Access = 17667, Miss = 8101, Miss_rate = 0.459, Pending_hits = 155, Reservation_fails = 843
	L1D_cache_core[23]: Access = 17070, Miss = 7949, Miss_rate = 0.466, Pending_hits = 172, Reservation_fails = 797
	L1D_cache_core[24]: Access = 17174, Miss = 7876, Miss_rate = 0.459, Pending_hits = 147, Reservation_fails = 604
	L1D_cache_core[25]: Access = 18018, Miss = 8319, Miss_rate = 0.462, Pending_hits = 189, Reservation_fails = 646
	L1D_cache_core[26]: Access = 17803, Miss = 8252, Miss_rate = 0.464, Pending_hits = 163, Reservation_fails = 772
	L1D_cache_core[27]: Access = 17774, Miss = 8267, Miss_rate = 0.465, Pending_hits = 154, Reservation_fails = 786
	L1D_cache_core[28]: Access = 16946, Miss = 7812, Miss_rate = 0.461, Pending_hits = 170, Reservation_fails = 804
	L1D_cache_core[29]: Access = 18058, Miss = 8358, Miss_rate = 0.463, Pending_hits = 195, Reservation_fails = 712
	L1D_cache_core[30]: Access = 18313, Miss = 8340, Miss_rate = 0.455, Pending_hits = 177, Reservation_fails = 660
	L1D_cache_core[31]: Access = 17549, Miss = 8170, Miss_rate = 0.466, Pending_hits = 175, Reservation_fails = 873
	L1D_cache_core[32]: Access = 17584, Miss = 8134, Miss_rate = 0.463, Pending_hits = 201, Reservation_fails = 761
	L1D_cache_core[33]: Access = 16789, Miss = 7814, Miss_rate = 0.465, Pending_hits = 174, Reservation_fails = 672
	L1D_cache_core[34]: Access = 16381, Miss = 7629, Miss_rate = 0.466, Pending_hits = 184, Reservation_fails = 661
	L1D_cache_core[35]: Access = 16930, Miss = 7767, Miss_rate = 0.459, Pending_hits = 160, Reservation_fails = 656
	L1D_cache_core[36]: Access = 16850, Miss = 7695, Miss_rate = 0.457, Pending_hits = 170, Reservation_fails = 896
	L1D_cache_core[37]: Access = 17297, Miss = 8080, Miss_rate = 0.467, Pending_hits = 156, Reservation_fails = 868
	L1D_cache_core[38]: Access = 16951, Miss = 7837, Miss_rate = 0.462, Pending_hits = 156, Reservation_fails = 601
	L1D_cache_core[39]: Access = 16723, Miss = 7775, Miss_rate = 0.465, Pending_hits = 160, Reservation_fails = 554
	L1D_cache_core[40]: Access = 16855, Miss = 7764, Miss_rate = 0.461, Pending_hits = 183, Reservation_fails = 612
	L1D_cache_core[41]: Access = 17936, Miss = 8456, Miss_rate = 0.471, Pending_hits = 191, Reservation_fails = 718
	L1D_cache_core[42]: Access = 17047, Miss = 7995, Miss_rate = 0.469, Pending_hits = 175, Reservation_fails = 624
	L1D_cache_core[43]: Access = 17719, Miss = 8193, Miss_rate = 0.462, Pending_hits = 156, Reservation_fails = 922
	L1D_cache_core[44]: Access = 17058, Miss = 7813, Miss_rate = 0.458, Pending_hits = 159, Reservation_fails = 858
	L1D_cache_core[45]: Access = 17984, Miss = 8373, Miss_rate = 0.466, Pending_hits = 230, Reservation_fails = 859
	L1D_cache_core[46]: Access = 17083, Miss = 8047, Miss_rate = 0.471, Pending_hits = 209, Reservation_fails = 937
	L1D_cache_core[47]: Access = 17729, Miss = 8332, Miss_rate = 0.470, Pending_hits = 194, Reservation_fails = 776
	L1D_cache_core[48]: Access = 14291, Miss = 6672, Miss_rate = 0.467, Pending_hits = 138, Reservation_fails = 534
	L1D_cache_core[49]: Access = 15017, Miss = 6932, Miss_rate = 0.462, Pending_hits = 161, Reservation_fails = 815
	L1D_cache_core[50]: Access = 15164, Miss = 7097, Miss_rate = 0.468, Pending_hits = 172, Reservation_fails = 797
	L1D_cache_core[51]: Access = 14735, Miss = 6751, Miss_rate = 0.458, Pending_hits = 145, Reservation_fails = 726
	L1D_cache_core[52]: Access = 14548, Miss = 6669, Miss_rate = 0.458, Pending_hits = 121, Reservation_fails = 690
	L1D_cache_core[53]: Access = 14611, Miss = 6838, Miss_rate = 0.468, Pending_hits = 172, Reservation_fails = 829
	L1D_cache_core[54]: Access = 14014, Miss = 6578, Miss_rate = 0.469, Pending_hits = 142, Reservation_fails = 578
	L1D_cache_core[55]: Access = 14684, Miss = 6953, Miss_rate = 0.474, Pending_hits = 189, Reservation_fails = 600
	L1D_cache_core[56]: Access = 14955, Miss = 6999, Miss_rate = 0.468, Pending_hits = 189, Reservation_fails = 944
	L1D_cache_core[57]: Access = 14101, Miss = 6411, Miss_rate = 0.455, Pending_hits = 129, Reservation_fails = 613
	L1D_cache_core[58]: Access = 13714, Miss = 6396, Miss_rate = 0.466, Pending_hits = 148, Reservation_fails = 584
	L1D_cache_core[59]: Access = 13627, Miss = 6348, Miss_rate = 0.466, Pending_hits = 156, Reservation_fails = 674
	L1D_cache_core[60]: Access = 14355, Miss = 6754, Miss_rate = 0.470, Pending_hits = 174, Reservation_fails = 660
	L1D_cache_core[61]: Access = 15837, Miss = 7461, Miss_rate = 0.471, Pending_hits = 181, Reservation_fails = 930
	L1D_cache_core[62]: Access = 14738, Miss = 6964, Miss_rate = 0.473, Pending_hits = 181, Reservation_fails = 969
	L1D_cache_core[63]: Access = 14061, Miss = 6485, Miss_rate = 0.461, Pending_hits = 151, Reservation_fails = 805
	L1D_cache_core[64]: Access = 9645, Miss = 4660, Miss_rate = 0.483, Pending_hits = 48, Reservation_fails = 241
	L1D_cache_core[65]: Access = 10008, Miss = 4855, Miss_rate = 0.485, Pending_hits = 48, Reservation_fails = 360
	L1D_cache_core[66]: Access = 9793, Miss = 4685, Miss_rate = 0.478, Pending_hits = 46, Reservation_fails = 244
	L1D_cache_core[67]: Access = 10685, Miss = 5134, Miss_rate = 0.480, Pending_hits = 68, Reservation_fails = 296
	L1D_cache_core[68]: Access = 10462, Miss = 4959, Miss_rate = 0.474, Pending_hits = 55, Reservation_fails = 406
	L1D_cache_core[69]: Access = 9591, Miss = 4577, Miss_rate = 0.477, Pending_hits = 44, Reservation_fails = 147
	L1D_cache_core[70]: Access = 10675, Miss = 5114, Miss_rate = 0.479, Pending_hits = 46, Reservation_fails = 254
	L1D_cache_core[71]: Access = 10371, Miss = 4984, Miss_rate = 0.481, Pending_hits = 53, Reservation_fails = 257
	L1D_cache_core[72]: Access = 10032, Miss = 4847, Miss_rate = 0.483, Pending_hits = 46, Reservation_fails = 233
	L1D_cache_core[73]: Access = 9972, Miss = 4790, Miss_rate = 0.480, Pending_hits = 57, Reservation_fails = 220
	L1D_cache_core[74]: Access = 10573, Miss = 5093, Miss_rate = 0.482, Pending_hits = 43, Reservation_fails = 207
	L1D_cache_core[75]: Access = 9924, Miss = 4806, Miss_rate = 0.484, Pending_hits = 38, Reservation_fails = 287
	L1D_cache_core[76]: Access = 10337, Miss = 4899, Miss_rate = 0.474, Pending_hits = 53, Reservation_fails = 239
	L1D_cache_core[77]: Access = 9466, Miss = 4575, Miss_rate = 0.483, Pending_hits = 40, Reservation_fails = 309
	L1D_cache_core[78]: Access = 11398, Miss = 5395, Miss_rate = 0.473, Pending_hits = 57, Reservation_fails = 294
	L1D_cache_core[79]: Access = 9980, Miss = 4765, Miss_rate = 0.477, Pending_hits = 65, Reservation_fails = 246
	L1D_total_cache_accesses = 1159059
	L1D_total_cache_misses = 542267
	L1D_total_cache_miss_rate = 0.4679
	L1D_total_cache_pending_hits = 10070
	L1D_total_cache_reservation_fails = 45934
	L1D_cache_data_port_util = 0.236
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 159996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 172781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10029
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 890684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 268375

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 45875
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1091, 872, 1087, 929, 863, 683, 793, 772, 763, 878, 1122, 928, 788, 1014, 927, 1046, 528, 529, 689, 939, 767, 676, 675, 431, 829, 696, 482, 638, 360, 348, 651, 288, 
gpgpu_n_tot_thrd_icount = 15198030
gpgpu_n_tot_w_icount = 1803698
gpgpu_n_stall_shd_mem = 247130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 332777
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221654
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25476
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:678267	W0_Idle:2123311	W0_Scoreboard:6743752	W1:451783	W2:215623	W3:150363	W4:120443	W5:91846	W6:61325	W7:42890	W8:26597	W9:19983	W10:16700	W11:17686	W12:19752	W13:23778	W14:23935	W15:27311	W16:24661	W17:20564	W18:15430	W19:9180	W20:6511	W21:3067	W22:1698	W23:880	W24:433	W25:404	W26:619	W27:820	W28:856	W29:776	W30:1132	W31:2165	W32:267339
single_issue_nums: WS0:449441	WS1:449107	WS2:450447	WS3:454703	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2662216 {8:332777,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13311080 {40:332777,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 319 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 7 
mrq_lat_table:10229 	30647 	6996 	8209 	10966 	18485 	15407 	9687 	5924 	941 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	210192 	77886 	34766 	9933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	214452 	61041 	35389 	25093 	11745 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	235989 	44656 	21316 	14895 	9105 	5863 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	53 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        34        48        33        30        64        64        35        37        37        39        34        39 
dram[1]:        50        40        28        31        51        42        32        31        64        66        33        34        74        52        34        28 
dram[2]:        44        43        28        31        48        38        26        31        64        64        31        39        32        33        44        34 
dram[3]:        34        36        29        31        38        42        27        33        64        64        33        39        38        40        26        34 
dram[4]:        42        39        35        32        48        47        31        34        64        64        28        35        25        39        37        31 
dram[5]:        37        43        32        25        38        50        30        28        64        64        39        33        31        57        38        30 
dram[6]:        56        44        29        27        47        39        32        29        64        64        31        35        51        42        42        33 
dram[7]:        36        63        35        31        40        50        31        33        64        64        33        30        28        30        30        35 
dram[8]:        45        46        32        30        45        48        27        25        64        64        30        45        57        29        39        31 
dram[9]:        60        45        27        34        42        38        29        39        64        65        28        37       100        31        32        40 
dram[10]:        44        50        30        36        48        43        30        30        64        64        32        31        30        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30        64        64        38        35        39        40        32        37 
dram[12]:        42        46        34        30        41        42        29        28        65        64        36        36        47        77        30        35 
dram[13]:        33        42        28        35        44        47        27        29        64        64        39        33        29        78        37        33 
dram[14]:        52        45        31        30        45        49        29        29        64        67        37        27        31        46        28        37 
dram[15]:        39        32        28        29        35        40        30        30        64        64        34        32        39        34        35        36 
dram[16]:        34        41        24        30        42        45        30        22        64        64        32        36        31        46        33        38 
dram[17]:        49        34        33        29        47        46        28        34        64        64        40        33        66        34        27        38 
dram[18]:        44        44        29        31        43        48        30        30        64        64        34        37        30        48        37        43 
dram[19]:        42        46        36        28        41        36        29        29        92        64        27        36        27        46        36        26 
dram[20]:        52        41        29        32        47        36        26        28        64        64        36        39        65        36        31        33 
dram[21]:        61        61        34        30        42        47        32        35        64        64        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32        64        64        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        40        39        31        64        89        35        41        31        32        45        29 
dram[24]:        45        59        39        35        39        46        32        32        64        64        43        31        46        66        33        31 
dram[25]:        46        39        30        28        50        47        32        36        64        66        39        39        70        31        34        37 
dram[26]:        49        44        33        29        52        39        36        29        64        64        37        38        40        39        27        30 
dram[27]:        29        55        28        32        45        39        32        31        64        65        39        34        64        43        33        30 
dram[28]:        53        70        30        32        40        42        28        30        64        81        28        33        47        66        33        31 
dram[29]:        41        43        27        28        50        36        31        32        64        64        32        39        31        56        25        39 
dram[30]:        41        41        32        29        42        42        30        25        64        64        26        42        38        31        35        29 
dram[31]:        42        42        35        33        47        44        27        30        64        64        37        41        29        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  5.859155  5.704226  5.933333  5.428571  5.487179  5.022222  6.857143  6.333333 10.448276 16.684210  8.266666  5.200000 11.434783  7.774194  5.722222  4.863636 
dram[1]:  6.985507  6.657143  6.814815  5.277778  6.628572  5.717949  5.529412  5.647059 12.520000 16.000000  9.000000  5.458333 10.259259  9.785714  5.388889  5.157895 
dram[2]:  7.046875  5.461538  5.903226  4.395349  5.250000  5.250000  4.595238  7.000000 13.304348 13.695652  5.416667  7.647059  8.312500 10.640000  5.833333  7.230769 
dram[3]:  7.031746  7.062500  5.818182  4.921052  6.454545  4.930233  5.250000  4.585366 15.190476 16.052631  5.809524  6.947369  7.411765 10.037037  5.105263 10.400000 
dram[4]:  6.614286  5.772152  5.750000  5.081081  6.382353  5.871795  6.156250  7.440000 12.520000 15.333333  8.714286  6.789474  7.696970  8.677420  4.809524  4.941176 
dram[5]:  6.070423  6.123288  5.588235  6.500000  7.103448  5.500000  6.785714  5.250000 11.360000 14.652174  6.888889  6.684210  7.400000  8.161290  4.652174  5.705883 
dram[6]:  8.066667  8.125000  5.588235  5.131579  4.632653  4.000000  4.775000  5.485714 17.157894 16.684210  6.095238  8.375000  7.235294  8.793103  6.500000  5.400000 
dram[7]:  6.200000  7.046154  6.482759  5.138889  4.976744  4.976744  4.923077  5.285714 12.840000 18.470589  5.818182  9.214286  7.189189  8.666667  6.352941  4.500000 
dram[8]:  6.064103  5.378049  5.781250  5.735294  6.656250  7.200000  5.026316  4.634146 17.315790 21.466667  7.052631  6.238095 10.000000  9.846154  7.142857  5.352941 
dram[9]:  6.027778  6.130435  7.222222  5.026316  6.257143  6.028572  4.650000  5.054054 20.866667 17.052631  6.285714  7.437500 12.333333  8.096774  4.950000  5.050000 
dram[10]:  6.097222  5.792683  4.547619  7.695652  6.000000  5.650000  6.030303  6.233333 19.000000 14.869565  4.925926  5.863636  7.028572  9.137931  6.533333  6.125000 
dram[11]:  6.197369  6.602740  6.166667  5.878788  7.193548  5.300000  5.571429  5.027027 18.294117 15.476191  6.736842  5.160000  7.771429  9.413794  4.952381  4.636364 
dram[12]:  6.562500  6.761194  4.897436  6.678571  4.697674  5.567567  5.200000  7.076923 15.789474 17.411764  7.352941 10.000000  9.000000 11.590909  5.222222  5.526316 
dram[13]:  6.588235  6.579710  5.052631  5.787879  5.914286  6.285714  6.064516  5.617647 15.947369 13.952381  5.826087  6.368421 11.818182 10.840000  6.533333  6.437500 
dram[14]:  5.789474  6.436620  5.666667  5.216216  5.410256  5.046512  5.000000  7.370370 16.842106 16.842106  7.055555  7.687500 10.913043  7.645161  4.217391  5.764706 
dram[15]:  6.546875  6.382353  5.571429  7.640000  5.416667  6.333333  5.666667  5.514286 14.947369 17.352942  7.352941  7.294117  7.314286  9.680000  4.476191  5.277778 
dram[16]:  5.644737  5.986486  5.055555  5.866667  5.918919  5.095238  6.000000  4.642857 19.733334 14.761905  5.863636  6.473684 10.750000  9.206897  4.947369  5.705883 
dram[17]:  5.231707  6.421875  4.666667  5.787879  4.933333  3.886792  5.833333  6.161290 15.142858 17.823530  5.280000  6.944445 13.047619  8.266666  3.750000  5.823529 
dram[18]:  5.805555  6.741935  5.257143  4.942857  4.458333  6.090909  6.310345  4.950000 19.933332 18.176470  6.789474  5.320000 11.173913  7.515152  7.428571  8.916667 
dram[19]:  6.933333  6.753846  5.342857  5.852941  5.605263  5.621622  5.558824  5.470588 15.842105 24.461538  5.952381  9.384615  8.111111  8.580646  6.600000  4.636364 
dram[20]:  5.649351  5.419753  7.560000  5.870968  6.382353  6.666667  5.781250  4.947369 15.238095 17.764706  5.782609  7.647059  8.272727  8.000000  6.562500  7.066667 
dram[21]:  6.626866  7.196970  5.968750  5.388889  5.317073  5.783784  5.025641  5.371428 18.588236 22.266666  7.444445  7.277778  6.648649  8.233334  4.857143  8.416667 
dram[22]:  6.287671  7.857143  5.194445  6.133333  5.947369  4.886364  6.300000  4.921052 18.941177 15.210526  5.904762  6.238095  9.555555  9.600000  6.200000  4.076923 
dram[23]:  7.932203  6.776119  5.388889  5.324324  6.257143  6.138889  5.906250  5.787879 18.823530 16.047619  7.058824  8.125000  8.633333  8.629630  5.722222  4.952381 
dram[24]:  6.636364  6.878788  6.821429  4.666667  5.425000  5.186047  6.225806  6.100000 12.480000 20.799999  7.705883  5.478261  8.483871  7.606061  5.000000  4.619048 
dram[25]:  5.873240  6.818182  5.555555  5.289474  5.175000  6.085714  7.269231  5.727273 12.560000 14.142858  7.937500  7.941176  9.481482  9.960000  4.391304  5.941176 
dram[26]:  6.485714  5.760000  5.228571  6.000000  6.617647  6.468750  4.511628  6.354839 25.461538 20.117647  6.500000  6.842105  8.709678  8.758620  4.272727  5.529412 
dram[27]:  6.071429  6.422535  6.466667  6.925926  5.743590  5.307693  5.222222  4.658536 14.173913 18.411764  7.411765  6.736842  9.206897  7.666667  5.705883  5.157895 
dram[28]:  7.200000  6.575343  6.777778  6.857143  5.837838  4.772727  5.617647  5.361111 13.608696 16.052631  6.684210  7.750000  9.464286  8.062500  4.950000  4.750000 
dram[29]:  6.283582  7.545455  4.769231  6.517241  5.155556  4.622222  5.757576  7.000000 14.500000 20.533333  8.533334  7.052631  7.742857  9.481482  3.680000  5.705883 
dram[30]:  6.883333  5.984127  6.093750  5.545455  4.446808  4.408163  5.939394  4.707317 22.692308 12.880000  6.250000  7.352941  9.133333  8.392858  4.454545  4.700000 
dram[31]:  6.507042  6.405797  5.342857  5.705883  5.219512  5.500000  6.000000  5.545455 15.428572 14.666667  4.851852  8.133333  8.689655  9.111111  6.466667  6.466667 
average row locality = 117495/16759 = 7.010860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       208       214       178       190       214       226       192       190       149       145       123       126       141       137       102       104 
dram[1]:       221       224       184       190       232       223       188       192       160       161       135       131       148       149        96        97 
dram[2]:       214       212       183       189       231       210       193       189       154       158       130       129       151       136       104        93 
dram[3]:       215       223       192       187       213       212       189       188       149       154       120       130       143       147        96       104 
dram[4]:       227       222       184       188       217       229       197       186       153       154       122       129       136       136        99        84 
dram[5]:       196       215       190       195       206       220       190       189       138       156       124       126       145       146       102        92 
dram[6]:       226       208       190       195       227       204       191       192       163       147       127       134       137       146       104       107 
dram[7]:       205       212       188       185       214       214       192       185       149       152       128       129       135       145       103       104 
dram[8]:       231       223       185       195       213       216       191       190       149       160       134       131       147       140        96        89 
dram[9]:       229       197       195       191       219       211       186       187       149       151       128       118       140       130        99       101 
dram[10]:       214       225       191       177       210       226       199       187       152       163       133       129       133       147        98        96 
dram[11]:       219       213       185       194       223       212       195       186       160       160       127       129       151       144       101        98 
dram[12]:       208       209       191       187       202       206       182       184       150       138       125       130       145       140        93       102 
dram[13]:       216       218       192       191       207       220       188       191       153       151       134       120       149       147        97       101 
dram[14]:       214       231       187       193       211       217       190       199       153       160       127       123       136       135        94        94 
dram[15]:       200       211       195       191       195       209       187       193       135       149       125       124       135       141        93        95 
dram[16]:       215       214       182       176       219       214       192       195       131       152       129       122       136       137        93        95 
dram[17]:       209       205       182       191       222       206       175       191       163       147       132       125       145       144       104        99 
dram[18]:       215       214       184       173       214       201       183       198       146       150       126       130       139       145       100       102 
dram[19]:       208       213       187       199       213       208       189       186       139       147       124       121       131       141        99       101 
dram[20]:       211       207       189       182       217       220       185       188       154       144       133       129       145       129       105       104 
dram[21]:       202       231       191       194       218       214       196       188       153       157       134       131       141       136       101       101 
dram[22]:       221       214       187       184       226       215       189       187       167       145       124       131       137       149        91       103 
dram[23]:       220       220       194       197       219       221       189       191       155       148       120       130       140       138       100       100 
dram[24]:       223       218       191       196       217       223       193       183       158       151       130       125       138       146        94        95 
dram[25]:       216       213       200       201       207       213       189       189       163       152       127       135       141       144        99       100 
dram[26]:       227       210       183       198       225       207       194       197       158       148       129       128       152       144        94        94 
dram[27]:       216       223       194       187       224       207       188       191       148       154       124       127       141       143        97        98 
dram[28]:       221       221       183       192       216       210       191       193       155       148       127       124       142       145        97        92 
dram[29]:       215       218       186       189       232       208       190       189       167       144       127       131       142       137        92        96 
dram[30]:       212       196       195       183       209       216       196       193       147       153       125       124       130       141        96        92 
dram[31]:       215       210       187       194       214       209       186       183       153       150       130       122       144       141        96        97 
total dram reads = 84975
bank skew: 232/84 = 2.76
chip skew: 2731/2578 = 1.06
number of total write accesses:
dram[0]:       232       220         0         0         0         0         0         0       232       269         1         4       127       114         1         3 
dram[1]:       288       267         0         0         0         0         0         0       240       283         0         0       139       133         1         1 
dram[2]:       270       233         0         0         0         0         0         0       229       233         0         1       123       144         1         1 
dram[3]:       247       257         0         0         0         0         0         0       271       226         2         2       123       133         1         0 
dram[4]:       257       258         0         0         0         0         0         0       259       248         0         0       126       144         2         0 
dram[5]:       260       264         0         0         0         0         0         0       220       296         0         1       120       117         5         5 
dram[6]:       275       273         0         0         0         0         0         0       278       268         1         0       123       115         0         1 
dram[7]:       260       265         0         0         0         0         0         0       258       269         0         0       143        96         6         5 
dram[8]:       265       241         0         0         0         0         0         0       289       255         0         0       136       124         4         2 
dram[9]:       229       248         0         0         0         0         0         0       260       275         4         1       123       130         0         0 
dram[10]:       253       287         0         0         0         0         0         0       259       263         0         0       124       120         0         2 
dram[11]:       282       303         0         0         0         0         0         0       232       248         1         0       130       138         3         4 
dram[12]:       228       270         0         0         0         0         0         0       214       228         0         0       118       130         1         3 
dram[13]:       260       259         0         0         0         0         0         0       226       203         0         1       122       132         1         2 
dram[14]:       255       247         0         0         0         0         0         0       265       240         0         0       128       113         3         5 
dram[15]:       242       250         0         0         0         0         0         0       220       225         0         0       128       116         1         0 
dram[16]:       235       249         0         0         0         0         0         0       258       256         0         1       136       144         1         2 
dram[17]:       243       221         0         0         0         0         0         0       247       250         0         0       139       118         1         0 
dram[18]:       218       231         0         0         0         0         0         0       240       268         3         3       129       116         4         5 
dram[19]:       230       249         0         0         0         0         0         0       262       290         1         1        92       136         0         1 
dram[20]:       243       268         0         0         0         0         0         0       287       257         0         1       135       128         0         2 
dram[21]:       272       269         0         0         0         0         0         0       266       289         0         0       112       122         1         0 
dram[22]:       258       252         0         0         0         0         0         0       252       217         0         0       132       150         2         3 
dram[23]:       278       261         0         0         0         0         0         0       254       323         0         0       126       102         3         4 
dram[24]:       246       260         0         0         0         0         0         0       248       257         1         1       133       117         1         2 
dram[25]:       223       261         0         0         0         0         0         0       244       230         0         0       122       110         2         1 
dram[26]:       262       244         0         0         0         0         0         0       298       281         1         2       126       119         0         0 
dram[27]:       227       249         0         0         0         0         0         0       269       245         2         1       130       121         0         0 
dram[28]:       281       288         0         0         0         0         0         0       251       237         0         0       134       123         2         4 
dram[29]:       235       225         0         0         0         0         0         0       237       278         1         3       137       124         0         1 
dram[30]:       226       199         0         0         0         0         0         0       246       274         0         2       156       101         2         2 
dram[31]:       270       256         0         0         0         0         0         0       266       263         1         0       116       111         2         0 
total dram writes = 40680
min_bank_accesses = 0!
chip skew: 1352/1182 = 1.14
average mf latency per bank:
dram[0]:        318       350       638       666       730       693       810       788       352       348      6475      6117       299       301       616       647
dram[1]:        278       371       743       709       735       738       801       853       341       305      6324      6415       296       311       640       607
dram[2]:        356       334       716       766       748       747       822       839       355       352      6456      6387       310       293       699       648
dram[3]:        314       352       657       652       708       707       770       779       317       363      6490      5896       262       322       531       533
dram[4]:        329       308       643       717       690       657       811       845       322       342      6645      6163       276       272       589       598
dram[5]:        349       313       667       721       687       648       938       749       361       301      6440      6055       286       306       567       605
dram[6]:        320       326       662       715       639       664       816       807       321       326      6037      5877       272       287       572       589
dram[7]:        306       301       641       721       664       665       753       774       328       326      5936      5959       257       329       498       578
dram[8]:        303       360       746       783       689       749       802       766       317       325      6500      6411       306       312       603       629
dram[9]:        318       310       716       785       655       706       805       745       326       319      6100      6656       319       303       591       649
dram[10]:        326       379       724       768       689       702       886       811       350       314      6157      6427       315       315       683       743
dram[11]:        284       342       718       811       687       715       785       778       351       333      6321      6254       269       285       566       609
dram[12]:        306       266       710       697       650       705       730       713       393       368      5761      5714       280       284       586       571
dram[13]:        331       320       737       776       681       748       784       746       361       372      5911      6703       303       289       644       638
dram[14]:        261       298       735       676       678       735       723       746       330       351      5874      6108       275       278       559       577
dram[15]:        296       298       697       648       599       745       708       698       368       350      5988      5953       267       311       546       589
dram[16]:        324       329       661       669       702       651       717       732       320       300      6035      6132       271       258       562       620
dram[17]:        351       378       691       711       726       676       783       791       331       334      6341      6579       302       332       577       682
dram[18]:        376       372       714       713       640       727       782       790       346       319      6241      5925       277       316       591       686
dram[19]:        358       319       701       681       698       673       776       790       321       305      6221      6476       327       280       619       621
dram[20]:        323       310       738       640       663       652       754       828       300       320      6141      6217       287       276       578       629
dram[21]:        325       367       650       662       704       631       777       843       308       295      6091      5936       319       275       653       617
dram[22]:        302       353       687       689       706       679       765       816       321       355      6801      6408       313       265       613       588
dram[23]:        315       331       673       696       669       637       783       782       337       285      6740      6318       269       327       640       600
dram[24]:        342       333       848       700       642       688       735       787       349       321      6004      6243       274       284       620       629
dram[25]:        375       349       811       704       641       742       849       847       344       351      6600      6337       307       311       618       663
dram[26]:        328       282       779       729       687       692       775       783       298       318      6331      6098       303       300       587       610
dram[27]:        408       353       806       681       705       703       765       786       313       323      6601      6446       303       293       634       611
dram[28]:        291       317       714       673       712       645       790       821       333       345      6483      6525       307       316       585       599
dram[29]:        309       323       681       719       672       653       796       702       337       301      5766      5377       281       294       602       577
dram[30]:        322       358       715       706       678       721       764       799       342       320      6765      6520       299       355       625       612
dram[31]:        302       336       694       717       674       711       784       810       325       315      6137      6465       355       325       613       646
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       825       849       909      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320       863       905      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1111      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69335 n_act=531 n_pre=515 n_ref_event=0 n_req=3599 n_rd=2639 n_rd_L2_A=0 n_write=0 n_wr_bk=1203 bw_util=0.05203
n_activity=11639 dram_eff=0.3301
bk0: 208a 70414i bk1: 214a 70150i bk2: 178a 72588i bk3: 190a 72201i bk4: 214a 71978i bk5: 226a 71746i bk6: 192a 72336i bk7: 190a 72308i bk8: 149a 71163i bk9: 145a 71064i bk10: 123a 73129i bk11: 126a 72836i bk12: 141a 71197i bk13: 137a 71276i bk14: 102a 72978i bk15: 104a 72786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852459
Row_Buffer_Locality_read = 0.834786
Row_Buffer_Locality_write = 0.901042
Bank_Level_Parallism = 3.883944
Bank_Level_Parallism_Col = 3.419105
Bank_Level_Parallism_Ready = 1.925560
write_to_read_ratio_blp_rw_average = 0.307485
GrpLevelPara = 2.132660 

BW Util details:
bwutil = 0.052031 
total_CMD = 73841 
util_bw = 3842 
Wasted_Col = 3913 
Wasted_Row = 1232 
Idle = 64854 

BW Util Bottlenecks: 
RCDc_limit = 3269 
RCDWRc_limit = 539 
WTRc_limit = 2361 
RTWc_limit = 2632 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1048 
WTRc_limit_alone = 1983 
RTWc_limit_alone = 2510 

Commands details: 
total_CMD = 73841 
n_nop = 69335 
Read = 2639 
Write = 0 
L2_Alloc = 0 
L2_WB = 1203 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 3599 
total_req = 3842 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 3842 
Row_Bus_Util =  0.014166 
CoL_Bus_Util = 0.052031 
Either_Row_CoL_Bus_Util = 0.061023 
Issued_on_Two_Bus_Simul_Util = 0.005173 
issued_two_Eff = 0.084776 
queue_avg = 1.524600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5246
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69111 n_act=521 n_pre=505 n_ref_event=0 n_req=3818 n_rd=2731 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.05529
n_activity=12103 dram_eff=0.3374
bk0: 221a 69899i bk1: 224a 69911i bk2: 184a 72202i bk3: 190a 72208i bk4: 232a 71891i bk5: 223a 71483i bk6: 188a 72183i bk7: 192a 71958i bk8: 160a 71268i bk9: 161a 70989i bk10: 135a 73164i bk11: 131a 72655i bk12: 148a 70402i bk13: 149a 71009i bk14: 96a 73083i bk15: 97a 72816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863541
Row_Buffer_Locality_read = 0.843647
Row_Buffer_Locality_write = 0.913523
Bank_Level_Parallism = 3.987979
Bank_Level_Parallism_Col = 3.659902
Bank_Level_Parallism_Ready = 2.016409
write_to_read_ratio_blp_rw_average = 0.324658
GrpLevelPara = 2.160842 

BW Util details:
bwutil = 0.055294 
total_CMD = 73841 
util_bw = 4083 
Wasted_Col = 4029 
Wasted_Row = 1455 
Idle = 64274 

BW Util Bottlenecks: 
RCDc_limit = 3207 
RCDWRc_limit = 444 
WTRc_limit = 2477 
RTWc_limit = 2998 
CCDLc_limit = 1639 
rwq = 0 
CCDLc_limit_alone = 1035 
WTRc_limit_alone = 2081 
RTWc_limit_alone = 2790 

Commands details: 
total_CMD = 73841 
n_nop = 69111 
Read = 2731 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3818 
total_req = 4083 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4083 
Row_Bus_Util =  0.013895 
CoL_Bus_Util = 0.055294 
Either_Row_CoL_Bus_Util = 0.064057 
Issued_on_Two_Bus_Simul_Util = 0.005133 
issued_two_Eff = 0.080127 
queue_avg = 1.908316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69226 n_act=544 n_pre=528 n_ref_event=0 n_req=3684 n_rd=2676 n_rd_L2_A=0 n_write=0 n_wr_bk=1235 bw_util=0.05297
n_activity=12131 dram_eff=0.3224
bk0: 214a 70026i bk1: 212a 70029i bk2: 183a 72346i bk3: 189a 71995i bk4: 231a 71607i bk5: 210a 71855i bk6: 193a 71893i bk7: 189a 72010i bk8: 154a 71394i bk9: 158a 71030i bk10: 130a 72839i bk11: 129a 73092i bk12: 151a 70946i bk13: 136a 70849i bk14: 104a 73084i bk15: 93a 73046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852334
Row_Buffer_Locality_read = 0.831091
Row_Buffer_Locality_write = 0.908730
Bank_Level_Parallism = 3.905980
Bank_Level_Parallism_Col = 3.577846
Bank_Level_Parallism_Ready = 2.079008
write_to_read_ratio_blp_rw_average = 0.301708
GrpLevelPara = 2.128892 

BW Util details:
bwutil = 0.052965 
total_CMD = 73841 
util_bw = 3911 
Wasted_Col = 4077 
Wasted_Row = 1510 
Idle = 64343 

BW Util Bottlenecks: 
RCDc_limit = 3513 
RCDWRc_limit = 467 
WTRc_limit = 2522 
RTWc_limit = 2696 
CCDLc_limit = 1620 
rwq = 0 
CCDLc_limit_alone = 1040 
WTRc_limit_alone = 2127 
RTWc_limit_alone = 2511 

Commands details: 
total_CMD = 73841 
n_nop = 69226 
Read = 2676 
Write = 0 
L2_Alloc = 0 
L2_WB = 1235 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 3684 
total_req = 3911 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 3911 
Row_Bus_Util =  0.014518 
CoL_Bus_Util = 0.052965 
Either_Row_CoL_Bus_Util = 0.062499 
Issued_on_Two_Bus_Simul_Util = 0.004984 
issued_two_Eff = 0.079740 
queue_avg = 1.809022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80902
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69294 n_act=521 n_pre=505 n_ref_event=0 n_req=3678 n_rd=2662 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.05314
n_activity=11461 dram_eff=0.3424
bk0: 215a 70475i bk1: 223a 70196i bk2: 192a 72365i bk3: 187a 72130i bk4: 213a 72252i bk5: 212a 71538i bk6: 189a 72035i bk7: 188a 71696i bk8: 149a 71248i bk9: 154a 71408i bk10: 120a 72976i bk11: 130a 72957i bk12: 143a 70897i bk13: 147a 70869i bk14: 96a 73012i bk15: 104a 73336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858347
Row_Buffer_Locality_read = 0.833584
Row_Buffer_Locality_write = 0.923228
Bank_Level_Parallism = 4.059973
Bank_Level_Parallism_Col = 3.554342
Bank_Level_Parallism_Ready = 1.948777
write_to_read_ratio_blp_rw_average = 0.310566
GrpLevelPara = 2.185658 

BW Util details:
bwutil = 0.053141 
total_CMD = 73841 
util_bw = 3924 
Wasted_Col = 3790 
Wasted_Row = 1090 
Idle = 65037 

BW Util Bottlenecks: 
RCDc_limit = 3228 
RCDWRc_limit = 389 
WTRc_limit = 2700 
RTWc_limit = 2760 
CCDLc_limit = 1539 
rwq = 0 
CCDLc_limit_alone = 1066 
WTRc_limit_alone = 2374 
RTWc_limit_alone = 2613 

Commands details: 
total_CMD = 73841 
n_nop = 69294 
Read = 2662 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3678 
total_req = 3924 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 3924 
Row_Bus_Util =  0.013895 
CoL_Bus_Util = 0.053141 
Either_Row_CoL_Bus_Util = 0.061578 
Issued_on_Two_Bus_Simul_Util = 0.005458 
issued_two_Eff = 0.088630 
queue_avg = 1.665294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69217 n_act=529 n_pre=513 n_ref_event=0 n_req=3714 n_rd=2663 n_rd_L2_A=0 n_write=0 n_wr_bk=1294 bw_util=0.05359
n_activity=12118 dram_eff=0.3265
bk0: 227a 70391i bk1: 222a 69736i bk2: 184a 72283i bk3: 188a 72073i bk4: 217a 71921i bk5: 229a 71832i bk6: 197a 72234i bk7: 186a 72252i bk8: 153a 71154i bk9: 154a 71142i bk10: 122a 73140i bk11: 129a 72933i bk12: 136a 70895i bk13: 136a 71123i bk14: 99a 73100i bk15: 84a 72963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857566
Row_Buffer_Locality_read = 0.838903
Row_Buffer_Locality_write = 0.904853
Bank_Level_Parallism = 3.878259
Bank_Level_Parallism_Col = 3.532412
Bank_Level_Parallism_Ready = 2.051807
write_to_read_ratio_blp_rw_average = 0.343404
GrpLevelPara = 2.173210 

BW Util details:
bwutil = 0.053588 
total_CMD = 73841 
util_bw = 3957 
Wasted_Col = 3851 
Wasted_Row = 1474 
Idle = 64559 

BW Util Bottlenecks: 
RCDc_limit = 3061 
RCDWRc_limit = 545 
WTRc_limit = 2039 
RTWc_limit = 3004 
CCDLc_limit = 1136 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 1798 
RTWc_limit_alone = 2873 

Commands details: 
total_CMD = 73841 
n_nop = 69217 
Read = 2663 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 3714 
total_req = 3957 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 3957 
Row_Bus_Util =  0.014111 
CoL_Bus_Util = 0.053588 
Either_Row_CoL_Bus_Util = 0.062621 
Issued_on_Two_Bus_Simul_Util = 0.005078 
issued_two_Eff = 0.081099 
queue_avg = 1.580558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69267 n_act=532 n_pre=516 n_ref_event=0 n_req=3656 n_rd=2630 n_rd_L2_A=0 n_write=0 n_wr_bk=1288 bw_util=0.05306
n_activity=11506 dram_eff=0.3405
bk0: 196a 69935i bk1: 215a 70116i bk2: 190a 72358i bk3: 195a 71872i bk4: 206a 71935i bk5: 220a 71746i bk6: 190a 72326i bk7: 189a 71954i bk8: 138a 71237i bk9: 156a 70969i bk10: 124a 73165i bk11: 126a 72972i bk12: 145a 70656i bk13: 146a 71222i bk14: 102a 72828i bk15: 92a 73144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854486
Row_Buffer_Locality_read = 0.833080
Row_Buffer_Locality_write = 0.909357
Bank_Level_Parallism = 4.111310
Bank_Level_Parallism_Col = 3.648876
Bank_Level_Parallism_Ready = 1.924451
write_to_read_ratio_blp_rw_average = 0.314627
GrpLevelPara = 2.220849 

BW Util details:
bwutil = 0.053060 
total_CMD = 73841 
util_bw = 3918 
Wasted_Col = 3821 
Wasted_Row = 1182 
Idle = 64920 

BW Util Bottlenecks: 
RCDc_limit = 3186 
RCDWRc_limit = 479 
WTRc_limit = 2652 
RTWc_limit = 2592 
CCDLc_limit = 1544 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 2311 
RTWc_limit_alone = 2471 

Commands details: 
total_CMD = 73841 
n_nop = 69267 
Read = 2630 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 3656 
total_req = 3918 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 3918 
Row_Bus_Util =  0.014193 
CoL_Bus_Util = 0.053060 
Either_Row_CoL_Bus_Util = 0.061944 
Issued_on_Two_Bus_Simul_Util = 0.005309 
issued_two_Eff = 0.085702 
queue_avg = 1.644479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64448
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69153 n_act=537 n_pre=521 n_ref_event=0 n_req=3756 n_rd=2698 n_rd_L2_A=0 n_write=0 n_wr_bk=1334 bw_util=0.0546
n_activity=11712 dram_eff=0.3443
bk0: 226a 70244i bk1: 208a 70348i bk2: 190a 72327i bk3: 195a 71996i bk4: 227a 71423i bk5: 204a 71200i bk6: 191a 72049i bk7: 192a 71571i bk8: 163a 71168i bk9: 147a 71174i bk10: 127a 72917i bk11: 134a 73163i bk12: 137a 70897i bk13: 146a 70855i bk14: 104a 73263i bk15: 107a 72977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857029
Row_Buffer_Locality_read = 0.829503
Row_Buffer_Locality_write = 0.927221
Bank_Level_Parallism = 4.163256
Bank_Level_Parallism_Col = 3.732727
Bank_Level_Parallism_Ready = 1.910218
write_to_read_ratio_blp_rw_average = 0.312686
GrpLevelPara = 2.216364 

BW Util details:
bwutil = 0.054604 
total_CMD = 73841 
util_bw = 4032 
Wasted_Col = 3792 
Wasted_Row = 1217 
Idle = 64800 

BW Util Bottlenecks: 
RCDc_limit = 3364 
RCDWRc_limit = 382 
WTRc_limit = 2867 
RTWc_limit = 2960 
CCDLc_limit = 1725 
rwq = 0 
CCDLc_limit_alone = 986 
WTRc_limit_alone = 2286 
RTWc_limit_alone = 2802 

Commands details: 
total_CMD = 73841 
n_nop = 69153 
Read = 2698 
Write = 0 
L2_Alloc = 0 
L2_WB = 1334 
n_act = 537 
n_pre = 521 
n_ref = 0 
n_req = 3756 
total_req = 4032 

Dual Bus Interface Util: 
issued_total_row = 1058 
issued_total_col = 4032 
Row_Bus_Util =  0.014328 
CoL_Bus_Util = 0.054604 
Either_Row_CoL_Bus_Util = 0.063488 
Issued_on_Two_Bus_Simul_Util = 0.005444 
issued_two_Eff = 0.085751 
queue_avg = 1.903035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69223 n_act=543 n_pre=527 n_ref_event=0 n_req=3678 n_rd=2640 n_rd_L2_A=0 n_write=0 n_wr_bk=1302 bw_util=0.05338
n_activity=11537 dram_eff=0.3417
bk0: 205a 70149i bk1: 212a 70203i bk2: 188a 72440i bk3: 185a 72163i bk4: 214a 71614i bk5: 214a 71542i bk6: 192a 71835i bk7: 185a 71705i bk8: 149a 71121i bk9: 152a 71485i bk10: 128a 72922i bk11: 129a 73073i bk12: 135a 70450i bk13: 145a 71160i bk14: 103a 72919i bk15: 104a 72406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852365
Row_Buffer_Locality_read = 0.826515
Row_Buffer_Locality_write = 0.918112
Bank_Level_Parallism = 4.132760
Bank_Level_Parallism_Col = 3.697438
Bank_Level_Parallism_Ready = 2.002537
write_to_read_ratio_blp_rw_average = 0.284087
GrpLevelPara = 2.194155 

BW Util details:
bwutil = 0.053385 
total_CMD = 73841 
util_bw = 3942 
Wasted_Col = 3967 
Wasted_Row = 1273 
Idle = 64659 

BW Util Bottlenecks: 
RCDc_limit = 3425 
RCDWRc_limit = 474 
WTRc_limit = 2896 
RTWc_limit = 2583 
CCDLc_limit = 1585 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 2396 
RTWc_limit_alone = 2461 

Commands details: 
total_CMD = 73841 
n_nop = 69223 
Read = 2640 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 3678 
total_req = 3942 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 3942 
Row_Bus_Util =  0.014491 
CoL_Bus_Util = 0.053385 
Either_Row_CoL_Bus_Util = 0.062540 
Issued_on_Two_Bus_Simul_Util = 0.005336 
issued_two_Eff = 0.085318 
queue_avg = 1.896277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89628
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69183 n_act=525 n_pre=509 n_ref_event=0 n_req=3737 n_rd=2690 n_rd_L2_A=0 n_write=0 n_wr_bk=1316 bw_util=0.05425
n_activity=11846 dram_eff=0.3382
bk0: 231a 70119i bk1: 223a 70000i bk2: 185a 72259i bk3: 195a 72115i bk4: 213a 72323i bk5: 216a 72320i bk6: 191a 71923i bk7: 190a 71871i bk8: 149a 71098i bk9: 160a 71621i bk10: 134a 72998i bk11: 131a 72919i bk12: 147a 70711i bk13: 140a 71146i bk14: 96a 73174i bk15: 89a 72980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859513
Row_Buffer_Locality_read = 0.840520
Row_Buffer_Locality_write = 0.908309
Bank_Level_Parallism = 3.817363
Bank_Level_Parallism_Col = 3.445429
Bank_Level_Parallism_Ready = 1.961308
write_to_read_ratio_blp_rw_average = 0.329410
GrpLevelPara = 2.118259 

BW Util details:
bwutil = 0.054252 
total_CMD = 73841 
util_bw = 4006 
Wasted_Col = 3923 
Wasted_Row = 1401 
Idle = 64511 

BW Util Bottlenecks: 
RCDc_limit = 3237 
RCDWRc_limit = 492 
WTRc_limit = 1982 
RTWc_limit = 2820 
CCDLc_limit = 1330 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 1747 
RTWc_limit_alone = 2647 

Commands details: 
total_CMD = 73841 
n_nop = 69183 
Read = 2690 
Write = 0 
L2_Alloc = 0 
L2_WB = 1316 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 3737 
total_req = 4006 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 4006 
Row_Bus_Util =  0.014003 
CoL_Bus_Util = 0.054252 
Either_Row_CoL_Bus_Util = 0.063081 
Issued_on_Two_Bus_Simul_Util = 0.005173 
issued_two_Eff = 0.082009 
queue_avg = 1.558213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55821
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69292 n_act=516 n_pre=500 n_ref_event=0 n_req=3644 n_rd=2631 n_rd_L2_A=0 n_write=0 n_wr_bk=1270 bw_util=0.05283
n_activity=11590 dram_eff=0.3366
bk0: 229a 70212i bk1: 197a 70336i bk2: 195a 72240i bk3: 191a 72307i bk4: 219a 71955i bk5: 211a 72025i bk6: 186a 71670i bk7: 187a 71776i bk8: 149a 71634i bk9: 151a 71275i bk10: 128a 73061i bk11: 118a 73075i bk12: 140a 71079i bk13: 130a 71088i bk14: 99a 72868i bk15: 101a 72911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858397
Row_Buffer_Locality_read = 0.834664
Row_Buffer_Locality_write = 0.920039
Bank_Level_Parallism = 3.904762
Bank_Level_Parallism_Col = 3.590831
Bank_Level_Parallism_Ready = 2.055627
write_to_read_ratio_blp_rw_average = 0.299054
GrpLevelPara = 2.194514 

BW Util details:
bwutil = 0.052830 
total_CMD = 73841 
util_bw = 3901 
Wasted_Col = 3782 
Wasted_Row = 1431 
Idle = 64727 

BW Util Bottlenecks: 
RCDc_limit = 3234 
RCDWRc_limit = 414 
WTRc_limit = 2278 
RTWc_limit = 2501 
CCDLc_limit = 1389 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 1947 
RTWc_limit_alone = 2359 

Commands details: 
total_CMD = 73841 
n_nop = 69292 
Read = 2631 
Write = 0 
L2_Alloc = 0 
L2_WB = 1270 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 3644 
total_req = 3901 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 3901 
Row_Bus_Util =  0.013759 
CoL_Bus_Util = 0.052830 
Either_Row_CoL_Bus_Util = 0.061605 
Issued_on_Two_Bus_Simul_Util = 0.004984 
issued_two_Eff = 0.080897 
queue_avg = 1.589713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58971
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69148 n_act=541 n_pre=525 n_ref_event=0 n_req=3738 n_rd=2680 n_rd_L2_A=0 n_write=0 n_wr_bk=1308 bw_util=0.05401
n_activity=11931 dram_eff=0.3343
bk0: 214a 70157i bk1: 225a 69866i bk2: 191a 71997i bk3: 177a 72596i bk4: 210a 72067i bk5: 226a 71953i bk6: 199a 72102i bk7: 187a 72028i bk8: 152a 71440i bk9: 163a 71254i bk10: 133a 72731i bk11: 129a 72873i bk12: 133a 71089i bk13: 147a 71408i bk14: 98a 73108i bk15: 96a 73182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855270
Row_Buffer_Locality_read = 0.836194
Row_Buffer_Locality_write = 0.903592
Bank_Level_Parallism = 3.701225
Bank_Level_Parallism_Col = 3.296836
Bank_Level_Parallism_Ready = 1.854062
write_to_read_ratio_blp_rw_average = 0.339730
GrpLevelPara = 2.101959 

BW Util details:
bwutil = 0.054008 
total_CMD = 73841 
util_bw = 3988 
Wasted_Col = 4129 
Wasted_Row = 1432 
Idle = 64292 

BW Util Bottlenecks: 
RCDc_limit = 3330 
RCDWRc_limit = 530 
WTRc_limit = 2142 
RTWc_limit = 2903 
CCDLc_limit = 1251 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 1885 
RTWc_limit_alone = 2780 

Commands details: 
total_CMD = 73841 
n_nop = 69148 
Read = 2680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1308 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 3738 
total_req = 3988 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 3988 
Row_Bus_Util =  0.014436 
CoL_Bus_Util = 0.054008 
Either_Row_CoL_Bus_Util = 0.063555 
Issued_on_Two_Bus_Simul_Util = 0.004889 
issued_two_Eff = 0.076923 
queue_avg = 1.593342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59334
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69119 n_act=544 n_pre=528 n_ref_event=0 n_req=3792 n_rd=2697 n_rd_L2_A=0 n_write=0 n_wr_bk=1341 bw_util=0.05469
n_activity=11987 dram_eff=0.3369
bk0: 219a 70006i bk1: 213a 69667i bk2: 185a 72067i bk3: 194a 72124i bk4: 223a 72142i bk5: 212a 71720i bk6: 195a 71954i bk7: 186a 71730i bk8: 160a 71314i bk9: 160a 71317i bk10: 127a 72994i bk11: 129a 72787i bk12: 151a 70690i bk13: 144a 70860i bk14: 101a 72713i bk15: 98a 72675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856540
Row_Buffer_Locality_read = 0.833889
Row_Buffer_Locality_write = 0.912329
Bank_Level_Parallism = 4.050516
Bank_Level_Parallism_Col = 3.703279
Bank_Level_Parallism_Ready = 2.041110
write_to_read_ratio_blp_rw_average = 0.307606
GrpLevelPara = 2.249180 

BW Util details:
bwutil = 0.054685 
total_CMD = 73841 
util_bw = 4038 
Wasted_Col = 4028 
Wasted_Row = 1436 
Idle = 64339 

BW Util Bottlenecks: 
RCDc_limit = 3424 
RCDWRc_limit = 493 
WTRc_limit = 2611 
RTWc_limit = 2870 
CCDLc_limit = 1477 
rwq = 0 
CCDLc_limit_alone = 1008 
WTRc_limit_alone = 2290 
RTWc_limit_alone = 2722 

Commands details: 
total_CMD = 73841 
n_nop = 69119 
Read = 2697 
Write = 0 
L2_Alloc = 0 
L2_WB = 1341 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 3792 
total_req = 4038 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4038 
Row_Bus_Util =  0.014518 
CoL_Bus_Util = 0.054685 
Either_Row_CoL_Bus_Util = 0.063948 
Issued_on_Two_Bus_Simul_Util = 0.005255 
issued_two_Eff = 0.082169 
queue_avg = 1.971059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97106
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69407 n_act=492 n_pre=476 n_ref_event=0 n_req=3582 n_rd=2592 n_rd_L2_A=0 n_write=0 n_wr_bk=1192 bw_util=0.05125
n_activity=11230 dram_eff=0.337
bk0: 208a 70455i bk1: 209a 70479i bk2: 191a 72074i bk3: 187a 72395i bk4: 202a 71818i bk5: 206a 71881i bk6: 182a 72074i bk7: 184a 72227i bk8: 150a 71558i bk9: 138a 71278i bk10: 125a 72980i bk11: 130a 73173i bk12: 145a 70657i bk13: 140a 70754i bk14: 93a 72891i bk15: 102a 72910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862647
Row_Buffer_Locality_read = 0.837191
Row_Buffer_Locality_write = 0.929293
Bank_Level_Parallism = 4.030713
Bank_Level_Parallism_Col = 3.675701
Bank_Level_Parallism_Ready = 1.913055
write_to_read_ratio_blp_rw_average = 0.312420
GrpLevelPara = 2.171072 

BW Util details:
bwutil = 0.051245 
total_CMD = 73841 
util_bw = 3784 
Wasted_Col = 3794 
Wasted_Row = 1213 
Idle = 65050 

BW Util Bottlenecks: 
RCDc_limit = 3153 
RCDWRc_limit = 400 
WTRc_limit = 3114 
RTWc_limit = 2636 
CCDLc_limit = 1697 
rwq = 0 
CCDLc_limit_alone = 1103 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 2497 

Commands details: 
total_CMD = 73841 
n_nop = 69407 
Read = 2592 
Write = 0 
L2_Alloc = 0 
L2_WB = 1192 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 3582 
total_req = 3784 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 3784 
Row_Bus_Util =  0.013109 
CoL_Bus_Util = 0.051245 
Either_Row_CoL_Bus_Util = 0.060048 
Issued_on_Two_Bus_Simul_Util = 0.004307 
issued_two_Eff = 0.071719 
queue_avg = 1.914438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91444
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69333 n_act=503 n_pre=487 n_ref_event=0 n_req=3674 n_rd=2675 n_rd_L2_A=0 n_write=0 n_wr_bk=1206 bw_util=0.05256
n_activity=11089 dram_eff=0.35
bk0: 216a 69965i bk1: 218a 70203i bk2: 192a 72042i bk3: 191a 72267i bk4: 207a 72276i bk5: 220a 72148i bk6: 188a 72505i bk7: 191a 71865i bk8: 153a 71337i bk9: 151a 71539i bk10: 134a 72856i bk11: 120a 72940i bk12: 149a 71249i bk13: 147a 70967i bk14: 97a 73190i bk15: 101a 73010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863092
Row_Buffer_Locality_read = 0.844860
Row_Buffer_Locality_write = 0.911912
Bank_Level_Parallism = 3.990704
Bank_Level_Parallism_Col = 3.549536
Bank_Level_Parallism_Ready = 1.907756
write_to_read_ratio_blp_rw_average = 0.327242
GrpLevelPara = 2.192768 

BW Util details:
bwutil = 0.052559 
total_CMD = 73841 
util_bw = 3881 
Wasted_Col = 3679 
Wasted_Row = 1153 
Idle = 65128 

BW Util Bottlenecks: 
RCDc_limit = 3077 
RCDWRc_limit = 435 
WTRc_limit = 2200 
RTWc_limit = 2786 
CCDLc_limit = 1259 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 1952 
RTWc_limit_alone = 2661 

Commands details: 
total_CMD = 73841 
n_nop = 69333 
Read = 2675 
Write = 0 
L2_Alloc = 0 
L2_WB = 1206 
n_act = 503 
n_pre = 487 
n_ref = 0 
n_req = 3674 
total_req = 3881 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 3881 
Row_Bus_Util =  0.013407 
CoL_Bus_Util = 0.052559 
Either_Row_CoL_Bus_Util = 0.061050 
Issued_on_Two_Bus_Simul_Util = 0.004916 
issued_two_Eff = 0.080524 
queue_avg = 1.672553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67255
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69219 n_act=530 n_pre=514 n_ref_event=0 n_req=3667 n_rd=2664 n_rd_L2_A=0 n_write=0 n_wr_bk=1256 bw_util=0.05309
n_activity=12095 dram_eff=0.3241
bk0: 214a 70311i bk1: 231a 70328i bk2: 187a 72489i bk3: 193a 72276i bk4: 211a 71992i bk5: 217a 71707i bk6: 190a 71911i bk7: 199a 72287i bk8: 153a 71330i bk9: 160a 71324i bk10: 127a 72987i bk11: 123a 73052i bk12: 136a 71169i bk13: 135a 71098i bk14: 94a 73089i bk15: 94a 73120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855468
Row_Buffer_Locality_read = 0.834459
Row_Buffer_Locality_write = 0.911266
Bank_Level_Parallism = 3.572474
Bank_Level_Parallism_Col = 3.204193
Bank_Level_Parallism_Ready = 1.886225
write_to_read_ratio_blp_rw_average = 0.314480
GrpLevelPara = 2.052475 

BW Util details:
bwutil = 0.053087 
total_CMD = 73841 
util_bw = 3920 
Wasted_Col = 4292 
Wasted_Row = 1488 
Idle = 64141 

BW Util Bottlenecks: 
RCDc_limit = 3479 
RCDWRc_limit = 464 
WTRc_limit = 1965 
RTWc_limit = 2632 
CCDLc_limit = 1440 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 1668 
RTWc_limit_alone = 2488 

Commands details: 
total_CMD = 73841 
n_nop = 69219 
Read = 2664 
Write = 0 
L2_Alloc = 0 
L2_WB = 1256 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 3667 
total_req = 3920 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 3920 
Row_Bus_Util =  0.014138 
CoL_Bus_Util = 0.053087 
Either_Row_CoL_Bus_Util = 0.062594 
Issued_on_Two_Bus_Simul_Util = 0.004632 
issued_two_Eff = 0.073994 
queue_avg = 1.487913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48791
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69445 n_act=498 n_pre=482 n_ref_event=0 n_req=3538 n_rd=2578 n_rd_L2_A=0 n_write=0 n_wr_bk=1182 bw_util=0.05092
n_activity=11337 dram_eff=0.3317
bk0: 200a 70444i bk1: 211a 70158i bk2: 195a 72292i bk3: 191a 72559i bk4: 195a 72540i bk5: 209a 71996i bk6: 187a 72291i bk7: 193a 72228i bk8: 135a 71346i bk9: 149a 71416i bk10: 125a 73004i bk11: 124a 73147i bk12: 135a 71188i bk13: 141a 71354i bk14: 93a 72981i bk15: 95a 73095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859242
Row_Buffer_Locality_read = 0.838247
Row_Buffer_Locality_write = 0.915625
Bank_Level_Parallism = 3.764565
Bank_Level_Parallism_Col = 3.296526
Bank_Level_Parallism_Ready = 1.794947
write_to_read_ratio_blp_rw_average = 0.336738
GrpLevelPara = 2.099650 

BW Util details:
bwutil = 0.050920 
total_CMD = 73841 
util_bw = 3760 
Wasted_Col = 3786 
Wasted_Row = 1208 
Idle = 65087 

BW Util Bottlenecks: 
RCDc_limit = 3200 
RCDWRc_limit = 417 
WTRc_limit = 1931 
RTWc_limit = 2932 
CCDLc_limit = 1242 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 1727 
RTWc_limit_alone = 2787 

Commands details: 
total_CMD = 73841 
n_nop = 69445 
Read = 2578 
Write = 0 
L2_Alloc = 0 
L2_WB = 1182 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 3538 
total_req = 3760 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 3760 
Row_Bus_Util =  0.013272 
CoL_Bus_Util = 0.050920 
Either_Row_CoL_Bus_Util = 0.059533 
Issued_on_Two_Bus_Simul_Util = 0.004659 
issued_two_Eff = 0.078253 
queue_avg = 1.453082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45308
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69256 n_act=535 n_pre=519 n_ref_event=0 n_req=3624 n_rd=2602 n_rd_L2_A=0 n_write=0 n_wr_bk=1282 bw_util=0.0526
n_activity=12155 dram_eff=0.3195
bk0: 215a 70252i bk1: 214a 69950i bk2: 182a 72200i bk3: 176a 72718i bk4: 219a 71987i bk5: 214a 71802i bk6: 192a 72302i bk7: 195a 72033i bk8: 131a 71456i bk9: 152a 71373i bk10: 129a 72840i bk11: 122a 73061i bk12: 136a 70955i bk13: 137a 71056i bk14: 93a 72908i bk15: 95a 72967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852373
Row_Buffer_Locality_read = 0.829746
Row_Buffer_Locality_write = 0.909980
Bank_Level_Parallism = 3.776539
Bank_Level_Parallism_Col = 3.374295
Bank_Level_Parallism_Ready = 1.828527
write_to_read_ratio_blp_rw_average = 0.327015
GrpLevelPara = 2.058363 

BW Util details:
bwutil = 0.052600 
total_CMD = 73841 
util_bw = 3884 
Wasted_Col = 4059 
Wasted_Row = 1383 
Idle = 64515 

BW Util Bottlenecks: 
RCDc_limit = 3392 
RCDWRc_limit = 530 
WTRc_limit = 2375 
RTWc_limit = 2688 
CCDLc_limit = 1503 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 2025 
RTWc_limit_alone = 2526 

Commands details: 
total_CMD = 73841 
n_nop = 69256 
Read = 2602 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 3624 
total_req = 3884 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 3884 
Row_Bus_Util =  0.014274 
CoL_Bus_Util = 0.052600 
Either_Row_CoL_Bus_Util = 0.062093 
Issued_on_Two_Bus_Simul_Util = 0.004781 
issued_two_Eff = 0.076990 
queue_avg = 1.603933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60393
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69250 n_act=554 n_pre=538 n_ref_event=0 n_req=3611 n_rd=2640 n_rd_L2_A=0 n_write=0 n_wr_bk=1219 bw_util=0.05226
n_activity=12197 dram_eff=0.3164
bk0: 209a 69665i bk1: 205a 70247i bk2: 182a 72274i bk3: 191a 72206i bk4: 222a 71565i bk5: 206a 71635i bk6: 175a 72315i bk7: 191a 72269i bk8: 163a 71350i bk9: 147a 71158i bk10: 132a 72901i bk11: 125a 73099i bk12: 145a 70864i bk13: 144a 71080i bk14: 104a 72457i bk15: 99a 72893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846580
Row_Buffer_Locality_read = 0.824242
Row_Buffer_Locality_write = 0.907312
Bank_Level_Parallism = 3.825186
Bank_Level_Parallism_Col = 3.490137
Bank_Level_Parallism_Ready = 1.918113
write_to_read_ratio_blp_rw_average = 0.304721
GrpLevelPara = 2.079156 

BW Util details:
bwutil = 0.052261 
total_CMD = 73841 
util_bw = 3859 
Wasted_Col = 4252 
Wasted_Row = 1585 
Idle = 64145 

BW Util Bottlenecks: 
RCDc_limit = 3657 
RCDWRc_limit = 479 
WTRc_limit = 2463 
RTWc_limit = 2932 
CCDLc_limit = 1529 
rwq = 0 
CCDLc_limit_alone = 1067 
WTRc_limit_alone = 2136 
RTWc_limit_alone = 2797 

Commands details: 
total_CMD = 73841 
n_nop = 69250 
Read = 2640 
Write = 0 
L2_Alloc = 0 
L2_WB = 1219 
n_act = 554 
n_pre = 538 
n_ref = 0 
n_req = 3611 
total_req = 3859 

Dual Bus Interface Util: 
issued_total_row = 1092 
issued_total_col = 3859 
Row_Bus_Util =  0.014789 
CoL_Bus_Util = 0.052261 
Either_Row_CoL_Bus_Util = 0.062174 
Issued_on_Two_Bus_Simul_Util = 0.004875 
issued_two_Eff = 0.078414 
queue_avg = 1.695860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69586
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 125755 -   mf: uid=2409078, sid4294967295:w4294967295, part=18, addr=0x7fd303792900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (125655), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69370 n_act=512 n_pre=496 n_ref_event=0 n_req=3575 n_rd=2620 n_rd_L2_A=0 n_write=0 n_wr_bk=1217 bw_util=0.05196
n_activity=11088 dram_eff=0.346
bk0: 215a 70283i bk1: 214a 70591i bk2: 184a 72255i bk3: 173a 72493i bk4: 214a 71617i bk5: 201a 71957i bk6: 183a 72534i bk7: 198a 71847i bk8: 146a 71472i bk9: 150a 71552i bk10: 126a 73014i bk11: 130a 72820i bk12: 139a 71123i bk13: 145a 70842i bk14: 100a 73164i bk15: 102a 73133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856783
Row_Buffer_Locality_read = 0.834733
Row_Buffer_Locality_write = 0.917278
Bank_Level_Parallism = 3.924334
Bank_Level_Parallism_Col = 3.496066
Bank_Level_Parallism_Ready = 1.932499
write_to_read_ratio_blp_rw_average = 0.303033
GrpLevelPara = 2.120456 

BW Util details:
bwutil = 0.051963 
total_CMD = 73841 
util_bw = 3837 
Wasted_Col = 3668 
Wasted_Row = 1244 
Idle = 65092 

BW Util Bottlenecks: 
RCDc_limit = 3203 
RCDWRc_limit = 398 
WTRc_limit = 2027 
RTWc_limit = 2559 
CCDLc_limit = 1397 
rwq = 0 
CCDLc_limit_alone = 944 
WTRc_limit_alone = 1705 
RTWc_limit_alone = 2428 

Commands details: 
total_CMD = 73841 
n_nop = 69370 
Read = 2620 
Write = 0 
L2_Alloc = 0 
L2_WB = 1217 
n_act = 512 
n_pre = 496 
n_ref = 0 
n_req = 3575 
total_req = 3837 

Dual Bus Interface Util: 
issued_total_row = 1008 
issued_total_col = 3837 
Row_Bus_Util =  0.013651 
CoL_Bus_Util = 0.051963 
Either_Row_CoL_Bus_Util = 0.060549 
Issued_on_Two_Bus_Simul_Util = 0.005065 
issued_two_Eff = 0.083650 
queue_avg = 1.586124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58612
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69349 n_act=498 n_pre=482 n_ref_event=0 n_req=3589 n_rd=2606 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.05238
n_activity=11514 dram_eff=0.3359
bk0: 208a 70764i bk1: 213a 70544i bk2: 187a 72309i bk3: 199a 72263i bk4: 213a 71742i bk5: 208a 71813i bk6: 189a 71993i bk7: 186a 72206i bk8: 139a 71339i bk9: 147a 71571i bk10: 124a 73080i bk11: 121a 73174i bk12: 131a 71410i bk13: 141a 70695i bk14: 99a 72877i bk15: 101a 72875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861243
Row_Buffer_Locality_read = 0.834612
Row_Buffer_Locality_write = 0.931841
Bank_Level_Parallism = 3.846326
Bank_Level_Parallism_Col = 3.507977
Bank_Level_Parallism_Ready = 1.788780
write_to_read_ratio_blp_rw_average = 0.294491
GrpLevelPara = 2.205530 

BW Util details:
bwutil = 0.052383 
total_CMD = 73841 
util_bw = 3868 
Wasted_Col = 3787 
Wasted_Row = 1286 
Idle = 64900 

BW Util Bottlenecks: 
RCDc_limit = 3239 
RCDWRc_limit = 353 
WTRc_limit = 2768 
RTWc_limit = 2540 
CCDLc_limit = 1557 
rwq = 0 
CCDLc_limit_alone = 958 
WTRc_limit_alone = 2290 
RTWc_limit_alone = 2419 

Commands details: 
total_CMD = 73841 
n_nop = 69349 
Read = 2606 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 3589 
total_req = 3868 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 3868 
Row_Bus_Util =  0.013272 
CoL_Bus_Util = 0.052383 
Either_Row_CoL_Bus_Util = 0.060833 
Issued_on_Two_Bus_Simul_Util = 0.004821 
issued_two_Eff = 0.079252 
queue_avg = 1.534595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53459
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69216 n_act=524 n_pre=508 n_ref_event=0 n_req=3672 n_rd=2642 n_rd_L2_A=0 n_write=0 n_wr_bk=1321 bw_util=0.05367
n_activity=12514 dram_eff=0.3167
bk0: 211a 70102i bk1: 207a 70051i bk2: 189a 72449i bk3: 182a 72529i bk4: 217a 72059i bk5: 220a 72144i bk6: 185a 72344i bk7: 188a 71847i bk8: 154a 71055i bk9: 144a 71637i bk10: 133a 72824i bk11: 129a 73049i bk12: 145a 70758i bk13: 129a 71289i bk14: 105a 73017i bk15: 104a 73113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857298
Row_Buffer_Locality_read = 0.837623
Row_Buffer_Locality_write = 0.907767
Bank_Level_Parallism = 3.673446
Bank_Level_Parallism_Col = 3.328063
Bank_Level_Parallism_Ready = 1.904870
write_to_read_ratio_blp_rw_average = 0.321609
GrpLevelPara = 2.090654 

BW Util details:
bwutil = 0.053669 
total_CMD = 73841 
util_bw = 3963 
Wasted_Col = 4036 
Wasted_Row = 1491 
Idle = 64351 

BW Util Bottlenecks: 
RCDc_limit = 3205 
RCDWRc_limit = 526 
WTRc_limit = 2081 
RTWc_limit = 2783 
CCDLc_limit = 1202 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 1877 
RTWc_limit_alone = 2670 

Commands details: 
total_CMD = 73841 
n_nop = 69216 
Read = 2642 
Write = 0 
L2_Alloc = 0 
L2_WB = 1321 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 3672 
total_req = 3963 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 3963 
Row_Bus_Util =  0.013976 
CoL_Bus_Util = 0.053669 
Either_Row_CoL_Bus_Util = 0.062635 
Issued_on_Two_Bus_Simul_Util = 0.005011 
issued_two_Eff = 0.080000 
queue_avg = 1.498734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49873
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69168 n_act=521 n_pre=505 n_ref_event=0 n_req=3731 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=1331 bw_util=0.05443
n_activity=12302 dram_eff=0.3267
bk0: 202a 69966i bk1: 231a 69937i bk2: 191a 72067i bk3: 194a 72062i bk4: 218a 71435i bk5: 214a 71923i bk6: 196a 71877i bk7: 188a 71629i bk8: 153a 71393i bk9: 157a 71430i bk10: 134a 72773i bk11: 131a 73042i bk12: 141a 70700i bk13: 136a 70448i bk14: 101a 72653i bk15: 101a 73053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860359
Row_Buffer_Locality_read = 0.833705
Row_Buffer_Locality_write = 0.929051
Bank_Level_Parallism = 4.102675
Bank_Level_Parallism_Col = 3.781305
Bank_Level_Parallism_Ready = 1.856930
write_to_read_ratio_blp_rw_average = 0.279193
GrpLevelPara = 2.210129 

BW Util details:
bwutil = 0.054428 
total_CMD = 73841 
util_bw = 4019 
Wasted_Col = 4059 
Wasted_Row = 1379 
Idle = 64384 

BW Util Bottlenecks: 
RCDc_limit = 3495 
RCDWRc_limit = 408 
WTRc_limit = 3584 
RTWc_limit = 2561 
CCDLc_limit = 1872 
rwq = 0 
CCDLc_limit_alone = 1295 
WTRc_limit_alone = 3076 
RTWc_limit_alone = 2492 

Commands details: 
total_CMD = 73841 
n_nop = 69168 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1331 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3731 
total_req = 4019 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4019 
Row_Bus_Util =  0.013895 
CoL_Bus_Util = 0.054428 
Either_Row_CoL_Bus_Util = 0.063285 
Issued_on_Two_Bus_Simul_Util = 0.005038 
issued_two_Eff = 0.079606 
queue_avg = 2.158462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15846
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69234 n_act=521 n_pre=505 n_ref_event=0 n_req=3698 n_rd=2670 n_rd_L2_A=0 n_write=0 n_wr_bk=1266 bw_util=0.0533
n_activity=11478 dram_eff=0.3429
bk0: 221a 69949i bk1: 214a 70094i bk2: 187a 72187i bk3: 184a 72101i bk4: 226a 71830i bk5: 215a 71679i bk6: 189a 72210i bk7: 187a 72067i bk8: 167a 71434i bk9: 145a 71148i bk10: 124a 72810i bk11: 131a 72687i bk12: 137a 70780i bk13: 149a 70714i bk14: 91a 72777i bk15: 103a 72566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859113
Row_Buffer_Locality_read = 0.835955
Row_Buffer_Locality_write = 0.919261
Bank_Level_Parallism = 4.226275
Bank_Level_Parallism_Col = 3.873831
Bank_Level_Parallism_Ready = 1.977642
write_to_read_ratio_blp_rw_average = 0.305668
GrpLevelPara = 2.276044 

BW Util details:
bwutil = 0.053304 
total_CMD = 73841 
util_bw = 3936 
Wasted_Col = 3780 
Wasted_Row = 1304 
Idle = 64821 

BW Util Bottlenecks: 
RCDc_limit = 3297 
RCDWRc_limit = 432 
WTRc_limit = 3312 
RTWc_limit = 2868 
CCDLc_limit = 1757 
rwq = 0 
CCDLc_limit_alone = 1177 
WTRc_limit_alone = 2895 
RTWc_limit_alone = 2705 

Commands details: 
total_CMD = 73841 
n_nop = 69234 
Read = 2670 
Write = 0 
L2_Alloc = 0 
L2_WB = 1266 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3698 
total_req = 3936 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 3936 
Row_Bus_Util =  0.013895 
CoL_Bus_Util = 0.053304 
Either_Row_CoL_Bus_Util = 0.062391 
Issued_on_Two_Bus_Simul_Util = 0.004808 
issued_two_Eff = 0.077057 
queue_avg = 1.893772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89377
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69165 n_act=502 n_pre=486 n_ref_event=0 n_req=3739 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=1351 bw_util=0.05462
n_activity=11714 dram_eff=0.3443
bk0: 220a 70751i bk1: 220a 70377i bk2: 194a 72231i bk3: 197a 72203i bk4: 219a 71934i bk5: 221a 71625i bk6: 189a 71897i bk7: 191a 71709i bk8: 155a 71664i bk9: 148a 71320i bk10: 120a 72933i bk11: 130a 72924i bk12: 140a 70843i bk13: 138a 70526i bk14: 100a 72890i bk15: 100a 72978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865740
Row_Buffer_Locality_read = 0.846756
Row_Buffer_Locality_write = 0.913907
Bank_Level_Parallism = 4.040191
Bank_Level_Parallism_Col = 3.669494
Bank_Level_Parallism_Ready = 1.901066
write_to_read_ratio_blp_rw_average = 0.293897
GrpLevelPara = 2.263048 

BW Util details:
bwutil = 0.054617 
total_CMD = 73841 
util_bw = 4033 
Wasted_Col = 3760 
Wasted_Row = 1214 
Idle = 64834 

BW Util Bottlenecks: 
RCDc_limit = 3082 
RCDWRc_limit = 477 
WTRc_limit = 2856 
RTWc_limit = 2383 
CCDLc_limit = 1527 
rwq = 0 
CCDLc_limit_alone = 979 
WTRc_limit_alone = 2404 
RTWc_limit_alone = 2287 

Commands details: 
total_CMD = 73841 
n_nop = 69165 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 1351 
n_act = 502 
n_pre = 486 
n_ref = 0 
n_req = 3739 
total_req = 4033 

Dual Bus Interface Util: 
issued_total_row = 988 
issued_total_col = 4033 
Row_Bus_Util =  0.013380 
CoL_Bus_Util = 0.054617 
Either_Row_CoL_Bus_Util = 0.063325 
Issued_on_Two_Bus_Simul_Util = 0.004672 
issued_two_Eff = 0.073781 
queue_avg = 1.706193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70619
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69241 n_act=530 n_pre=514 n_ref_event=0 n_req=3682 n_rd=2681 n_rd_L2_A=0 n_write=0 n_wr_bk=1266 bw_util=0.05345
n_activity=11670 dram_eff=0.3382
bk0: 223a 70424i bk1: 218a 70486i bk2: 191a 72356i bk3: 196a 72145i bk4: 217a 71678i bk5: 223a 71663i bk6: 193a 72222i bk7: 183a 72017i bk8: 158a 70979i bk9: 151a 71386i bk10: 130a 72880i bk11: 125a 72829i bk12: 138a 70664i bk13: 146a 70905i bk14: 94a 72942i bk15: 95a 72857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856057
Row_Buffer_Locality_read = 0.835136
Row_Buffer_Locality_write = 0.912088
Bank_Level_Parallism = 4.054009
Bank_Level_Parallism_Col = 3.625986
Bank_Level_Parallism_Ready = 2.020522
write_to_read_ratio_blp_rw_average = 0.318785
GrpLevelPara = 2.187664 

BW Util details:
bwutil = 0.053453 
total_CMD = 73841 
util_bw = 3947 
Wasted_Col = 3783 
Wasted_Row = 1324 
Idle = 64787 

BW Util Bottlenecks: 
RCDc_limit = 3242 
RCDWRc_limit = 461 
WTRc_limit = 2479 
RTWc_limit = 2971 
CCDLc_limit = 1518 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 2095 
RTWc_limit_alone = 2848 

Commands details: 
total_CMD = 73841 
n_nop = 69241 
Read = 2681 
Write = 0 
L2_Alloc = 0 
L2_WB = 1266 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 3682 
total_req = 3947 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 3947 
Row_Bus_Util =  0.014138 
CoL_Bus_Util = 0.053453 
Either_Row_CoL_Bus_Util = 0.062296 
Issued_on_Two_Bus_Simul_Util = 0.005295 
issued_two_Eff = 0.085000 
queue_avg = 1.739061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73906
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69304 n_act=516 n_pre=500 n_ref_event=0 n_req=3646 n_rd=2689 n_rd_L2_A=0 n_write=0 n_wr_bk=1193 bw_util=0.05257
n_activity=11502 dram_eff=0.3375
bk0: 216a 70022i bk1: 213a 70173i bk2: 200a 72053i bk3: 201a 71958i bk4: 207a 71919i bk5: 213a 72069i bk6: 189a 72296i bk7: 189a 71912i bk8: 163a 71189i bk9: 152a 71393i bk10: 127a 73034i bk11: 135a 73126i bk12: 141a 71122i bk13: 144a 71225i bk14: 99a 72901i bk15: 100a 73118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858475
Row_Buffer_Locality_read = 0.841949
Row_Buffer_Locality_write = 0.904911
Bank_Level_Parallism = 3.895370
Bank_Level_Parallism_Col = 3.492991
Bank_Level_Parallism_Ready = 1.968315
write_to_read_ratio_blp_rw_average = 0.330342
GrpLevelPara = 2.114226 

BW Util details:
bwutil = 0.052572 
total_CMD = 73841 
util_bw = 3882 
Wasted_Col = 3954 
Wasted_Row = 1301 
Idle = 64704 

BW Util Bottlenecks: 
RCDc_limit = 3224 
RCDWRc_limit = 475 
WTRc_limit = 2140 
RTWc_limit = 3264 
CCDLc_limit = 1392 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 1826 
RTWc_limit_alone = 3116 

Commands details: 
total_CMD = 73841 
n_nop = 69304 
Read = 2689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1193 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 3646 
total_req = 3882 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 3882 
Row_Bus_Util =  0.013759 
CoL_Bus_Util = 0.052572 
Either_Row_CoL_Bus_Util = 0.061443 
Issued_on_Two_Bus_Simul_Util = 0.004889 
issued_two_Eff = 0.079568 
queue_avg = 1.632237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63224
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69167 n_act=521 n_pre=505 n_ref_event=0 n_req=3735 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=1333 bw_util=0.05445
n_activity=11997 dram_eff=0.3352
bk0: 227a 70143i bk1: 210a 70180i bk2: 183a 72134i bk3: 198a 72156i bk4: 225a 71953i bk5: 207a 71966i bk6: 194a 71961i bk7: 197a 72096i bk8: 158a 71430i bk9: 148a 71220i bk10: 129a 72886i bk11: 128a 73129i bk12: 152a 70408i bk13: 144a 70634i bk14: 94a 72944i bk15: 94a 72943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860509
Row_Buffer_Locality_read = 0.838170
Row_Buffer_Locality_write = 0.917861
Bank_Level_Parallism = 3.950470
Bank_Level_Parallism_Col = 3.570003
Bank_Level_Parallism_Ready = 1.924397
write_to_read_ratio_blp_rw_average = 0.330483
GrpLevelPara = 2.137225 

BW Util details:
bwutil = 0.054455 
total_CMD = 73841 
util_bw = 4021 
Wasted_Col = 4027 
Wasted_Row = 1320 
Idle = 64473 

BW Util Bottlenecks: 
RCDc_limit = 3176 
RCDWRc_limit = 478 
WTRc_limit = 2487 
RTWc_limit = 2946 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 2034 
RTWc_limit_alone = 2791 

Commands details: 
total_CMD = 73841 
n_nop = 69167 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1333 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3735 
total_req = 4021 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4021 
Row_Bus_Util =  0.013895 
CoL_Bus_Util = 0.054455 
Either_Row_CoL_Bus_Util = 0.063298 
Issued_on_Two_Bus_Simul_Util = 0.005051 
issued_two_Eff = 0.079803 
queue_avg = 1.646578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64658
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69236 n_act=527 n_pre=511 n_ref_event=0 n_req=3680 n_rd=2662 n_rd_L2_A=0 n_write=0 n_wr_bk=1244 bw_util=0.0529
n_activity=11828 dram_eff=0.3302
bk0: 216a 70007i bk1: 223a 70264i bk2: 194a 72529i bk3: 187a 72517i bk4: 224a 71809i bk5: 207a 71545i bk6: 188a 72076i bk7: 191a 71966i bk8: 148a 71168i bk9: 154a 71345i bk10: 124a 73010i bk11: 127a 73041i bk12: 141a 70744i bk13: 143a 70818i bk14: 97a 72860i bk15: 98a 73117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856793
Row_Buffer_Locality_read = 0.834335
Row_Buffer_Locality_write = 0.915521
Bank_Level_Parallism = 3.892402
Bank_Level_Parallism_Col = 3.536417
Bank_Level_Parallism_Ready = 1.913723
write_to_read_ratio_blp_rw_average = 0.302754
GrpLevelPara = 2.145668 

BW Util details:
bwutil = 0.052897 
total_CMD = 73841 
util_bw = 3906 
Wasted_Col = 4061 
Wasted_Row = 1364 
Idle = 64510 

BW Util Bottlenecks: 
RCDc_limit = 3419 
RCDWRc_limit = 436 
WTRc_limit = 2583 
RTWc_limit = 3220 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1006 
WTRc_limit_alone = 2217 
RTWc_limit_alone = 3030 

Commands details: 
total_CMD = 73841 
n_nop = 69236 
Read = 2662 
Write = 0 
L2_Alloc = 0 
L2_WB = 1244 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 3680 
total_req = 3906 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 3906 
Row_Bus_Util =  0.014057 
CoL_Bus_Util = 0.052897 
Either_Row_CoL_Bus_Util = 0.062364 
Issued_on_Two_Bus_Simul_Util = 0.004591 
issued_two_Eff = 0.073616 
queue_avg = 1.771279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77128
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69196 n_act=521 n_pre=505 n_ref_event=0 n_req=3719 n_rd=2657 n_rd_L2_A=0 n_write=0 n_wr_bk=1320 bw_util=0.05386
n_activity=11597 dram_eff=0.3429
bk0: 221a 70046i bk1: 221a 69678i bk2: 183a 72484i bk3: 192a 72204i bk4: 216a 71812i bk5: 210a 71654i bk6: 191a 72174i bk7: 193a 71674i bk8: 155a 71190i bk9: 148a 71096i bk10: 127a 72891i bk11: 124a 72970i bk12: 142a 70605i bk13: 145a 70022i bk14: 97a 72783i bk15: 92a 73061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859909
Row_Buffer_Locality_read = 0.835905
Row_Buffer_Locality_write = 0.919962
Bank_Level_Parallism = 4.288349
Bank_Level_Parallism_Col = 3.896722
Bank_Level_Parallism_Ready = 2.141564
write_to_read_ratio_blp_rw_average = 0.309874
GrpLevelPara = 2.222107 

BW Util details:
bwutil = 0.053859 
total_CMD = 73841 
util_bw = 3977 
Wasted_Col = 3864 
Wasted_Row = 1214 
Idle = 64786 

BW Util Bottlenecks: 
RCDc_limit = 3258 
RCDWRc_limit = 472 
WTRc_limit = 2962 
RTWc_limit = 3297 
CCDLc_limit = 1750 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 2442 
RTWc_limit_alone = 3089 

Commands details: 
total_CMD = 73841 
n_nop = 69196 
Read = 2657 
Write = 0 
L2_Alloc = 0 
L2_WB = 1320 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3719 
total_req = 3977 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 3977 
Row_Bus_Util =  0.013895 
CoL_Bus_Util = 0.053859 
Either_Row_CoL_Bus_Util = 0.062905 
Issued_on_Two_Bus_Simul_Util = 0.004848 
issued_two_Eff = 0.077072 
queue_avg = 2.177639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17764
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69273 n_act=515 n_pre=499 n_ref_event=0 n_req=3635 n_rd=2663 n_rd_L2_A=0 n_write=0 n_wr_bk=1241 bw_util=0.05287
n_activity=11821 dram_eff=0.3303
bk0: 215a 70471i bk1: 218a 70642i bk2: 186a 72371i bk3: 189a 72115i bk4: 232a 71324i bk5: 208a 71537i bk6: 190a 72106i bk7: 189a 72428i bk8: 167a 71267i bk9: 144a 71828i bk10: 127a 72704i bk11: 131a 72797i bk12: 142a 71061i bk13: 137a 71213i bk14: 92a 72570i bk15: 96a 72931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858322
Row_Buffer_Locality_read = 0.835899
Row_Buffer_Locality_write = 0.919753
Bank_Level_Parallism = 3.808336
Bank_Level_Parallism_Col = 3.484950
Bank_Level_Parallism_Ready = 1.871158
write_to_read_ratio_blp_rw_average = 0.272078
GrpLevelPara = 2.149858 

BW Util details:
bwutil = 0.052870 
total_CMD = 73841 
util_bw = 3904 
Wasted_Col = 4016 
Wasted_Row = 1461 
Idle = 64460 

BW Util Bottlenecks: 
RCDc_limit = 3298 
RCDWRc_limit = 405 
WTRc_limit = 3380 
RTWc_limit = 2033 
CCDLc_limit = 1742 
rwq = 0 
CCDLc_limit_alone = 1184 
WTRc_limit_alone = 2910 
RTWc_limit_alone = 1945 

Commands details: 
total_CMD = 73841 
n_nop = 69273 
Read = 2663 
Write = 0 
L2_Alloc = 0 
L2_WB = 1241 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 3635 
total_req = 3904 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 3904 
Row_Bus_Util =  0.013732 
CoL_Bus_Util = 0.052870 
Either_Row_CoL_Bus_Util = 0.061863 
Issued_on_Two_Bus_Simul_Util = 0.004740 
issued_two_Eff = 0.076620 
queue_avg = 1.745263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74526
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69346 n_act=533 n_pre=517 n_ref_event=0 n_req=3550 n_rd=2608 n_rd_L2_A=0 n_write=0 n_wr_bk=1208 bw_util=0.05168
n_activity=11497 dram_eff=0.3319
bk0: 212a 70583i bk1: 196a 70678i bk2: 195a 72393i bk3: 183a 72196i bk4: 209a 71858i bk5: 216a 71493i bk6: 196a 72168i bk7: 193a 71852i bk8: 147a 71614i bk9: 153a 71171i bk10: 125a 73165i bk11: 124a 73031i bk12: 130a 70864i bk13: 141a 70933i bk14: 96a 72988i bk15: 92a 73042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849859
Row_Buffer_Locality_read = 0.828221
Row_Buffer_Locality_write = 0.909766
Bank_Level_Parallism = 3.826805
Bank_Level_Parallism_Col = 3.385282
Bank_Level_Parallism_Ready = 1.832023
write_to_read_ratio_blp_rw_average = 0.333287
GrpLevelPara = 2.116529 

BW Util details:
bwutil = 0.051679 
total_CMD = 73841 
util_bw = 3816 
Wasted_Col = 4052 
Wasted_Row = 1272 
Idle = 64701 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 468 
WTRc_limit = 2265 
RTWc_limit = 3122 
CCDLc_limit = 1454 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 2019 
RTWc_limit_alone = 2969 

Commands details: 
total_CMD = 73841 
n_nop = 69346 
Read = 2608 
Write = 0 
L2_Alloc = 0 
L2_WB = 1208 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 3550 
total_req = 3816 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 3816 
Row_Bus_Util =  0.014220 
CoL_Bus_Util = 0.051679 
Either_Row_CoL_Bus_Util = 0.060874 
Issued_on_Two_Bus_Simul_Util = 0.005024 
issued_two_Eff = 0.082536 
queue_avg = 1.521133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52113
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73841 n_nop=69301 n_act=522 n_pre=506 n_ref_event=0 n_req=3654 n_rd=2631 n_rd_L2_A=0 n_write=0 n_wr_bk=1285 bw_util=0.05303
n_activity=11713 dram_eff=0.3343
bk0: 215a 70327i bk1: 210a 70168i bk2: 187a 72481i bk3: 194a 72366i bk4: 214a 71860i bk5: 209a 72135i bk6: 186a 72513i bk7: 183a 72201i bk8: 153a 71302i bk9: 150a 71462i bk10: 130a 72488i bk11: 122a 73251i bk12: 144a 70973i bk13: 141a 71540i bk14: 96a 73188i bk15: 97a 73190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.835044
Row_Buffer_Locality_write = 0.913979
Bank_Level_Parallism = 3.708008
Bank_Level_Parallism_Col = 3.234332
Bank_Level_Parallism_Ready = 1.691777
write_to_read_ratio_blp_rw_average = 0.320694
GrpLevelPara = 2.086545 

BW Util details:
bwutil = 0.053033 
total_CMD = 73841 
util_bw = 3916 
Wasted_Col = 3916 
Wasted_Row = 1247 
Idle = 64762 

BW Util Bottlenecks: 
RCDc_limit = 3185 
RCDWRc_limit = 454 
WTRc_limit = 2121 
RTWc_limit = 2976 
CCDLc_limit = 1297 
rwq = 0 
CCDLc_limit_alone = 903 
WTRc_limit_alone = 1847 
RTWc_limit_alone = 2856 

Commands details: 
total_CMD = 73841 
n_nop = 69301 
Read = 2631 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 3654 
total_req = 3916 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 3916 
Row_Bus_Util =  0.013922 
CoL_Bus_Util = 0.053033 
Either_Row_CoL_Bus_Util = 0.061483 
Issued_on_Two_Bus_Simul_Util = 0.005471 
issued_two_Eff = 0.088987 
queue_avg = 1.693138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69314

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6409, Miss = 2508, Miss_rate = 0.391, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6505, Miss = 2569, Miss_rate = 0.395, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 6541, Miss = 2568, Miss_rate = 0.393, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 6676, Miss = 2681, Miss_rate = 0.402, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 6485, Miss = 2551, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 6485, Miss = 2548, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 6388, Miss = 2464, Miss_rate = 0.386, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 6432, Miss = 2655, Miss_rate = 0.413, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6391, Miss = 2489, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6536, Miss = 2623, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 6518, Miss = 2555, Miss_rate = 0.392, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 6515, Miss = 2555, Miss_rate = 0.392, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 6538, Miss = 2659, Miss_rate = 0.407, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 6429, Miss = 2588, Miss_rate = 0.403, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 6515, Miss = 2542, Miss_rate = 0.390, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 6492, Miss = 2592, Miss_rate = 0.399, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 6537, Miss = 2596, Miss_rate = 0.397, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 6439, Miss = 2616, Miss_rate = 0.406, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 6616, Miss = 2569, Miss_rate = 0.388, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 6511, Miss = 2528, Miss_rate = 0.388, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 6381, Miss = 2529, Miss_rate = 0.396, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6487, Miss = 2652, Miss_rate = 0.409, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 6511, Miss = 2609, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 6638, Miss = 2620, Miss_rate = 0.395, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 6462, Miss = 2485, Miss_rate = 0.385, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 6375, Miss = 2505, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 6470, Miss = 2535, Miss_rate = 0.392, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 6382, Miss = 2561, Miss_rate = 0.401, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 6463, Miss = 2593, Miss_rate = 0.401, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 6460, Miss = 2502, Miss_rate = 0.387, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 6383, Miss = 2442, Miss_rate = 0.383, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 6413, Miss = 2510, Miss_rate = 0.391, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 6461, Miss = 2504, Miss_rate = 0.388, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 6535, Miss = 2584, Miss_rate = 0.395, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 6386, Miss = 2479, Miss_rate = 0.388, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 6526, Miss = 2572, Miss_rate = 0.394, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 6378, Miss = 2519, Miss_rate = 0.395, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 6425, Miss = 2481, Miss_rate = 0.386, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 6403, Miss = 2490, Miss_rate = 0.389, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 6506, Miss = 2589, Miss_rate = 0.398, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 6607, Miss = 2655, Miss_rate = 0.402, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 6436, Miss = 2512, Miss_rate = 0.390, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 6508, Miss = 2636, Miss_rate = 0.405, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 6633, Miss = 2591, Miss_rate = 0.391, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 6607, Miss = 2628, Miss_rate = 0.398, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 6432, Miss = 2537, Miss_rate = 0.394, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 6581, Miss = 2596, Miss_rate = 0.394, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 6506, Miss = 2602, Miss_rate = 0.400, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 6554, Miss = 2626, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 6355, Miss = 2556, Miss_rate = 0.402, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 6383, Miss = 2526, Miss_rate = 0.396, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 6491, Miss = 2554, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 6598, Miss = 2620, Miss_rate = 0.397, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 6601, Miss = 2609, Miss_rate = 0.395, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 6346, Miss = 2497, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 6465, Miss = 2596, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6530, Miss = 2615, Miss_rate = 0.400, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 6651, Miss = 2558, Miss_rate = 0.385, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 6377, Miss = 2563, Miss_rate = 0.402, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 6377, Miss = 2500, Miss_rate = 0.392, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 6503, Miss = 2560, Miss_rate = 0.394, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 6535, Miss = 2448, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6433, Miss = 2551, Miss_rate = 0.397, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 6388, Miss = 2513, Miss_rate = 0.393, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 414900
L2_total_cache_misses = 163866
L2_total_cache_miss_rate = 0.3950
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 332777
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=332777
icnt_total_pkts_simt_to_mem=414900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405208
Req_Network_cycles = 125704
Req_Network_injected_packets_per_cycle =       3.2235 
Req_Network_conflicts_per_cycle =       1.2859
Req_Network_conflicts_per_cycle_util =       6.3696
Req_Bank_Level_Parallism =      15.9669
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6856
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7685

Reply_Network_injected_packets_num = 332777
Reply_Network_cycles = 125704
Reply_Network_injected_packets_per_cycle =        2.6473
Reply_Network_conflicts_per_cycle =        1.0354
Reply_Network_conflicts_per_cycle_util =       5.2197
Reply_Bank_Level_Parallism =      13.3452
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2083
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0331
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 112578 (inst/sec)
gpgpu_simulation_rate = 931 (cycle/sec)
gpgpu_silicon_slowdown = 1554242x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5798
gpu_sim_insn = 1014322
gpu_ipc =     174.9434
gpu_tot_sim_cycle = 131502
gpu_tot_sim_insn = 16212352
gpu_tot_ipc =     123.2860
gpu_tot_issued_cta = 1792
gpu_occupancy = 32.1817% 
gpu_tot_occupancy = 23.8128% 
max_total_param_size = 0
gpu_stall_dramfull = 42046
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3532
partiton_level_parallism_total  =       3.0970
partiton_level_parallism_util =      16.5161
partiton_level_parallism_util_total  =      15.9696
L2_BW  =      16.3557 GB/Sec
L2_BW_total  =     117.8973 GB/Sec
gpu_total_sim_rate=116635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14395, Miss = 6829, Miss_rate = 0.474, Pending_hits = 85, Reservation_fails = 523
	L1D_cache_core[1]: Access = 14053, Miss = 6635, Miss_rate = 0.472, Pending_hits = 63, Reservation_fails = 426
	L1D_cache_core[2]: Access = 12023, Miss = 5703, Miss_rate = 0.474, Pending_hits = 58, Reservation_fails = 370
	L1D_cache_core[3]: Access = 12262, Miss = 5851, Miss_rate = 0.477, Pending_hits = 61, Reservation_fails = 241
	L1D_cache_core[4]: Access = 12912, Miss = 6078, Miss_rate = 0.471, Pending_hits = 90, Reservation_fails = 467
	L1D_cache_core[5]: Access = 12746, Miss = 5977, Miss_rate = 0.469, Pending_hits = 61, Reservation_fails = 262
	L1D_cache_core[6]: Access = 12872, Miss = 6139, Miss_rate = 0.477, Pending_hits = 74, Reservation_fails = 415
	L1D_cache_core[7]: Access = 12805, Miss = 6128, Miss_rate = 0.479, Pending_hits = 53, Reservation_fails = 298
	L1D_cache_core[8]: Access = 13005, Miss = 6238, Miss_rate = 0.480, Pending_hits = 48, Reservation_fails = 195
	L1D_cache_core[9]: Access = 12651, Miss = 6040, Miss_rate = 0.477, Pending_hits = 58, Reservation_fails = 385
	L1D_cache_core[10]: Access = 13205, Miss = 6301, Miss_rate = 0.477, Pending_hits = 80, Reservation_fails = 208
	L1D_cache_core[11]: Access = 13873, Miss = 6678, Miss_rate = 0.481, Pending_hits = 82, Reservation_fails = 391
	L1D_cache_core[12]: Access = 12948, Miss = 6111, Miss_rate = 0.472, Pending_hits = 82, Reservation_fails = 426
	L1D_cache_core[13]: Access = 12359, Miss = 5843, Miss_rate = 0.473, Pending_hits = 78, Reservation_fails = 357
	L1D_cache_core[14]: Access = 12898, Miss = 6066, Miss_rate = 0.470, Pending_hits = 66, Reservation_fails = 321
	L1D_cache_core[15]: Access = 12725, Miss = 5987, Miss_rate = 0.470, Pending_hits = 59, Reservation_fails = 334
	L1D_cache_core[16]: Access = 17756, Miss = 8147, Miss_rate = 0.459, Pending_hits = 151, Reservation_fails = 798
	L1D_cache_core[17]: Access = 18209, Miss = 8441, Miss_rate = 0.464, Pending_hits = 192, Reservation_fails = 911
	L1D_cache_core[18]: Access = 18197, Miss = 8481, Miss_rate = 0.466, Pending_hits = 181, Reservation_fails = 774
	L1D_cache_core[19]: Access = 17659, Miss = 8245, Miss_rate = 0.467, Pending_hits = 158, Reservation_fails = 726
	L1D_cache_core[20]: Access = 17454, Miss = 8067, Miss_rate = 0.462, Pending_hits = 171, Reservation_fails = 665
	L1D_cache_core[21]: Access = 18920, Miss = 8822, Miss_rate = 0.466, Pending_hits = 208, Reservation_fails = 981
	L1D_cache_core[22]: Access = 17827, Miss = 8198, Miss_rate = 0.460, Pending_hits = 155, Reservation_fails = 843
	L1D_cache_core[23]: Access = 17230, Miss = 8046, Miss_rate = 0.467, Pending_hits = 172, Reservation_fails = 797
	L1D_cache_core[24]: Access = 17334, Miss = 7973, Miss_rate = 0.460, Pending_hits = 147, Reservation_fails = 604
	L1D_cache_core[25]: Access = 18178, Miss = 8416, Miss_rate = 0.463, Pending_hits = 189, Reservation_fails = 646
	L1D_cache_core[26]: Access = 17963, Miss = 8349, Miss_rate = 0.465, Pending_hits = 163, Reservation_fails = 772
	L1D_cache_core[27]: Access = 17934, Miss = 8364, Miss_rate = 0.466, Pending_hits = 154, Reservation_fails = 786
	L1D_cache_core[28]: Access = 17106, Miss = 7909, Miss_rate = 0.462, Pending_hits = 170, Reservation_fails = 804
	L1D_cache_core[29]: Access = 18218, Miss = 8455, Miss_rate = 0.464, Pending_hits = 195, Reservation_fails = 712
	L1D_cache_core[30]: Access = 18473, Miss = 8437, Miss_rate = 0.457, Pending_hits = 177, Reservation_fails = 660
	L1D_cache_core[31]: Access = 17709, Miss = 8267, Miss_rate = 0.467, Pending_hits = 175, Reservation_fails = 873
	L1D_cache_core[32]: Access = 17664, Miss = 8183, Miss_rate = 0.463, Pending_hits = 201, Reservation_fails = 761
	L1D_cache_core[33]: Access = 16869, Miss = 7863, Miss_rate = 0.466, Pending_hits = 174, Reservation_fails = 672
	L1D_cache_core[34]: Access = 16461, Miss = 7678, Miss_rate = 0.466, Pending_hits = 184, Reservation_fails = 661
	L1D_cache_core[35]: Access = 17010, Miss = 7816, Miss_rate = 0.459, Pending_hits = 160, Reservation_fails = 656
	L1D_cache_core[36]: Access = 16930, Miss = 7744, Miss_rate = 0.457, Pending_hits = 170, Reservation_fails = 896
	L1D_cache_core[37]: Access = 17377, Miss = 8129, Miss_rate = 0.468, Pending_hits = 156, Reservation_fails = 868
	L1D_cache_core[38]: Access = 17031, Miss = 7886, Miss_rate = 0.463, Pending_hits = 156, Reservation_fails = 601
	L1D_cache_core[39]: Access = 16803, Miss = 7824, Miss_rate = 0.466, Pending_hits = 160, Reservation_fails = 554
	L1D_cache_core[40]: Access = 16935, Miss = 7813, Miss_rate = 0.461, Pending_hits = 183, Reservation_fails = 612
	L1D_cache_core[41]: Access = 18016, Miss = 8505, Miss_rate = 0.472, Pending_hits = 191, Reservation_fails = 718
	L1D_cache_core[42]: Access = 17127, Miss = 8044, Miss_rate = 0.470, Pending_hits = 175, Reservation_fails = 624
	L1D_cache_core[43]: Access = 17799, Miss = 8242, Miss_rate = 0.463, Pending_hits = 156, Reservation_fails = 922
	L1D_cache_core[44]: Access = 17138, Miss = 7862, Miss_rate = 0.459, Pending_hits = 159, Reservation_fails = 858
	L1D_cache_core[45]: Access = 18064, Miss = 8422, Miss_rate = 0.466, Pending_hits = 230, Reservation_fails = 859
	L1D_cache_core[46]: Access = 17163, Miss = 8096, Miss_rate = 0.472, Pending_hits = 209, Reservation_fails = 937
	L1D_cache_core[47]: Access = 17809, Miss = 8381, Miss_rate = 0.471, Pending_hits = 194, Reservation_fails = 776
	L1D_cache_core[48]: Access = 14371, Miss = 6721, Miss_rate = 0.468, Pending_hits = 138, Reservation_fails = 534
	L1D_cache_core[49]: Access = 15097, Miss = 6981, Miss_rate = 0.462, Pending_hits = 161, Reservation_fails = 815
	L1D_cache_core[50]: Access = 15244, Miss = 7146, Miss_rate = 0.469, Pending_hits = 172, Reservation_fails = 797
	L1D_cache_core[51]: Access = 14815, Miss = 6800, Miss_rate = 0.459, Pending_hits = 145, Reservation_fails = 726
	L1D_cache_core[52]: Access = 14628, Miss = 6718, Miss_rate = 0.459, Pending_hits = 121, Reservation_fails = 690
	L1D_cache_core[53]: Access = 14691, Miss = 6887, Miss_rate = 0.469, Pending_hits = 172, Reservation_fails = 829
	L1D_cache_core[54]: Access = 14094, Miss = 6627, Miss_rate = 0.470, Pending_hits = 142, Reservation_fails = 578
	L1D_cache_core[55]: Access = 14764, Miss = 7002, Miss_rate = 0.474, Pending_hits = 189, Reservation_fails = 600
	L1D_cache_core[56]: Access = 15035, Miss = 7048, Miss_rate = 0.469, Pending_hits = 189, Reservation_fails = 944
	L1D_cache_core[57]: Access = 14181, Miss = 6460, Miss_rate = 0.456, Pending_hits = 129, Reservation_fails = 613
	L1D_cache_core[58]: Access = 13794, Miss = 6445, Miss_rate = 0.467, Pending_hits = 148, Reservation_fails = 584
	L1D_cache_core[59]: Access = 13707, Miss = 6397, Miss_rate = 0.467, Pending_hits = 156, Reservation_fails = 674
	L1D_cache_core[60]: Access = 14435, Miss = 6803, Miss_rate = 0.471, Pending_hits = 174, Reservation_fails = 660
	L1D_cache_core[61]: Access = 15917, Miss = 7510, Miss_rate = 0.472, Pending_hits = 181, Reservation_fails = 930
	L1D_cache_core[62]: Access = 14818, Miss = 7013, Miss_rate = 0.473, Pending_hits = 181, Reservation_fails = 969
	L1D_cache_core[63]: Access = 14141, Miss = 6534, Miss_rate = 0.462, Pending_hits = 151, Reservation_fails = 805
	L1D_cache_core[64]: Access = 9805, Miss = 4757, Miss_rate = 0.485, Pending_hits = 48, Reservation_fails = 241
	L1D_cache_core[65]: Access = 10168, Miss = 4952, Miss_rate = 0.487, Pending_hits = 48, Reservation_fails = 360
	L1D_cache_core[66]: Access = 9953, Miss = 4782, Miss_rate = 0.480, Pending_hits = 46, Reservation_fails = 244
	L1D_cache_core[67]: Access = 10845, Miss = 5231, Miss_rate = 0.482, Pending_hits = 68, Reservation_fails = 296
	L1D_cache_core[68]: Access = 10622, Miss = 5056, Miss_rate = 0.476, Pending_hits = 55, Reservation_fails = 406
	L1D_cache_core[69]: Access = 9751, Miss = 4674, Miss_rate = 0.479, Pending_hits = 44, Reservation_fails = 147
	L1D_cache_core[70]: Access = 10835, Miss = 5211, Miss_rate = 0.481, Pending_hits = 46, Reservation_fails = 254
	L1D_cache_core[71]: Access = 10531, Miss = 5081, Miss_rate = 0.482, Pending_hits = 53, Reservation_fails = 257
	L1D_cache_core[72]: Access = 10192, Miss = 4944, Miss_rate = 0.485, Pending_hits = 46, Reservation_fails = 233
	L1D_cache_core[73]: Access = 10132, Miss = 4887, Miss_rate = 0.482, Pending_hits = 57, Reservation_fails = 220
	L1D_cache_core[74]: Access = 10733, Miss = 5190, Miss_rate = 0.484, Pending_hits = 43, Reservation_fails = 207
	L1D_cache_core[75]: Access = 10084, Miss = 4903, Miss_rate = 0.486, Pending_hits = 38, Reservation_fails = 287
	L1D_cache_core[76]: Access = 10497, Miss = 4996, Miss_rate = 0.476, Pending_hits = 53, Reservation_fails = 239
	L1D_cache_core[77]: Access = 9626, Miss = 4672, Miss_rate = 0.485, Pending_hits = 40, Reservation_fails = 309
	L1D_cache_core[78]: Access = 11558, Miss = 5492, Miss_rate = 0.475, Pending_hits = 57, Reservation_fails = 294
	L1D_cache_core[79]: Access = 10140, Miss = 4862, Miss_rate = 0.479, Pending_hits = 65, Reservation_fails = 246
	L1D_total_cache_accesses = 1169299
	L1D_total_cache_misses = 548491
	L1D_total_cache_miss_rate = 0.4691
	L1D_total_cache_pending_hits = 10070
	L1D_total_cache_reservation_fails = 45934
	L1D_cache_data_port_util = 0.233
	L1D_cache_fill_port_util = 0.117
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 174317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10029
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 892732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276567

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 45875
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1119, 900, 1115, 957, 891, 711, 821, 800, 791, 906, 1150, 956, 816, 1042, 955, 1074, 556, 557, 717, 967, 795, 704, 703, 459, 857, 724, 510, 666, 388, 376, 679, 316, 
gpgpu_n_tot_thrd_icount = 16212352
gpgpu_n_tot_w_icount = 1861042
gpgpu_n_stall_shd_mem = 247130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 334825
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221654
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25476
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:704942	W0_Idle:2136382	W0_Scoreboard:6867970	W1:451783	W2:215653	W3:150378	W4:120668	W5:92581	W6:62705	W7:45170	W8:30182	W9:24108	W10:21155	W11:21901	W12:23457	W13:26270	W14:25592	W15:28332	W16:25141	W17:20871	W18:15645	W19:9376	W20:6758	W21:3348	W22:1995	W23:1155	W24:672	W25:556	W26:711	W27:869	W28:871	W29:777	W30:1134	W31:2165	W32:287819
single_issue_nums: WS0:463777	WS1:463443	WS2:464783	WS3:469039	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2678600 {8:334825,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13393000 {40:334825,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 319 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 7 
mrq_lat_table:10315 	30892 	7047 	8247 	11142 	18899 	15944 	10217 	5924 	941 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	210480 	79468 	34944 	9933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	216500 	61041 	35389 	25093 	11745 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	238037 	44656 	21316 	14895 	9105 	5863 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	54 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        34        48        33        30        64        64        35        37        37        39        34        39 
dram[1]:        50        40        28        31        51        42        32        31        64        66        33        34        74        52        34        28 
dram[2]:        44        43        28        31        48        38        26        31        64        64        31        39        32        33        44        34 
dram[3]:        34        36        29        31        38        42        27        33        64        64        33        39        38        40        26        34 
dram[4]:        42        39        35        32        48        47        31        34        64        64        28        35        25        39        37        31 
dram[5]:        37        43        32        25        38        50        30        28        64        64        39        33        31        57        38        30 
dram[6]:        56        44        29        27        47        39        32        29        64        64        31        35        51        42        42        33 
dram[7]:        36        63        35        31        40        50        31        33        64        64        33        30        28        30        30        35 
dram[8]:        45        46        32        30        45        48        27        25        64        64        30        45        57        29        39        31 
dram[9]:        60        45        27        34        42        38        29        39        64        65        28        37       100        31        32        40 
dram[10]:        44        50        30        36        48        43        30        30        64        64        32        31        30        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30        64        64        38        35        39        40        32        37 
dram[12]:        42        46        34        30        41        42        29        28        65        64        36        36        47        77        30        35 
dram[13]:        33        42        28        35        44        47        27        29        64        64        39        33        29        78        37        33 
dram[14]:        52        45        31        30        45        49        29        29        64        67        37        27        31        46        28        37 
dram[15]:        39        32        28        29        35        40        30        30        64        64        34        32        39        34        35        36 
dram[16]:        34        41        24        30        42        45        30        22        64        64        32        36        31        46        33        38 
dram[17]:        49        34        33        29        47        46        28        34        64        64        40        33        66        34        27        38 
dram[18]:        44        44        29        31        43        48        30        30        64        64        34        37        30        48        37        43 
dram[19]:        42        46        36        28        41        36        29        29        92        64        27        36        27        46        36        26 
dram[20]:        52        41        29        32        47        36        26        28        64        64        36        39        65        36        31        33 
dram[21]:        61        61        34        30        42        47        32        35        64        64        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32        64        64        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        40        39        31        64        89        35        41        31        32        45        29 
dram[24]:        45        59        39        35        39        46        32        32        64        64        43        31        46        66        33        31 
dram[25]:        46        39        30        28        50        47        32        36        64        66        39        39        70        31        34        37 
dram[26]:        49        44        33        29        52        39        36        29        64        64        37        38        40        39        27        30 
dram[27]:        29        55        28        32        45        39        32        31        64        65        39        34        64        43        33        30 
dram[28]:        53        70        30        32        40        42        28        30        64        81        28        33        47        66        33        31 
dram[29]:        41        43        27        28        50        36        31        32        64        64        32        39        31        56        25        39 
dram[30]:        41        41        32        29        42        42        30        25        64        64        26        42        38        31        35        29 
dram[31]:        42        42        35        33        47        44        27        30        64        64        37        41        29        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  5.859155  5.704226  5.933333  5.428571  5.487179  5.022222  6.857143  6.333333 11.586206 18.578947  8.266666  5.200000 11.478261  7.774194  5.722222  4.863636 
dram[1]:  6.985507  6.657143  6.814815  5.277778  6.628572  5.717949  5.529412  5.647059 13.600000 17.476191  9.000000  5.458333 10.296296  9.821428  5.388889  5.157895 
dram[2]:  7.046875  5.461538  5.903226  4.395349  5.250000  5.250000  4.595238  7.000000 14.565217 14.826087  5.416667  7.647059  8.375000 10.680000  5.833333  7.230769 
dram[3]:  7.031746  7.062500  5.818182  4.921052  6.454545  4.930233  5.250000  4.585366 16.809525 17.736841  5.809524  6.947369  7.441176 10.074074  5.105263 10.400000 
dram[4]:  6.614286  5.772152  5.750000  5.081081  6.382353  5.871795  6.156250  7.440000 13.520000 17.047619  8.714286  6.789474  7.787879  8.709678  4.809524  4.941176 
dram[5]:  6.070423  6.123288  5.588235  6.500000  7.103448  5.500000  6.785714  5.250000 12.880000 15.782609  6.888889  6.684210  7.428571  8.193548  4.652174  5.705883 
dram[6]:  8.066667  8.125000  5.588235  5.131579  4.632653  4.000000  4.775000  5.485714 18.631578 18.684210  6.095238  8.375000  7.294117  8.793103  6.500000  5.400000 
dram[7]:  6.200000  7.046154  6.482759  5.138889  4.976744  4.976744  4.923077  5.285714 13.920000 20.705883  5.818182  9.214286  7.189189  8.666667  6.352941  4.500000 
dram[8]:  6.064103  5.378049  5.781250  5.735294  6.656250  7.200000  5.026316  4.634146 19.105263 23.266666  7.052631  6.238095 10.037037  9.884615  7.142857  5.352941 
dram[9]:  6.027778  6.130435  7.222222  5.026316  6.257143  6.028572  4.650000  5.054054 23.333334 18.736841  6.285714  7.437500 12.380953  8.161290  4.950000  5.050000 
dram[10]:  6.097222  5.792683  4.547619  7.695652  6.000000  5.650000  6.030303  6.233333 20.588236 16.043478  4.925926  5.863636  7.085714  9.206897  6.533333  6.125000 
dram[11]:  6.197369  6.602740  6.166667  5.878788  7.193548  5.300000  5.571429  5.027027 20.529411 16.952381  6.736842  5.160000  7.800000  9.413794  4.952381  4.636364 
dram[12]:  6.562500  6.761194  4.897436  6.678571  4.697674  5.567567  5.200000  7.076923 17.631578 19.411764  7.352941 10.000000  9.071428 11.590909  5.222222  5.526316 
dram[13]:  6.588235  6.579710  5.052631  5.787879  5.914286  6.285714  6.064516  5.617647 17.368422 15.571428  5.826087  6.368421 11.818182 10.840000  6.533333  6.437500 
dram[14]:  5.789474  6.436620  5.666667  5.216216  5.410256  5.046512  5.000000  7.370370 18.894737 18.421053  7.055555  7.687500 11.000000  7.645161  4.217391  5.764706 
dram[15]:  6.546875  6.382353  5.571429  7.640000  5.416667  6.333333  5.666667  5.514286 16.947369 19.235294  7.352941  7.294117  7.314286  9.680000  4.476191  5.277778 
dram[16]:  5.644737  5.986486  5.055555  5.866667  5.918919  5.095238  6.000000  4.642857 22.000000 16.285715  5.863636  6.473684 10.791667  9.241380  4.947369  5.705883 
dram[17]:  5.231707  6.421875  4.666667  5.787879  4.933333  3.886792  5.833333  6.161290 16.904762 19.764706  5.280000  6.944445 13.095238  8.266666  3.750000  5.823529 
dram[18]:  5.805555  6.741935  5.257143  4.942857  4.458333  6.090909  6.310345  4.950000 21.799999 19.588236  6.789474  5.320000 11.173913  7.515152  7.428571  8.916667 
dram[19]:  6.933333  6.753846  5.342857  5.852941  5.605263  5.621622  5.558824  5.470588 17.631578 27.153847  5.952381  9.384615  8.111111  8.677420  6.600000  4.636364 
dram[20]:  5.649351  5.419753  7.560000  5.870968  6.382353  6.666667  5.781250  4.947369 17.095238 19.529411  5.782609  7.647059  8.272727  8.000000  6.562500  7.066667 
dram[21]:  6.626866  7.196970  5.968750  5.388889  5.317073  5.783784  5.025641  5.371428 20.411764 24.466667  7.444445  7.277778  6.648649  8.266666  4.857143  8.416667 
dram[22]:  6.287671  7.857143  5.194445  6.133333  5.947369  4.886364  6.300000  4.921052 20.941177 16.842106  5.904762  6.238095  9.592592  9.600000  6.200000  4.076923 
dram[23]:  7.932203  6.776119  5.388889  5.324324  6.257143  6.138889  5.906250  5.787879 20.470589 17.809525  7.058824  8.125000  8.666667  8.666667  5.722222  4.952381 
dram[24]:  6.636364  6.878788  6.821429  4.666667  5.425000  5.186047  6.225806  6.100000 13.840000 22.866667  7.705883  5.478261  8.548388  7.606061  5.000000  4.619048 
dram[25]:  5.873240  6.818182  5.555555  5.289474  5.175000  6.085714  7.269231  5.727273 13.440000 15.761905  7.937500  7.941176  9.481482  9.960000  4.391304  5.941176 
dram[26]:  6.485714  5.760000  5.228571  6.000000  6.617647  6.468750  4.511628  6.354839 27.538462 21.823530  6.500000  6.842105  8.709678  8.862069  4.272727  5.529412 
dram[27]:  6.071429  6.422535  6.466667  6.925926  5.743590  5.307693  5.222222  4.658536 15.565217 20.000000  7.411765  6.736842  9.241380  7.757576  5.705883  5.157895 
dram[28]:  7.200000  6.575343  6.777778  6.857143  5.837838  4.772727  5.617647  5.361111 14.826087 17.421053  6.684210  7.750000  9.571428  8.093750  4.950000  4.750000 
dram[29]:  6.283582  7.545455  4.769231  6.517241  5.155556  4.622222  5.757576  7.000000 15.086957 22.666666  8.533334  7.052631  7.771429  9.481482  3.680000  5.705883 
dram[30]:  6.883333  5.984127  6.093750  5.545455  4.446808  4.408163  5.939394  4.707317 24.769230 13.920000  6.250000  7.352941  9.133333  8.464286  4.454545  4.700000 
dram[31]:  6.507042  6.405797  5.342857  5.705883  5.219512  5.500000  6.000000  5.545455 17.142857 16.285715  4.851852  8.133333  8.724138  9.148149  6.466667  6.466667 
average row locality = 119572/16760 = 7.134367
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       208       214       178       190       214       226       192       190       177       177       123       126       141       137       102       104 
dram[1]:       221       224       184       190       232       223       188       192       184       185       135       131       148       149        96        97 
dram[2]:       214       212       183       189       231       210       193       189       178       182       130       129       151       136       104        93 
dram[3]:       215       223       192       187       213       212       189       188       177       182       120       130       143       147        96       104 
dram[4]:       227       222       184       188       217       229       197       186       177       186       122       129       136       136        99        84 
dram[5]:       196       215       190       195       206       220       190       189       170       180       124       126       145       146       102        92 
dram[6]:       226       208       190       195       227       204       191       192       187       179       127       134       137       146       104       107 
dram[7]:       205       212       188       185       214       214       192       185       173       184       128       129       135       145       103       104 
dram[8]:       231       223       185       195       213       216       191       190       177       184       134       131       147       140        96        89 
dram[9]:       229       197       195       191       219       211       186       187       181       179       128       118       140       130        99       101 
dram[10]:       214       225       191       177       210       226       199       187       176       187       133       129       133       147        98        96 
dram[11]:       219       213       185       194       223       212       195       186       192       188       127       129       151       144       101        98 
dram[12]:       208       209       191       187       202       206       182       184       182       166       125       130       145       140        93       102 
dram[13]:       216       218       192       191       207       220       188       191       177       179       134       120       149       147        97       101 
dram[14]:       214       231       187       193       211       217       190       199       185       188       127       123       136       135        94        94 
dram[15]:       200       211       195       191       195       209       187       193       167       177       125       124       135       141        93        95 
dram[16]:       215       214       182       176       219       214       192       195       163       180       129       122       136       137        93        95 
dram[17]:       209       205       182       191       222       206       175       191       195       175       132       125       145       144       104        99 
dram[18]:       215       214       184       173       214       201       183       198       174       166       126       130       139       145       100       102 
dram[19]:       208       213       187       199       213       208       189       186       167       179       124       121       131       141        99       101 
dram[20]:       211       207       189       182       217       220       185       188       186       172       133       129       145       129       105       104 
dram[21]:       202       231       191       194       218       214       196       188       181       185       134       131       141       136       101       101 
dram[22]:       221       214       187       184       226       215       189       187       195       173       124       131       137       149        91       103 
dram[23]:       220       220       194       197       219       221       189       191       179       180       120       130       140       138       100       100 
dram[24]:       223       218       191       196       217       223       193       183       190       179       130       125       138       146        94        95 
dram[25]:       216       213       200       201       207       213       189       189       183       180       127       135       141       144        99       100 
dram[26]:       227       210       183       198       225       207       194       197       182       176       129       128       152       144        94        94 
dram[27]:       216       223       194       187       224       207       188       191       176       178       124       127       141       143        97        98 
dram[28]:       221       221       183       192       216       210       191       193       179       172       127       124       142       145        97        92 
dram[29]:       215       218       186       189       232       208       190       189       191       172       127       131       142       137        92        96 
dram[30]:       212       196       195       183       209       216       196       193       171       177       125       124       130       141        96        92 
dram[31]:       215       210       187       194       214       209       186       183       185       178       130       122       144       141        96        97 
total dram reads = 86735
bank skew: 232/84 = 2.76
chip skew: 2779/2638 = 1.05
number of total write accesses:
dram[0]:       232       220         0         0         0         0         0         0       240       275         1         4       128       114         1         3 
dram[1]:       288       267         0         0         0         0         0         0       244       291         0         0       140       134         1         1 
dram[2]:       270       233         0         0         0         0         0         0       235       236         0         1       125       145         1         1 
dram[3]:       247       257         0         0         0         0         0         0       278       230         2         2       124       134         1         0 
dram[4]:       257       258         0         0         0         0         0         0       260       256         0         0       129       145         2         0 
dram[5]:       260       264         0         0         0         0         0         0       228       300         0         1       121       118         5         5 
dram[6]:       275       273         0         0         0         0         0         0       283       274         1         0       126       115         0         1 
dram[7]:       260       265         0         0         0         0         0         0       261       279         0         0       143        96         6         5 
dram[8]:       265       241         0         0         0         0         0         0       298       258         0         0       137       125         4         2 
dram[9]:       229       248         0         0         0         0         0         0       267       280         4         1       124       133         0         0 
dram[10]:       253       287         0         0         0         0         0         0       262       266         0         0       126       122         0         2 
dram[11]:       282       303         0         0         0         0         0         0       240       252         1         0       131       138         3         4 
dram[12]:       228       270         0         0         0         0         0         0       217       235         0         0       120       130         1         3 
dram[13]:       260       259         0         0         0         0         0         0       230       209         0         1       122       132         1         2 
dram[14]:       255       247         0         0         0         0         0         0       273       242         0         0       130       113         3         5 
dram[15]:       242       250         0         0         0         0         0         0       228       233         0         0       128       116         1         0 
dram[16]:       235       249         0         0         0         0         0         0       261       260         0         1       137       145         1         2 
dram[17]:       243       221         0         0         0         0         0         0       254       255         0         0       140       118         1         0 
dram[18]:       218       231         0         0         0         0         0         0       240       277         3         3       129       116         4         5 
dram[19]:       230       249         0         0         0         0         0         0       271       294         1         1        92       139         0         1 
dram[20]:       243       268         0         0         0         0         0         0       294       261         0         1       135       128         0         2 
dram[21]:       272       269         0         0         0         0         0         0       269       295         0         0       112       123         1         0 
dram[22]:       258       252         0         0         0         0         0         0       258       220         0         0       133       150         2         3 
dram[23]:       278       261         0         0         0         0         0         0       258       330         0         0       127       103         3         4 
dram[24]:       246       260         0         0         0         0         0         0       250       260         1         1       136       117         1         2 
dram[25]:       223       261         0         0         0         0         0         0       246       236         0         0       122       110         2         1 
dram[26]:       262       244         0         0         0         0         0         0       304       282         1         2       126       122         0         0 
dram[27]:       227       249         0         0         0         0         0         0       274       248         2         1       131       124         0         0 
dram[28]:       281       288         0         0         0         0         0         0       256       240         0         0       137       124         2         4 
dram[29]:       235       225         0         0         0         0         0         0       241       282         1         3       138       124         0         1 
dram[30]:       226       199         0         0         0         0         0         0       251       276         0         2       156       103         2         2 
dram[31]:       270       256         0         0         0         0         0         0       272       271         1         0       117       112         2         0 
total dram writes = 41066
min_bank_accesses = 0!
chip skew: 1366/1198 = 1.14
average mf latency per bank:
dram[0]:        318       350       638       666       730       693       810       788       352       348      6475      6117       298       301       616       647
dram[1]:        278       371       743       709       735       738       801       853       343       312      6324      6415       295       310       640       607
dram[2]:        356       334       716       766       748       747       822       839       356       355      6456      6387       308       292       699       648
dram[3]:        314       352       657       652       708       707       770       779       324       360      6490      5896       261       321       531       533
dram[4]:        329       308       643       717       690       657       811       845       327       342      6645      6163       273       271       589       598
dram[5]:        349       313       667       721       687       648       938       749       360       304      6440      6055       285       305       567       605
dram[6]:        320       326       662       715       639       664       816       807       327       333      6037      5877       269       287       572       589
dram[7]:        306       301       641       721       664       665       753       774       330       327      5936      5959       257       329       498       578
dram[8]:        303       360       746       783       689       749       802       766       317       332      6500      6411       305       311       603       629
dram[9]:        318       310       716       785       655       706       805       745       331       325      6100      6656       318       300       591       649
dram[10]:        326       379       724       768       689       702       886       811       354       318      6157      6427       313       313       683       743
dram[11]:        284       342       718       811       687       715       785       778       351       336      6321      6254       268       285       566       609
dram[12]:        306       266       710       697       650       705       730       713       390       371      5761      5714       278       284       586       571
dram[13]:        331       320       737       776       681       748       784       746       361       373      5911      6703       303       289       644       638
dram[14]:        261       298       735       676       678       735       723       746       333       352      5874      6108       273       278       559       577
dram[15]:        296       298       697       648       599       745       708       698       367       350      5988      5953       267       311       546       589
dram[16]:        324       329       661       669       702       651       717       732       320       311      6035      6132       270       257       562       620
dram[17]:        351       378       691       711       726       676       783       791       332       335      6341      6579       301       332       577       682
dram[18]:        376       372       714       713       640       727       782       790       347       326      6241      5925       277       316       591       686
dram[19]:        358       319       701       681       698       673       776       790       328       307      6221      6476       327       277       619       621
dram[20]:        323       310       738       640       663       652       754       828       306       322      6141      6217       287       276       578       629
dram[21]:        325       367       650       662       704       631       777       843       312       300      6091      5936       319       274       653       617
dram[22]:        302       353       687       689       706       679       765       816       323       358      6801      6408       312       265       613       588
dram[23]:        315       331       673       696       669       637       783       782       338       293      6740      6318       268       325       640       600
dram[24]:        342       333       848       700       642       688       735       787       351       328      6004      6243       271       284       620       629
dram[25]:        375       349       811       704       641       742       849       847       348       353      6600      6337       307       311       618       663
dram[26]:        328       282       779       729       687       692       775       783       305       320      6331      6098       303       296       587       610
dram[27]:        408       353       806       681       705       703       765       786       315       326      6601      6446       302       290       634       611
dram[28]:        291       317       714       673       712       645       790       821       339       347      6483      6525       304       315       585       599
dram[29]:        309       323       681       719       672       653       796       702       340       305      5766      5377       280       294       602       577
dram[30]:        322       358       715       706       678       721       764       799       343       325      6765      6520       299       352       625       612
dram[31]:        302       336       694       717       674       711       784       810       324       320      6137      6465       353       323       613       646
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       825       849       909      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320       863       905      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1111      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72666 n_act=531 n_pre=515 n_ref_event=0 n_req=3669 n_rd=2699 n_rd_L2_A=0 n_write=0 n_wr_bk=1218 bw_util=0.05071
n_activity=11824 dram_eff=0.3313
bk0: 208a 73820i bk1: 214a 73556i bk2: 178a 75994i bk3: 190a 75607i bk4: 214a 75384i bk5: 226a 75152i bk6: 192a 75742i bk7: 190a 75714i bk8: 177a 74452i bk9: 177a 74353i bk10: 123a 76535i bk11: 126a 76242i bk12: 141a 74578i bk13: 137a 74682i bk14: 102a 76384i bk15: 104a 76192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855274
Row_Buffer_Locality_read = 0.838459
Row_Buffer_Locality_write = 0.902062
Bank_Level_Parallism = 3.846926
Bank_Level_Parallism_Col = 3.385859
Bank_Level_Parallism_Ready = 1.910391
write_to_read_ratio_blp_rw_average = 0.311156
GrpLevelPara = 2.124471 

BW Util details:
bwutil = 0.050707 
total_CMD = 77247 
util_bw = 3917 
Wasted_Col = 4010 
Wasted_Row = 1232 
Idle = 68088 

BW Util Bottlenecks: 
RCDc_limit = 3269 
RCDWRc_limit = 539 
WTRc_limit = 2402 
RTWc_limit = 2759 
CCDLc_limit = 1577 
rwq = 0 
CCDLc_limit_alone = 1069 
WTRc_limit_alone = 2020 
RTWc_limit_alone = 2633 

Commands details: 
total_CMD = 77247 
n_nop = 72666 
Read = 2699 
Write = 0 
L2_Alloc = 0 
L2_WB = 1218 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 3669 
total_req = 3917 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 3917 
Row_Bus_Util =  0.013541 
CoL_Bus_Util = 0.050707 
Either_Row_CoL_Bus_Util = 0.059303 
Issued_on_Two_Bus_Simul_Util = 0.004945 
issued_two_Eff = 0.083388 
queue_avg = 1.502945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72455 n_act=521 n_pre=505 n_ref_event=0 n_req=3878 n_rd=2779 n_rd_L2_A=0 n_write=0 n_wr_bk=1366 bw_util=0.05366
n_activity=12314 dram_eff=0.3366
bk0: 221a 73305i bk1: 224a 73317i bk2: 184a 75608i bk3: 190a 75614i bk4: 232a 75297i bk5: 223a 74889i bk6: 188a 75589i bk7: 192a 75364i bk8: 184a 74592i bk9: 185a 74227i bk10: 135a 76570i bk11: 131a 76061i bk12: 148a 73787i bk13: 149a 74415i bk14: 96a 76489i bk15: 97a 76222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865652
Row_Buffer_Locality_read = 0.846348
Row_Buffer_Locality_write = 0.914468
Bank_Level_Parallism = 3.940610
Bank_Level_Parallism_Col = 3.611342
Bank_Level_Parallism_Ready = 2.002895
write_to_read_ratio_blp_rw_average = 0.329758
GrpLevelPara = 2.145930 

BW Util details:
bwutil = 0.053659 
total_CMD = 77247 
util_bw = 4145 
Wasted_Col = 4166 
Wasted_Row = 1455 
Idle = 67481 

BW Util Bottlenecks: 
RCDc_limit = 3207 
RCDWRc_limit = 444 
WTRc_limit = 2530 
RTWc_limit = 3140 
CCDLc_limit = 1684 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 2127 
RTWc_limit_alone = 2920 

Commands details: 
total_CMD = 77247 
n_nop = 72455 
Read = 2779 
Write = 0 
L2_Alloc = 0 
L2_WB = 1366 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3878 
total_req = 4145 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4145 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.053659 
Either_Row_CoL_Bus_Util = 0.062035 
Issued_on_Two_Bus_Simul_Util = 0.004906 
issued_two_Eff = 0.079090 
queue_avg = 1.867943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86794
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72572 n_act=544 n_pre=528 n_ref_event=0 n_req=3742 n_rd=2724 n_rd_L2_A=0 n_write=0 n_wr_bk=1247 bw_util=0.05141
n_activity=12289 dram_eff=0.3231
bk0: 214a 73432i bk1: 212a 73435i bk2: 183a 75752i bk3: 189a 75401i bk4: 231a 75013i bk5: 210a 75261i bk6: 193a 75299i bk7: 189a 75416i bk8: 178a 74688i bk9: 182a 74363i bk10: 130a 76245i bk11: 129a 76498i bk12: 151a 74340i bk13: 136a 74234i bk14: 104a 76490i bk15: 93a 76452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854623
Row_Buffer_Locality_read = 0.834068
Row_Buffer_Locality_write = 0.909627
Bank_Level_Parallism = 3.873057
Bank_Level_Parallism_Col = 3.544317
Bank_Level_Parallism_Ready = 2.064971
write_to_read_ratio_blp_rw_average = 0.305857
GrpLevelPara = 2.118553 

BW Util details:
bwutil = 0.051407 
total_CMD = 77247 
util_bw = 3971 
Wasted_Col = 4169 
Wasted_Row = 1510 
Idle = 67597 

BW Util Bottlenecks: 
RCDc_limit = 3513 
RCDWRc_limit = 467 
WTRc_limit = 2547 
RTWc_limit = 2809 
CCDLc_limit = 1655 
rwq = 0 
CCDLc_limit_alone = 1068 
WTRc_limit_alone = 2149 
RTWc_limit_alone = 2620 

Commands details: 
total_CMD = 77247 
n_nop = 72572 
Read = 2724 
Write = 0 
L2_Alloc = 0 
L2_WB = 1247 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 3742 
total_req = 3971 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 3971 
Row_Bus_Util =  0.013878 
CoL_Bus_Util = 0.051407 
Either_Row_CoL_Bus_Util = 0.060520 
Issued_on_Two_Bus_Simul_Util = 0.004764 
issued_two_Eff = 0.078717 
queue_avg = 1.755046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72631 n_act=521 n_pre=505 n_ref_event=0 n_req=3746 n_rd=2718 n_rd_L2_A=0 n_write=0 n_wr_bk=1275 bw_util=0.05169
n_activity=11669 dram_eff=0.3422
bk0: 215a 73881i bk1: 223a 73602i bk2: 192a 75771i bk3: 187a 75536i bk4: 213a 75658i bk5: 212a 74944i bk6: 189a 75441i bk7: 188a 75102i bk8: 177a 74493i bk9: 182a 74751i bk10: 120a 76382i bk11: 130a 76363i bk12: 143a 74290i bk13: 147a 74240i bk14: 96a 76418i bk15: 104a 76742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860918
Row_Buffer_Locality_read = 0.837013
Row_Buffer_Locality_write = 0.924125
Bank_Level_Parallism = 4.009333
Bank_Level_Parallism_Col = 3.508594
Bank_Level_Parallism_Ready = 1.934135
write_to_read_ratio_blp_rw_average = 0.316248
GrpLevelPara = 2.167907 

BW Util details:
bwutil = 0.051691 
total_CMD = 77247 
util_bw = 3993 
Wasted_Col = 3917 
Wasted_Row = 1090 
Idle = 68247 

BW Util Bottlenecks: 
RCDc_limit = 3228 
RCDWRc_limit = 389 
WTRc_limit = 2735 
RTWc_limit = 2905 
CCDLc_limit = 1591 
rwq = 0 
CCDLc_limit_alone = 1096 
WTRc_limit_alone = 2404 
RTWc_limit_alone = 2741 

Commands details: 
total_CMD = 77247 
n_nop = 72631 
Read = 2718 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3746 
total_req = 3993 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 3993 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.051691 
Either_Row_CoL_Bus_Util = 0.059756 
Issued_on_Two_Bus_Simul_Util = 0.005217 
issued_two_Eff = 0.087305 
queue_avg = 1.635248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72554 n_act=529 n_pre=513 n_ref_event=0 n_req=3779 n_rd=2719 n_rd_L2_A=0 n_write=0 n_wr_bk=1307 bw_util=0.05212
n_activity=12313 dram_eff=0.327
bk0: 227a 73797i bk1: 222a 73142i bk2: 184a 75689i bk3: 188a 75479i bk4: 217a 75327i bk5: 229a 75238i bk6: 197a 75640i bk7: 186a 75658i bk8: 177a 74506i bk9: 186a 74412i bk10: 122a 76546i bk11: 129a 76339i bk12: 136a 74252i bk13: 136a 74496i bk14: 99a 76506i bk15: 84a 76369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860016
Row_Buffer_Locality_read = 0.842221
Row_Buffer_Locality_write = 0.905660
Bank_Level_Parallism = 3.838880
Bank_Level_Parallism_Col = 3.492994
Bank_Level_Parallism_Ready = 2.035022
write_to_read_ratio_blp_rw_average = 0.347384
GrpLevelPara = 2.156433 

BW Util details:
bwutil = 0.052119 
total_CMD = 77247 
util_bw = 4026 
Wasted_Col = 3965 
Wasted_Row = 1474 
Idle = 67782 

BW Util Bottlenecks: 
RCDc_limit = 3061 
RCDWRc_limit = 545 
WTRc_limit = 2074 
RTWc_limit = 3132 
CCDLc_limit = 1197 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 1827 
RTWc_limit_alone = 2982 

Commands details: 
total_CMD = 77247 
n_nop = 72554 
Read = 2719 
Write = 0 
L2_Alloc = 0 
L2_WB = 1307 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 3779 
total_req = 4026 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 4026 
Row_Bus_Util =  0.013489 
CoL_Bus_Util = 0.052119 
Either_Row_CoL_Bus_Util = 0.060753 
Issued_on_Two_Bus_Simul_Util = 0.004855 
issued_two_Eff = 0.079906 
queue_avg = 1.545096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72603 n_act=532 n_pre=516 n_ref_event=0 n_req=3722 n_rd=2686 n_rd_L2_A=0 n_write=0 n_wr_bk=1302 bw_util=0.05163
n_activity=11698 dram_eff=0.3409
bk0: 196a 73341i bk1: 215a 73522i bk2: 190a 75764i bk3: 195a 75278i bk4: 206a 75341i bk5: 220a 75152i bk6: 190a 75732i bk7: 189a 75360i bk8: 170a 74501i bk9: 180a 74312i bk10: 124a 76571i bk11: 126a 76378i bk12: 145a 74055i bk13: 146a 74599i bk14: 102a 76234i bk15: 92a 76550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857066
Row_Buffer_Locality_read = 0.836560
Row_Buffer_Locality_write = 0.910232
Bank_Level_Parallism = 4.063729
Bank_Level_Parallism_Col = 3.603955
Bank_Level_Parallism_Ready = 1.910481
write_to_read_ratio_blp_rw_average = 0.318848
GrpLevelPara = 2.205214 

BW Util details:
bwutil = 0.051627 
total_CMD = 77247 
util_bw = 3988 
Wasted_Col = 3931 
Wasted_Row = 1182 
Idle = 68146 

BW Util Bottlenecks: 
RCDc_limit = 3186 
RCDWRc_limit = 479 
WTRc_limit = 2687 
RTWc_limit = 2714 
CCDLc_limit = 1575 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 2341 
RTWc_limit_alone = 2584 

Commands details: 
total_CMD = 77247 
n_nop = 72603 
Read = 2686 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 3722 
total_req = 3988 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 3988 
Row_Bus_Util =  0.013567 
CoL_Bus_Util = 0.051627 
Either_Row_CoL_Bus_Util = 0.060119 
Issued_on_Two_Bus_Simul_Util = 0.005075 
issued_two_Eff = 0.084410 
queue_avg = 1.604813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60481
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72489 n_act=537 n_pre=521 n_ref_event=0 n_req=3824 n_rd=2754 n_rd_L2_A=0 n_write=0 n_wr_bk=1348 bw_util=0.0531
n_activity=11937 dram_eff=0.3436
bk0: 226a 73650i bk1: 208a 73754i bk2: 190a 75733i bk3: 195a 75402i bk4: 227a 74829i bk5: 204a 74606i bk6: 191a 75455i bk7: 192a 74977i bk8: 187a 74459i bk9: 179a 74406i bk10: 127a 76323i bk11: 134a 76569i bk12: 137a 74288i bk13: 146a 74261i bk14: 104a 76669i bk15: 107a 76383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859571
Row_Buffer_Locality_read = 0.832970
Row_Buffer_Locality_write = 0.928037
Bank_Level_Parallism = 4.107629
Bank_Level_Parallism_Col = 3.679262
Bank_Level_Parallism_Ready = 1.897123
write_to_read_ratio_blp_rw_average = 0.317622
GrpLevelPara = 2.201567 

BW Util details:
bwutil = 0.053102 
total_CMD = 77247 
util_bw = 4102 
Wasted_Col = 3935 
Wasted_Row = 1217 
Idle = 67993 

BW Util Bottlenecks: 
RCDc_limit = 3364 
RCDWRc_limit = 382 
WTRc_limit = 2927 
RTWc_limit = 3111 
CCDLc_limit = 1773 
rwq = 0 
CCDLc_limit_alone = 1023 
WTRc_limit_alone = 2339 
RTWc_limit_alone = 2949 

Commands details: 
total_CMD = 77247 
n_nop = 72489 
Read = 2754 
Write = 0 
L2_Alloc = 0 
L2_WB = 1348 
n_act = 537 
n_pre = 521 
n_ref = 0 
n_req = 3824 
total_req = 4102 

Dual Bus Interface Util: 
issued_total_row = 1058 
issued_total_col = 4102 
Row_Bus_Util =  0.013696 
CoL_Bus_Util = 0.053102 
Either_Row_CoL_Bus_Util = 0.061595 
Issued_on_Two_Bus_Simul_Util = 0.005204 
issued_two_Eff = 0.084489 
queue_avg = 1.881212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88121
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72560 n_act=543 n_pre=527 n_ref_event=0 n_req=3743 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=1315 bw_util=0.05192
n_activity=11745 dram_eff=0.3415
bk0: 205a 73555i bk1: 212a 73609i bk2: 188a 75846i bk3: 185a 75569i bk4: 214a 75020i bk5: 214a 74948i bk6: 192a 75241i bk7: 185a 75111i bk8: 173a 74444i bk9: 184a 74739i bk10: 128a 76328i bk11: 129a 76479i bk12: 135a 73856i bk13: 145a 74566i bk14: 103a 76325i bk15: 104a 75812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854929
Row_Buffer_Locality_read = 0.830119
Row_Buffer_Locality_write = 0.918816
Bank_Level_Parallism = 4.079245
Bank_Level_Parallism_Col = 3.645020
Bank_Level_Parallism_Ready = 1.987036
write_to_read_ratio_blp_rw_average = 0.288972
GrpLevelPara = 2.178370 

BW Util details:
bwutil = 0.051924 
total_CMD = 77247 
util_bw = 4011 
Wasted_Col = 4092 
Wasted_Row = 1273 
Idle = 67871 

BW Util Bottlenecks: 
RCDc_limit = 3425 
RCDWRc_limit = 474 
WTRc_limit = 2939 
RTWc_limit = 2696 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 998 
WTRc_limit_alone = 2434 
RTWc_limit_alone = 2569 

Commands details: 
total_CMD = 77247 
n_nop = 72560 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1315 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 3743 
total_req = 4011 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4011 
Row_Bus_Util =  0.013852 
CoL_Bus_Util = 0.051924 
Either_Row_CoL_Bus_Util = 0.060675 
Issued_on_Two_Bus_Simul_Util = 0.005101 
issued_two_Eff = 0.084062 
queue_avg = 1.850376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72523 n_act=525 n_pre=509 n_ref_event=0 n_req=3800 n_rd=2742 n_rd_L2_A=0 n_write=0 n_wr_bk=1330 bw_util=0.05271
n_activity=12027 dram_eff=0.3386
bk0: 231a 73525i bk1: 223a 73406i bk2: 185a 75665i bk3: 195a 75521i bk4: 213a 75729i bk5: 216a 75726i bk6: 191a 75329i bk7: 190a 75277i bk8: 177a 74369i bk9: 184a 74919i bk10: 134a 76404i bk11: 131a 76325i bk12: 147a 74102i bk13: 140a 74528i bk14: 96a 76580i bk15: 89a 76386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861842
Row_Buffer_Locality_read = 0.843545
Row_Buffer_Locality_write = 0.909263
Bank_Level_Parallism = 3.782979
Bank_Level_Parallism_Col = 3.412607
Bank_Level_Parallism_Ready = 1.947937
write_to_read_ratio_blp_rw_average = 0.334980
GrpLevelPara = 2.109618 

BW Util details:
bwutil = 0.052714 
total_CMD = 77247 
util_bw = 4072 
Wasted_Col = 4033 
Wasted_Row = 1401 
Idle = 67741 

BW Util Bottlenecks: 
RCDc_limit = 3237 
RCDWRc_limit = 492 
WTRc_limit = 2018 
RTWc_limit = 2969 
CCDLc_limit = 1365 
rwq = 0 
CCDLc_limit_alone = 947 
WTRc_limit_alone = 1779 
RTWc_limit_alone = 2790 

Commands details: 
total_CMD = 77247 
n_nop = 72523 
Read = 2742 
Write = 0 
L2_Alloc = 0 
L2_WB = 1330 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 3800 
total_req = 4072 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 4072 
Row_Bus_Util =  0.013386 
CoL_Bus_Util = 0.052714 
Either_Row_CoL_Bus_Util = 0.061154 
Issued_on_Two_Bus_Simul_Util = 0.004945 
issued_two_Eff = 0.080864 
queue_avg = 1.525147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72622 n_act=516 n_pre=500 n_ref_event=0 n_req=3716 n_rd=2691 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.05148
n_activity=11798 dram_eff=0.3371
bk0: 229a 73618i bk1: 197a 73742i bk2: 195a 75646i bk3: 191a 75713i bk4: 219a 75361i bk5: 211a 75431i bk6: 186a 75076i bk7: 187a 75182i bk8: 181a 74885i bk9: 179a 74553i bk10: 128a 76467i bk11: 118a 76481i bk12: 140a 74468i bk13: 130a 74466i bk14: 99a 76274i bk15: 101a 76317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861141
Row_Buffer_Locality_read = 0.838350
Row_Buffer_Locality_write = 0.920976
Bank_Level_Parallism = 3.865521
Bank_Level_Parallism_Col = 3.551595
Bank_Level_Parallism_Ready = 2.038723
write_to_read_ratio_blp_rw_average = 0.304754
GrpLevelPara = 2.184425 

BW Util details:
bwutil = 0.051484 
total_CMD = 77247 
util_bw = 3977 
Wasted_Col = 3902 
Wasted_Row = 1431 
Idle = 67937 

BW Util Bottlenecks: 
RCDc_limit = 3234 
RCDWRc_limit = 414 
WTRc_limit = 2326 
RTWc_limit = 2666 
CCDLc_limit = 1434 
rwq = 0 
CCDLc_limit_alone = 947 
WTRc_limit_alone = 1989 
RTWc_limit_alone = 2516 

Commands details: 
total_CMD = 77247 
n_nop = 72622 
Read = 2691 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 3716 
total_req = 3977 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 3977 
Row_Bus_Util =  0.013153 
CoL_Bus_Util = 0.051484 
Either_Row_CoL_Bus_Util = 0.059873 
Issued_on_Two_Bus_Simul_Util = 0.004764 
issued_two_Eff = 0.079568 
queue_avg = 1.581589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58159
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72496 n_act=541 n_pre=525 n_ref_event=0 n_req=3796 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=1318 bw_util=0.05238
n_activity=12076 dram_eff=0.335
bk0: 214a 73563i bk1: 225a 73272i bk2: 191a 75403i bk3: 177a 76002i bk4: 210a 75473i bk5: 226a 75359i bk6: 199a 75508i bk7: 187a 75434i bk8: 176a 74768i bk9: 187a 74575i bk10: 133a 76137i bk11: 129a 76279i bk12: 133a 74461i bk13: 147a 74789i bk14: 98a 76514i bk15: 96a 76588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857482
Row_Buffer_Locality_read = 0.839076
Row_Buffer_Locality_write = 0.904494
Bank_Level_Parallism = 3.679302
Bank_Level_Parallism_Col = 3.277263
Bank_Level_Parallism_Ready = 1.843796
write_to_read_ratio_blp_rw_average = 0.342569
GrpLevelPara = 2.094850 

BW Util details:
bwutil = 0.052377 
total_CMD = 77247 
util_bw = 4046 
Wasted_Col = 4204 
Wasted_Row = 1432 
Idle = 67565 

BW Util Bottlenecks: 
RCDc_limit = 3330 
RCDWRc_limit = 530 
WTRc_limit = 2175 
RTWc_limit = 3007 
CCDLc_limit = 1286 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 1911 
RTWc_limit_alone = 2872 

Commands details: 
total_CMD = 77247 
n_nop = 72496 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 1318 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 3796 
total_req = 4046 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4046 
Row_Bus_Util =  0.013800 
CoL_Bus_Util = 0.052377 
Either_Row_CoL_Bus_Util = 0.061504 
Issued_on_Two_Bus_Simul_Util = 0.004673 
issued_two_Eff = 0.075984 
queue_avg = 1.544850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54485
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72452 n_act=544 n_pre=528 n_ref_event=0 n_req=3862 n_rd=2757 n_rd_L2_A=0 n_write=0 n_wr_bk=1354 bw_util=0.05322
n_activity=12194 dram_eff=0.3371
bk0: 219a 73412i bk1: 213a 73073i bk2: 185a 75473i bk3: 194a 75530i bk4: 223a 75548i bk5: 212a 75126i bk6: 195a 75360i bk7: 186a 75136i bk8: 192a 74564i bk9: 188a 74616i bk10: 127a 76400i bk11: 129a 76193i bk12: 151a 74096i bk13: 144a 74266i bk14: 101a 76119i bk15: 98a 76081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859140
Row_Buffer_Locality_read = 0.837505
Row_Buffer_Locality_write = 0.913122
Bank_Level_Parallism = 4.003403
Bank_Level_Parallism_Col = 3.655385
Bank_Level_Parallism_Ready = 2.024082
write_to_read_ratio_blp_rw_average = 0.312634
GrpLevelPara = 2.236062 

BW Util details:
bwutil = 0.053219 
total_CMD = 77247 
util_bw = 4111 
Wasted_Col = 4150 
Wasted_Row = 1436 
Idle = 67550 

BW Util Bottlenecks: 
RCDc_limit = 3424 
RCDWRc_limit = 493 
WTRc_limit = 2659 
RTWc_limit = 2993 
CCDLc_limit = 1514 
rwq = 0 
CCDLc_limit_alone = 1034 
WTRc_limit_alone = 2332 
RTWc_limit_alone = 2840 

Commands details: 
total_CMD = 77247 
n_nop = 72452 
Read = 2757 
Write = 0 
L2_Alloc = 0 
L2_WB = 1354 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 3862 
total_req = 4111 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4111 
Row_Bus_Util =  0.013878 
CoL_Bus_Util = 0.053219 
Either_Row_CoL_Bus_Util = 0.062074 
Issued_on_Two_Bus_Simul_Util = 0.005023 
issued_two_Eff = 0.080918 
queue_avg = 1.927738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92774
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72741 n_act=492 n_pre=476 n_ref_event=0 n_req=3653 n_rd=2652 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.04992
n_activity=11452 dram_eff=0.3367
bk0: 208a 73861i bk1: 209a 73885i bk2: 191a 75480i bk3: 187a 75801i bk4: 202a 75224i bk5: 206a 75287i bk6: 182a 75480i bk7: 184a 75633i bk8: 182a 74879i bk9: 166a 74510i bk10: 125a 76386i bk11: 130a 76579i bk12: 145a 74019i bk13: 140a 74160i bk14: 93a 76297i bk15: 102a 76316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865316
Row_Buffer_Locality_read = 0.840875
Row_Buffer_Locality_write = 0.930070
Bank_Level_Parallism = 3.978225
Bank_Level_Parallism_Col = 3.623777
Bank_Level_Parallism_Ready = 1.898081
write_to_read_ratio_blp_rw_average = 0.317800
GrpLevelPara = 2.154378 

BW Util details:
bwutil = 0.049918 
total_CMD = 77247 
util_bw = 3856 
Wasted_Col = 3932 
Wasted_Row = 1213 
Idle = 68246 

BW Util Bottlenecks: 
RCDc_limit = 3153 
RCDWRc_limit = 400 
WTRc_limit = 3159 
RTWc_limit = 2794 
CCDLc_limit = 1753 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 2698 
RTWc_limit_alone = 2641 

Commands details: 
total_CMD = 77247 
n_nop = 72741 
Read = 2652 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 3653 
total_req = 3856 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 3856 
Row_Bus_Util =  0.012531 
CoL_Bus_Util = 0.049918 
Either_Row_CoL_Bus_Util = 0.058332 
Issued_on_Two_Bus_Simul_Util = 0.004117 
issued_two_Eff = 0.070573 
queue_avg = 1.883491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88349
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72677 n_act=503 n_pre=487 n_ref_event=0 n_req=3735 n_rd=2727 n_rd_L2_A=0 n_write=0 n_wr_bk=1216 bw_util=0.05104
n_activity=11287 dram_eff=0.3493
bk0: 216a 73371i bk1: 218a 73609i bk2: 192a 75448i bk3: 191a 75673i bk4: 207a 75682i bk5: 220a 75554i bk6: 188a 75911i bk7: 191a 75271i bk8: 177a 74660i bk9: 179a 74794i bk10: 134a 76262i bk11: 120a 76346i bk12: 149a 74655i bk13: 147a 74373i bk14: 97a 76596i bk15: 101a 76416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865328
Row_Buffer_Locality_read = 0.847818
Row_Buffer_Locality_write = 0.912698
Bank_Level_Parallism = 3.940443
Bank_Level_Parallism_Col = 3.501639
Bank_Level_Parallism_Ready = 1.895004
write_to_read_ratio_blp_rw_average = 0.332439
GrpLevelPara = 2.177967 

BW Util details:
bwutil = 0.051044 
total_CMD = 77247 
util_bw = 3943 
Wasted_Col = 3803 
Wasted_Row = 1153 
Idle = 68348 

BW Util Bottlenecks: 
RCDc_limit = 3077 
RCDWRc_limit = 435 
WTRc_limit = 2245 
RTWc_limit = 2911 
CCDLc_limit = 1285 
rwq = 0 
CCDLc_limit_alone = 900 
WTRc_limit_alone = 1991 
RTWc_limit_alone = 2780 

Commands details: 
total_CMD = 77247 
n_nop = 72677 
Read = 2727 
Write = 0 
L2_Alloc = 0 
L2_WB = 1216 
n_act = 503 
n_pre = 487 
n_ref = 0 
n_req = 3735 
total_req = 3943 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 3943 
Row_Bus_Util =  0.012816 
CoL_Bus_Util = 0.051044 
Either_Row_CoL_Bus_Util = 0.059161 
Issued_on_Two_Bus_Simul_Util = 0.004699 
issued_two_Eff = 0.079431 
queue_avg = 1.633889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63389
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72553 n_act=530 n_pre=514 n_ref_event=0 n_req=3738 n_rd=2724 n_rd_L2_A=0 n_write=0 n_wr_bk=1268 bw_util=0.05168
n_activity=12288 dram_eff=0.3249
bk0: 214a 73717i bk1: 231a 73734i bk2: 187a 75895i bk3: 193a 75682i bk4: 211a 75398i bk5: 217a 75113i bk6: 190a 75317i bk7: 199a 75693i bk8: 185a 74588i bk9: 188a 74652i bk10: 127a 76393i bk11: 123a 76458i bk12: 136a 74561i bk13: 135a 74504i bk14: 94a 76495i bk15: 94a 76526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858213
Row_Buffer_Locality_read = 0.838106
Row_Buffer_Locality_write = 0.912229
Bank_Level_Parallism = 3.536003
Bank_Level_Parallism_Col = 3.168869
Bank_Level_Parallism_Ready = 1.871994
write_to_read_ratio_blp_rw_average = 0.318668
GrpLevelPara = 2.041460 

BW Util details:
bwutil = 0.051678 
total_CMD = 77247 
util_bw = 3992 
Wasted_Col = 4408 
Wasted_Row = 1488 
Idle = 67359 

BW Util Bottlenecks: 
RCDc_limit = 3479 
RCDWRc_limit = 464 
WTRc_limit = 1998 
RTWc_limit = 2745 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1035 
WTRc_limit_alone = 1696 
RTWc_limit_alone = 2597 

Commands details: 
total_CMD = 77247 
n_nop = 72553 
Read = 2724 
Write = 0 
L2_Alloc = 0 
L2_WB = 1268 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 3738 
total_req = 3992 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 3992 
Row_Bus_Util =  0.013515 
CoL_Bus_Util = 0.051678 
Either_Row_CoL_Bus_Util = 0.060766 
Issued_on_Two_Bus_Simul_Util = 0.004427 
issued_two_Eff = 0.072859 
queue_avg = 1.463578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46358
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72775 n_act=498 n_pre=482 n_ref_event=0 n_req=3608 n_rd=2638 n_rd_L2_A=0 n_write=0 n_wr_bk=1198 bw_util=0.04966
n_activity=11545 dram_eff=0.3323
bk0: 200a 73850i bk1: 211a 73564i bk2: 195a 75698i bk3: 191a 75965i bk4: 195a 75946i bk5: 209a 75402i bk6: 187a 75697i bk7: 193a 75634i bk8: 167a 74595i bk9: 177a 74695i bk10: 125a 76410i bk11: 124a 76553i bk12: 135a 74594i bk13: 141a 74760i bk14: 93a 76387i bk15: 95a 76501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861973
Row_Buffer_Locality_read = 0.841926
Row_Buffer_Locality_write = 0.916495
Bank_Level_Parallism = 3.721676
Bank_Level_Parallism_Col = 3.258200
Bank_Level_Parallism_Ready = 1.781283
write_to_read_ratio_blp_rw_average = 0.341461
GrpLevelPara = 2.092102 

BW Util details:
bwutil = 0.049659 
total_CMD = 77247 
util_bw = 3836 
Wasted_Col = 3906 
Wasted_Row = 1208 
Idle = 68297 

BW Util Bottlenecks: 
RCDc_limit = 3200 
RCDWRc_limit = 417 
WTRc_limit = 1978 
RTWc_limit = 3065 
CCDLc_limit = 1286 
rwq = 0 
CCDLc_limit_alone = 927 
WTRc_limit_alone = 1769 
RTWc_limit_alone = 2915 

Commands details: 
total_CMD = 77247 
n_nop = 72775 
Read = 2638 
Write = 0 
L2_Alloc = 0 
L2_WB = 1198 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 3608 
total_req = 3836 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 3836 
Row_Bus_Util =  0.012687 
CoL_Bus_Util = 0.049659 
Either_Row_CoL_Bus_Util = 0.057892 
Issued_on_Two_Bus_Simul_Util = 0.004453 
issued_two_Eff = 0.076923 
queue_avg = 1.441480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44148
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72593 n_act=535 n_pre=519 n_ref_event=0 n_req=3692 n_rd=2662 n_rd_L2_A=0 n_write=0 n_wr_bk=1291 bw_util=0.05117
n_activity=12356 dram_eff=0.3199
bk0: 215a 73658i bk1: 214a 73356i bk2: 182a 75606i bk3: 176a 76124i bk4: 219a 75393i bk5: 214a 75208i bk6: 192a 75708i bk7: 195a 75439i bk8: 163a 74791i bk9: 180a 74624i bk10: 129a 76246i bk11: 122a 76467i bk12: 136a 74303i bk13: 137a 74397i bk14: 93a 76314i bk15: 95a 76373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855092
Row_Buffer_Locality_read = 0.833584
Row_Buffer_Locality_write = 0.910680
Bank_Level_Parallism = 3.745349
Bank_Level_Parallism_Col = 3.346650
Bank_Level_Parallism_Ready = 1.816089
write_to_read_ratio_blp_rw_average = 0.332497
GrpLevelPara = 2.046462 

BW Util details:
bwutil = 0.051174 
total_CMD = 77247 
util_bw = 3953 
Wasted_Col = 4179 
Wasted_Row = 1383 
Idle = 67732 

BW Util Bottlenecks: 
RCDc_limit = 3392 
RCDWRc_limit = 530 
WTRc_limit = 2405 
RTWc_limit = 2867 
CCDLc_limit = 1572 
rwq = 0 
CCDLc_limit_alone = 1031 
WTRc_limit_alone = 2051 
RTWc_limit_alone = 2680 

Commands details: 
total_CMD = 77247 
n_nop = 72593 
Read = 2662 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 3692 
total_req = 3953 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 3953 
Row_Bus_Util =  0.013645 
CoL_Bus_Util = 0.051174 
Either_Row_CoL_Bus_Util = 0.060248 
Issued_on_Two_Bus_Simul_Util = 0.004570 
issued_two_Eff = 0.075849 
queue_avg = 1.573796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5738
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72583 n_act=554 n_pre=538 n_ref_event=0 n_req=3682 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.0509
n_activity=12360 dram_eff=0.3181
bk0: 209a 73071i bk1: 205a 73653i bk2: 182a 75680i bk3: 191a 75612i bk4: 222a 74971i bk5: 206a 75041i bk6: 175a 75721i bk7: 191a 75675i bk8: 195a 74644i bk9: 175a 74455i bk10: 132a 76307i bk11: 125a 76505i bk12: 145a 74259i bk13: 144a 74486i bk14: 104a 75863i bk15: 99a 76299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849538
Row_Buffer_Locality_read = 0.828148
Row_Buffer_Locality_write = 0.908350
Bank_Level_Parallism = 3.797299
Bank_Level_Parallism_Col = 3.462515
Bank_Level_Parallism_Ready = 1.903611
write_to_read_ratio_blp_rw_average = 0.307226
GrpLevelPara = 2.076325 

BW Util details:
bwutil = 0.050902 
total_CMD = 77247 
util_bw = 3932 
Wasted_Col = 4330 
Wasted_Row = 1585 
Idle = 67400 

BW Util Bottlenecks: 
RCDc_limit = 3657 
RCDWRc_limit = 479 
WTRc_limit = 2505 
RTWc_limit = 3040 
CCDLc_limit = 1547 
rwq = 0 
CCDLc_limit_alone = 1077 
WTRc_limit_alone = 2173 
RTWc_limit_alone = 2902 

Commands details: 
total_CMD = 77247 
n_nop = 72583 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 554 
n_pre = 538 
n_ref = 0 
n_req = 3682 
total_req = 3932 

Dual Bus Interface Util: 
issued_total_row = 1092 
issued_total_col = 3932 
Row_Bus_Util =  0.014136 
CoL_Bus_Util = 0.050902 
Either_Row_CoL_Bus_Util = 0.060378 
Issued_on_Two_Bus_Simul_Util = 0.004660 
issued_two_Eff = 0.077187 
queue_avg = 1.654692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65469
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72723 n_act=512 n_pre=496 n_ref_event=0 n_req=3627 n_rd=2664 n_rd_L2_A=0 n_write=0 n_wr_bk=1226 bw_util=0.05036
n_activity=11305 dram_eff=0.3441
bk0: 215a 73689i bk1: 214a 73997i bk2: 184a 75661i bk3: 173a 75899i bk4: 214a 75023i bk5: 201a 75363i bk6: 183a 75940i bk7: 198a 75253i bk8: 174a 74856i bk9: 166a 74783i bk10: 126a 76420i bk11: 130a 76226i bk12: 139a 74529i bk13: 145a 74248i bk14: 100a 76570i bk15: 102a 76539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858837
Row_Buffer_Locality_read = 0.837462
Row_Buffer_Locality_write = 0.917965
Bank_Level_Parallism = 3.864454
Bank_Level_Parallism_Col = 3.436609
Bank_Level_Parallism_Ready = 1.919794
write_to_read_ratio_blp_rw_average = 0.310679
GrpLevelPara = 2.097332 

BW Util details:
bwutil = 0.050358 
total_CMD = 77247 
util_bw = 3890 
Wasted_Col = 3815 
Wasted_Row = 1244 
Idle = 68298 

BW Util Bottlenecks: 
RCDc_limit = 3203 
RCDWRc_limit = 398 
WTRc_limit = 2057 
RTWc_limit = 2664 
CCDLc_limit = 1442 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 1729 
RTWc_limit_alone = 2528 

Commands details: 
total_CMD = 77247 
n_nop = 72723 
Read = 2664 
Write = 0 
L2_Alloc = 0 
L2_WB = 1226 
n_act = 512 
n_pre = 496 
n_ref = 0 
n_req = 3627 
total_req = 3890 

Dual Bus Interface Util: 
issued_total_row = 1008 
issued_total_col = 3890 
Row_Bus_Util =  0.013049 
CoL_Bus_Util = 0.050358 
Either_Row_CoL_Bus_Util = 0.058565 
Issued_on_Two_Bus_Simul_Util = 0.004842 
issued_two_Eff = 0.082670 
queue_avg = 1.547646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54765
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72679 n_act=498 n_pre=482 n_ref_event=0 n_req=3661 n_rd=2666 n_rd_L2_A=0 n_write=0 n_wr_bk=1278 bw_util=0.05106
n_activity=11742 dram_eff=0.3359
bk0: 208a 74170i bk1: 213a 73950i bk2: 187a 75715i bk3: 199a 75669i bk4: 213a 75148i bk5: 208a 75219i bk6: 189a 75399i bk7: 186a 75612i bk8: 167a 74564i bk9: 179a 74889i bk10: 124a 76486i bk11: 121a 76580i bk12: 131a 74816i bk13: 141a 74060i bk14: 99a 76283i bk15: 101a 76281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863972
Row_Buffer_Locality_read = 0.838335
Row_Buffer_Locality_write = 0.932663
Bank_Level_Parallism = 3.797313
Bank_Level_Parallism_Col = 3.459421
Bank_Level_Parallism_Ready = 1.776369
write_to_read_ratio_blp_rw_average = 0.301347
GrpLevelPara = 2.188292 

BW Util details:
bwutil = 0.051057 
total_CMD = 77247 
util_bw = 3944 
Wasted_Col = 3927 
Wasted_Row = 1286 
Idle = 68090 

BW Util Bottlenecks: 
RCDc_limit = 3239 
RCDWRc_limit = 353 
WTRc_limit = 2817 
RTWc_limit = 2703 
CCDLc_limit = 1599 
rwq = 0 
CCDLc_limit_alone = 982 
WTRc_limit_alone = 2331 
RTWc_limit_alone = 2572 

Commands details: 
total_CMD = 77247 
n_nop = 72679 
Read = 2666 
Write = 0 
L2_Alloc = 0 
L2_WB = 1278 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 3661 
total_req = 3944 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 3944 
Row_Bus_Util =  0.012687 
CoL_Bus_Util = 0.051057 
Either_Row_CoL_Bus_Util = 0.059135 
Issued_on_Two_Bus_Simul_Util = 0.004609 
issued_two_Eff = 0.077933 
queue_avg = 1.524150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52415
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72551 n_act=524 n_pre=508 n_ref_event=0 n_req=3741 n_rd=2702 n_rd_L2_A=0 n_write=0 n_wr_bk=1332 bw_util=0.05222
n_activity=12737 dram_eff=0.3167
bk0: 211a 73508i bk1: 207a 73457i bk2: 189a 75855i bk3: 182a 75935i bk4: 217a 75465i bk5: 220a 75550i bk6: 185a 75750i bk7: 188a 75253i bk8: 186a 74295i bk9: 172a 74968i bk10: 133a 76230i bk11: 129a 76455i bk12: 145a 74164i bk13: 129a 74695i bk14: 105a 76423i bk15: 104a 76519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859931
Row_Buffer_Locality_read = 0.841229
Row_Buffer_Locality_write = 0.908566
Bank_Level_Parallism = 3.625503
Bank_Level_Parallism_Col = 3.279364
Bank_Level_Parallism_Ready = 1.889935
write_to_read_ratio_blp_rw_average = 0.326531
GrpLevelPara = 2.074373 

BW Util details:
bwutil = 0.052222 
total_CMD = 77247 
util_bw = 4034 
Wasted_Col = 4176 
Wasted_Row = 1491 
Idle = 67546 

BW Util Bottlenecks: 
RCDc_limit = 3205 
RCDWRc_limit = 526 
WTRc_limit = 2123 
RTWc_limit = 2901 
CCDLc_limit = 1246 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 1913 
RTWc_limit_alone = 2783 

Commands details: 
total_CMD = 77247 
n_nop = 72551 
Read = 2702 
Write = 0 
L2_Alloc = 0 
L2_WB = 1332 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 3741 
total_req = 4034 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 4034 
Row_Bus_Util =  0.013360 
CoL_Bus_Util = 0.052222 
Either_Row_CoL_Bus_Util = 0.060792 
Issued_on_Two_Bus_Simul_Util = 0.004790 
issued_two_Eff = 0.078790 
queue_avg = 1.480912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48091
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72508 n_act=521 n_pre=505 n_ref_event=0 n_req=3796 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=1341 bw_util=0.05288
n_activity=12484 dram_eff=0.3272
bk0: 202a 73372i bk1: 231a 73343i bk2: 191a 75473i bk3: 194a 75468i bk4: 218a 74841i bk5: 214a 75329i bk6: 196a 75283i bk7: 188a 75035i bk8: 181a 74699i bk9: 185a 74698i bk10: 134a 76179i bk11: 131a 76448i bk12: 141a 74106i bk13: 136a 73814i bk14: 101a 76059i bk15: 101a 76459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862750
Row_Buffer_Locality_read = 0.837099
Row_Buffer_Locality_write = 0.929658
Bank_Level_Parallism = 4.062902
Bank_Level_Parallism_Col = 3.741097
Bank_Level_Parallism_Ready = 1.845288
write_to_read_ratio_blp_rw_average = 0.285549
GrpLevelPara = 2.199877 

BW Util details:
bwutil = 0.052882 
total_CMD = 77247 
util_bw = 4085 
Wasted_Col = 4170 
Wasted_Row = 1379 
Idle = 67613 

BW Util Bottlenecks: 
RCDc_limit = 3495 
RCDWRc_limit = 408 
WTRc_limit = 3621 
RTWc_limit = 2701 
CCDLc_limit = 1912 
rwq = 0 
CCDLc_limit_alone = 1325 
WTRc_limit_alone = 3108 
RTWc_limit_alone = 2627 

Commands details: 
total_CMD = 77247 
n_nop = 72508 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 1341 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3796 
total_req = 4085 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4085 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.052882 
Either_Row_CoL_Bus_Util = 0.061349 
Issued_on_Two_Bus_Simul_Util = 0.004816 
issued_two_Eff = 0.078498 
queue_avg = 2.096004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.096
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72574 n_act=521 n_pre=505 n_ref_event=0 n_req=3764 n_rd=2726 n_rd_L2_A=0 n_write=0 n_wr_bk=1276 bw_util=0.05181
n_activity=11636 dram_eff=0.3439
bk0: 221a 73355i bk1: 214a 73500i bk2: 187a 75593i bk3: 184a 75507i bk4: 226a 75236i bk5: 215a 75085i bk6: 189a 75616i bk7: 187a 75473i bk8: 195a 74727i bk9: 173a 74448i bk10: 124a 76216i bk11: 131a 76093i bk12: 137a 74172i bk13: 149a 74120i bk14: 91a 76183i bk15: 103a 75972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861583
Row_Buffer_Locality_read = 0.839325
Row_Buffer_Locality_write = 0.920039
Bank_Level_Parallism = 4.188379
Bank_Level_Parallism_Col = 3.835915
Bank_Level_Parallism_Ready = 1.963268
write_to_read_ratio_blp_rw_average = 0.310281
GrpLevelPara = 2.267880 

BW Util details:
bwutil = 0.051808 
total_CMD = 77247 
util_bw = 4002 
Wasted_Col = 3867 
Wasted_Row = 1304 
Idle = 68074 

BW Util Bottlenecks: 
RCDc_limit = 3297 
RCDWRc_limit = 432 
WTRc_limit = 3342 
RTWc_limit = 2986 
CCDLc_limit = 1785 
rwq = 0 
CCDLc_limit_alone = 1198 
WTRc_limit_alone = 2922 
RTWc_limit_alone = 2819 

Commands details: 
total_CMD = 77247 
n_nop = 72574 
Read = 2726 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3764 
total_req = 4002 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4002 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.051808 
Either_Row_CoL_Bus_Util = 0.060494 
Issued_on_Two_Bus_Simul_Util = 0.004596 
issued_two_Eff = 0.075968 
queue_avg = 1.845289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84529
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72502 n_act=502 n_pre=486 n_ref_event=0 n_req=3806 n_rd=2738 n_rd_L2_A=0 n_write=0 n_wr_bk=1364 bw_util=0.0531
n_activity=11921 dram_eff=0.3441
bk0: 220a 74157i bk1: 220a 73783i bk2: 194a 75637i bk3: 197a 75609i bk4: 219a 75340i bk5: 221a 75031i bk6: 189a 75303i bk7: 191a 75115i bk8: 179a 74988i bk9: 180a 74570i bk10: 120a 76339i bk11: 130a 76330i bk12: 140a 74249i bk13: 138a 73919i bk14: 100a 76296i bk15: 100a 76384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868103
Row_Buffer_Locality_read = 0.849890
Row_Buffer_Locality_write = 0.914794
Bank_Level_Parallism = 3.989133
Bank_Level_Parallism_Col = 3.618908
Bank_Level_Parallism_Ready = 1.887860
write_to_read_ratio_blp_rw_average = 0.298099
GrpLevelPara = 2.245451 

BW Util details:
bwutil = 0.053102 
total_CMD = 77247 
util_bw = 4102 
Wasted_Col = 3886 
Wasted_Row = 1214 
Idle = 68045 

BW Util Bottlenecks: 
RCDc_limit = 3082 
RCDWRc_limit = 477 
WTRc_limit = 2897 
RTWc_limit = 2506 
CCDLc_limit = 1575 
rwq = 0 
CCDLc_limit_alone = 1018 
WTRc_limit_alone = 2440 
RTWc_limit_alone = 2406 

Commands details: 
total_CMD = 77247 
n_nop = 72502 
Read = 2738 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 502 
n_pre = 486 
n_ref = 0 
n_req = 3806 
total_req = 4102 

Dual Bus Interface Util: 
issued_total_row = 988 
issued_total_col = 4102 
Row_Bus_Util =  0.012790 
CoL_Bus_Util = 0.053102 
Either_Row_CoL_Bus_Util = 0.061426 
Issued_on_Two_Bus_Simul_Util = 0.004466 
issued_two_Eff = 0.072708 
queue_avg = 1.679185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67918
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72579 n_act=530 n_pre=514 n_ref_event=0 n_req=3749 n_rd=2741 n_rd_L2_A=0 n_write=0 n_wr_bk=1274 bw_util=0.05198
n_activity=11853 dram_eff=0.3387
bk0: 223a 73830i bk1: 218a 73892i bk2: 191a 75762i bk3: 196a 75551i bk4: 217a 75084i bk5: 223a 75069i bk6: 193a 75628i bk7: 183a 75423i bk8: 190a 74307i bk9: 179a 74652i bk10: 130a 76286i bk11: 125a 76235i bk12: 138a 74032i bk13: 146a 74311i bk14: 94a 76348i bk15: 95a 76263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858629
Row_Buffer_Locality_read = 0.838745
Row_Buffer_Locality_write = 0.912698
Bank_Level_Parallism = 4.013875
Bank_Level_Parallism_Col = 3.587781
Bank_Level_Parallism_Ready = 2.004483
write_to_read_ratio_blp_rw_average = 0.321656
GrpLevelPara = 2.175949 

BW Util details:
bwutil = 0.051976 
total_CMD = 77247 
util_bw = 4015 
Wasted_Col = 3886 
Wasted_Row = 1324 
Idle = 68022 

BW Util Bottlenecks: 
RCDc_limit = 3242 
RCDWRc_limit = 461 
WTRc_limit = 2508 
RTWc_limit = 3083 
CCDLc_limit = 1588 
rwq = 0 
CCDLc_limit_alone = 1063 
WTRc_limit_alone = 2119 
RTWc_limit_alone = 2947 

Commands details: 
total_CMD = 77247 
n_nop = 72579 
Read = 2741 
Write = 0 
L2_Alloc = 0 
L2_WB = 1274 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 3749 
total_req = 4015 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 4015 
Row_Bus_Util =  0.013515 
CoL_Bus_Util = 0.051976 
Either_Row_CoL_Bus_Util = 0.060430 
Issued_on_Two_Bus_Simul_Util = 0.005062 
issued_two_Eff = 0.083762 
queue_avg = 1.704765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70477
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72654 n_act=516 n_pre=500 n_ref_event=0 n_req=3702 n_rd=2737 n_rd_L2_A=0 n_write=0 n_wr_bk=1201 bw_util=0.05098
n_activity=11683 dram_eff=0.3371
bk0: 216a 73428i bk1: 213a 73579i bk2: 200a 75459i bk3: 201a 75364i bk4: 207a 75325i bk5: 213a 75475i bk6: 189a 75702i bk7: 189a 75318i bk8: 183a 74542i bk9: 180a 74664i bk10: 127a 76440i bk11: 135a 76532i bk12: 141a 74528i bk13: 144a 74631i bk14: 99a 76307i bk15: 100a 76524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860616
Row_Buffer_Locality_read = 0.844720
Row_Buffer_Locality_write = 0.905699
Bank_Level_Parallism = 3.850849
Bank_Level_Parallism_Col = 3.449003
Bank_Level_Parallism_Ready = 1.955561
write_to_read_ratio_blp_rw_average = 0.333476
GrpLevelPara = 2.099835 

BW Util details:
bwutil = 0.050979 
total_CMD = 77247 
util_bw = 3938 
Wasted_Col = 4067 
Wasted_Row = 1301 
Idle = 67941 

BW Util Bottlenecks: 
RCDc_limit = 3224 
RCDWRc_limit = 475 
WTRc_limit = 2176 
RTWc_limit = 3359 
CCDLc_limit = 1426 
rwq = 0 
CCDLc_limit_alone = 954 
WTRc_limit_alone = 1857 
RTWc_limit_alone = 3206 

Commands details: 
total_CMD = 77247 
n_nop = 72654 
Read = 2737 
Write = 0 
L2_Alloc = 0 
L2_WB = 1201 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 3702 
total_req = 3938 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 3938 
Row_Bus_Util =  0.013153 
CoL_Bus_Util = 0.050979 
Either_Row_CoL_Bus_Util = 0.059459 
Issued_on_Two_Bus_Simul_Util = 0.004673 
issued_two_Eff = 0.078598 
queue_avg = 1.591492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59149
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72511 n_act=521 n_pre=505 n_ref_event=0 n_req=3794 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=1343 bw_util=0.05286
n_activity=12150 dram_eff=0.336
bk0: 227a 73549i bk1: 210a 73586i bk2: 183a 75540i bk3: 198a 75562i bk4: 225a 75359i bk5: 207a 75372i bk6: 194a 75367i bk7: 197a 75502i bk8: 182a 74723i bk9: 176a 74596i bk10: 129a 76292i bk11: 128a 76535i bk12: 152a 73814i bk13: 144a 73996i bk14: 94a 76350i bk15: 94a 76349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862678
Row_Buffer_Locality_read = 0.841241
Row_Buffer_Locality_write = 0.918406
Bank_Level_Parallism = 3.917762
Bank_Level_Parallism_Col = 3.538051
Bank_Level_Parallism_Ready = 1.911340
write_to_read_ratio_blp_rw_average = 0.333906
GrpLevelPara = 2.126629 

BW Util details:
bwutil = 0.052856 
total_CMD = 77247 
util_bw = 4083 
Wasted_Col = 4106 
Wasted_Row = 1320 
Idle = 67738 

BW Util Bottlenecks: 
RCDc_limit = 3176 
RCDWRc_limit = 478 
WTRc_limit = 2502 
RTWc_limit = 3038 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 956 
WTRc_limit_alone = 2047 
RTWc_limit_alone = 2869 

Commands details: 
total_CMD = 77247 
n_nop = 72511 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 1343 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3794 
total_req = 4083 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4083 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.052856 
Either_Row_CoL_Bus_Util = 0.061310 
Issued_on_Two_Bus_Simul_Util = 0.004829 
issued_two_Eff = 0.078758 
queue_avg = 1.600425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60042
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72578 n_act=527 n_pre=511 n_ref_event=0 n_req=3743 n_rd=2714 n_rd_L2_A=0 n_write=0 n_wr_bk=1256 bw_util=0.05139
n_activity=11987 dram_eff=0.3312
bk0: 216a 73413i bk1: 223a 73670i bk2: 194a 75935i bk3: 187a 75923i bk4: 224a 75215i bk5: 207a 74951i bk6: 188a 75482i bk7: 191a 75372i bk8: 176a 74460i bk9: 178a 74685i bk10: 124a 76416i bk11: 127a 76447i bk12: 141a 74121i bk13: 143a 74195i bk14: 97a 76266i bk15: 98a 76523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859204
Row_Buffer_Locality_read = 0.837509
Row_Buffer_Locality_write = 0.916424
Bank_Level_Parallism = 3.863790
Bank_Level_Parallism_Col = 3.508968
Bank_Level_Parallism_Ready = 1.901511
write_to_read_ratio_blp_rw_average = 0.306203
GrpLevelPara = 2.137213 

BW Util details:
bwutil = 0.051394 
total_CMD = 77247 
util_bw = 3970 
Wasted_Col = 4144 
Wasted_Row = 1364 
Idle = 67769 

BW Util Bottlenecks: 
RCDc_limit = 3419 
RCDWRc_limit = 436 
WTRc_limit = 2617 
RTWc_limit = 3331 
CCDLc_limit = 1592 
rwq = 0 
CCDLc_limit_alone = 1020 
WTRc_limit_alone = 2245 
RTWc_limit_alone = 3131 

Commands details: 
total_CMD = 77247 
n_nop = 72578 
Read = 2714 
Write = 0 
L2_Alloc = 0 
L2_WB = 1256 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 3743 
total_req = 3970 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 3970 
Row_Bus_Util =  0.013437 
CoL_Bus_Util = 0.051394 
Either_Row_CoL_Bus_Util = 0.060442 
Issued_on_Two_Bus_Simul_Util = 0.004389 
issued_two_Eff = 0.072607 
queue_avg = 1.712196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7122
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72542 n_act=521 n_pre=505 n_ref_event=0 n_req=3777 n_rd=2705 n_rd_L2_A=0 n_write=0 n_wr_bk=1332 bw_util=0.05226
n_activity=11775 dram_eff=0.3428
bk0: 221a 73452i bk1: 221a 73084i bk2: 183a 75890i bk3: 192a 75610i bk4: 216a 75218i bk5: 210a 75060i bk6: 191a 75580i bk7: 193a 75080i bk8: 179a 74465i bk9: 172a 74431i bk10: 127a 76297i bk11: 124a 76376i bk12: 142a 73956i bk13: 145a 73390i bk14: 97a 76189i bk15: 92a 76467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862060
Row_Buffer_Locality_read = 0.838817
Row_Buffer_Locality_write = 0.920709
Bank_Level_Parallism = 4.249892
Bank_Level_Parallism_Col = 3.859934
Bank_Level_Parallism_Ready = 2.126827
write_to_read_ratio_blp_rw_average = 0.314743
GrpLevelPara = 2.208069 

BW Util details:
bwutil = 0.052261 
total_CMD = 77247 
util_bw = 4037 
Wasted_Col = 3969 
Wasted_Row = 1214 
Idle = 68027 

BW Util Bottlenecks: 
RCDc_limit = 3258 
RCDWRc_limit = 472 
WTRc_limit = 2992 
RTWc_limit = 3445 
CCDLc_limit = 1802 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 2468 
RTWc_limit_alone = 3222 

Commands details: 
total_CMD = 77247 
n_nop = 72542 
Read = 2705 
Write = 0 
L2_Alloc = 0 
L2_WB = 1332 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3777 
total_req = 4037 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 4037 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.052261 
Either_Row_CoL_Bus_Util = 0.060909 
Issued_on_Two_Bus_Simul_Util = 0.004634 
issued_two_Eff = 0.076089 
queue_avg = 2.114930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11493
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72616 n_act=516 n_pre=500 n_ref_event=0 n_req=3696 n_rd=2715 n_rd_L2_A=0 n_write=0 n_wr_bk=1250 bw_util=0.05133
n_activity=11980 dram_eff=0.331
bk0: 215a 73877i bk1: 218a 74048i bk2: 186a 75777i bk3: 189a 75521i bk4: 232a 74730i bk5: 208a 74943i bk6: 190a 75512i bk7: 189a 75834i bk8: 191a 74554i bk9: 172a 75128i bk10: 127a 76110i bk11: 131a 76203i bk12: 142a 74454i bk13: 137a 74619i bk14: 92a 75976i bk15: 96a 76337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860390
Row_Buffer_Locality_read = 0.838674
Row_Buffer_Locality_write = 0.920489
Bank_Level_Parallism = 3.780961
Bank_Level_Parallism_Col = 3.456818
Bank_Level_Parallism_Ready = 1.859521
write_to_read_ratio_blp_rw_average = 0.275732
GrpLevelPara = 2.145960 

BW Util details:
bwutil = 0.051329 
total_CMD = 77247 
util_bw = 3965 
Wasted_Col = 4101 
Wasted_Row = 1462 
Idle = 67719 

BW Util Bottlenecks: 
RCDc_limit = 3306 
RCDWRc_limit = 405 
WTRc_limit = 3420 
RTWc_limit = 2141 
CCDLc_limit = 1766 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 2946 
RTWc_limit_alone = 2050 

Commands details: 
total_CMD = 77247 
n_nop = 72616 
Read = 2715 
Write = 0 
L2_Alloc = 0 
L2_WB = 1250 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 3696 
total_req = 3965 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 3965 
Row_Bus_Util =  0.013153 
CoL_Bus_Util = 0.051329 
Either_Row_CoL_Bus_Util = 0.059951 
Issued_on_Two_Bus_Simul_Util = 0.004531 
issued_two_Eff = 0.075578 
queue_avg = 1.698733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69873
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72695 n_act=533 n_pre=517 n_ref_event=0 n_req=3605 n_rd=2656 n_rd_L2_A=0 n_write=0 n_wr_bk=1217 bw_util=0.05014
n_activity=11623 dram_eff=0.3332
bk0: 212a 73989i bk1: 196a 74084i bk2: 195a 75799i bk3: 183a 75602i bk4: 209a 75264i bk5: 216a 74899i bk6: 196a 75574i bk7: 193a 75258i bk8: 171a 74931i bk9: 177a 74505i bk10: 125a 76571i bk11: 124a 76437i bk12: 130a 74270i bk13: 141a 74304i bk14: 96a 76394i bk15: 92a 76448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852150
Row_Buffer_Locality_read = 0.831325
Row_Buffer_Locality_write = 0.910432
Bank_Level_Parallism = 3.803909
Bank_Level_Parallism_Col = 3.365083
Bank_Level_Parallism_Ready = 1.821844
write_to_read_ratio_blp_rw_average = 0.336174
GrpLevelPara = 2.111550 

BW Util details:
bwutil = 0.050138 
total_CMD = 77247 
util_bw = 3873 
Wasted_Col = 4116 
Wasted_Row = 1272 
Idle = 67986 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 468 
WTRc_limit = 2287 
RTWc_limit = 3220 
CCDLc_limit = 1476 
rwq = 0 
CCDLc_limit_alone = 1072 
WTRc_limit_alone = 2038 
RTWc_limit_alone = 3065 

Commands details: 
total_CMD = 77247 
n_nop = 72695 
Read = 2656 
Write = 0 
L2_Alloc = 0 
L2_WB = 1217 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 3605 
total_req = 3873 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 3873 
Row_Bus_Util =  0.013593 
CoL_Bus_Util = 0.050138 
Either_Row_CoL_Bus_Util = 0.058928 
Issued_on_Two_Bus_Simul_Util = 0.004803 
issued_two_Eff = 0.081503 
queue_avg = 1.472161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47216
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77247 n_nop=72631 n_act=522 n_pre=506 n_ref_event=0 n_req=3726 n_rd=2691 n_rd_L2_A=0 n_write=0 n_wr_bk=1301 bw_util=0.05168
n_activity=11932 dram_eff=0.3346
bk0: 215a 73733i bk1: 210a 73574i bk2: 187a 75887i bk3: 194a 75772i bk4: 214a 75266i bk5: 209a 75541i bk6: 186a 75919i bk7: 183a 75607i bk8: 185a 74623i bk9: 178a 74699i bk10: 130a 75894i bk11: 122a 76657i bk12: 144a 74351i bk13: 141a 74923i bk14: 96a 76594i bk15: 97a 76596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859903
Row_Buffer_Locality_read = 0.838722
Row_Buffer_Locality_write = 0.914976
Bank_Level_Parallism = 3.665949
Bank_Level_Parallism_Col = 3.197372
Bank_Level_Parallism_Ready = 1.681112
write_to_read_ratio_blp_rw_average = 0.325890
GrpLevelPara = 2.073035 

BW Util details:
bwutil = 0.051678 
total_CMD = 77247 
util_bw = 3992 
Wasted_Col = 4047 
Wasted_Row = 1247 
Idle = 67961 

BW Util Bottlenecks: 
RCDc_limit = 3185 
RCDWRc_limit = 454 
WTRc_limit = 2167 
RTWc_limit = 3131 
CCDLc_limit = 1342 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 1887 
RTWc_limit_alone = 2999 

Commands details: 
total_CMD = 77247 
n_nop = 72631 
Read = 2691 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 3726 
total_req = 3992 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 3992 
Row_Bus_Util =  0.013308 
CoL_Bus_Util = 0.051678 
Either_Row_CoL_Bus_Util = 0.059756 
Issued_on_Two_Bus_Simul_Util = 0.005230 
issued_two_Eff = 0.087522 
queue_avg = 1.663016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66302

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6441, Miss = 2540, Miss_rate = 0.394, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6537, Miss = 2597, Miss_rate = 0.397, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 6573, Miss = 2588, Miss_rate = 0.394, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 6708, Miss = 2709, Miss_rate = 0.404, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 6517, Miss = 2575, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 6517, Miss = 2572, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 6420, Miss = 2492, Miss_rate = 0.388, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 6464, Miss = 2683, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6423, Miss = 2513, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6568, Miss = 2655, Miss_rate = 0.404, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 6550, Miss = 2583, Miss_rate = 0.394, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 6547, Miss = 2583, Miss_rate = 0.395, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 6570, Miss = 2683, Miss_rate = 0.408, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 6461, Miss = 2620, Miss_rate = 0.406, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 6547, Miss = 2574, Miss_rate = 0.393, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 6524, Miss = 2616, Miss_rate = 0.401, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 6569, Miss = 2624, Miss_rate = 0.399, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 6471, Miss = 2640, Miss_rate = 0.408, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 6648, Miss = 2601, Miss_rate = 0.391, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 6543, Miss = 2556, Miss_rate = 0.391, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 6413, Miss = 2557, Miss_rate = 0.399, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6519, Miss = 2672, Miss_rate = 0.410, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 6543, Miss = 2637, Miss_rate = 0.403, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 6670, Miss = 2652, Miss_rate = 0.398, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 6494, Miss = 2513, Miss_rate = 0.387, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 6407, Miss = 2537, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 6502, Miss = 2563, Miss_rate = 0.394, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 6414, Miss = 2585, Miss_rate = 0.403, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 6495, Miss = 2625, Miss_rate = 0.404, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 6492, Miss = 2530, Miss_rate = 0.390, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 6415, Miss = 2470, Miss_rate = 0.385, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 6445, Miss = 2542, Miss_rate = 0.394, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 6493, Miss = 2532, Miss_rate = 0.390, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 6567, Miss = 2616, Miss_rate = 0.398, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 6418, Miss = 2507, Miss_rate = 0.391, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 6558, Miss = 2604, Miss_rate = 0.397, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 6410, Miss = 2539, Miss_rate = 0.396, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 6457, Miss = 2505, Miss_rate = 0.388, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 6435, Miss = 2518, Miss_rate = 0.391, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 6538, Miss = 2621, Miss_rate = 0.401, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 6639, Miss = 2687, Miss_rate = 0.405, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 6468, Miss = 2540, Miss_rate = 0.393, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 6540, Miss = 2660, Miss_rate = 0.407, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 6665, Miss = 2623, Miss_rate = 0.394, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 6639, Miss = 2652, Miss_rate = 0.399, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 6464, Miss = 2569, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 6613, Miss = 2620, Miss_rate = 0.396, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 6538, Miss = 2634, Miss_rate = 0.403, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 6586, Miss = 2654, Miss_rate = 0.403, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 6387, Miss = 2588, Miss_rate = 0.405, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 6415, Miss = 2550, Miss_rate = 0.398, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 6523, Miss = 2578, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 6630, Miss = 2644, Miss_rate = 0.399, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 6633, Miss = 2637, Miss_rate = 0.398, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 6378, Miss = 2521, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 6497, Miss = 2624, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6562, Miss = 2639, Miss_rate = 0.402, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 6683, Miss = 2582, Miss_rate = 0.386, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 6409, Miss = 2583, Miss_rate = 0.403, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 6409, Miss = 2532, Miss_rate = 0.395, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 6535, Miss = 2584, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 6567, Miss = 2472, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6465, Miss = 2579, Miss_rate = 0.399, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 6420, Miss = 2545, Miss_rate = 0.396, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 416948
L2_total_cache_misses = 165626
L2_total_cache_miss_rate = 0.3972
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 334825
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=334825
icnt_total_pkts_simt_to_mem=416948
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 407256
Req_Network_cycles = 131502
Req_Network_injected_packets_per_cycle =       3.0970 
Req_Network_conflicts_per_cycle =       1.2320
Req_Network_conflicts_per_cycle_util =       6.3529
Req_Bank_Level_Parallism =      15.9696
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6555
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7349

Reply_Network_injected_packets_num = 334825
Reply_Network_cycles = 131502
Reply_Network_injected_packets_per_cycle =        2.5462
Reply_Network_conflicts_per_cycle =        0.9902
Reply_Network_conflicts_per_cycle_util =       5.1527
Reply_Bank_Level_Parallism =      13.2499
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1991
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0318
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 116635 (inst/sec)
gpgpu_simulation_rate = 946 (cycle/sec)
gpgpu_silicon_slowdown = 1529598x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 12731
gpu_sim_insn = 2370766
gpu_ipc =     186.2199
gpu_tot_sim_cycle = 144233
gpu_tot_sim_insn = 18583118
gpu_tot_ipc =     128.8410
gpu_tot_issued_cta = 1920
gpu_occupancy = 31.7730% 
gpu_tot_occupancy = 25.0241% 
max_total_param_size = 0
gpu_stall_dramfull = 42537
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.2408
partiton_level_parallism_total  =       3.6393
partiton_level_parallism_util =      20.6903
partiton_level_parallism_util_total  =      16.8302
L2_BW  =     427.8874 GB/Sec
L2_BW_total  =     145.2592 GB/Sec
gpu_total_sim_rate=116144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16239, Miss = 7838, Miss_rate = 0.483, Pending_hits = 97, Reservation_fails = 529
	L1D_cache_core[1]: Access = 16042, Miss = 7709, Miss_rate = 0.481, Pending_hits = 78, Reservation_fails = 437
	L1D_cache_core[2]: Access = 14062, Miss = 6792, Miss_rate = 0.483, Pending_hits = 74, Reservation_fails = 396
	L1D_cache_core[3]: Access = 14119, Miss = 6870, Miss_rate = 0.487, Pending_hits = 76, Reservation_fails = 253
	L1D_cache_core[4]: Access = 14855, Miss = 7129, Miss_rate = 0.480, Pending_hits = 103, Reservation_fails = 471
	L1D_cache_core[5]: Access = 14582, Miss = 6983, Miss_rate = 0.479, Pending_hits = 77, Reservation_fails = 289
	L1D_cache_core[6]: Access = 14734, Miss = 7153, Miss_rate = 0.485, Pending_hits = 87, Reservation_fails = 427
	L1D_cache_core[7]: Access = 14773, Miss = 7170, Miss_rate = 0.485, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[8]: Access = 14971, Miss = 7281, Miss_rate = 0.486, Pending_hits = 64, Reservation_fails = 252
	L1D_cache_core[9]: Access = 14805, Miss = 7173, Miss_rate = 0.484, Pending_hits = 75, Reservation_fails = 389
	L1D_cache_core[10]: Access = 15080, Miss = 7310, Miss_rate = 0.485, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[11]: Access = 15721, Miss = 7685, Miss_rate = 0.489, Pending_hits = 96, Reservation_fails = 432
	L1D_cache_core[12]: Access = 14636, Miss = 7061, Miss_rate = 0.482, Pending_hits = 92, Reservation_fails = 445
	L1D_cache_core[13]: Access = 14177, Miss = 6835, Miss_rate = 0.482, Pending_hits = 91, Reservation_fails = 359
	L1D_cache_core[14]: Access = 14715, Miss = 7041, Miss_rate = 0.478, Pending_hits = 73, Reservation_fails = 324
	L1D_cache_core[15]: Access = 14467, Miss = 6956, Miss_rate = 0.481, Pending_hits = 69, Reservation_fails = 334
	L1D_cache_core[16]: Access = 19449, Miss = 9071, Miss_rate = 0.466, Pending_hits = 168, Reservation_fails = 811
	L1D_cache_core[17]: Access = 19970, Miss = 9406, Miss_rate = 0.471, Pending_hits = 206, Reservation_fails = 978
	L1D_cache_core[18]: Access = 20392, Miss = 9652, Miss_rate = 0.473, Pending_hits = 194, Reservation_fails = 852
	L1D_cache_core[19]: Access = 19724, Miss = 9350, Miss_rate = 0.474, Pending_hits = 178, Reservation_fails = 789
	L1D_cache_core[20]: Access = 19269, Miss = 9061, Miss_rate = 0.470, Pending_hits = 190, Reservation_fails = 693
	L1D_cache_core[21]: Access = 20804, Miss = 9850, Miss_rate = 0.473, Pending_hits = 219, Reservation_fails = 988
	L1D_cache_core[22]: Access = 19578, Miss = 9155, Miss_rate = 0.468, Pending_hits = 165, Reservation_fails = 861
	L1D_cache_core[23]: Access = 19393, Miss = 9206, Miss_rate = 0.475, Pending_hits = 189, Reservation_fails = 797
	L1D_cache_core[24]: Access = 19240, Miss = 9001, Miss_rate = 0.468, Pending_hits = 164, Reservation_fails = 672
	L1D_cache_core[25]: Access = 20236, Miss = 9526, Miss_rate = 0.471, Pending_hits = 211, Reservation_fails = 781
	L1D_cache_core[26]: Access = 19659, Miss = 9273, Miss_rate = 0.472, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[27]: Access = 20032, Miss = 9489, Miss_rate = 0.474, Pending_hits = 165, Reservation_fails = 787
	L1D_cache_core[28]: Access = 19193, Miss = 9038, Miss_rate = 0.471, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[29]: Access = 20217, Miss = 9513, Miss_rate = 0.471, Pending_hits = 215, Reservation_fails = 752
	L1D_cache_core[30]: Access = 20457, Miss = 9524, Miss_rate = 0.466, Pending_hits = 190, Reservation_fails = 660
	L1D_cache_core[31]: Access = 19580, Miss = 9290, Miss_rate = 0.474, Pending_hits = 187, Reservation_fails = 883
	L1D_cache_core[32]: Access = 21239, Miss = 9983, Miss_rate = 0.470, Pending_hits = 240, Reservation_fails = 1042
	L1D_cache_core[33]: Access = 20461, Miss = 9625, Miss_rate = 0.470, Pending_hits = 224, Reservation_fails = 945
	L1D_cache_core[34]: Access = 20122, Miss = 9460, Miss_rate = 0.470, Pending_hits = 235, Reservation_fails = 892
	L1D_cache_core[35]: Access = 20968, Miss = 9664, Miss_rate = 0.461, Pending_hits = 201, Reservation_fails = 986
	L1D_cache_core[36]: Access = 21130, Miss = 9712, Miss_rate = 0.460, Pending_hits = 244, Reservation_fails = 1425
	L1D_cache_core[37]: Access = 21007, Miss = 9900, Miss_rate = 0.471, Pending_hits = 202, Reservation_fails = 1118
	L1D_cache_core[38]: Access = 20702, Miss = 9677, Miss_rate = 0.467, Pending_hits = 195, Reservation_fails = 868
	L1D_cache_core[39]: Access = 20553, Miss = 9622, Miss_rate = 0.468, Pending_hits = 219, Reservation_fails = 778
	L1D_cache_core[40]: Access = 20778, Miss = 9675, Miss_rate = 0.466, Pending_hits = 238, Reservation_fails = 820
	L1D_cache_core[41]: Access = 21761, Miss = 10316, Miss_rate = 0.474, Pending_hits = 244, Reservation_fails = 902
	L1D_cache_core[42]: Access = 20914, Miss = 9845, Miss_rate = 0.471, Pending_hits = 225, Reservation_fails = 942
	L1D_cache_core[43]: Access = 21597, Miss = 10070, Miss_rate = 0.466, Pending_hits = 210, Reservation_fails = 1197
	L1D_cache_core[44]: Access = 21282, Miss = 9818, Miss_rate = 0.461, Pending_hits = 213, Reservation_fails = 1328
	L1D_cache_core[45]: Access = 21810, Miss = 10252, Miss_rate = 0.470, Pending_hits = 275, Reservation_fails = 1058
	L1D_cache_core[46]: Access = 20978, Miss = 9957, Miss_rate = 0.475, Pending_hits = 252, Reservation_fails = 1268
	L1D_cache_core[47]: Access = 21796, Miss = 10274, Miss_rate = 0.471, Pending_hits = 245, Reservation_fails = 1060
	L1D_cache_core[48]: Access = 17985, Miss = 8499, Miss_rate = 0.473, Pending_hits = 183, Reservation_fails = 847
	L1D_cache_core[49]: Access = 18983, Miss = 8884, Miss_rate = 0.468, Pending_hits = 204, Reservation_fails = 1209
	L1D_cache_core[50]: Access = 18857, Miss = 8954, Miss_rate = 0.475, Pending_hits = 211, Reservation_fails = 1211
	L1D_cache_core[51]: Access = 18626, Miss = 8635, Miss_rate = 0.464, Pending_hits = 185, Reservation_fails = 1110
	L1D_cache_core[52]: Access = 18649, Miss = 8623, Miss_rate = 0.462, Pending_hits = 180, Reservation_fails = 1018
	L1D_cache_core[53]: Access = 18539, Miss = 8725, Miss_rate = 0.471, Pending_hits = 223, Reservation_fails = 1012
	L1D_cache_core[54]: Access = 18277, Miss = 8594, Miss_rate = 0.470, Pending_hits = 188, Reservation_fails = 1041
	L1D_cache_core[55]: Access = 18397, Miss = 8785, Miss_rate = 0.478, Pending_hits = 236, Reservation_fails = 706
	L1D_cache_core[56]: Access = 18976, Miss = 8951, Miss_rate = 0.472, Pending_hits = 236, Reservation_fails = 1305
	L1D_cache_core[57]: Access = 17974, Miss = 8293, Miss_rate = 0.461, Pending_hits = 189, Reservation_fails = 900
	L1D_cache_core[58]: Access = 17552, Miss = 8287, Miss_rate = 0.472, Pending_hits = 202, Reservation_fails = 1035
	L1D_cache_core[59]: Access = 17515, Miss = 8272, Miss_rate = 0.472, Pending_hits = 210, Reservation_fails = 1011
	L1D_cache_core[60]: Access = 18282, Miss = 8650, Miss_rate = 0.473, Pending_hits = 224, Reservation_fails = 1096
	L1D_cache_core[61]: Access = 19862, Miss = 9395, Miss_rate = 0.473, Pending_hits = 223, Reservation_fails = 1335
	L1D_cache_core[62]: Access = 18126, Miss = 8680, Miss_rate = 0.479, Pending_hits = 211, Reservation_fails = 1249
	L1D_cache_core[63]: Access = 17819, Miss = 8353, Miss_rate = 0.469, Pending_hits = 187, Reservation_fails = 916
	L1D_cache_core[64]: Access = 13565, Miss = 6585, Miss_rate = 0.485, Pending_hits = 92, Reservation_fails = 678
	L1D_cache_core[65]: Access = 13924, Miss = 6763, Miss_rate = 0.486, Pending_hits = 86, Reservation_fails = 726
	L1D_cache_core[66]: Access = 13665, Miss = 6575, Miss_rate = 0.481, Pending_hits = 82, Reservation_fails = 661
	L1D_cache_core[67]: Access = 14618, Miss = 7046, Miss_rate = 0.482, Pending_hits = 113, Reservation_fails = 906
	L1D_cache_core[68]: Access = 14480, Miss = 6907, Miss_rate = 0.477, Pending_hits = 98, Reservation_fails = 778
	L1D_cache_core[69]: Access = 13385, Miss = 6462, Miss_rate = 0.483, Pending_hits = 86, Reservation_fails = 503
	L1D_cache_core[70]: Access = 14675, Miss = 7075, Miss_rate = 0.482, Pending_hits = 90, Reservation_fails = 449
	L1D_cache_core[71]: Access = 14319, Miss = 6931, Miss_rate = 0.484, Pending_hits = 103, Reservation_fails = 756
	L1D_cache_core[72]: Access = 13865, Miss = 6729, Miss_rate = 0.485, Pending_hits = 85, Reservation_fails = 544
	L1D_cache_core[73]: Access = 14045, Miss = 6736, Miss_rate = 0.480, Pending_hits = 110, Reservation_fails = 510
	L1D_cache_core[74]: Access = 14620, Miss = 7067, Miss_rate = 0.483, Pending_hits = 90, Reservation_fails = 519
	L1D_cache_core[75]: Access = 13860, Miss = 6730, Miss_rate = 0.486, Pending_hits = 73, Reservation_fails = 611
	L1D_cache_core[76]: Access = 14352, Miss = 6863, Miss_rate = 0.478, Pending_hits = 102, Reservation_fails = 640
	L1D_cache_core[77]: Access = 13531, Miss = 6535, Miss_rate = 0.483, Pending_hits = 88, Reservation_fails = 752
	L1D_cache_core[78]: Access = 15084, Miss = 7229, Miss_rate = 0.479, Pending_hits = 99, Reservation_fails = 592
	L1D_cache_core[79]: Access = 14180, Miss = 6770, Miss_rate = 0.477, Pending_hits = 109, Reservation_fails = 650
	L1D_total_cache_accesses = 1412856
	L1D_total_cache_misses = 669824
	L1D_total_cache_miss_rate = 0.4741
	L1D_total_cache_pending_hits = 12781
	L1D_total_cache_reservation_fails = 62787
	L1D_cache_data_port_util = 0.233
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12740
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 183477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1130018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 282838

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1292, 1096, 1337, 1179, 1182, 956, 1066, 973, 1013, 1105, 1397, 1251, 1086, 1287, 1346, 1345, 556, 557, 717, 967, 795, 704, 703, 459, 857, 724, 510, 666, 388, 376, 679, 316, 
gpgpu_n_tot_thrd_icount = 18583118
gpgpu_n_tot_w_icount = 2341260
gpgpu_n_stall_shd_mem = 317817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 452470
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993121	W0_Idle:2298977	W0_Scoreboard:8150616	W1:517070	W2:245357	W3:170650	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:778	W30:1136	W31:2165	W32:306251
single_issue_nums: WS0:585093	WS1:582931	WS2:585691	WS3:587545	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3619760 {8:452470,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18098800 {40:452470,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 307 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:12195 	36450 	8637 	10032 	13082 	21992 	19180 	14536 	8915 	1206 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	296778 	100406 	44899 	10387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	293682 	82974 	46032 	32882 	11843 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	299646 	68051 	35593 	25775 	15495 	6957 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	60 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        46        50        33        30        99       123        35        37        41        39        34        39 
dram[1]:        50        40        28        31        51        47        32        31       107       188        33        34        74        63        34        28 
dram[2]:        44        43        28        31        48        48        26        31       125        94        31        39        32        33        44        34 
dram[3]:        34        40        29        31        46        45        27        33       139       123        35        39        38        45        26        34 
dram[4]:        46        49        35        32        48        47        31        34        93       124        28        35        50        53        37        31 
dram[5]:        37        43        32        25        40        50        30        28        83       121        39        33        33        57        38        30 
dram[6]:        56        44        29        27        47        53        32        29       112       118        31        35        51        42        42        33 
dram[7]:        48        63        35        31        47        50        31        33        97       164        33        30        48        44        30        35 
dram[8]:        46        46        32        30        47        48        27        25       148       184        30        45        57        86        39        31 
dram[9]:        60        45        27        34        47        39        29        39       193        81        28        37       100        37        32        40 
dram[10]:        48        50        30        36        48        47        30        30       145       133        32        31        44        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30       136        91        38        35        39        76        32        37 
dram[12]:        44        46        34        30        47        53        29        28        97       147        36        36        47        77        30        35 
dram[13]:        33        43        28        35        53        47        27        29        86       101        39        33       116        78        37        33 
dram[14]:        52        45        31        30        54        49        29        29       150       129        37        46        45        50        28        37 
dram[15]:        39        43        28        29        44        47        30        30       124        99        34        32        39        85        35        36 
dram[16]:        34        41        24        30        45        45        30        22       129        91        32        36        59        46        33        38 
dram[17]:        49        38        33        29        47        52        28        34       115       111        40        33        66        49        27        38 
dram[18]:        44        44        29        31        49        48        30        30       123        92        34        37        72        48        37        43 
dram[19]:        48        46        36        28        50        47        29        29        92       123        27        36        69        78        36        26 
dram[20]:        52        41        29        32        48        50        26        28       140       101        36        39        65        38        31        33 
dram[21]:        61        61        34        30        44        50        32        35       128       148        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32       103        96        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        46        39        31        91        97        35        41        45        45        45        29 
dram[24]:        50        59        39        35        40        52        32        32        98       170        43        31        46        66        33        31 
dram[25]:        46        43        30        28        50        49        32        36       152        91        39        39        70       115        34        37 
dram[26]:        49        44        33        29        52        56        36        29       132       109        37        38        40        41        27        30 
dram[27]:        37        55        28        32        45        48        32        31        81       103        39        34        64        43        33        30 
dram[28]:        53        70        30        32        43        47        28        30       116       103        28        33        58        66        33        31 
dram[29]:        41        43        27        28        50        45        31        32        89       124        32        39        44        56        25        39 
dram[30]:        41        45        32        29        46        43        30        28        75        78        26        42        38        32        35        29 
dram[31]:        47        42        35        33        50        45        27        30       133       135        37        41        99        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  6.512195  6.573171  5.525000  5.365854  6.590909  6.163265  7.030303  6.571429 11.628572 18.347826  9.500000  6.384615 11.240000  8.303030  6.833333  5.869565 
dram[1]:  7.594937  7.087500  6.371428  5.238095  7.285714  7.000000  5.400000  5.736842 15.000000 18.869566 10.437500  6.458333 10.448276  9.468750  6.777778  7.105263 
dram[2]:  7.278481  5.957447  5.700000  4.551021  6.489362  6.600000  4.822222  6.542857 13.193548 16.240000  6.458333  8.157895  7.684210  9.322580  6.631579  9.214286 
dram[3]:  7.532467  7.175000  5.743590  5.214286  7.789474  5.979592  5.365854  4.934783 16.879999 19.333334  6.869565  8.200000  7.555555 10.310345  6.450000 13.400000 
dram[4]:  6.561798  6.489130  6.131579  5.302326  6.857143  6.681818  6.026316  7.965517 12.838710 17.200001 11.428572  7.950000  7.487179  8.685715  5.809524  6.555555 
dram[5]:  6.746988  6.488372  5.261905  7.000000  8.294118  6.488889  6.228571  5.525000 14.370370 15.214286  7.800000  7.900000  7.461538  8.000000  5.833333  7.444445 
dram[6]:  8.150685  8.126760  6.111111  4.954545  5.500000  4.948276  5.209302  5.615385 19.809525 18.608696  7.227273  9.812500  7.833333  9.161290  8.000000  6.550000 
dram[7]:  6.670588  7.350649  6.787879  5.166667  5.979167  6.456522  5.404762  5.692307 15.962963 19.809525  7.363636 11.642858  7.317073  8.483871  8.058824  6.291667 
dram[8]:  6.539326  5.989247  5.894737  5.600000  8.257143  8.470589  5.166667  4.888889 18.826086 21.947369  7.333333  6.545455  9.806452 10.107142  8.600000  7.166667 
dram[9]:  6.104651  6.388235  7.225806  4.913043  6.840909  6.642857  4.863636  5.023256 21.894737 20.190475  7.363636  9.812500 11.640000  8.454545  5.904762  5.800000 
dram[10]:  6.746988  6.138298  4.372549  6.937500  7.333333  6.319149  6.285714  6.843750 17.913044 15.068966  5.678571  6.954545  7.513514  8.628572  8.200000  6.526316 
dram[11]:  6.511111  7.023256  6.441176  5.750000  8.333333  6.043478  5.820513  5.209302 20.047619 15.740741  7.600000  6.000000  7.589744  9.060606  6.272727  6.086957 
dram[12]:  7.186666  7.101266  4.888889  6.194445  5.660000  7.243902  5.918919  6.575758 17.347826 18.904762  8.555555 11.214286  8.382353 11.038462  6.684210  6.700000 
dram[13]:  6.925926  7.448718  5.340909  5.625000  7.048780  7.300000  6.235294  5.425000 16.869566 16.120001  6.875000  7.136364 12.041667  9.645162  8.437500  8.058824 
dram[14]:  6.344828  6.523256  5.743590  5.418605  6.952381  5.816327  5.450000  7.793103 20.904762 18.347826  8.777778  9.000000 10.518518  7.189189  5.434783  7.611111 
dram[15]:  7.012821  6.987179  6.054054  6.937500  6.227273  7.394737  6.054054  5.046512 15.880000 18.619047  8.555555  8.611111  6.829268  8.774194  5.809524  6.631579 
dram[16]:  5.810526  6.195402  5.717949  5.945946  7.200000  6.234043  6.000000  5.136364 21.473684 15.333333  7.727273  7.500000 10.464286  9.741936  6.300000  7.588235 
dram[17]:  5.628866  6.881579  5.113636  6.025641  5.959184  4.816667  6.083333  6.026316 18.173914 19.523809  5.807693  8.555555 12.869565  8.687500  4.750000  7.000000 
dram[18]:  6.090909  6.857143  5.837838  4.976744  5.750000  6.800000  6.228571  5.348837 20.473684 18.952381  8.050000  6.423077 11.360000  6.829268  8.933333 10.153846 
dram[19]:  7.486111  7.012658  5.897436  6.250000  7.097561  6.738095  5.783784  5.789474 18.090910 28.333334  7.272727 11.500000  6.945946  8.400000  8.733334  5.416667 
dram[20]:  6.065934  5.915790  7.793103  6.135135  7.575000  7.175000  6.305555  4.863636 18.478260 20.850000  6.583333  8.388889  8.600000  8.333333  8.375000  8.250000 
dram[21]:  7.128205  7.481013  6.428571  5.923077  6.204545  7.150000  4.978261  5.162791 19.523809 25.529411  8.722222  8.666667  6.756098  8.058824  5.954545 10.750000 
dram[22]:  6.602273  7.718310  5.972222  5.921052  7.069767  6.063830  6.588235  5.045455 20.142857 14.703704  6.772727  7.272727  8.636364  8.833333  7.687500  5.153846 
dram[23]:  7.972603  7.074074  5.575000  5.390244  6.809524  7.243902  5.736842  5.641026 17.695652 17.680000  8.166667 10.125000  8.764706  9.275862  6.684210  6.619048 
dram[24]:  7.074074  7.036145  6.906250  4.541667  6.304348  6.489362  6.371428  6.352941 15.111111 21.049999  8.611111  6.375000  8.027027  7.742857  6.050000  6.285714 
dram[25]:  6.317647  7.202532  5.279070  5.700000  6.085106  7.538462  7.300000  6.388889 14.666667 15.800000  9.500000  8.944445  8.400000  9.655172  5.375000  7.500000 
dram[26]:  6.517241  6.344828  5.666667  5.794872  8.135135  7.631579  4.562500  6.606061 25.176470 23.000000  7.809524  7.950000  8.878788  8.696970  5.478261  7.277778 
dram[27]:  6.232558  6.865854  6.787879  6.696970  6.880952  6.108696  5.575000  5.372093 14.300000 19.571428  8.555555  7.850000  8.657143  7.702703  7.588235  6.700000 
dram[28]:  7.815790  6.941176  6.969697  7.281250  7.100000  5.897959  5.945946  5.166667 16.040001 19.190475  8.150000  9.937500  9.250000  7.763158  6.285714  6.000000 
dram[29]:  6.609756  7.910448  4.955555  6.787879  6.425532  5.509804  5.972973  7.193548 16.480000 21.105263  9.312500  7.950000  8.000000  8.363636  4.518518  7.111111 
dram[30]:  7.438356  6.545455  6.166667  5.692307  5.509804  5.089286  6.108108  5.139535 26.000000 15.222222  7.750000  8.166667  8.882353  7.676471  5.652174  6.400000 
dram[31]:  6.858823  6.678571  5.439024  5.666667  6.622222  6.555555  6.111111  5.743590 18.391304 17.869566  5.714286  9.750000  8.228572  9.689655  8.000000  7.562500 
average row locality = 146229/19171 = 7.627614
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       282       296       221       220       290       302       232       230       212       216       151       162       147       153       122       132 
dram[1]:       290       282       223       220       306       294       216       218       220       220       167       155       163       164       121       134 
dram[2]:       279       298       228       223       305       297       217       229       220       216       155       154       164       147       125       128 
dram[3]:       291       305       224       219       296       293       220       227       212       216       156       162       151       156       128       134 
dram[4]:       304       311       233       228       288       294       229       231       216       224       160       159       153       155       120       118 
dram[5]:       272       281       221       224       282       292       218       221       204       216       155       157       156       161       135       129 
dram[6]:       300       284       220       218       297       287       224       219       220       220       158       157       150       162       128       130 
dram[7]:       286       286       224       217       287       297       227       222       212       220       162       163       153       155       132       147 
dram[8]:       301       297       224       224       289       288       217       220       216       224       154       144       159       152       125       127 
dram[9]:       278       276       224       226       301       279       214       216       216       212       158       156       160       139       124       116 
dram[10]:       293       283       223       222       286       297       220       219       212       224       159       153       143       160       123       121 
dram[11]:       291       286       219       230       300       278       227       224       232       228       151       156       160       159       135       136 
dram[12]:       279       276       220       223       283       297       219       217       220       204       154       157       156       155       126       131 
dram[13]:       287       295       235       225       289       292       212       217       212       220       165       155       159       159       134       135 
dram[14]:       282       296       224       233       292       285       218       226       224       224       158       162       152       148       122       133 
dram[15]:       270       282       224       222       274       281       224       217       204       212       154       155       149       161       121       126 
dram[16]:       290       275       223       220       288       293       222       226       204       220       170       149       151       148       125       127 
dram[17]:       287       269       225       235       292       289       219       229       228       216       151       154       155       153       132       126 
dram[18]:       284       282       216       214       299       272       218       230       212       200       158       164       153       160       130       127 
dram[19]:       291       284       230       225       291       283       214       220       204       216       159       160       152       147       131       128 
dram[20]:       283       276       226       227       303       287       227       214       220       212       158       150       157       145       134       130 
dram[21]:       275       298       225       231       273       286       229       222       216       220       157       156       154       148       130       129 
dram[22]:       292       283       215       225       304       285       224       222       232       212       149       160       148       164       121       131 
dram[23]:       298       294       223       221       286       297       218       220       216       216       147       162       156       154       124       135 
dram[24]:       311       292       221       218       290       305       223       216       224       220       154       152       155       154       120       130 
dram[25]:       293       288       227       228       286       294       219       230       216       216       152       161       156       154       127       134 
dram[26]:       296       285       221       226       301       290       219       218       220       212       163       157       160       155       126       131 
dram[27]:       275       299       224       221       289       281       223       231       216       216       152       156       160       157       129       134 
dram[28]:       303       289       230       233       284       289       220       217       212       208       163       159       151       163       130       123 
dram[29]:       281       291       223       224       302       281       221       223       224       208       148       156       150       149       121       127 
dram[30]:       292       280       222       222       281       285       226       221       208       212       155       146       145       154       128       126 
dram[31]:       287       292       223       221       298       295       220       224       220       216       159       156       158       156       127       121 
total dram reads = 107481
bank skew: 311/116 = 2.68
chip skew: 3423/3276 = 1.04
number of total write accesses:
dram[0]:       285       277         0         0         0         0         0         0       288       312         1         4       139       132         1         3 
dram[1]:       348       320         0         0         0         0         0         0       283       331         0         0       150       148         1         1 
dram[2]:       337       287         0         0         0         0         0         0       277       274         0         1       137       157         1         1 
dram[3]:       318       300         0         0         0         0         0         0       324       277         2         2       135       155         1         0 
dram[4]:       306       320         0         0         0         0         0         0       281       295         0         0       148       160         2         0 
dram[5]:       320       315         0         0         0         0         0         0       265       335         1         1       142       129         5         5 
dram[6]:       317       326         0         0         0         0         0         0       326       313         1         0       151       128         0         1 
dram[7]:       319       305         0         0         0         0         0         0       320       319         0         0       160       116         6         5 
dram[8]:       315       287         0         0         0         0         0         0       336       294         0         0       160       140         4         2 
dram[9]:       276       298         0         0         0         0         0         0       307       320         4         1       135       150         0         0 
dram[10]:       300       343         0         0         0         0         0         0       298       308         0         0       151       144         0         4 
dram[11]:       334       364         0         0         0         0         0         0       285       292         1         0       145       150         3         4 
dram[12]:       287       317         0         0         0         0         0         0       258       270         0         0       140       147         1         3 
dram[13]:       309       319         0         0         0         0         0         0       263       249         0         2       142       149         1         2 
dram[14]:       310       290         0         0         0         0         0         0       331       291         0         0       146       131         3         5 
dram[15]:       315       299         0         0         0         0         0         0       283       266         0         0       139       126         1         0 
dram[16]:       292       288         0         0         0         0         0         0       308       303         0         1       157       169         1         2 
dram[17]:       291       273         0         0         0         0         0         0       301       294         0         0       151       140         1         0 
dram[18]:       279       278         0         0         0         0         0         0       274       316         3         3       145       134         4         5 
dram[19]:       278       299         0         0         0         0         0         0       303       345         1         1       112       160         0         2 
dram[20]:       294       331         0         0         0         0         0         0       333       324         0         1       152       140         0         2 
dram[21]:       318       324         0         0         0         0         0         0       303       339         0         0       132       137         1         0 
dram[22]:       322       300         0         0         0         0         0         0       298       272         0         0       149       166         2         3 
dram[23]:       322       309         0         0         0         0         0         0       287       371         0         0       150       123         3         4 
dram[24]:       304       323         0         0         0         0         0         0       294       311         1         1       151       130         1         2 
dram[25]:       271       317         0         0         0         0         0         0       284       272         0         0       148       131         2         1 
dram[26]:       310       296         0         0         0         0         0         0       354       324         1         2       141       143         0         0 
dram[27]:       287       288         0         0         0         0         0         0       311       292         2         1       147       142         0         0 
dram[28]:       335       342         0         0         0         0         0         0       289       286         0         0       157       144         2         4 
dram[29]:       301       279         0         0         0         0         0         0       281       313         1         3       154       133         1         1 
dram[30]:       288       247         0         0         0         0         0         0       288       316         0         2       169       114         2         2 
dram[31]:       329       296         0         0         0         0         0         0       308       312         1         0       139       134         2         0 
total dram writes = 48189
min_bank_accesses = 0!
chip skew: 1582/1423 = 1.11
average mf latency per bank:
dram[0]:        367       393       743       773       734       688       902       895       336       340      6923      6376       318       318       634       654
dram[1]:        315       384       821       782       720       727       909       935       334       305      6586      7032       322       327       638       615
dram[2]:        374       386       791       856       739       714       908       888       351       342      7021      6988       324       309       706       660
dram[3]:        344       396       725       762       703       695       866       864       325       338      6675      6280       280       326       545       566
dram[4]:        348       346       716       786       682       662       893       914       335       335      6717      6622       288       296       597       610
dram[5]:        353       342       745       785       685       642       992       829       345       300      6735      6473       291       321       567       580
dram[6]:        347       350       723       784       639       639       889       881       321       330      6408      6634       278       303       587       591
dram[7]:        334       334       701       802       656       654       817       863       318       319      6300      6273       277       333       527       593
dram[8]:        319       394       810       863       684       743       889       851       316       330      7349      7556       309       318       593       610
dram[9]:        351       334       784       827       640       700       886       834       320       314      6549      6667       333       310       585       649
dram[10]:        338       381       808       803       679       683       975       884       344       312      6727      7103       310       311       660       702
dram[11]:        309       351       799       855       676       719       879       844       335       329      6988      6884       285       306       556       608
dram[12]:        329       304       814       785       659       696       801       827       370       363      6305      6322       296       305       588       575
dram[13]:        365       333       794       843       677       732       884       851       353       357      6405      6748       305       302       630       662
dram[14]:        303       341       807       741       701       732       837       833       318       335      6306      6306       297       290       594       598
dram[15]:        321       321       771       737       628       719       812       809       338       340      6450      6443       294       324       559       607
dram[16]:        362       355       733       752       694       676       812       821       317       310      6099      6737       292       261       587       615
dram[17]:        383       406       771       784       725       678       871       893       319       336      7141      7045       317       339       589       694
dram[18]:        396       413       787       795       679       749       876       883       355       317      6624      6288       293       335       617       712
dram[19]:        412       367       765       757       711       683       893       902       328       298      6644      6619       349       290       653       647
dram[20]:        367       341       806       743       685       661       823       930       303       309      6853      7066       291       305       600       653
dram[21]:        344       369       717       725       693       620       833       899       310       292      6750      6552       323       289       622       590
dram[22]:        342       365       740       749       674       662       844       868       316       336      7299      6853       330       276       597       572
dram[23]:        349       342       729       762       654       627       867       861       335       289      7181      6610       276       344       621       578
dram[24]:        361       353       906       785       667       681       832       871       332       314      6736      6787       298       310       615       634
dram[25]:        394       361       890       776       668       718       918       922       335       339      7247      6927       308       316       618       623
dram[26]:        334       332       836       780       679       687       865       880       298       313      6550      6611       312       303       588       579
dram[27]:        390       385       853       751       692       683       837       840       310       315      7037      6879       307       303       623       586
dram[28]:        315       332       771       738       701       655       904       911       330       332      6540      6693       308       323       579       600
dram[29]:        332       340       756       786       669       651       867       796       327       301      6627      6142       290       310       587       590
dram[30]:        346       376       798       767       666       714       856       891       338       317      7104      7221       315       361       615       621
dram[31]:        313       362       760       782       659       691       870       871       315       311      6588      6711       349       332       604       636
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       841       849       999      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320      1103       980      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1205      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79198 n_act=605 n_pre=589 n_ref_event=0 n_req=4528 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05677
n_activity=13941 dram_eff=0.345
bk0: 282a 80390i bk1: 296a 80004i bk2: 221a 83013i bk3: 220a 82652i bk4: 290a 82449i bk5: 302a 82259i bk6: 232a 82916i bk7: 230a 82861i bk8: 212a 81048i bk9: 216a 81104i bk10: 151a 83852i bk11: 162a 83619i bk12: 147a 81318i bk13: 153a 81423i bk14: 122a 83738i bk15: 132a 83500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866387
Row_Buffer_Locality_read = 0.853622
Row_Buffer_Locality_write = 0.903448
Bank_Level_Parallism = 4.072758
Bank_Level_Parallism_Col = 3.639122
Bank_Level_Parallism_Ready = 1.891060
write_to_read_ratio_blp_rw_average = 0.345166
GrpLevelPara = 2.160103 

BW Util details:
bwutil = 0.056771 
total_CMD = 84726 
util_bw = 4810 
Wasted_Col = 4628 
Wasted_Row = 1365 
Idle = 73923 

BW Util Bottlenecks: 
RCDc_limit = 3547 
RCDWRc_limit = 581 
WTRc_limit = 2727 
RTWc_limit = 3931 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1288 
WTRc_limit_alone = 2301 
RTWc_limit_alone = 3610 

Commands details: 
total_CMD = 84726 
n_nop = 79198 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4528 
total_req = 4810 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 4810 
Row_Bus_Util =  0.014092 
CoL_Bus_Util = 0.056771 
Either_Row_CoL_Bus_Util = 0.065246 
Issued_on_Two_Bus_Simul_Util = 0.005618 
issued_two_Eff = 0.086107 
queue_avg = 1.969407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79050 n_act=586 n_pre=570 n_ref_event=0 n_req=4668 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1582 bw_util=0.05872
n_activity=14462 dram_eff=0.344
bk0: 290a 79983i bk1: 282a 79886i bk2: 223a 82623i bk3: 220a 82726i bk4: 306a 82257i bk5: 294a 81977i bk6: 216a 82679i bk7: 218a 82610i bk8: 220a 81473i bk9: 220a 81028i bk10: 167a 83844i bk11: 155a 83495i bk12: 163a 80509i bk13: 164a 81169i bk14: 121a 83830i bk15: 134a 83468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874464
Row_Buffer_Locality_read = 0.858827
Row_Buffer_Locality_write = 0.916078
Bank_Level_Parallism = 4.137696
Bank_Level_Parallism_Col = 3.827161
Bank_Level_Parallism_Ready = 2.043417
write_to_read_ratio_blp_rw_average = 0.357509
GrpLevelPara = 2.179535 

BW Util details:
bwutil = 0.058719 
total_CMD = 84726 
util_bw = 4975 
Wasted_Col = 4723 
Wasted_Row = 1595 
Idle = 73433 

BW Util Bottlenecks: 
RCDc_limit = 3453 
RCDWRc_limit = 494 
WTRc_limit = 2849 
RTWc_limit = 4048 
CCDLc_limit = 2004 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 2393 
RTWc_limit_alone = 3708 

Commands details: 
total_CMD = 84726 
n_nop = 79050 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1582 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4668 
total_req = 4975 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4975 
Row_Bus_Util =  0.013644 
CoL_Bus_Util = 0.058719 
Either_Row_CoL_Bus_Util = 0.066992 
Issued_on_Two_Bus_Simul_Util = 0.005370 
issued_two_Eff = 0.080162 
queue_avg = 2.241059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24106
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79079 n_act=635 n_pre=619 n_ref_event=0 n_req=4595 n_rd=3385 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.05733
n_activity=14719 dram_eff=0.33
bk0: 279a 79849i bk1: 298a 79844i bk2: 228a 82792i bk3: 223a 82542i bk4: 305a 82190i bk5: 297a 82383i bk6: 217a 82548i bk7: 229a 82572i bk8: 220a 81277i bk9: 216a 81171i bk10: 155a 83698i bk11: 154a 83873i bk12: 164a 80932i bk13: 147a 81041i bk14: 125a 83876i bk15: 128a 83726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861806
Row_Buffer_Locality_read = 0.846677
Row_Buffer_Locality_write = 0.904132
Bank_Level_Parallism = 3.985152
Bank_Level_Parallism_Col = 3.642983
Bank_Level_Parallism_Ready = 2.008235
write_to_read_ratio_blp_rw_average = 0.340111
GrpLevelPara = 2.127269 

BW Util details:
bwutil = 0.057326 
total_CMD = 84726 
util_bw = 4857 
Wasted_Col = 4956 
Wasted_Row = 1704 
Idle = 73209 

BW Util Bottlenecks: 
RCDc_limit = 3944 
RCDWRc_limit = 549 
WTRc_limit = 2832 
RTWc_limit = 4000 
CCDLc_limit = 2022 
rwq = 0 
CCDLc_limit_alone = 1230 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 3640 

Commands details: 
total_CMD = 84726 
n_nop = 79079 
Read = 3385 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4595 
total_req = 4857 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 4857 
Row_Bus_Util =  0.014801 
CoL_Bus_Util = 0.057326 
Either_Row_CoL_Bus_Util = 0.066650 
Issued_on_Two_Bus_Simul_Util = 0.005476 
issued_two_Eff = 0.082168 
queue_avg = 2.189658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18966
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79134 n_act=596 n_pre=580 n_ref_event=0 n_req=4617 n_rd=3390 n_rd_L2_A=0 n_write=0 n_wr_bk=1514 bw_util=0.05788
n_activity=13995 dram_eff=0.3504
bk0: 291a 80269i bk1: 305a 80137i bk2: 224a 82866i bk3: 219a 82677i bk4: 296a 82552i bk5: 293a 81898i bk6: 220a 82581i bk7: 227a 82215i bk8: 212a 81058i bk9: 216a 81485i bk10: 156a 83797i bk11: 162a 83753i bk12: 151a 81280i bk13: 156a 81067i bk14: 128a 83759i bk15: 134a 84036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870912
Row_Buffer_Locality_read = 0.852507
Row_Buffer_Locality_write = 0.921760
Bank_Level_Parallism = 4.184068
Bank_Level_Parallism_Col = 3.711884
Bank_Level_Parallism_Ready = 1.945147
write_to_read_ratio_blp_rw_average = 0.336184
GrpLevelPara = 2.191756 

BW Util details:
bwutil = 0.057881 
total_CMD = 84726 
util_bw = 4904 
Wasted_Col = 4564 
Wasted_Row = 1240 
Idle = 74018 

BW Util Bottlenecks: 
RCDc_limit = 3518 
RCDWRc_limit = 450 
WTRc_limit = 3309 
RTWc_limit = 3810 
CCDLc_limit = 2103 
rwq = 0 
CCDLc_limit_alone = 1359 
WTRc_limit_alone = 2880 
RTWc_limit_alone = 3495 

Commands details: 
total_CMD = 84726 
n_nop = 79134 
Read = 3390 
Write = 0 
L2_Alloc = 0 
L2_WB = 1514 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4617 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4904 
Row_Bus_Util =  0.013880 
CoL_Bus_Util = 0.057881 
Either_Row_CoL_Bus_Util = 0.066001 
Issued_on_Two_Bus_Simul_Util = 0.005760 
issued_two_Eff = 0.087268 
queue_avg = 2.115938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11594
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79036 n_act=618 n_pre=602 n_ref_event=0 n_req=4667 n_rd=3423 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.05825
n_activity=14759 dram_eff=0.3344
bk0: 304a 80089i bk1: 311a 79701i bk2: 233a 82676i bk3: 228a 82521i bk4: 288a 82394i bk5: 294a 82330i bk6: 229a 82807i bk7: 231a 82841i bk8: 216a 81417i bk9: 224a 81182i bk10: 160a 83938i bk11: 159a 83637i bk12: 153a 80947i bk13: 155a 81319i bk14: 120a 83878i bk15: 118a 83582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867581
Row_Buffer_Locality_read = 0.855390
Row_Buffer_Locality_write = 0.901125
Bank_Level_Parallism = 3.981254
Bank_Level_Parallism_Col = 3.664467
Bank_Level_Parallism_Ready = 2.010740
write_to_read_ratio_blp_rw_average = 0.363803
GrpLevelPara = 2.181818 

BW Util details:
bwutil = 0.058247 
total_CMD = 84726 
util_bw = 4935 
Wasted_Col = 4621 
Wasted_Row = 1753 
Idle = 73417 

BW Util Bottlenecks: 
RCDc_limit = 3442 
RCDWRc_limit = 641 
WTRc_limit = 2578 
RTWc_limit = 3965 
CCDLc_limit = 1528 
rwq = 0 
CCDLc_limit_alone = 958 
WTRc_limit_alone = 2236 
RTWc_limit_alone = 3737 

Commands details: 
total_CMD = 84726 
n_nop = 79036 
Read = 3423 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 618 
n_pre = 602 
n_ref = 0 
n_req = 4667 
total_req = 4935 

Dual Bus Interface Util: 
issued_total_row = 1220 
issued_total_col = 4935 
Row_Bus_Util =  0.014399 
CoL_Bus_Util = 0.058247 
Either_Row_CoL_Bus_Util = 0.067158 
Issued_on_Two_Bus_Simul_Util = 0.005488 
issued_two_Eff = 0.081722 
queue_avg = 1.977244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79172 n_act=608 n_pre=592 n_ref_event=0 n_req=4549 n_rd=3324 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05715
n_activity=13954 dram_eff=0.347
bk0: 272a 79990i bk1: 281a 80212i bk2: 221a 82816i bk3: 224a 82593i bk4: 282a 82305i bk5: 292a 82257i bk6: 218a 82876i bk7: 221a 82460i bk8: 204a 81305i bk9: 216a 81024i bk10: 155a 83729i bk11: 157a 83700i bk12: 156a 80730i bk13: 161a 81409i bk14: 135a 83567i bk15: 129a 83886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866344
Row_Buffer_Locality_read = 0.851685
Row_Buffer_Locality_write = 0.906122
Bank_Level_Parallism = 4.226700
Bank_Level_Parallism_Col = 3.809135
Bank_Level_Parallism_Ready = 1.966749
write_to_read_ratio_blp_rw_average = 0.344433
GrpLevelPara = 2.235454 

BW Util details:
bwutil = 0.057149 
total_CMD = 84726 
util_bw = 4842 
Wasted_Col = 4500 
Wasted_Row = 1377 
Idle = 74007 

BW Util Bottlenecks: 
RCDc_limit = 3444 
RCDWRc_limit = 555 
WTRc_limit = 2986 
RTWc_limit = 3561 
CCDLc_limit = 1965 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 2601 
RTWc_limit_alone = 3250 

Commands details: 
total_CMD = 84726 
n_nop = 79172 
Read = 3324 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4549 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4842 
Row_Bus_Util =  0.014163 
CoL_Bus_Util = 0.057149 
Either_Row_CoL_Bus_Util = 0.065552 
Issued_on_Two_Bus_Simul_Util = 0.005760 
issued_two_Eff = 0.087865 
queue_avg = 1.964450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96445
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79081 n_act=603 n_pre=587 n_ref_event=0 n_req=4622 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.05827
n_activity=14227 dram_eff=0.347
bk0: 300a 80315i bk1: 284a 80326i bk2: 220a 82986i bk3: 218a 82573i bk4: 297a 81845i bk5: 287a 81654i bk6: 224a 82657i bk7: 219a 82181i bk8: 220a 81218i bk9: 220a 81095i bk10: 158a 83620i bk11: 157a 83856i bk12: 150a 80972i bk13: 162a 81121i bk14: 128a 84035i bk15: 130a 83735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869537
Row_Buffer_Locality_read = 0.848844
Row_Buffer_Locality_write = 0.925481
Bank_Level_Parallism = 4.215783
Bank_Level_Parallism_Col = 3.827799
Bank_Level_Parallism_Ready = 1.925258
write_to_read_ratio_blp_rw_average = 0.346296
GrpLevelPara = 2.208280 

BW Util details:
bwutil = 0.058270 
total_CMD = 84726 
util_bw = 4937 
Wasted_Col = 4600 
Wasted_Row = 1386 
Idle = 73803 

BW Util Bottlenecks: 
RCDc_limit = 3633 
RCDWRc_limit = 431 
WTRc_limit = 3296 
RTWc_limit = 4080 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 84726 
n_nop = 79081 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4622 
total_req = 4937 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4937 
Row_Bus_Util =  0.014045 
CoL_Bus_Util = 0.058270 
Either_Row_CoL_Bus_Util = 0.066627 
Issued_on_Two_Bus_Simul_Util = 0.005689 
issued_two_Eff = 0.085385 
queue_avg = 2.194580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79053 n_act=609 n_pre=593 n_ref_event=0 n_req=4630 n_rd=3390 n_rd_L2_A=0 n_write=0 n_wr_bk=1550 bw_util=0.05831
n_activity=14149 dram_eff=0.3491
bk0: 286a 79915i bk1: 286a 80197i bk2: 224a 82959i bk3: 217a 82616i bk4: 287a 82147i bk5: 297a 81970i bk6: 227a 82426i bk7: 222a 82215i bk8: 212a 81188i bk9: 220a 81465i bk10: 162a 83753i bk11: 163a 83825i bk12: 153a 80466i bk13: 155a 81117i bk14: 132a 83626i bk15: 147a 83056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868466
Row_Buffer_Locality_read = 0.850442
Row_Buffer_Locality_write = 0.917742
Bank_Level_Parallism = 4.259026
Bank_Level_Parallism_Col = 3.873804
Bank_Level_Parallism_Ready = 1.998785
write_to_read_ratio_blp_rw_average = 0.330771
GrpLevelPara = 2.194973 

BW Util details:
bwutil = 0.058306 
total_CMD = 84726 
util_bw = 4940 
Wasted_Col = 4723 
Wasted_Row = 1444 
Idle = 73619 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 541 
WTRc_limit = 3372 
RTWc_limit = 3811 
CCDLc_limit = 1983 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 3549 

Commands details: 
total_CMD = 84726 
n_nop = 79053 
Read = 3390 
Write = 0 
L2_Alloc = 0 
L2_WB = 1550 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 4630 
total_req = 4940 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 4940 
Row_Bus_Util =  0.014187 
CoL_Bus_Util = 0.058306 
Either_Row_CoL_Bus_Util = 0.066957 
Issued_on_Two_Bus_Simul_Util = 0.005535 
issued_two_Eff = 0.082672 
queue_avg = 2.224288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22429
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79122 n_act=593 n_pre=577 n_ref_event=0 n_req=4594 n_rd=3361 n_rd_L2_A=0 n_write=0 n_wr_bk=1538 bw_util=0.05782
n_activity=14175 dram_eff=0.3456
bk0: 301a 80076i bk1: 297a 79900i bk2: 224a 82802i bk3: 224a 82606i bk4: 289a 82859i bk5: 288a 82700i bk6: 217a 82513i bk7: 220a 82461i bk8: 216a 81089i bk9: 224a 81747i bk10: 154a 83765i bk11: 144a 83774i bk12: 159a 80842i bk13: 152a 81450i bk14: 125a 83891i bk15: 127a 83639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870919
Row_Buffer_Locality_read = 0.856888
Row_Buffer_Locality_write = 0.909165
Bank_Level_Parallism = 3.980143
Bank_Level_Parallism_Col = 3.647883
Bank_Level_Parallism_Ready = 1.993264
write_to_read_ratio_blp_rw_average = 0.363962
GrpLevelPara = 2.145530 

BW Util details:
bwutil = 0.057822 
total_CMD = 84726 
util_bw = 4899 
Wasted_Col = 4609 
Wasted_Row = 1571 
Idle = 73647 

BW Util Bottlenecks: 
RCDc_limit = 3475 
RCDWRc_limit = 555 
WTRc_limit = 2307 
RTWc_limit = 3937 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2033 
RTWc_limit_alone = 3594 

Commands details: 
total_CMD = 84726 
n_nop = 79122 
Read = 3361 
Write = 0 
L2_Alloc = 0 
L2_WB = 1538 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4594 
total_req = 4899 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4899 
Row_Bus_Util =  0.013809 
CoL_Bus_Util = 0.057822 
Either_Row_CoL_Bus_Util = 0.066143 
Issued_on_Two_Bus_Simul_Util = 0.005488 
issued_two_Eff = 0.082976 
queue_avg = 1.933126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93313
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79222 n_act=598 n_pre=582 n_ref_event=0 n_req=4497 n_rd=3295 n_rd_L2_A=0 n_write=0 n_wr_bk=1491 bw_util=0.05649
n_activity=14118 dram_eff=0.339
bk0: 278a 80130i bk1: 276a 80234i bk2: 224a 82879i bk3: 226a 82823i bk4: 301a 82370i bk5: 279a 82459i bk6: 214a 82190i bk7: 216a 82215i bk8: 216a 81660i bk9: 212a 81353i bk10: 158a 83796i bk11: 156a 83763i bk12: 160a 81470i bk13: 139a 81430i bk14: 124a 83597i bk15: 116a 83635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867022
Row_Buffer_Locality_read = 0.848862
Row_Buffer_Locality_write = 0.916805
Bank_Level_Parallism = 4.002268
Bank_Level_Parallism_Col = 3.715030
Bank_Level_Parallism_Ready = 2.049520
write_to_read_ratio_blp_rw_average = 0.335564
GrpLevelPara = 2.185274 

BW Util details:
bwutil = 0.056488 
total_CMD = 84726 
util_bw = 4786 
Wasted_Col = 4577 
Wasted_Row = 1658 
Idle = 73705 

BW Util Bottlenecks: 
RCDc_limit = 3565 
RCDWRc_limit = 509 
WTRc_limit = 2681 
RTWc_limit = 3536 
CCDLc_limit = 1776 
rwq = 0 
CCDLc_limit_alone = 1119 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 3261 

Commands details: 
total_CMD = 84726 
n_nop = 79222 
Read = 3295 
Write = 0 
L2_Alloc = 0 
L2_WB = 1491 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4497 
total_req = 4786 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4786 
Row_Bus_Util =  0.013927 
CoL_Bus_Util = 0.056488 
Either_Row_CoL_Bus_Util = 0.064962 
Issued_on_Two_Bus_Simul_Util = 0.005453 
issued_two_Eff = 0.083939 
queue_avg = 1.938720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79061 n_act=621 n_pre=605 n_ref_event=0 n_req=4592 n_rd=3338 n_rd_L2_A=0 n_write=0 n_wr_bk=1548 bw_util=0.05767
n_activity=14319 dram_eff=0.3412
bk0: 293a 80098i bk1: 283a 79841i bk2: 223a 82376i bk3: 222a 82902i bk4: 286a 82520i bk5: 297a 82449i bk6: 220a 82696i bk7: 219a 82648i bk8: 212a 81468i bk9: 224a 81315i bk10: 159a 83496i bk11: 153a 83614i bk12: 143a 81249i bk13: 160a 81404i bk14: 123a 83751i bk15: 121a 83687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864765
Row_Buffer_Locality_read = 0.850509
Row_Buffer_Locality_write = 0.902711
Bank_Level_Parallism = 3.940575
Bank_Level_Parallism_Col = 3.572578
Bank_Level_Parallism_Ready = 1.905649
write_to_read_ratio_blp_rw_average = 0.367654
GrpLevelPara = 2.129063 

BW Util details:
bwutil = 0.057668 
total_CMD = 84726 
util_bw = 4886 
Wasted_Col = 4851 
Wasted_Row = 1605 
Idle = 73384 

BW Util Bottlenecks: 
RCDc_limit = 3702 
RCDWRc_limit = 606 
WTRc_limit = 2538 
RTWc_limit = 3999 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 3751 

Commands details: 
total_CMD = 84726 
n_nop = 79061 
Read = 3338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1548 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 4592 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 4886 
Row_Bus_Util =  0.014470 
CoL_Bus_Util = 0.057668 
Either_Row_CoL_Bus_Util = 0.066863 
Issued_on_Two_Bus_Simul_Util = 0.005276 
issued_two_Eff = 0.078906 
queue_avg = 1.887614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88761
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=78994 n_act=625 n_pre=609 n_ref_event=0 n_req=4695 n_rd=3412 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.0589
n_activity=14425 dram_eff=0.3459
bk0: 291a 79824i bk1: 286a 79581i bk2: 219a 82645i bk3: 230a 82681i bk4: 300a 82599i bk5: 278a 82113i bk6: 227a 82496i bk7: 224a 82180i bk8: 232a 81147i bk9: 228a 81207i bk10: 151a 83701i bk11: 156a 83506i bk12: 160a 80940i bk13: 159a 81076i bk14: 135a 83392i bk15: 136a 83234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866880
Row_Buffer_Locality_read = 0.850528
Row_Buffer_Locality_write = 0.910366
Bank_Level_Parallism = 4.234448
Bank_Level_Parallism_Col = 3.898280
Bank_Level_Parallism_Ready = 2.075952
write_to_read_ratio_blp_rw_average = 0.342728
GrpLevelPara = 2.266180 

BW Util details:
bwutil = 0.058896 
total_CMD = 84726 
util_bw = 4990 
Wasted_Col = 4750 
Wasted_Row = 1593 
Idle = 73393 

BW Util Bottlenecks: 
RCDc_limit = 3709 
RCDWRc_limit = 556 
WTRc_limit = 2984 
RTWc_limit = 4107 
CCDLc_limit = 1774 
rwq = 0 
CCDLc_limit_alone = 1168 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 3868 

Commands details: 
total_CMD = 84726 
n_nop = 78994 
Read = 3412 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 4695 
total_req = 4990 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 4990 
Row_Bus_Util =  0.014565 
CoL_Bus_Util = 0.058896 
Either_Row_CoL_Bus_Util = 0.067653 
Issued_on_Two_Bus_Simul_Util = 0.005807 
issued_two_Eff = 0.085834 
queue_avg = 2.251387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25139
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79264 n_act=571 n_pre=555 n_ref_event=0 n_req=4499 n_rd=3317 n_rd_L2_A=0 n_write=0 n_wr_bk=1423 bw_util=0.05595
n_activity=13816 dram_eff=0.3431
bk0: 279a 80306i bk1: 276a 80211i bk2: 220a 82601i bk3: 223a 82789i bk4: 283a 82224i bk5: 297a 82359i bk6: 219a 82762i bk7: 217a 82737i bk8: 220a 81620i bk9: 204a 81051i bk10: 154a 83676i bk11: 157a 83811i bk12: 156a 80606i bk13: 155a 80914i bk14: 126a 83590i bk15: 131a 83639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873083
Row_Buffer_Locality_read = 0.854085
Row_Buffer_Locality_write = 0.926396
Bank_Level_Parallism = 4.198217
Bank_Level_Parallism_Col = 3.864830
Bank_Level_Parallism_Ready = 1.923840
write_to_read_ratio_blp_rw_average = 0.350022
GrpLevelPara = 2.180227 

BW Util details:
bwutil = 0.055945 
total_CMD = 84726 
util_bw = 4740 
Wasted_Col = 4655 
Wasted_Row = 1376 
Idle = 73955 

BW Util Bottlenecks: 
RCDc_limit = 3529 
RCDWRc_limit = 455 
WTRc_limit = 3799 
RTWc_limit = 3940 
CCDLc_limit = 2217 
rwq = 0 
CCDLc_limit_alone = 1378 
WTRc_limit_alone = 3248 
RTWc_limit_alone = 3652 

Commands details: 
total_CMD = 84726 
n_nop = 79264 
Read = 3317 
Write = 0 
L2_Alloc = 0 
L2_WB = 1423 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 4499 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 4740 
Row_Bus_Util =  0.013290 
CoL_Bus_Util = 0.055945 
Either_Row_CoL_Bus_Util = 0.064467 
Issued_on_Two_Bus_Simul_Util = 0.004768 
issued_two_Eff = 0.073966 
queue_avg = 2.243243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24324
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79214 n_act=580 n_pre=564 n_ref_event=0 n_req=4585 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1436 bw_util=0.05697
n_activity=13517 dram_eff=0.3571
bk0: 287a 79885i bk1: 295a 80106i bk2: 235a 82561i bk3: 225a 82750i bk4: 289a 82712i bk5: 292a 82684i bk6: 212a 83120i bk7: 217a 82356i bk8: 212a 81349i bk9: 220a 81530i bk10: 165a 83579i bk11: 155a 83556i bk12: 159a 81287i bk13: 159a 81132i bk14: 134a 83908i bk15: 135a 83687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873501
Row_Buffer_Locality_read = 0.859923
Row_Buffer_Locality_write = 0.912060
Bank_Level_Parallism = 4.198378
Bank_Level_Parallism_Col = 3.779938
Bank_Level_Parallism_Ready = 1.927491
write_to_read_ratio_blp_rw_average = 0.358924
GrpLevelPara = 2.224591 

BW Util details:
bwutil = 0.056972 
total_CMD = 84726 
util_bw = 4827 
Wasted_Col = 4357 
Wasted_Row = 1296 
Idle = 74246 

BW Util Bottlenecks: 
RCDc_limit = 3355 
RCDWRc_limit = 484 
WTRc_limit = 2617 
RTWc_limit = 3927 
CCDLc_limit = 1596 
rwq = 0 
CCDLc_limit_alone = 1050 
WTRc_limit_alone = 2326 
RTWc_limit_alone = 3672 

Commands details: 
total_CMD = 84726 
n_nop = 79214 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1436 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 4585 
total_req = 4827 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 4827 
Row_Bus_Util =  0.013502 
CoL_Bus_Util = 0.056972 
Either_Row_CoL_Bus_Util = 0.065057 
Issued_on_Two_Bus_Simul_Util = 0.005417 
issued_two_Eff = 0.083273 
queue_avg = 2.036541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03654
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79073 n_act=600 n_pre=584 n_ref_event=0 n_req=4584 n_rd=3379 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05767
n_activity=14557 dram_eff=0.3356
bk0: 282a 80188i bk1: 296a 80151i bk2: 224a 82954i bk3: 233a 82779i bk4: 292a 82377i bk5: 285a 82068i bk6: 218a 82546i bk7: 226a 82909i bk8: 224a 81397i bk9: 224a 81293i bk10: 158a 83621i bk11: 162a 83801i bk12: 152a 81232i bk13: 148a 81247i bk14: 122a 83835i bk15: 133a 83814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869110
Row_Buffer_Locality_read = 0.854099
Row_Buffer_Locality_write = 0.911203
Bank_Level_Parallism = 3.768032
Bank_Level_Parallism_Col = 3.468559
Bank_Level_Parallism_Ready = 1.942898
write_to_read_ratio_blp_rw_average = 0.347107
GrpLevelPara = 2.085647 

BW Util details:
bwutil = 0.057668 
total_CMD = 84726 
util_bw = 4886 
Wasted_Col = 5077 
Wasted_Row = 1711 
Idle = 73052 

BW Util Bottlenecks: 
RCDc_limit = 3778 
RCDWRc_limit = 542 
WTRc_limit = 2515 
RTWc_limit = 3722 
CCDLc_limit = 1933 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 2155 
RTWc_limit_alone = 3436 

Commands details: 
total_CMD = 84726 
n_nop = 79073 
Read = 3379 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4584 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4886 
Row_Bus_Util =  0.013974 
CoL_Bus_Util = 0.057668 
Either_Row_CoL_Bus_Util = 0.066721 
Issued_on_Two_Bus_Simul_Util = 0.004922 
issued_two_Eff = 0.073766 
queue_avg = 1.921287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92129
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79318 n_act=581 n_pre=565 n_ref_event=0 n_req=4431 n_rd=3276 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.05553
n_activity=13817 dram_eff=0.3405
bk0: 270a 80313i bk1: 282a 80126i bk2: 224a 82967i bk3: 222a 83050i bk4: 274a 82859i bk5: 281a 82499i bk6: 224a 82796i bk7: 217a 82584i bk8: 204a 81137i bk9: 212a 81558i bk10: 154a 83682i bk11: 155a 83763i bk12: 149a 81309i bk13: 161a 81589i bk14: 121a 83765i bk15: 126a 83696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868878
Row_Buffer_Locality_read = 0.853175
Row_Buffer_Locality_write = 0.913420
Bank_Level_Parallism = 3.985134
Bank_Level_Parallism_Col = 3.567362
Bank_Level_Parallism_Ready = 1.841020
write_to_read_ratio_blp_rw_average = 0.361335
GrpLevelPara = 2.131413 

BW Util details:
bwutil = 0.055532 
total_CMD = 84726 
util_bw = 4705 
Wasted_Col = 4495 
Wasted_Row = 1428 
Idle = 74098 

BW Util Bottlenecks: 
RCDc_limit = 3551 
RCDWRc_limit = 487 
WTRc_limit = 2605 
RTWc_limit = 3997 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 84726 
n_nop = 79318 
Read = 3276 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 581 
n_pre = 565 
n_ref = 0 
n_req = 4431 
total_req = 4705 

Dual Bus Interface Util: 
issued_total_row = 1146 
issued_total_col = 4705 
Row_Bus_Util =  0.013526 
CoL_Bus_Util = 0.055532 
Either_Row_CoL_Bus_Util = 0.063829 
Issued_on_Two_Bus_Simul_Util = 0.005229 
issued_two_Eff = 0.081916 
queue_avg = 1.838408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83841
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79113 n_act=610 n_pre=594 n_ref_event=0 n_req=4555 n_rd=3331 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05727
n_activity=14765 dram_eff=0.3286
bk0: 290a 80041i bk1: 275a 79959i bk2: 223a 82810i bk3: 220a 83208i bk4: 288a 82496i bk5: 293a 82162i bk6: 222a 82887i bk7: 226a 82697i bk8: 204a 81550i bk9: 220a 81202i bk10: 170a 83602i bk11: 149a 83746i bk12: 151a 80987i bk13: 148a 81121i bk14: 125a 83603i bk15: 127a 83745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866081
Row_Buffer_Locality_read = 0.850796
Row_Buffer_Locality_write = 0.907680
Bank_Level_Parallism = 3.945122
Bank_Level_Parallism_Col = 3.590579
Bank_Level_Parallism_Ready = 1.906224
write_to_read_ratio_blp_rw_average = 0.358545
GrpLevelPara = 2.079250 

BW Util details:
bwutil = 0.057267 
total_CMD = 84726 
util_bw = 4852 
Wasted_Col = 4799 
Wasted_Row = 1592 
Idle = 73483 

BW Util Bottlenecks: 
RCDc_limit = 3644 
RCDWRc_limit = 614 
WTRc_limit = 2634 
RTWc_limit = 3890 
CCDLc_limit = 1893 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 3537 

Commands details: 
total_CMD = 84726 
n_nop = 79113 
Read = 3331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 4555 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 4852 
Row_Bus_Util =  0.014211 
CoL_Bus_Util = 0.057267 
Either_Row_CoL_Bus_Util = 0.066249 
Issued_on_Two_Bus_Simul_Util = 0.005229 
issued_two_Eff = 0.078924 
queue_avg = 1.961169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96117
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79110 n_act=628 n_pre=612 n_ref_event=0 n_req=4524 n_rd=3360 n_rd_L2_A=0 n_write=0 n_wr_bk=1451 bw_util=0.05678
n_activity=14744 dram_eff=0.3263
bk0: 287a 79462i bk1: 269a 80212i bk2: 225a 82779i bk3: 235a 82692i bk4: 292a 82082i bk5: 289a 82060i bk6: 219a 82807i bk7: 229a 82694i bk8: 228a 81288i bk9: 216a 81102i bk10: 151a 83739i bk11: 154a 83941i bk12: 155a 81028i bk13: 153a 81062i bk14: 132a 83188i bk15: 126a 83615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861185
Row_Buffer_Locality_read = 0.844643
Row_Buffer_Locality_write = 0.908935
Bank_Level_Parallism = 3.985309
Bank_Level_Parallism_Col = 3.670565
Bank_Level_Parallism_Ready = 1.935980
write_to_read_ratio_blp_rw_average = 0.346832
GrpLevelPara = 2.110188 

BW Util details:
bwutil = 0.056783 
total_CMD = 84726 
util_bw = 4811 
Wasted_Col = 5102 
Wasted_Row = 1727 
Idle = 73086 

BW Util Bottlenecks: 
RCDc_limit = 3992 
RCDWRc_limit = 536 
WTRc_limit = 3059 
RTWc_limit = 4297 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1281 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 4023 

Commands details: 
total_CMD = 84726 
n_nop = 79110 
Read = 3360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1451 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 4524 
total_req = 4811 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 4811 
Row_Bus_Util =  0.014635 
CoL_Bus_Util = 0.056783 
Either_Row_CoL_Bus_Util = 0.066284 
Issued_on_Two_Bus_Simul_Util = 0.005134 
issued_two_Eff = 0.077457 
queue_avg = 2.063888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06389
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79249 n_act=595 n_pre=579 n_ref_event=0 n_req=4458 n_rd=3319 n_rd_L2_A=0 n_write=0 n_wr_bk=1441 bw_util=0.05618
n_activity=13714 dram_eff=0.3471
bk0: 284a 80087i bk1: 282a 80443i bk2: 216a 82919i bk3: 214a 83013i bk4: 299a 82024i bk5: 272a 82382i bk6: 218a 83108i bk7: 230a 82461i bk8: 212a 81448i bk9: 200a 81442i bk10: 158a 83770i bk11: 164a 83548i bk12: 153a 81348i bk13: 160a 80780i bk14: 130a 83876i bk15: 127a 83844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866532
Row_Buffer_Locality_read = 0.850557
Row_Buffer_Locality_write = 0.913082
Bank_Level_Parallism = 4.025215
Bank_Level_Parallism_Col = 3.654077
Bank_Level_Parallism_Ready = 1.930462
write_to_read_ratio_blp_rw_average = 0.344372
GrpLevelPara = 2.123895 

BW Util details:
bwutil = 0.056181 
total_CMD = 84726 
util_bw = 4760 
Wasted_Col = 4554 
Wasted_Row = 1513 
Idle = 73899 

BW Util Bottlenecks: 
RCDc_limit = 3575 
RCDWRc_limit = 498 
WTRc_limit = 2337 
RTWc_limit = 3940 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1137 
WTRc_limit_alone = 1965 
RTWc_limit_alone = 3639 

Commands details: 
total_CMD = 84726 
n_nop = 79249 
Read = 3319 
Write = 0 
L2_Alloc = 0 
L2_WB = 1441 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4458 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4760 
Row_Bus_Util =  0.013856 
CoL_Bus_Util = 0.056181 
Either_Row_CoL_Bus_Util = 0.064644 
Issued_on_Two_Bus_Simul_Util = 0.005394 
issued_two_Eff = 0.083440 
queue_avg = 1.973373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97337
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79216 n_act=568 n_pre=552 n_ref_event=0 n_req=4512 n_rd=3335 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.05708
n_activity=14028 dram_eff=0.3447
bk0: 291a 80638i bk1: 284a 80488i bk2: 230a 82859i bk3: 225a 82833i bk4: 291a 82233i bk5: 283a 82223i bk6: 214a 82662i bk7: 220a 82760i bk8: 204a 81282i bk9: 216a 81652i bk10: 159a 83773i bk11: 160a 83956i bk12: 152a 81324i bk13: 147a 80857i bk14: 131a 83538i bk15: 128a 83556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874114
Row_Buffer_Locality_read = 0.854873
Row_Buffer_Locality_write = 0.928632
Bank_Level_Parallism = 4.031328
Bank_Level_Parallism_Col = 3.727550
Bank_Level_Parallism_Ready = 1.895161
write_to_read_ratio_blp_rw_average = 0.334534
GrpLevelPara = 2.210154 

BW Util details:
bwutil = 0.057078 
total_CMD = 84726 
util_bw = 4836 
Wasted_Col = 4508 
Wasted_Row = 1445 
Idle = 73937 

BW Util Bottlenecks: 
RCDc_limit = 3499 
RCDWRc_limit = 410 
WTRc_limit = 3212 
RTWc_limit = 3682 
CCDLc_limit = 2013 
rwq = 0 
CCDLc_limit_alone = 1142 
WTRc_limit_alone = 2667 
RTWc_limit_alone = 3356 

Commands details: 
total_CMD = 84726 
n_nop = 79216 
Read = 3335 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 568 
n_pre = 552 
n_ref = 0 
n_req = 4512 
total_req = 4836 

Dual Bus Interface Util: 
issued_total_row = 1120 
issued_total_col = 4836 
Row_Bus_Util =  0.013219 
CoL_Bus_Util = 0.057078 
Either_Row_CoL_Bus_Util = 0.065033 
Issued_on_Two_Bus_Simul_Util = 0.005264 
issued_two_Eff = 0.080944 
queue_avg = 1.972370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97237
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79082 n_act=597 n_pre=581 n_ref_event=0 n_req=4591 n_rd=3349 n_rd_L2_A=0 n_write=0 n_wr_bk=1577 bw_util=0.05814
n_activity=14966 dram_eff=0.3291
bk0: 283a 79986i bk1: 276a 79845i bk2: 226a 82961i bk3: 227a 82969i bk4: 303a 82378i bk5: 287a 82561i bk6: 227a 82871i bk7: 214a 82283i bk8: 220a 80972i bk9: 212a 81600i bk10: 158a 83400i bk11: 150a 83793i bk12: 157a 81169i bk13: 145a 81473i bk14: 134a 83742i bk15: 130a 83781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869963
Row_Buffer_Locality_read = 0.855479
Row_Buffer_Locality_write = 0.909018
Bank_Level_Parallism = 3.905662
Bank_Level_Parallism_Col = 3.584898
Bank_Level_Parallism_Ready = 1.951888
write_to_read_ratio_blp_rw_average = 0.360356
GrpLevelPara = 2.134543 

BW Util details:
bwutil = 0.058140 
total_CMD = 84726 
util_bw = 4926 
Wasted_Col = 4828 
Wasted_Row = 1620 
Idle = 73352 

BW Util Bottlenecks: 
RCDc_limit = 3456 
RCDWRc_limit = 602 
WTRc_limit = 2749 
RTWc_limit = 4130 
CCDLc_limit = 1676 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 2460 
RTWc_limit_alone = 3853 

Commands details: 
total_CMD = 84726 
n_nop = 79082 
Read = 3349 
Write = 0 
L2_Alloc = 0 
L2_WB = 1577 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 4591 
total_req = 4926 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 4926 
Row_Bus_Util =  0.013904 
CoL_Bus_Util = 0.058140 
Either_Row_CoL_Bus_Util = 0.066615 
Issued_on_Two_Bus_Simul_Util = 0.005429 
issued_two_Eff = 0.081502 
queue_avg = 1.933869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93387
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79110 n_act=587 n_pre=571 n_ref_event=0 n_req=4581 n_rd=3349 n_rd_L2_A=0 n_write=0 n_wr_bk=1554 bw_util=0.05787
n_activity=14706 dram_eff=0.3334
bk0: 275a 79973i bk1: 298a 79936i bk2: 225a 82637i bk3: 231a 82617i bk4: 273a 81915i bk5: 286a 82471i bk6: 229a 82467i bk7: 222a 82082i bk8: 216a 81541i bk9: 220a 81536i bk10: 157a 83562i bk11: 156a 83901i bk12: 154a 81023i bk13: 148a 80548i bk14: 130a 83300i bk15: 129a 83822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871862
Row_Buffer_Locality_read = 0.851896
Row_Buffer_Locality_write = 0.926136
Bank_Level_Parallism = 4.171057
Bank_Level_Parallism_Col = 3.884401
Bank_Level_Parallism_Ready = 1.868652
write_to_read_ratio_blp_rw_average = 0.314011
GrpLevelPara = 2.218891 

BW Util details:
bwutil = 0.057869 
total_CMD = 84726 
util_bw = 4903 
Wasted_Col = 4758 
Wasted_Row = 1575 
Idle = 73490 

BW Util Bottlenecks: 
RCDc_limit = 3777 
RCDWRc_limit = 470 
WTRc_limit = 4062 
RTWc_limit = 3501 
CCDLc_limit = 2217 
rwq = 0 
CCDLc_limit_alone = 1494 
WTRc_limit_alone = 3489 
RTWc_limit_alone = 3351 

Commands details: 
total_CMD = 84726 
n_nop = 79110 
Read = 3349 
Write = 0 
L2_Alloc = 0 
L2_WB = 1554 
n_act = 587 
n_pre = 571 
n_ref = 0 
n_req = 4581 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1158 
issued_total_col = 4903 
Row_Bus_Util =  0.013668 
CoL_Bus_Util = 0.057869 
Either_Row_CoL_Bus_Util = 0.066284 
Issued_on_Two_Bus_Simul_Util = 0.005252 
issued_two_Eff = 0.079238 
queue_avg = 2.355829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35583
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79099 n_act=604 n_pre=588 n_ref_event=0 n_req=4593 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.05759
n_activity=13920 dram_eff=0.3505
bk0: 292a 79662i bk1: 283a 79991i bk2: 215a 82968i bk3: 225a 82552i bk4: 304a 82418i bk5: 285a 82316i bk6: 224a 82737i bk7: 222a 82653i bk8: 232a 81415i bk9: 212a 81082i bk10: 149a 83501i bk11: 160a 83377i bk12: 148a 80674i bk13: 164a 80837i bk14: 121a 83489i bk15: 131a 83364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868496
Row_Buffer_Locality_read = 0.851797
Row_Buffer_Locality_write = 0.914356
Bank_Level_Parallism = 4.323039
Bank_Level_Parallism_Col = 3.974906
Bank_Level_Parallism_Ready = 1.961058
write_to_read_ratio_blp_rw_average = 0.343046
GrpLevelPara = 2.262789 

BW Util details:
bwutil = 0.057586 
total_CMD = 84726 
util_bw = 4879 
Wasted_Col = 4545 
Wasted_Row = 1488 
Idle = 73814 

BW Util Bottlenecks: 
RCDc_limit = 3680 
RCDWRc_limit = 516 
WTRc_limit = 3702 
RTWc_limit = 4102 
CCDLc_limit = 2200 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 3226 
RTWc_limit_alone = 3778 

Commands details: 
total_CMD = 84726 
n_nop = 79099 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4593 
total_req = 4879 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4879 
Row_Bus_Util =  0.014069 
CoL_Bus_Util = 0.057586 
Either_Row_CoL_Bus_Util = 0.066414 
Issued_on_Two_Bus_Simul_Util = 0.005240 
issued_two_Eff = 0.078905 
queue_avg = 2.246642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24664
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79079 n_act=580 n_pre=564 n_ref_event=0 n_req=4611 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1569 bw_util=0.05826
n_activity=14187 dram_eff=0.3479
bk0: 298a 80695i bk1: 294a 80405i bk2: 223a 82868i bk3: 221a 82873i bk4: 286a 82361i bk5: 297a 82087i bk6: 218a 82490i bk7: 220a 82257i bk8: 216a 81644i bk9: 216a 81291i bk10: 147a 83662i bk11: 162a 83676i bk12: 156a 81036i bk13: 154a 80821i bk14: 124a 83599i bk15: 135a 83721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874214
Row_Buffer_Locality_read = 0.860707
Row_Buffer_Locality_write = 0.910772
Bank_Level_Parallism = 4.120936
Bank_Level_Parallism_Col = 3.782904
Bank_Level_Parallism_Ready = 1.912885
write_to_read_ratio_blp_rw_average = 0.331760
GrpLevelPara = 2.256656 

BW Util details:
bwutil = 0.058258 
total_CMD = 84726 
util_bw = 4936 
Wasted_Col = 4487 
Wasted_Row = 1434 
Idle = 73869 

BW Util Bottlenecks: 
RCDc_limit = 3398 
RCDWRc_limit = 561 
WTRc_limit = 3226 
RTWc_limit = 3430 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1203 
WTRc_limit_alone = 2741 
RTWc_limit_alone = 3172 

Commands details: 
total_CMD = 84726 
n_nop = 79079 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1569 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 4611 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 4936 
Row_Bus_Util =  0.013502 
CoL_Bus_Util = 0.058258 
Either_Row_CoL_Bus_Util = 0.066650 
Issued_on_Two_Bus_Simul_Util = 0.005111 
issued_two_Eff = 0.076678 
queue_avg = 2.001747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00175
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79107 n_act=608 n_pre=592 n_ref_event=0 n_req=4588 n_rd=3385 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05787
n_activity=14276 dram_eff=0.3434
bk0: 311a 80083i bk1: 292a 80356i bk2: 221a 82927i bk3: 218a 82707i bk4: 290a 82079i bk5: 305a 82138i bk6: 223a 82689i bk7: 216a 82525i bk8: 224a 81119i bk9: 220a 81376i bk10: 154a 83605i bk11: 152a 83489i bk12: 155a 80664i bk13: 154a 81266i bk14: 120a 83655i bk15: 130a 83561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867480
Row_Buffer_Locality_read = 0.853176
Row_Buffer_Locality_write = 0.907731
Bank_Level_Parallism = 4.189682
Bank_Level_Parallism_Col = 3.812701
Bank_Level_Parallism_Ready = 1.993269
write_to_read_ratio_blp_rw_average = 0.348308
GrpLevelPara = 2.201160 

BW Util details:
bwutil = 0.057869 
total_CMD = 84726 
util_bw = 4903 
Wasted_Col = 4547 
Wasted_Row = 1521 
Idle = 73755 

BW Util Bottlenecks: 
RCDc_limit = 3550 
RCDWRc_limit = 555 
WTRc_limit = 3228 
RTWc_limit = 4003 
CCDLc_limit = 2084 
rwq = 0 
CCDLc_limit_alone = 1280 
WTRc_limit_alone = 2707 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 84726 
n_nop = 79107 
Read = 3385 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4588 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4903 
Row_Bus_Util =  0.014163 
CoL_Bus_Util = 0.057869 
Either_Row_CoL_Bus_Util = 0.066320 
Issued_on_Two_Bus_Simul_Util = 0.005713 
issued_two_Eff = 0.086136 
queue_avg = 2.140205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1402
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79201 n_act=591 n_pre=575 n_ref_event=0 n_req=4532 n_rd=3381 n_rd_L2_A=0 n_write=0 n_wr_bk=1426 bw_util=0.05674
n_activity=13862 dram_eff=0.3468
bk0: 293a 79863i bk1: 288a 80115i bk2: 227a 82620i bk3: 228a 82640i bk4: 286a 82362i bk5: 294a 82541i bk6: 219a 82829i bk7: 230a 82415i bk8: 216a 81339i bk9: 216a 81404i bk10: 152a 83749i bk11: 161a 83827i bk12: 156a 81120i bk13: 154a 81487i bk14: 127a 83556i bk15: 134a 83894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869594
Row_Buffer_Locality_read = 0.858030
Row_Buffer_Locality_write = 0.903562
Bank_Level_Parallism = 4.053977
Bank_Level_Parallism_Col = 3.677312
Bank_Level_Parallism_Ready = 1.967547
write_to_read_ratio_blp_rw_average = 0.362100
GrpLevelPara = 2.127746 

BW Util details:
bwutil = 0.056736 
total_CMD = 84726 
util_bw = 4807 
Wasted_Col = 4671 
Wasted_Row = 1471 
Idle = 73777 

BW Util Bottlenecks: 
RCDc_limit = 3508 
RCDWRc_limit = 573 
WTRc_limit = 2575 
RTWc_limit = 4208 
CCDLc_limit = 1741 
rwq = 0 
CCDLc_limit_alone = 1096 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 84726 
n_nop = 79201 
Read = 3381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1426 
n_act = 591 
n_pre = 575 
n_ref = 0 
n_req = 4532 
total_req = 4807 

Dual Bus Interface Util: 
issued_total_row = 1166 
issued_total_col = 4807 
Row_Bus_Util =  0.013762 
CoL_Bus_Util = 0.056736 
Either_Row_CoL_Bus_Util = 0.065210 
Issued_on_Two_Bus_Simul_Util = 0.005288 
issued_two_Eff = 0.081086 
queue_avg = 1.961417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96142
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79057 n_act=592 n_pre=576 n_ref_event=0 n_req=4619 n_rd=3380 n_rd_L2_A=0 n_write=0 n_wr_bk=1571 bw_util=0.05844
n_activity=14410 dram_eff=0.3436
bk0: 296a 79965i bk1: 285a 80092i bk2: 221a 82737i bk3: 226a 82676i bk4: 301a 82501i bk5: 290a 82360i bk6: 219a 82615i bk7: 218a 82793i bk8: 220a 81358i bk9: 212a 81396i bk10: 163a 83618i bk11: 157a 83866i bk12: 160a 80750i bk13: 155a 80738i bk14: 126a 83645i bk15: 131a 83671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871834
Row_Buffer_Locality_read = 0.856213
Row_Buffer_Locality_write = 0.914447
Bank_Level_Parallism = 4.049354
Bank_Level_Parallism_Col = 3.705537
Bank_Level_Parallism_Ready = 1.948091
write_to_read_ratio_blp_rw_average = 0.362113
GrpLevelPara = 2.142093 

BW Util details:
bwutil = 0.058435 
total_CMD = 84726 
util_bw = 4951 
Wasted_Col = 4735 
Wasted_Row = 1539 
Idle = 73501 

BW Util Bottlenecks: 
RCDc_limit = 3452 
RCDWRc_limit = 560 
WTRc_limit = 2753 
RTWc_limit = 3843 
CCDLc_limit = 1885 
rwq = 0 
CCDLc_limit_alone = 1136 
WTRc_limit_alone = 2276 
RTWc_limit_alone = 3571 

Commands details: 
total_CMD = 84726 
n_nop = 79057 
Read = 3380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1571 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4619 
total_req = 4951 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4951 
Row_Bus_Util =  0.013786 
CoL_Bus_Util = 0.058435 
Either_Row_CoL_Bus_Util = 0.066910 
Issued_on_Two_Bus_Simul_Util = 0.005311 
issued_two_Eff = 0.079379 
queue_avg = 2.040767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04077
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79135 n_act=603 n_pre=587 n_ref_event=0 n_req=4570 n_rd=3363 n_rd_L2_A=0 n_write=0 n_wr_bk=1470 bw_util=0.05704
n_activity=14267 dram_eff=0.3388
bk0: 275a 79802i bk1: 299a 80279i bk2: 224a 83215i bk3: 221a 83010i bk4: 289a 82512i bk5: 281a 82085i bk6: 223a 82703i bk7: 231a 82646i bk8: 216a 81204i bk9: 216a 81402i bk10: 152a 83725i bk11: 156a 83739i bk12: 160a 80939i bk13: 157a 81066i bk14: 129a 83484i bk15: 134a 83791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868053
Row_Buffer_Locality_read = 0.852513
Row_Buffer_Locality_write = 0.911350
Bank_Level_Parallism = 4.018024
Bank_Level_Parallism_Col = 3.690897
Bank_Level_Parallism_Ready = 1.914339
write_to_read_ratio_blp_rw_average = 0.334887
GrpLevelPara = 2.158815 

BW Util details:
bwutil = 0.057043 
total_CMD = 84726 
util_bw = 4833 
Wasted_Col = 4705 
Wasted_Row = 1558 
Idle = 73630 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 518 
WTRc_limit = 2898 
RTWc_limit = 4132 
CCDLc_limit = 1913 
rwq = 0 
CCDLc_limit_alone = 1172 
WTRc_limit_alone = 2494 
RTWc_limit_alone = 3795 

Commands details: 
total_CMD = 84726 
n_nop = 79135 
Read = 3363 
Write = 0 
L2_Alloc = 0 
L2_WB = 1470 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4570 
total_req = 4833 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4833 
Row_Bus_Util =  0.014045 
CoL_Bus_Util = 0.057043 
Either_Row_CoL_Bus_Util = 0.065989 
Issued_on_Two_Bus_Simul_Util = 0.005099 
issued_two_Eff = 0.077267 
queue_avg = 2.061422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06142
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79071 n_act=588 n_pre=572 n_ref_event=0 n_req=4632 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.05822
n_activity=14125 dram_eff=0.3492
bk0: 303a 80004i bk1: 289a 79592i bk2: 230a 83000i bk3: 233a 82776i bk4: 284a 82375i bk5: 289a 82136i bk6: 220a 82713i bk7: 217a 82162i bk8: 212a 81192i bk9: 208a 81186i bk10: 163a 83582i bk11: 159a 83662i bk12: 151a 80641i bk13: 163a 80151i bk14: 130a 83469i bk15: 123a 83718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873057
Row_Buffer_Locality_read = 0.855365
Row_Buffer_Locality_write = 0.920509
Bank_Level_Parallism = 4.379825
Bank_Level_Parallism_Col = 4.022168
Bank_Level_Parallism_Ready = 2.129536
write_to_read_ratio_blp_rw_average = 0.352051
GrpLevelPara = 2.223695 

BW Util details:
bwutil = 0.058223 
total_CMD = 84726 
util_bw = 4933 
Wasted_Col = 4633 
Wasted_Row = 1368 
Idle = 73792 

BW Util Bottlenecks: 
RCDc_limit = 3545 
RCDWRc_limit = 523 
WTRc_limit = 3364 
RTWc_limit = 4498 
CCDLc_limit = 2132 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 2797 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 84726 
n_nop = 79071 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 4632 
total_req = 4933 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 4933 
Row_Bus_Util =  0.013691 
CoL_Bus_Util = 0.058223 
Either_Row_CoL_Bus_Util = 0.066745 
Issued_on_Two_Bus_Simul_Util = 0.005170 
issued_two_Eff = 0.077454 
queue_avg = 2.433669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43367
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79199 n_act=588 n_pre=572 n_ref_event=0 n_req=4489 n_rd=3329 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.05661
n_activity=14411 dram_eff=0.3328
bk0: 281a 80156i bk1: 291a 80478i bk2: 223a 82775i bk3: 224a 82669i bk4: 302a 81936i bk5: 281a 81905i bk6: 221a 82728i bk7: 223a 82988i bk8: 224a 81343i bk9: 208a 81797i bk10: 148a 83399i bk11: 156a 83481i bk12: 150a 81087i bk13: 149a 81446i bk14: 121a 83134i bk15: 127a 83590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869013
Row_Buffer_Locality_read = 0.852508
Row_Buffer_Locality_write = 0.916379
Bank_Level_Parallism = 4.024668
Bank_Level_Parallism_Col = 3.758738
Bank_Level_Parallism_Ready = 1.886155
write_to_read_ratio_blp_rw_average = 0.316204
GrpLevelPara = 2.191709 

BW Util details:
bwutil = 0.056606 
total_CMD = 84726 
util_bw = 4796 
Wasted_Col = 4750 
Wasted_Row = 1683 
Idle = 73497 

BW Util Bottlenecks: 
RCDc_limit = 3637 
RCDWRc_limit = 491 
WTRc_limit = 4101 
RTWc_limit = 3457 
CCDLc_limit = 2209 
rwq = 0 
CCDLc_limit_alone = 1439 
WTRc_limit_alone = 3551 
RTWc_limit_alone = 3237 

Commands details: 
total_CMD = 84726 
n_nop = 79199 
Read = 3329 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 4489 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 4796 
Row_Bus_Util =  0.013691 
CoL_Bus_Util = 0.056606 
Either_Row_CoL_Bus_Util = 0.065234 
Issued_on_Two_Bus_Simul_Util = 0.005063 
issued_two_Eff = 0.077619 
queue_avg = 2.093112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09311
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79258 n_act=603 n_pre=587 n_ref_event=0 n_req=4428 n_rd=3303 n_rd_L2_A=0 n_write=0 n_wr_bk=1428 bw_util=0.05584
n_activity=13849 dram_eff=0.3416
bk0: 292a 80485i bk1: 280a 80483i bk2: 222a 83020i bk3: 222a 82670i bk4: 281a 82433i bk5: 285a 81866i bk6: 226a 82764i bk7: 221a 82511i bk8: 208a 81714i bk9: 212a 81268i bk10: 155a 83885i bk11: 146a 83730i bk12: 145a 81199i bk13: 154a 81147i bk14: 128a 83716i bk15: 126a 83765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863821
Row_Buffer_Locality_read = 0.848017
Row_Buffer_Locality_write = 0.910222
Bank_Level_Parallism = 3.994476
Bank_Level_Parallism_Col = 3.596954
Bank_Level_Parallism_Ready = 1.864088
write_to_read_ratio_blp_rw_average = 0.359937
GrpLevelPara = 2.141515 

BW Util details:
bwutil = 0.055839 
total_CMD = 84726 
util_bw = 4731 
Wasted_Col = 4678 
Wasted_Row = 1453 
Idle = 73864 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 521 
WTRc_limit = 2535 
RTWc_limit = 4084 
CCDLc_limit = 1788 
rwq = 0 
CCDLc_limit_alone = 1239 
WTRc_limit_alone = 2259 
RTWc_limit_alone = 3811 

Commands details: 
total_CMD = 84726 
n_nop = 79258 
Read = 3303 
Write = 0 
L2_Alloc = 0 
L2_WB = 1428 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4428 
total_req = 4731 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4731 
Row_Bus_Util =  0.014045 
CoL_Bus_Util = 0.055839 
Either_Row_CoL_Bus_Util = 0.064537 
Issued_on_Two_Bus_Simul_Util = 0.005347 
issued_two_Eff = 0.082846 
queue_avg = 1.860952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86095
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84726 n_nop=79147 n_act=600 n_pre=584 n_ref_event=0 n_req=4593 n_rd=3373 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05776
n_activity=14309 dram_eff=0.342
bk0: 287a 80214i bk1: 292a 80049i bk2: 223a 83033i bk3: 221a 82880i bk4: 298a 82365i bk5: 295a 82512i bk6: 220a 82973i bk7: 224a 82651i bk8: 220a 81423i bk9: 216a 81563i bk10: 159a 83206i bk11: 156a 83934i bk12: 158a 81013i bk13: 156a 81768i bk14: 127a 83952i bk15: 121a 83922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869366
Row_Buffer_Locality_read = 0.853839
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 3.880457
Bank_Level_Parallism_Col = 3.470281
Bank_Level_Parallism_Ready = 1.745607
write_to_read_ratio_blp_rw_average = 0.352756
GrpLevelPara = 2.110874 

BW Util details:
bwutil = 0.057763 
total_CMD = 84726 
util_bw = 4894 
Wasted_Col = 4616 
Wasted_Row = 1507 
Idle = 73709 

BW Util Bottlenecks: 
RCDc_limit = 3444 
RCDWRc_limit = 517 
WTRc_limit = 2544 
RTWc_limit = 3773 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 3557 

Commands details: 
total_CMD = 84726 
n_nop = 79147 
Read = 3373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4593 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4894 
Row_Bus_Util =  0.013974 
CoL_Bus_Util = 0.057763 
Either_Row_CoL_Bus_Util = 0.065848 
Issued_on_Two_Bus_Simul_Util = 0.005890 
issued_two_Eff = 0.089443 
queue_avg = 1.986946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98695

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8279, Miss = 2873, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8347, Miss = 2933, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8366, Miss = 2919, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8469, Miss = 2992, Miss_rate = 0.353, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8354, Miss = 2899, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8354, Miss = 2909, Miss_rate = 0.348, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8216, Miss = 2824, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8302, Miss = 3023, Miss_rate = 0.364, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8328, Miss = 2865, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8432, Miss = 3007, Miss_rate = 0.357, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8369, Miss = 2896, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8360, Miss = 2908, Miss_rate = 0.348, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 8387, Miss = 3006, Miss_rate = 0.358, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8281, Miss = 2917, Miss_rate = 0.352, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 8369, Miss = 2926, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8360, Miss = 2958, Miss_rate = 0.354, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 8409, Miss = 2938, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8321, Miss = 2945, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 8490, Miss = 2925, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8349, Miss = 2836, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8301, Miss = 2868, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8345, Miss = 2971, Miss_rate = 0.356, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8466, Miss = 2975, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8572, Miss = 2969, Miss_rate = 0.346, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8325, Miss = 2843, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8227, Miss = 2872, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8346, Miss = 2890, Miss_rate = 0.346, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8240, Miss = 2922, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8306, Miss = 2941, Miss_rate = 0.354, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8335, Miss = 2869, Miss_rate = 0.344, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8194, Miss = 2787, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8257, Miss = 2863, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[32]: Access = 8375, Miss = 2860, Miss_rate = 0.341, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 8386, Miss = 2957, Miss_rate = 0.353, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 8331, Miss = 2851, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8322, Miss = 2920, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8209, Miss = 2847, Miss_rate = 0.347, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8330, Miss = 2852, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8359, Miss = 2862, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8393, Miss = 2946, Miss_rate = 0.351, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8449, Miss = 3017, Miss_rate = 0.357, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8365, Miss = 2857, Miss_rate = 0.342, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8350, Miss = 2946, Miss_rate = 0.353, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 8461, Miss = 2942, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8452, Miss = 2970, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8341, Miss = 2892, Miss_rate = 0.347, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8382, Miss = 2930, Miss_rate = 0.350, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8334, Miss = 2953, Miss_rate = 0.354, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8455, Miss = 2987, Miss_rate = 0.353, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 8238, Miss = 2899, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8299, Miss = 2880, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8411, Miss = 2892, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8476, Miss = 2972, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 8454, Miss = 2949, Miss_rate = 0.349, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8243, Miss = 2848, Miss_rate = 0.346, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 8354, Miss = 2946, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8395, Miss = 2982, Miss_rate = 0.355, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 8486, Miss = 2908, Miss_rate = 0.343, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8233, Miss = 2891, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8234, Miss = 2838, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8411, Miss = 2898, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8369, Miss = 2805, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8323, Miss = 2905, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8317, Miss = 2901, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 534593
L2_total_cache_misses = 186372
L2_total_cache_miss_rate = 0.3486
L2_total_cache_pending_hits = 291
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 344699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 290
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 452470
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=452470
icnt_total_pkts_simt_to_mem=534593
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 524901
Req_Network_cycles = 144233
Req_Network_injected_packets_per_cycle =       3.6393 
Req_Network_conflicts_per_cycle =       1.4610
Req_Network_conflicts_per_cycle_util =       6.7568
Req_Bank_Level_Parallism =      16.8302
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7539
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6851

Reply_Network_injected_packets_num = 452470
Reply_Network_cycles = 144233
Reply_Network_injected_packets_per_cycle =        3.1371
Reply_Network_conflicts_per_cycle =        1.3690
Reply_Network_conflicts_per_cycle_util =       6.3684
Reply_Bank_Level_Parallism =      14.5930
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2657
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0392
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 116144 (inst/sec)
gpgpu_simulation_rate = 901 (cycle/sec)
gpgpu_silicon_slowdown = 1605993x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 5448
gpu_sim_insn = 733006
gpu_ipc =     134.5459
gpu_tot_sim_cycle = 149681
gpu_tot_sim_insn = 19316124
gpu_tot_ipc =     129.0486
gpu_tot_issued_cta = 2048
gpu_occupancy = 32.9800% 
gpu_tot_occupancy = 25.0964% 
max_total_param_size = 0
gpu_stall_dramfull = 42537
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3759
partiton_level_parallism_total  =       3.5205
partiton_level_parallism_util =      18.2857
partiton_level_parallism_util_total  =      16.8354
L2_BW  =      17.4065 GB/Sec
L2_BW_total  =     140.6057 GB/Sec
gpu_total_sim_rate=117781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16311, Miss = 7891, Miss_rate = 0.484, Pending_hits = 97, Reservation_fails = 529
	L1D_cache_core[1]: Access = 16114, Miss = 7762, Miss_rate = 0.482, Pending_hits = 78, Reservation_fails = 437
	L1D_cache_core[2]: Access = 14126, Miss = 6841, Miss_rate = 0.484, Pending_hits = 74, Reservation_fails = 396
	L1D_cache_core[3]: Access = 14183, Miss = 6919, Miss_rate = 0.488, Pending_hits = 76, Reservation_fails = 253
	L1D_cache_core[4]: Access = 14915, Miss = 7176, Miss_rate = 0.481, Pending_hits = 103, Reservation_fails = 471
	L1D_cache_core[5]: Access = 14654, Miss = 7036, Miss_rate = 0.480, Pending_hits = 77, Reservation_fails = 289
	L1D_cache_core[6]: Access = 14818, Miss = 7212, Miss_rate = 0.487, Pending_hits = 87, Reservation_fails = 427
	L1D_cache_core[7]: Access = 14861, Miss = 7231, Miss_rate = 0.487, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[8]: Access = 15055, Miss = 7340, Miss_rate = 0.488, Pending_hits = 64, Reservation_fails = 252
	L1D_cache_core[9]: Access = 14877, Miss = 7226, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 389
	L1D_cache_core[10]: Access = 15160, Miss = 7367, Miss_rate = 0.486, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[11]: Access = 15805, Miss = 7744, Miss_rate = 0.490, Pending_hits = 96, Reservation_fails = 432
	L1D_cache_core[12]: Access = 14712, Miss = 7116, Miss_rate = 0.484, Pending_hits = 92, Reservation_fails = 445
	L1D_cache_core[13]: Access = 14245, Miss = 6886, Miss_rate = 0.483, Pending_hits = 91, Reservation_fails = 359
	L1D_cache_core[14]: Access = 14795, Miss = 7098, Miss_rate = 0.480, Pending_hits = 73, Reservation_fails = 324
	L1D_cache_core[15]: Access = 14543, Miss = 7011, Miss_rate = 0.482, Pending_hits = 69, Reservation_fails = 334
	L1D_cache_core[16]: Access = 19513, Miss = 9120, Miss_rate = 0.467, Pending_hits = 168, Reservation_fails = 811
	L1D_cache_core[17]: Access = 20042, Miss = 9459, Miss_rate = 0.472, Pending_hits = 206, Reservation_fails = 978
	L1D_cache_core[18]: Access = 20484, Miss = 9715, Miss_rate = 0.474, Pending_hits = 194, Reservation_fails = 852
	L1D_cache_core[19]: Access = 19796, Miss = 9403, Miss_rate = 0.475, Pending_hits = 178, Reservation_fails = 789
	L1D_cache_core[20]: Access = 19365, Miss = 9126, Miss_rate = 0.471, Pending_hits = 190, Reservation_fails = 693
	L1D_cache_core[21]: Access = 20888, Miss = 9909, Miss_rate = 0.474, Pending_hits = 219, Reservation_fails = 988
	L1D_cache_core[22]: Access = 19646, Miss = 9206, Miss_rate = 0.469, Pending_hits = 165, Reservation_fails = 861
	L1D_cache_core[23]: Access = 19477, Miss = 9265, Miss_rate = 0.476, Pending_hits = 189, Reservation_fails = 797
	L1D_cache_core[24]: Access = 19304, Miss = 9050, Miss_rate = 0.469, Pending_hits = 164, Reservation_fails = 672
	L1D_cache_core[25]: Access = 20324, Miss = 9587, Miss_rate = 0.472, Pending_hits = 211, Reservation_fails = 781
	L1D_cache_core[26]: Access = 19739, Miss = 9330, Miss_rate = 0.473, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[27]: Access = 20112, Miss = 9546, Miss_rate = 0.475, Pending_hits = 165, Reservation_fails = 787
	L1D_cache_core[28]: Access = 19257, Miss = 9087, Miss_rate = 0.472, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[29]: Access = 20285, Miss = 9564, Miss_rate = 0.471, Pending_hits = 215, Reservation_fails = 752
	L1D_cache_core[30]: Access = 20529, Miss = 9577, Miss_rate = 0.467, Pending_hits = 190, Reservation_fails = 660
	L1D_cache_core[31]: Access = 19648, Miss = 9341, Miss_rate = 0.475, Pending_hits = 187, Reservation_fails = 883
	L1D_cache_core[32]: Access = 21315, Miss = 10038, Miss_rate = 0.471, Pending_hits = 240, Reservation_fails = 1042
	L1D_cache_core[33]: Access = 20513, Miss = 9668, Miss_rate = 0.471, Pending_hits = 224, Reservation_fails = 945
	L1D_cache_core[34]: Access = 20190, Miss = 9511, Miss_rate = 0.471, Pending_hits = 235, Reservation_fails = 892
	L1D_cache_core[35]: Access = 21052, Miss = 9723, Miss_rate = 0.462, Pending_hits = 201, Reservation_fails = 986
	L1D_cache_core[36]: Access = 21214, Miss = 9771, Miss_rate = 0.461, Pending_hits = 244, Reservation_fails = 1425
	L1D_cache_core[37]: Access = 21087, Miss = 9957, Miss_rate = 0.472, Pending_hits = 202, Reservation_fails = 1118
	L1D_cache_core[38]: Access = 20774, Miss = 9730, Miss_rate = 0.468, Pending_hits = 195, Reservation_fails = 868
	L1D_cache_core[39]: Access = 20633, Miss = 9679, Miss_rate = 0.469, Pending_hits = 219, Reservation_fails = 778
	L1D_cache_core[40]: Access = 20850, Miss = 9728, Miss_rate = 0.467, Pending_hits = 238, Reservation_fails = 820
	L1D_cache_core[41]: Access = 21837, Miss = 10371, Miss_rate = 0.475, Pending_hits = 244, Reservation_fails = 902
	L1D_cache_core[42]: Access = 20994, Miss = 9902, Miss_rate = 0.472, Pending_hits = 225, Reservation_fails = 942
	L1D_cache_core[43]: Access = 21669, Miss = 10123, Miss_rate = 0.467, Pending_hits = 210, Reservation_fails = 1197
	L1D_cache_core[44]: Access = 21362, Miss = 9875, Miss_rate = 0.462, Pending_hits = 213, Reservation_fails = 1328
	L1D_cache_core[45]: Access = 21902, Miss = 10315, Miss_rate = 0.471, Pending_hits = 275, Reservation_fails = 1058
	L1D_cache_core[46]: Access = 21070, Miss = 10020, Miss_rate = 0.476, Pending_hits = 252, Reservation_fails = 1268
	L1D_cache_core[47]: Access = 21880, Miss = 10333, Miss_rate = 0.472, Pending_hits = 245, Reservation_fails = 1060
	L1D_cache_core[48]: Access = 18013, Miss = 8522, Miss_rate = 0.473, Pending_hits = 183, Reservation_fails = 847
	L1D_cache_core[49]: Access = 19023, Miss = 8913, Miss_rate = 0.469, Pending_hits = 204, Reservation_fails = 1209
	L1D_cache_core[50]: Access = 18901, Miss = 8985, Miss_rate = 0.475, Pending_hits = 211, Reservation_fails = 1211
	L1D_cache_core[51]: Access = 18662, Miss = 8662, Miss_rate = 0.464, Pending_hits = 185, Reservation_fails = 1110
	L1D_cache_core[52]: Access = 18685, Miss = 8650, Miss_rate = 0.463, Pending_hits = 180, Reservation_fails = 1018
	L1D_cache_core[53]: Access = 18579, Miss = 8754, Miss_rate = 0.471, Pending_hits = 223, Reservation_fails = 1012
	L1D_cache_core[54]: Access = 18313, Miss = 8621, Miss_rate = 0.471, Pending_hits = 188, Reservation_fails = 1041
	L1D_cache_core[55]: Access = 18441, Miss = 8816, Miss_rate = 0.478, Pending_hits = 236, Reservation_fails = 706
	L1D_cache_core[56]: Access = 19016, Miss = 8980, Miss_rate = 0.472, Pending_hits = 236, Reservation_fails = 1305
	L1D_cache_core[57]: Access = 18010, Miss = 8320, Miss_rate = 0.462, Pending_hits = 189, Reservation_fails = 900
	L1D_cache_core[58]: Access = 17592, Miss = 8316, Miss_rate = 0.473, Pending_hits = 202, Reservation_fails = 1035
	L1D_cache_core[59]: Access = 17567, Miss = 8307, Miss_rate = 0.473, Pending_hits = 210, Reservation_fails = 1011
	L1D_cache_core[60]: Access = 18314, Miss = 8675, Miss_rate = 0.474, Pending_hits = 224, Reservation_fails = 1096
	L1D_cache_core[61]: Access = 19898, Miss = 9422, Miss_rate = 0.474, Pending_hits = 223, Reservation_fails = 1335
	L1D_cache_core[62]: Access = 18166, Miss = 8709, Miss_rate = 0.479, Pending_hits = 211, Reservation_fails = 1249
	L1D_cache_core[63]: Access = 17851, Miss = 8378, Miss_rate = 0.469, Pending_hits = 187, Reservation_fails = 916
	L1D_cache_core[64]: Access = 13593, Miss = 6608, Miss_rate = 0.486, Pending_hits = 92, Reservation_fails = 678
	L1D_cache_core[65]: Access = 13964, Miss = 6792, Miss_rate = 0.486, Pending_hits = 86, Reservation_fails = 726
	L1D_cache_core[66]: Access = 13701, Miss = 6602, Miss_rate = 0.482, Pending_hits = 82, Reservation_fails = 661
	L1D_cache_core[67]: Access = 14658, Miss = 7075, Miss_rate = 0.483, Pending_hits = 113, Reservation_fails = 906
	L1D_cache_core[68]: Access = 14512, Miss = 6932, Miss_rate = 0.478, Pending_hits = 98, Reservation_fails = 778
	L1D_cache_core[69]: Access = 13433, Miss = 6495, Miss_rate = 0.484, Pending_hits = 86, Reservation_fails = 503
	L1D_cache_core[70]: Access = 14719, Miss = 7106, Miss_rate = 0.483, Pending_hits = 90, Reservation_fails = 449
	L1D_cache_core[71]: Access = 14355, Miss = 6958, Miss_rate = 0.485, Pending_hits = 103, Reservation_fails = 756
	L1D_cache_core[72]: Access = 13913, Miss = 6762, Miss_rate = 0.486, Pending_hits = 85, Reservation_fails = 544
	L1D_cache_core[73]: Access = 14077, Miss = 6761, Miss_rate = 0.480, Pending_hits = 110, Reservation_fails = 510
	L1D_cache_core[74]: Access = 14664, Miss = 7098, Miss_rate = 0.484, Pending_hits = 90, Reservation_fails = 519
	L1D_cache_core[75]: Access = 13900, Miss = 6759, Miss_rate = 0.486, Pending_hits = 73, Reservation_fails = 611
	L1D_cache_core[76]: Access = 14384, Miss = 6888, Miss_rate = 0.479, Pending_hits = 102, Reservation_fails = 640
	L1D_cache_core[77]: Access = 13571, Miss = 6564, Miss_rate = 0.484, Pending_hits = 88, Reservation_fails = 752
	L1D_cache_core[78]: Access = 15116, Miss = 7254, Miss_rate = 0.480, Pending_hits = 99, Reservation_fails = 592
	L1D_cache_core[79]: Access = 14224, Miss = 6801, Miss_rate = 0.478, Pending_hits = 109, Reservation_fails = 650
	L1D_total_cache_accesses = 1417740
	L1D_total_cache_misses = 673370
	L1D_total_cache_miss_rate = 0.4750
	L1D_total_cache_pending_hits = 12781
	L1D_total_cache_reservation_fails = 62787
	L1D_cache_data_port_util = 0.231
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 240020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12740
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1132066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285674

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1320, 1109, 1350, 1192, 1195, 969, 1094, 986, 1026, 1133, 1410, 1264, 1114, 1315, 1359, 1373, 569, 585, 730, 980, 808, 717, 716, 487, 870, 737, 538, 679, 401, 389, 692, 344, 
gpgpu_n_tot_thrd_icount = 19316124
gpgpu_n_tot_w_icount = 2378519
gpgpu_n_stall_shd_mem = 317817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 454518
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1015102	W0_Idle:2312910	W0_Scoreboard:8205451	W1:525620	W2:247187	W3:170905	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:795	W30:1258	W31:2735	W32:328070
single_issue_nums: WS0:594704	WS1:592137	WS2:594912	WS3:596766	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3636144 {8:454518,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18180720 {40:454518,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 307 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:12195 	36450 	8637 	10032 	13082 	21992 	19180 	14536 	8915 	1206 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	298826 	100406 	44899 	10387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	295729 	82975 	46032 	32882 	11843 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	301694 	68051 	35593 	25775 	15495 	6957 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	61 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        46        50        33        30        99       123        35        37        41        39        34        39 
dram[1]:        50        40        28        31        51        47        32        31       107       188        33        34        74        63        34        28 
dram[2]:        44        43        28        31        48        48        26        31       125        94        31        39        32        33        44        34 
dram[3]:        34        40        29        31        46        45        27        33       139       123        35        39        38        45        26        34 
dram[4]:        46        49        35        32        48        47        31        34        93       124        28        35        50        53        37        31 
dram[5]:        37        43        32        25        40        50        30        28        83       121        39        33        33        57        38        30 
dram[6]:        56        44        29        27        47        53        32        29       112       118        31        35        51        42        42        33 
dram[7]:        48        63        35        31        47        50        31        33        97       164        33        30        48        44        30        35 
dram[8]:        46        46        32        30        47        48        27        25       148       184        30        45        57        86        39        31 
dram[9]:        60        45        27        34        47        39        29        39       193        81        28        37       100        37        32        40 
dram[10]:        48        50        30        36        48        47        30        30       145       133        32        31        44        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30       136        91        38        35        39        76        32        37 
dram[12]:        44        46        34        30        47        53        29        28        97       147        36        36        47        77        30        35 
dram[13]:        33        43        28        35        53        47        27        29        86       101        39        33       116        78        37        33 
dram[14]:        52        45        31        30        54        49        29        29       150       129        37        46        45        50        28        37 
dram[15]:        39        43        28        29        44        47        30        30       124        99        34        32        39        85        35        36 
dram[16]:        34        41        24        30        45        45        30        22       129        91        32        36        59        46        33        38 
dram[17]:        49        38        33        29        47        52        28        34       115       111        40        33        66        49        27        38 
dram[18]:        44        44        29        31        49        48        30        30       123        92        34        37        72        48        37        43 
dram[19]:        48        46        36        28        50        47        29        29        92       123        27        36        69        78        36        26 
dram[20]:        52        41        29        32        48        50        26        28       140       101        36        39        65        38        31        33 
dram[21]:        61        61        34        30        44        50        32        35       128       148        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32       103        96        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        46        39        31        91        97        35        41        45        45        45        29 
dram[24]:        50        59        39        35        40        52        32        32        98       170        43        31        46        66        33        31 
dram[25]:        46        43        30        28        50        49        32        36       152        91        39        39        70       115        34        37 
dram[26]:        49        44        33        29        52        56        36        29       132       109        37        38        40        41        27        30 
dram[27]:        37        55        28        32        45        48        32        31        81       103        39        34        64        43        33        30 
dram[28]:        53        70        30        32        43        47        28        30       116       103        28        33        58        66        33        31 
dram[29]:        41        43        27        28        50        45        31        32        89       124        32        39        44        56        25        39 
dram[30]:        41        45        32        29        46        43        30        28        75        78        26        42        38        32        35        29 
dram[31]:        47        42        35        33        50        45        27        30       133       135        37        41        99        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  6.512195  6.573171  5.525000  5.365854  6.590909  6.163265  7.030303  6.571429 11.628572 18.347826  9.500000  6.384615 11.240000  8.303030  6.833333  5.869565 
dram[1]:  7.594937  7.087500  6.371428  5.238095  7.285714  7.000000  5.400000  5.736842 15.000000 18.869566 10.437500  6.458333 10.448276  9.468750  6.777778  7.105263 
dram[2]:  7.278481  5.957447  5.700000  4.551021  6.489362  6.600000  4.822222  6.542857 13.193548 16.240000  6.458333  8.157895  7.684210  9.322580  6.631579  9.214286 
dram[3]:  7.532467  7.175000  5.743590  5.214286  7.789474  5.979592  5.365854  4.934783 16.879999 19.333334  6.869565  8.200000  7.555555 10.310345  6.450000 13.400000 
dram[4]:  6.561798  6.489130  6.131579  5.302326  6.857143  6.681818  6.026316  7.965517 12.838710 17.200001 11.428572  7.950000  7.487179  8.685715  5.809524  6.555555 
dram[5]:  6.746988  6.488372  5.261905  7.000000  8.294118  6.488889  6.228571  5.525000 14.370370 15.214286  7.800000  7.900000  7.461538  8.000000  5.833333  7.444445 
dram[6]:  8.150685  8.126760  6.111111  4.954545  5.500000  4.948276  5.209302  5.615385 19.809525 18.608696  7.227273  9.812500  7.833333  9.161290  8.000000  6.550000 
dram[7]:  6.670588  7.350649  6.787879  5.166667  5.979167  6.456522  5.404762  5.692307 15.962963 19.809525  7.363636 11.642858  7.317073  8.483871  8.058824  6.291667 
dram[8]:  6.539326  5.989247  5.894737  5.600000  8.257143  8.470589  5.166667  4.888889 18.826086 21.947369  7.333333  6.545455  9.806452 10.107142  8.600000  7.166667 
dram[9]:  6.104651  6.388235  7.225806  4.913043  6.840909  6.642857  4.863636  5.023256 21.894737 20.190475  7.363636  9.812500 11.640000  8.454545  5.904762  5.800000 
dram[10]:  6.746988  6.138298  4.372549  6.937500  7.333333  6.319149  6.285714  6.843750 17.913044 15.068966  5.678571  6.954545  7.513514  8.628572  8.200000  6.526316 
dram[11]:  6.511111  7.023256  6.441176  5.750000  8.333333  6.043478  5.820513  5.209302 20.047619 15.740741  7.600000  6.000000  7.589744  9.060606  6.272727  6.086957 
dram[12]:  7.186666  7.101266  4.888889  6.194445  5.660000  7.243902  5.918919  6.575758 17.347826 18.904762  8.555555 11.214286  8.382353 11.038462  6.684210  6.700000 
dram[13]:  6.925926  7.448718  5.340909  5.625000  7.048780  7.300000  6.235294  5.425000 16.869566 16.120001  6.875000  7.136364 12.041667  9.645162  8.437500  8.058824 
dram[14]:  6.344828  6.523256  5.743590  5.418605  6.952381  5.816327  5.450000  7.793103 20.904762 18.347826  8.777778  9.000000 10.518518  7.189189  5.434783  7.611111 
dram[15]:  7.012821  6.987179  6.054054  6.937500  6.227273  7.394737  6.054054  5.046512 15.880000 18.619047  8.555555  8.611111  6.829268  8.774194  5.809524  6.631579 
dram[16]:  5.810526  6.195402  5.717949  5.945946  7.200000  6.234043  6.000000  5.136364 21.473684 15.333333  7.727273  7.500000 10.464286  9.741936  6.300000  7.588235 
dram[17]:  5.628866  6.881579  5.113636  6.025641  5.959184  4.816667  6.083333  6.026316 18.173914 19.523809  5.807693  8.555555 12.869565  8.687500  4.750000  7.000000 
dram[18]:  6.090909  6.857143  5.837838  4.976744  5.750000  6.800000  6.228571  5.348837 20.473684 18.952381  8.050000  6.423077 11.360000  6.829268  8.933333 10.153846 
dram[19]:  7.486111  7.012658  5.897436  6.250000  7.097561  6.738095  5.783784  5.789474 18.090910 28.333334  7.272727 11.500000  6.945946  8.400000  8.733334  5.416667 
dram[20]:  6.065934  5.915790  7.793103  6.135135  7.575000  7.175000  6.305555  4.863636 18.478260 20.850000  6.583333  8.388889  8.600000  8.333333  8.375000  8.250000 
dram[21]:  7.128205  7.481013  6.428571  5.923077  6.204545  7.150000  4.978261  5.162791 19.523809 25.529411  8.722222  8.666667  6.756098  8.058824  5.954545 10.750000 
dram[22]:  6.602273  7.718310  5.972222  5.921052  7.069767  6.063830  6.588235  5.045455 20.142857 14.703704  6.772727  7.272727  8.636364  8.833333  7.687500  5.153846 
dram[23]:  7.972603  7.074074  5.575000  5.390244  6.809524  7.243902  5.736842  5.641026 17.695652 17.680000  8.166667 10.125000  8.764706  9.275862  6.684210  6.619048 
dram[24]:  7.074074  7.036145  6.906250  4.541667  6.304348  6.489362  6.371428  6.352941 15.111111 21.049999  8.611111  6.375000  8.027027  7.742857  6.050000  6.285714 
dram[25]:  6.317647  7.202532  5.279070  5.700000  6.085106  7.538462  7.300000  6.388889 14.666667 15.800000  9.500000  8.944445  8.400000  9.655172  5.375000  7.500000 
dram[26]:  6.517241  6.344828  5.666667  5.794872  8.135135  7.631579  4.562500  6.606061 25.176470 23.000000  7.809524  7.950000  8.878788  8.696970  5.478261  7.277778 
dram[27]:  6.232558  6.865854  6.787879  6.696970  6.880952  6.108696  5.575000  5.372093 14.300000 19.571428  8.555555  7.850000  8.657143  7.702703  7.588235  6.700000 
dram[28]:  7.815790  6.941176  6.969697  7.281250  7.100000  5.897959  5.945946  5.166667 16.040001 19.190475  8.150000  9.937500  9.250000  7.763158  6.285714  6.000000 
dram[29]:  6.609756  7.910448  4.955555  6.787879  6.425532  5.509804  5.972973  7.193548 16.480000 21.105263  9.312500  7.950000  8.000000  8.363636  4.518518  7.111111 
dram[30]:  7.438356  6.545455  6.166667  5.692307  5.509804  5.089286  6.108108  5.139535 26.000000 15.222222  7.750000  8.166667  8.882353  7.676471  5.652174  6.400000 
dram[31]:  6.858823  6.678571  5.439024  5.666667  6.622222  6.555555  6.111111  5.743590 18.391304 17.869566  5.714286  9.750000  8.228572  9.689655  8.000000  7.562500 
average row locality = 146229/19171 = 7.627614
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       282       296       221       220       290       302       232       230       212       216       151       162       147       153       122       132 
dram[1]:       290       282       223       220       306       294       216       218       220       220       167       155       163       164       121       134 
dram[2]:       279       298       228       223       305       297       217       229       220       216       155       154       164       147       125       128 
dram[3]:       291       305       224       219       296       293       220       227       212       216       156       162       151       156       128       134 
dram[4]:       304       311       233       228       288       294       229       231       216       224       160       159       153       155       120       118 
dram[5]:       272       281       221       224       282       292       218       221       204       216       155       157       156       161       135       129 
dram[6]:       300       284       220       218       297       287       224       219       220       220       158       157       150       162       128       130 
dram[7]:       286       286       224       217       287       297       227       222       212       220       162       163       153       155       132       147 
dram[8]:       301       297       224       224       289       288       217       220       216       224       154       144       159       152       125       127 
dram[9]:       278       276       224       226       301       279       214       216       216       212       158       156       160       139       124       116 
dram[10]:       293       283       223       222       286       297       220       219       212       224       159       153       143       160       123       121 
dram[11]:       291       286       219       230       300       278       227       224       232       228       151       156       160       159       135       136 
dram[12]:       279       276       220       223       283       297       219       217       220       204       154       157       156       155       126       131 
dram[13]:       287       295       235       225       289       292       212       217       212       220       165       155       159       159       134       135 
dram[14]:       282       296       224       233       292       285       218       226       224       224       158       162       152       148       122       133 
dram[15]:       270       282       224       222       274       281       224       217       204       212       154       155       149       161       121       126 
dram[16]:       290       275       223       220       288       293       222       226       204       220       170       149       151       148       125       127 
dram[17]:       287       269       225       235       292       289       219       229       228       216       151       154       155       153       132       126 
dram[18]:       284       282       216       214       299       272       218       230       212       200       158       164       153       160       130       127 
dram[19]:       291       284       230       225       291       283       214       220       204       216       159       160       152       147       131       128 
dram[20]:       283       276       226       227       303       287       227       214       220       212       158       150       157       145       134       130 
dram[21]:       275       298       225       231       273       286       229       222       216       220       157       156       154       148       130       129 
dram[22]:       292       283       215       225       304       285       224       222       232       212       149       160       148       164       121       131 
dram[23]:       298       294       223       221       286       297       218       220       216       216       147       162       156       154       124       135 
dram[24]:       311       292       221       218       290       305       223       216       224       220       154       152       155       154       120       130 
dram[25]:       293       288       227       228       286       294       219       230       216       216       152       161       156       154       127       134 
dram[26]:       296       285       221       226       301       290       219       218       220       212       163       157       160       155       126       131 
dram[27]:       275       299       224       221       289       281       223       231       216       216       152       156       160       157       129       134 
dram[28]:       303       289       230       233       284       289       220       217       212       208       163       159       151       163       130       123 
dram[29]:       281       291       223       224       302       281       221       223       224       208       148       156       150       149       121       127 
dram[30]:       292       280       222       222       281       285       226       221       208       212       155       146       145       154       128       126 
dram[31]:       287       292       223       221       298       295       220       224       220       216       159       156       158       156       127       121 
total dram reads = 107481
bank skew: 311/116 = 2.68
chip skew: 3423/3276 = 1.04
number of total write accesses:
dram[0]:       285       277         0         0         0         0         0         0       288       312         1         4       139       132         1         3 
dram[1]:       348       320         0         0         0         0         0         0       283       331         0         0       150       148         1         1 
dram[2]:       337       287         0         0         0         0         0         0       277       274         0         1       137       157         1         1 
dram[3]:       318       300         0         0         0         0         0         0       324       277         2         2       135       155         1         0 
dram[4]:       306       320         0         0         0         0         0         0       281       295         0         0       148       160         2         0 
dram[5]:       320       315         0         0         0         0         0         0       265       335         1         1       142       129         5         5 
dram[6]:       317       326         0         0         0         0         0         0       326       313         1         0       151       128         0         1 
dram[7]:       319       305         0         0         0         0         0         0       320       319         0         0       160       116         6         5 
dram[8]:       315       287         0         0         0         0         0         0       336       294         0         0       160       140         4         2 
dram[9]:       276       298         0         0         0         0         0         0       307       320         4         1       135       150         0         0 
dram[10]:       300       343         0         0         0         0         0         0       298       308         0         0       151       144         0         4 
dram[11]:       334       364         0         0         0         0         0         0       285       292         1         0       145       150         3         4 
dram[12]:       287       317         0         0         0         0         0         0       258       270         0         0       140       147         1         3 
dram[13]:       309       319         0         0         0         0         0         0       263       249         0         2       142       149         1         2 
dram[14]:       310       290         0         0         0         0         0         0       331       291         0         0       146       131         3         5 
dram[15]:       315       299         0         0         0         0         0         0       283       266         0         0       139       126         1         0 
dram[16]:       292       288         0         0         0         0         0         0       308       303         0         1       157       169         1         2 
dram[17]:       291       273         0         0         0         0         0         0       301       294         0         0       151       140         1         0 
dram[18]:       279       278         0         0         0         0         0         0       274       316         3         3       145       134         4         5 
dram[19]:       278       299         0         0         0         0         0         0       303       345         1         1       112       160         0         2 
dram[20]:       294       331         0         0         0         0         0         0       333       324         0         1       152       140         0         2 
dram[21]:       318       324         0         0         0         0         0         0       303       339         0         0       132       137         1         0 
dram[22]:       322       300         0         0         0         0         0         0       298       272         0         0       149       166         2         3 
dram[23]:       322       309         0         0         0         0         0         0       287       371         0         0       150       123         3         4 
dram[24]:       304       323         0         0         0         0         0         0       294       311         1         1       151       130         1         2 
dram[25]:       271       317         0         0         0         0         0         0       284       272         0         0       148       131         2         1 
dram[26]:       310       296         0         0         0         0         0         0       354       324         1         2       141       143         0         0 
dram[27]:       287       288         0         0         0         0         0         0       311       292         2         1       147       142         0         0 
dram[28]:       335       342         0         0         0         0         0         0       289       286         0         0       157       144         2         4 
dram[29]:       301       279         0         0         0         0         0         0       281       313         1         3       154       133         1         1 
dram[30]:       288       247         0         0         0         0         0         0       288       316         0         2       169       114         2         2 
dram[31]:       329       296         0         0         0         0         0         0       308       312         1         0       139       134         2         0 
total dram writes = 48189
min_bank_accesses = 0!
chip skew: 1582/1423 = 1.11
average mf latency per bank:
dram[0]:        367       393       743       773       734       688       902       895       348       352      6923      6376       318       318       634       654
dram[1]:        315       384       821       782       720       727       909       935       346       316      6586      7032       322       327       638       615
dram[2]:        374       386       791       856       739       714       908       888       363       355      7021      6988       324       309       706       660
dram[3]:        344       396       725       762       703       695       866       864       337       350      6675      6280       280       326       545       566
dram[4]:        348       346       716       786       682       662       893       914       347       347      6717      6622       288       296       597       610
dram[5]:        353       342       745       785       685       642       992       829       358       311      6735      6473       291       321       567       580
dram[6]:        347       350       723       784       639       639       889       881       332       342      6408      6634       278       303       587       591
dram[7]:        334       334       701       802       656       654       817       863       329       331      6300      6273       277       333       527       593
dram[8]:        319       394       810       863       684       743       889       851       327       342      7349      7556       309       318       593       610
dram[9]:        351       334       784       827       640       700       886       834       332       326      6549      6667       333       310       585       649
dram[10]:        338       381       808       803       679       683       975       884       356       323      6727      7103       310       311       660       702
dram[11]:        309       351       799       855       676       719       879       844       347       340      6988      6884       285       306       556       608
dram[12]:        329       304       814       785       659       696       801       827       383       376      6305      6322       296       305       588       575
dram[13]:        365       333       794       843       677       732       884       851       366       370      6405      6748       305       302       630       662
dram[14]:        303       341       807       741       701       732       837       833       329       346      6306      6306       297       290       594       598
dram[15]:        321       321       771       737       628       719       812       809       350       353      6450      6443       294       324       559       607
dram[16]:        362       355       733       752       694       676       812       821       329       322      6099      6737       292       261       587       615
dram[17]:        383       406       771       784       725       678       871       893       330       348      7141      7045       317       339       589       694
dram[18]:        396       413       787       795       679       749       876       883       367       329      6624      6288       293       335       617       712
dram[19]:        412       367       765       757       711       683       893       902       340       309      6644      6619       349       290       653       647
dram[20]:        367       341       806       743       685       661       823       930       314       320      6853      7066       291       305       600       653
dram[21]:        344       369       717       725       693       620       833       899       322       303      6750      6552       323       289       622       590
dram[22]:        342       365       740       749       674       662       844       868       327       348      7299      6853       330       276       597       572
dram[23]:        349       342       729       762       654       627       867       861       347       299      7181      6610       276       344       621       578
dram[24]:        361       353       906       785       667       681       832       871       344       326      6736      6787       298       310       615       634
dram[25]:        394       361       890       776       668       718       918       922       347       351      7247      6927       308       316       618       623
dram[26]:        334       332       836       780       679       687       865       880       308       324      6550      6611       312       303       588       579
dram[27]:        390       385       853       751       692       683       837       840       321       327      7037      6879       307       303       623       586
dram[28]:        315       332       771       738       701       655       904       911       343       344      6540      6693       308       323       579       600
dram[29]:        332       340       756       786       669       651       867       796       339       313      6627      6142       290       310       587       590
dram[30]:        346       376       798       767       666       714       856       891       350       329      7104      7221       315       361       615       621
dram[31]:        313       362       760       782       659       691       870       871       326       323      6588      6711       349       332       604       636
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       841       849       999      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320      1103       980      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1205      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82398 n_act=605 n_pre=589 n_ref_event=0 n_req=4528 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05471
n_activity=13941 dram_eff=0.345
bk0: 282a 83590i bk1: 296a 83204i bk2: 221a 86213i bk3: 220a 85852i bk4: 290a 85649i bk5: 302a 85459i bk6: 232a 86116i bk7: 230a 86061i bk8: 212a 84248i bk9: 216a 84304i bk10: 151a 87052i bk11: 162a 86819i bk12: 147a 84518i bk13: 153a 84623i bk14: 122a 86938i bk15: 132a 86700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866387
Row_Buffer_Locality_read = 0.853622
Row_Buffer_Locality_write = 0.903448
Bank_Level_Parallism = 4.072758
Bank_Level_Parallism_Col = 3.639122
Bank_Level_Parallism_Ready = 1.891060
write_to_read_ratio_blp_rw_average = 0.345166
GrpLevelPara = 2.160103 

BW Util details:
bwutil = 0.054705 
total_CMD = 87926 
util_bw = 4810 
Wasted_Col = 4628 
Wasted_Row = 1365 
Idle = 77123 

BW Util Bottlenecks: 
RCDc_limit = 3547 
RCDWRc_limit = 581 
WTRc_limit = 2727 
RTWc_limit = 3931 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1288 
WTRc_limit_alone = 2301 
RTWc_limit_alone = 3610 

Commands details: 
total_CMD = 87926 
n_nop = 82398 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4528 
total_req = 4810 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 4810 
Row_Bus_Util =  0.013580 
CoL_Bus_Util = 0.054705 
Either_Row_CoL_Bus_Util = 0.062871 
Issued_on_Two_Bus_Simul_Util = 0.005414 
issued_two_Eff = 0.086107 
queue_avg = 1.897732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82250 n_act=586 n_pre=570 n_ref_event=0 n_req=4668 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1582 bw_util=0.05658
n_activity=14462 dram_eff=0.344
bk0: 290a 83183i bk1: 282a 83086i bk2: 223a 85823i bk3: 220a 85926i bk4: 306a 85457i bk5: 294a 85177i bk6: 216a 85879i bk7: 218a 85810i bk8: 220a 84673i bk9: 220a 84228i bk10: 167a 87044i bk11: 155a 86695i bk12: 163a 83709i bk13: 164a 84369i bk14: 121a 87030i bk15: 134a 86668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874464
Row_Buffer_Locality_read = 0.858827
Row_Buffer_Locality_write = 0.916078
Bank_Level_Parallism = 4.137696
Bank_Level_Parallism_Col = 3.827161
Bank_Level_Parallism_Ready = 2.043417
write_to_read_ratio_blp_rw_average = 0.357509
GrpLevelPara = 2.179535 

BW Util details:
bwutil = 0.056582 
total_CMD = 87926 
util_bw = 4975 
Wasted_Col = 4723 
Wasted_Row = 1595 
Idle = 76633 

BW Util Bottlenecks: 
RCDc_limit = 3453 
RCDWRc_limit = 494 
WTRc_limit = 2849 
RTWc_limit = 4048 
CCDLc_limit = 2004 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 2393 
RTWc_limit_alone = 3708 

Commands details: 
total_CMD = 87926 
n_nop = 82250 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1582 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4668 
total_req = 4975 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4975 
Row_Bus_Util =  0.013147 
CoL_Bus_Util = 0.056582 
Either_Row_CoL_Bus_Util = 0.064554 
Issued_on_Two_Bus_Simul_Util = 0.005175 
issued_two_Eff = 0.080162 
queue_avg = 2.159498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82279 n_act=635 n_pre=619 n_ref_event=0 n_req=4595 n_rd=3385 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.05524
n_activity=14719 dram_eff=0.33
bk0: 279a 83049i bk1: 298a 83044i bk2: 228a 85992i bk3: 223a 85742i bk4: 305a 85390i bk5: 297a 85583i bk6: 217a 85748i bk7: 229a 85772i bk8: 220a 84477i bk9: 216a 84371i bk10: 155a 86898i bk11: 154a 87073i bk12: 164a 84132i bk13: 147a 84241i bk14: 125a 87076i bk15: 128a 86926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861806
Row_Buffer_Locality_read = 0.846677
Row_Buffer_Locality_write = 0.904132
Bank_Level_Parallism = 3.985152
Bank_Level_Parallism_Col = 3.642983
Bank_Level_Parallism_Ready = 2.008235
write_to_read_ratio_blp_rw_average = 0.340111
GrpLevelPara = 2.127269 

BW Util details:
bwutil = 0.055240 
total_CMD = 87926 
util_bw = 4857 
Wasted_Col = 4956 
Wasted_Row = 1704 
Idle = 76409 

BW Util Bottlenecks: 
RCDc_limit = 3944 
RCDWRc_limit = 549 
WTRc_limit = 2832 
RTWc_limit = 4000 
CCDLc_limit = 2022 
rwq = 0 
CCDLc_limit_alone = 1230 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 3640 

Commands details: 
total_CMD = 87926 
n_nop = 82279 
Read = 3385 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4595 
total_req = 4857 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 4857 
Row_Bus_Util =  0.014262 
CoL_Bus_Util = 0.055240 
Either_Row_CoL_Bus_Util = 0.064224 
Issued_on_Two_Bus_Simul_Util = 0.005277 
issued_two_Eff = 0.082168 
queue_avg = 2.109967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82334 n_act=596 n_pre=580 n_ref_event=0 n_req=4617 n_rd=3390 n_rd_L2_A=0 n_write=0 n_wr_bk=1514 bw_util=0.05577
n_activity=13995 dram_eff=0.3504
bk0: 291a 83469i bk1: 305a 83337i bk2: 224a 86066i bk3: 219a 85877i bk4: 296a 85752i bk5: 293a 85098i bk6: 220a 85781i bk7: 227a 85415i bk8: 212a 84258i bk9: 216a 84685i bk10: 156a 86997i bk11: 162a 86953i bk12: 151a 84480i bk13: 156a 84267i bk14: 128a 86959i bk15: 134a 87236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870912
Row_Buffer_Locality_read = 0.852507
Row_Buffer_Locality_write = 0.921760
Bank_Level_Parallism = 4.184068
Bank_Level_Parallism_Col = 3.711884
Bank_Level_Parallism_Ready = 1.945147
write_to_read_ratio_blp_rw_average = 0.336184
GrpLevelPara = 2.191756 

BW Util details:
bwutil = 0.055774 
total_CMD = 87926 
util_bw = 4904 
Wasted_Col = 4564 
Wasted_Row = 1240 
Idle = 77218 

BW Util Bottlenecks: 
RCDc_limit = 3518 
RCDWRc_limit = 450 
WTRc_limit = 3309 
RTWc_limit = 3810 
CCDLc_limit = 2103 
rwq = 0 
CCDLc_limit_alone = 1359 
WTRc_limit_alone = 2880 
RTWc_limit_alone = 3495 

Commands details: 
total_CMD = 87926 
n_nop = 82334 
Read = 3390 
Write = 0 
L2_Alloc = 0 
L2_WB = 1514 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4617 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4904 
Row_Bus_Util =  0.013375 
CoL_Bus_Util = 0.055774 
Either_Row_CoL_Bus_Util = 0.063599 
Issued_on_Two_Bus_Simul_Util = 0.005550 
issued_two_Eff = 0.087268 
queue_avg = 2.038930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82236 n_act=618 n_pre=602 n_ref_event=0 n_req=4667 n_rd=3423 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.05613
n_activity=14759 dram_eff=0.3344
bk0: 304a 83289i bk1: 311a 82901i bk2: 233a 85876i bk3: 228a 85721i bk4: 288a 85594i bk5: 294a 85530i bk6: 229a 86007i bk7: 231a 86041i bk8: 216a 84617i bk9: 224a 84382i bk10: 160a 87138i bk11: 159a 86837i bk12: 153a 84147i bk13: 155a 84519i bk14: 120a 87078i bk15: 118a 86782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867581
Row_Buffer_Locality_read = 0.855390
Row_Buffer_Locality_write = 0.901125
Bank_Level_Parallism = 3.981254
Bank_Level_Parallism_Col = 3.664467
Bank_Level_Parallism_Ready = 2.010740
write_to_read_ratio_blp_rw_average = 0.363803
GrpLevelPara = 2.181818 

BW Util details:
bwutil = 0.056127 
total_CMD = 87926 
util_bw = 4935 
Wasted_Col = 4621 
Wasted_Row = 1753 
Idle = 76617 

BW Util Bottlenecks: 
RCDc_limit = 3442 
RCDWRc_limit = 641 
WTRc_limit = 2578 
RTWc_limit = 3965 
CCDLc_limit = 1528 
rwq = 0 
CCDLc_limit_alone = 958 
WTRc_limit_alone = 2236 
RTWc_limit_alone = 3737 

Commands details: 
total_CMD = 87926 
n_nop = 82236 
Read = 3423 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 618 
n_pre = 602 
n_ref = 0 
n_req = 4667 
total_req = 4935 

Dual Bus Interface Util: 
issued_total_row = 1220 
issued_total_col = 4935 
Row_Bus_Util =  0.013875 
CoL_Bus_Util = 0.056127 
Either_Row_CoL_Bus_Util = 0.064714 
Issued_on_Two_Bus_Simul_Util = 0.005289 
issued_two_Eff = 0.081722 
queue_avg = 1.905284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82372 n_act=608 n_pre=592 n_ref_event=0 n_req=4549 n_rd=3324 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05507
n_activity=13954 dram_eff=0.347
bk0: 272a 83190i bk1: 281a 83412i bk2: 221a 86016i bk3: 224a 85793i bk4: 282a 85505i bk5: 292a 85457i bk6: 218a 86076i bk7: 221a 85660i bk8: 204a 84505i bk9: 216a 84224i bk10: 155a 86929i bk11: 157a 86900i bk12: 156a 83930i bk13: 161a 84609i bk14: 135a 86767i bk15: 129a 87086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866344
Row_Buffer_Locality_read = 0.851685
Row_Buffer_Locality_write = 0.906122
Bank_Level_Parallism = 4.226700
Bank_Level_Parallism_Col = 3.809135
Bank_Level_Parallism_Ready = 1.966749
write_to_read_ratio_blp_rw_average = 0.344433
GrpLevelPara = 2.235454 

BW Util details:
bwutil = 0.055069 
total_CMD = 87926 
util_bw = 4842 
Wasted_Col = 4500 
Wasted_Row = 1377 
Idle = 77207 

BW Util Bottlenecks: 
RCDc_limit = 3444 
RCDWRc_limit = 555 
WTRc_limit = 2986 
RTWc_limit = 3561 
CCDLc_limit = 1965 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 2601 
RTWc_limit_alone = 3250 

Commands details: 
total_CMD = 87926 
n_nop = 82372 
Read = 3324 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4549 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4842 
Row_Bus_Util =  0.013648 
CoL_Bus_Util = 0.055069 
Either_Row_CoL_Bus_Util = 0.063167 
Issued_on_Two_Bus_Simul_Util = 0.005550 
issued_two_Eff = 0.087865 
queue_avg = 1.892955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82281 n_act=603 n_pre=587 n_ref_event=0 n_req=4622 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.05615
n_activity=14227 dram_eff=0.347
bk0: 300a 83515i bk1: 284a 83526i bk2: 220a 86186i bk3: 218a 85773i bk4: 297a 85045i bk5: 287a 84854i bk6: 224a 85857i bk7: 219a 85381i bk8: 220a 84418i bk9: 220a 84295i bk10: 158a 86820i bk11: 157a 87056i bk12: 150a 84172i bk13: 162a 84321i bk14: 128a 87235i bk15: 130a 86935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869537
Row_Buffer_Locality_read = 0.848844
Row_Buffer_Locality_write = 0.925481
Bank_Level_Parallism = 4.215783
Bank_Level_Parallism_Col = 3.827799
Bank_Level_Parallism_Ready = 1.925258
write_to_read_ratio_blp_rw_average = 0.346296
GrpLevelPara = 2.208280 

BW Util details:
bwutil = 0.056149 
total_CMD = 87926 
util_bw = 4937 
Wasted_Col = 4600 
Wasted_Row = 1386 
Idle = 77003 

BW Util Bottlenecks: 
RCDc_limit = 3633 
RCDWRc_limit = 431 
WTRc_limit = 3296 
RTWc_limit = 4080 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 87926 
n_nop = 82281 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4622 
total_req = 4937 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4937 
Row_Bus_Util =  0.013534 
CoL_Bus_Util = 0.056149 
Either_Row_CoL_Bus_Util = 0.064202 
Issued_on_Two_Bus_Simul_Util = 0.005482 
issued_two_Eff = 0.085385 
queue_avg = 2.114710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82253 n_act=609 n_pre=593 n_ref_event=0 n_req=4630 n_rd=3390 n_rd_L2_A=0 n_write=0 n_wr_bk=1550 bw_util=0.05618
n_activity=14149 dram_eff=0.3491
bk0: 286a 83115i bk1: 286a 83397i bk2: 224a 86159i bk3: 217a 85816i bk4: 287a 85347i bk5: 297a 85170i bk6: 227a 85626i bk7: 222a 85415i bk8: 212a 84388i bk9: 220a 84665i bk10: 162a 86953i bk11: 163a 87025i bk12: 153a 83666i bk13: 155a 84317i bk14: 132a 86826i bk15: 147a 86256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868466
Row_Buffer_Locality_read = 0.850442
Row_Buffer_Locality_write = 0.917742
Bank_Level_Parallism = 4.259026
Bank_Level_Parallism_Col = 3.873804
Bank_Level_Parallism_Ready = 1.998785
write_to_read_ratio_blp_rw_average = 0.330771
GrpLevelPara = 2.194973 

BW Util details:
bwutil = 0.056184 
total_CMD = 87926 
util_bw = 4940 
Wasted_Col = 4723 
Wasted_Row = 1444 
Idle = 76819 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 541 
WTRc_limit = 3372 
RTWc_limit = 3811 
CCDLc_limit = 1983 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 3549 

Commands details: 
total_CMD = 87926 
n_nop = 82253 
Read = 3390 
Write = 0 
L2_Alloc = 0 
L2_WB = 1550 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 4630 
total_req = 4940 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 4940 
Row_Bus_Util =  0.013671 
CoL_Bus_Util = 0.056184 
Either_Row_CoL_Bus_Util = 0.064520 
Issued_on_Two_Bus_Simul_Util = 0.005334 
issued_two_Eff = 0.082672 
queue_avg = 2.143337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82322 n_act=593 n_pre=577 n_ref_event=0 n_req=4594 n_rd=3361 n_rd_L2_A=0 n_write=0 n_wr_bk=1538 bw_util=0.05572
n_activity=14175 dram_eff=0.3456
bk0: 301a 83276i bk1: 297a 83100i bk2: 224a 86002i bk3: 224a 85806i bk4: 289a 86059i bk5: 288a 85900i bk6: 217a 85713i bk7: 220a 85661i bk8: 216a 84289i bk9: 224a 84947i bk10: 154a 86965i bk11: 144a 86974i bk12: 159a 84042i bk13: 152a 84650i bk14: 125a 87091i bk15: 127a 86839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870919
Row_Buffer_Locality_read = 0.856888
Row_Buffer_Locality_write = 0.909165
Bank_Level_Parallism = 3.980143
Bank_Level_Parallism_Col = 3.647883
Bank_Level_Parallism_Ready = 1.993264
write_to_read_ratio_blp_rw_average = 0.363962
GrpLevelPara = 2.145530 

BW Util details:
bwutil = 0.055717 
total_CMD = 87926 
util_bw = 4899 
Wasted_Col = 4609 
Wasted_Row = 1571 
Idle = 76847 

BW Util Bottlenecks: 
RCDc_limit = 3475 
RCDWRc_limit = 555 
WTRc_limit = 2307 
RTWc_limit = 3937 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2033 
RTWc_limit_alone = 3594 

Commands details: 
total_CMD = 87926 
n_nop = 82322 
Read = 3361 
Write = 0 
L2_Alloc = 0 
L2_WB = 1538 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4594 
total_req = 4899 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4899 
Row_Bus_Util =  0.013307 
CoL_Bus_Util = 0.055717 
Either_Row_CoL_Bus_Util = 0.063735 
Issued_on_Two_Bus_Simul_Util = 0.005289 
issued_two_Eff = 0.082976 
queue_avg = 1.862771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86277
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82422 n_act=598 n_pre=582 n_ref_event=0 n_req=4497 n_rd=3295 n_rd_L2_A=0 n_write=0 n_wr_bk=1491 bw_util=0.05443
n_activity=14118 dram_eff=0.339
bk0: 278a 83330i bk1: 276a 83434i bk2: 224a 86079i bk3: 226a 86023i bk4: 301a 85570i bk5: 279a 85659i bk6: 214a 85390i bk7: 216a 85415i bk8: 216a 84860i bk9: 212a 84553i bk10: 158a 86996i bk11: 156a 86963i bk12: 160a 84670i bk13: 139a 84630i bk14: 124a 86797i bk15: 116a 86835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867022
Row_Buffer_Locality_read = 0.848862
Row_Buffer_Locality_write = 0.916805
Bank_Level_Parallism = 4.002268
Bank_Level_Parallism_Col = 3.715030
Bank_Level_Parallism_Ready = 2.049520
write_to_read_ratio_blp_rw_average = 0.335564
GrpLevelPara = 2.185274 

BW Util details:
bwutil = 0.054432 
total_CMD = 87926 
util_bw = 4786 
Wasted_Col = 4577 
Wasted_Row = 1658 
Idle = 76905 

BW Util Bottlenecks: 
RCDc_limit = 3565 
RCDWRc_limit = 509 
WTRc_limit = 2681 
RTWc_limit = 3536 
CCDLc_limit = 1776 
rwq = 0 
CCDLc_limit_alone = 1119 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 3261 

Commands details: 
total_CMD = 87926 
n_nop = 82422 
Read = 3295 
Write = 0 
L2_Alloc = 0 
L2_WB = 1491 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4497 
total_req = 4786 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4786 
Row_Bus_Util =  0.013420 
CoL_Bus_Util = 0.054432 
Either_Row_CoL_Bus_Util = 0.062598 
Issued_on_Two_Bus_Simul_Util = 0.005254 
issued_two_Eff = 0.083939 
queue_avg = 1.868162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82261 n_act=621 n_pre=605 n_ref_event=0 n_req=4592 n_rd=3338 n_rd_L2_A=0 n_write=0 n_wr_bk=1548 bw_util=0.05557
n_activity=14319 dram_eff=0.3412
bk0: 293a 83298i bk1: 283a 83041i bk2: 223a 85576i bk3: 222a 86102i bk4: 286a 85720i bk5: 297a 85649i bk6: 220a 85896i bk7: 219a 85848i bk8: 212a 84668i bk9: 224a 84515i bk10: 159a 86696i bk11: 153a 86814i bk12: 143a 84449i bk13: 160a 84604i bk14: 123a 86951i bk15: 121a 86887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864765
Row_Buffer_Locality_read = 0.850509
Row_Buffer_Locality_write = 0.902711
Bank_Level_Parallism = 3.940575
Bank_Level_Parallism_Col = 3.572578
Bank_Level_Parallism_Ready = 1.905649
write_to_read_ratio_blp_rw_average = 0.367654
GrpLevelPara = 2.129063 

BW Util details:
bwutil = 0.055569 
total_CMD = 87926 
util_bw = 4886 
Wasted_Col = 4851 
Wasted_Row = 1605 
Idle = 76584 

BW Util Bottlenecks: 
RCDc_limit = 3702 
RCDWRc_limit = 606 
WTRc_limit = 2538 
RTWc_limit = 3999 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 3751 

Commands details: 
total_CMD = 87926 
n_nop = 82261 
Read = 3338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1548 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 4592 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 4886 
Row_Bus_Util =  0.013944 
CoL_Bus_Util = 0.055569 
Either_Row_CoL_Bus_Util = 0.064429 
Issued_on_Two_Bus_Simul_Util = 0.005084 
issued_two_Eff = 0.078906 
queue_avg = 1.818916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81892
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82194 n_act=625 n_pre=609 n_ref_event=0 n_req=4695 n_rd=3412 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.05675
n_activity=14425 dram_eff=0.3459
bk0: 291a 83024i bk1: 286a 82781i bk2: 219a 85845i bk3: 230a 85881i bk4: 300a 85799i bk5: 278a 85313i bk6: 227a 85696i bk7: 224a 85380i bk8: 232a 84347i bk9: 228a 84407i bk10: 151a 86901i bk11: 156a 86706i bk12: 160a 84140i bk13: 159a 84276i bk14: 135a 86592i bk15: 136a 86434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866880
Row_Buffer_Locality_read = 0.850528
Row_Buffer_Locality_write = 0.910366
Bank_Level_Parallism = 4.234448
Bank_Level_Parallism_Col = 3.898280
Bank_Level_Parallism_Ready = 2.075952
write_to_read_ratio_blp_rw_average = 0.342728
GrpLevelPara = 2.266180 

BW Util details:
bwutil = 0.056752 
total_CMD = 87926 
util_bw = 4990 
Wasted_Col = 4750 
Wasted_Row = 1593 
Idle = 76593 

BW Util Bottlenecks: 
RCDc_limit = 3709 
RCDWRc_limit = 556 
WTRc_limit = 2984 
RTWc_limit = 4107 
CCDLc_limit = 1774 
rwq = 0 
CCDLc_limit_alone = 1168 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 3868 

Commands details: 
total_CMD = 87926 
n_nop = 82194 
Read = 3412 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 4695 
total_req = 4990 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 4990 
Row_Bus_Util =  0.014035 
CoL_Bus_Util = 0.056752 
Either_Row_CoL_Bus_Util = 0.065191 
Issued_on_Two_Bus_Simul_Util = 0.005596 
issued_two_Eff = 0.085834 
queue_avg = 2.169449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16945
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82464 n_act=571 n_pre=555 n_ref_event=0 n_req=4499 n_rd=3317 n_rd_L2_A=0 n_write=0 n_wr_bk=1423 bw_util=0.05391
n_activity=13816 dram_eff=0.3431
bk0: 279a 83506i bk1: 276a 83411i bk2: 220a 85801i bk3: 223a 85989i bk4: 283a 85424i bk5: 297a 85559i bk6: 219a 85962i bk7: 217a 85937i bk8: 220a 84820i bk9: 204a 84251i bk10: 154a 86876i bk11: 157a 87011i bk12: 156a 83806i bk13: 155a 84114i bk14: 126a 86790i bk15: 131a 86839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873083
Row_Buffer_Locality_read = 0.854085
Row_Buffer_Locality_write = 0.926396
Bank_Level_Parallism = 4.198217
Bank_Level_Parallism_Col = 3.864830
Bank_Level_Parallism_Ready = 1.923840
write_to_read_ratio_blp_rw_average = 0.350022
GrpLevelPara = 2.180227 

BW Util details:
bwutil = 0.053909 
total_CMD = 87926 
util_bw = 4740 
Wasted_Col = 4655 
Wasted_Row = 1376 
Idle = 77155 

BW Util Bottlenecks: 
RCDc_limit = 3529 
RCDWRc_limit = 455 
WTRc_limit = 3799 
RTWc_limit = 3940 
CCDLc_limit = 2217 
rwq = 0 
CCDLc_limit_alone = 1378 
WTRc_limit_alone = 3248 
RTWc_limit_alone = 3652 

Commands details: 
total_CMD = 87926 
n_nop = 82464 
Read = 3317 
Write = 0 
L2_Alloc = 0 
L2_WB = 1423 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 4499 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 4740 
Row_Bus_Util =  0.012806 
CoL_Bus_Util = 0.053909 
Either_Row_CoL_Bus_Util = 0.062120 
Issued_on_Two_Bus_Simul_Util = 0.004595 
issued_two_Eff = 0.073966 
queue_avg = 2.161602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1616
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82414 n_act=580 n_pre=564 n_ref_event=0 n_req=4585 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1436 bw_util=0.0549
n_activity=13517 dram_eff=0.3571
bk0: 287a 83085i bk1: 295a 83306i bk2: 235a 85761i bk3: 225a 85950i bk4: 289a 85912i bk5: 292a 85884i bk6: 212a 86320i bk7: 217a 85556i bk8: 212a 84549i bk9: 220a 84730i bk10: 165a 86779i bk11: 155a 86756i bk12: 159a 84487i bk13: 159a 84332i bk14: 134a 87108i bk15: 135a 86887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873501
Row_Buffer_Locality_read = 0.859923
Row_Buffer_Locality_write = 0.912060
Bank_Level_Parallism = 4.198378
Bank_Level_Parallism_Col = 3.779938
Bank_Level_Parallism_Ready = 1.927491
write_to_read_ratio_blp_rw_average = 0.358924
GrpLevelPara = 2.224591 

BW Util details:
bwutil = 0.054898 
total_CMD = 87926 
util_bw = 4827 
Wasted_Col = 4357 
Wasted_Row = 1296 
Idle = 77446 

BW Util Bottlenecks: 
RCDc_limit = 3355 
RCDWRc_limit = 484 
WTRc_limit = 2617 
RTWc_limit = 3927 
CCDLc_limit = 1596 
rwq = 0 
CCDLc_limit_alone = 1050 
WTRc_limit_alone = 2326 
RTWc_limit_alone = 3672 

Commands details: 
total_CMD = 87926 
n_nop = 82414 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1436 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 4585 
total_req = 4827 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 4827 
Row_Bus_Util =  0.013011 
CoL_Bus_Util = 0.054898 
Either_Row_CoL_Bus_Util = 0.062689 
Issued_on_Two_Bus_Simul_Util = 0.005220 
issued_two_Eff = 0.083273 
queue_avg = 1.962423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96242
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82273 n_act=600 n_pre=584 n_ref_event=0 n_req=4584 n_rd=3379 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05557
n_activity=14557 dram_eff=0.3356
bk0: 282a 83388i bk1: 296a 83351i bk2: 224a 86154i bk3: 233a 85979i bk4: 292a 85577i bk5: 285a 85268i bk6: 218a 85746i bk7: 226a 86109i bk8: 224a 84597i bk9: 224a 84493i bk10: 158a 86821i bk11: 162a 87001i bk12: 152a 84432i bk13: 148a 84447i bk14: 122a 87035i bk15: 133a 87014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869110
Row_Buffer_Locality_read = 0.854099
Row_Buffer_Locality_write = 0.911203
Bank_Level_Parallism = 3.768032
Bank_Level_Parallism_Col = 3.468559
Bank_Level_Parallism_Ready = 1.942898
write_to_read_ratio_blp_rw_average = 0.347107
GrpLevelPara = 2.085647 

BW Util details:
bwutil = 0.055569 
total_CMD = 87926 
util_bw = 4886 
Wasted_Col = 5077 
Wasted_Row = 1711 
Idle = 76252 

BW Util Bottlenecks: 
RCDc_limit = 3778 
RCDWRc_limit = 542 
WTRc_limit = 2515 
RTWc_limit = 3722 
CCDLc_limit = 1933 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 2155 
RTWc_limit_alone = 3436 

Commands details: 
total_CMD = 87926 
n_nop = 82273 
Read = 3379 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4584 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4886 
Row_Bus_Util =  0.013466 
CoL_Bus_Util = 0.055569 
Either_Row_CoL_Bus_Util = 0.064293 
Issued_on_Two_Bus_Simul_Util = 0.004743 
issued_two_Eff = 0.073766 
queue_avg = 1.851364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85136
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82518 n_act=581 n_pre=565 n_ref_event=0 n_req=4431 n_rd=3276 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.05351
n_activity=13817 dram_eff=0.3405
bk0: 270a 83513i bk1: 282a 83326i bk2: 224a 86167i bk3: 222a 86250i bk4: 274a 86059i bk5: 281a 85699i bk6: 224a 85996i bk7: 217a 85784i bk8: 204a 84337i bk9: 212a 84758i bk10: 154a 86882i bk11: 155a 86963i bk12: 149a 84509i bk13: 161a 84789i bk14: 121a 86965i bk15: 126a 86896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868878
Row_Buffer_Locality_read = 0.853175
Row_Buffer_Locality_write = 0.913420
Bank_Level_Parallism = 3.985134
Bank_Level_Parallism_Col = 3.567362
Bank_Level_Parallism_Ready = 1.841020
write_to_read_ratio_blp_rw_average = 0.361335
GrpLevelPara = 2.131413 

BW Util details:
bwutil = 0.053511 
total_CMD = 87926 
util_bw = 4705 
Wasted_Col = 4495 
Wasted_Row = 1428 
Idle = 77298 

BW Util Bottlenecks: 
RCDc_limit = 3551 
RCDWRc_limit = 487 
WTRc_limit = 2605 
RTWc_limit = 3997 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 87926 
n_nop = 82518 
Read = 3276 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 581 
n_pre = 565 
n_ref = 0 
n_req = 4431 
total_req = 4705 

Dual Bus Interface Util: 
issued_total_row = 1146 
issued_total_col = 4705 
Row_Bus_Util =  0.013034 
CoL_Bus_Util = 0.053511 
Either_Row_CoL_Bus_Util = 0.061506 
Issued_on_Two_Bus_Simul_Util = 0.005038 
issued_two_Eff = 0.081916 
queue_avg = 1.771501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7715
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82313 n_act=610 n_pre=594 n_ref_event=0 n_req=4555 n_rd=3331 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05518
n_activity=14765 dram_eff=0.3286
bk0: 290a 83241i bk1: 275a 83159i bk2: 223a 86010i bk3: 220a 86408i bk4: 288a 85696i bk5: 293a 85362i bk6: 222a 86087i bk7: 226a 85897i bk8: 204a 84750i bk9: 220a 84402i bk10: 170a 86802i bk11: 149a 86946i bk12: 151a 84187i bk13: 148a 84321i bk14: 125a 86803i bk15: 127a 86945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866081
Row_Buffer_Locality_read = 0.850796
Row_Buffer_Locality_write = 0.907680
Bank_Level_Parallism = 3.945122
Bank_Level_Parallism_Col = 3.590579
Bank_Level_Parallism_Ready = 1.906224
write_to_read_ratio_blp_rw_average = 0.358545
GrpLevelPara = 2.079250 

BW Util details:
bwutil = 0.055183 
total_CMD = 87926 
util_bw = 4852 
Wasted_Col = 4799 
Wasted_Row = 1592 
Idle = 76683 

BW Util Bottlenecks: 
RCDc_limit = 3644 
RCDWRc_limit = 614 
WTRc_limit = 2634 
RTWc_limit = 3890 
CCDLc_limit = 1893 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 3537 

Commands details: 
total_CMD = 87926 
n_nop = 82313 
Read = 3331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 4555 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 4852 
Row_Bus_Util =  0.013693 
CoL_Bus_Util = 0.055183 
Either_Row_CoL_Bus_Util = 0.063838 
Issued_on_Two_Bus_Simul_Util = 0.005038 
issued_two_Eff = 0.078924 
queue_avg = 1.889794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88979
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82310 n_act=628 n_pre=612 n_ref_event=0 n_req=4524 n_rd=3360 n_rd_L2_A=0 n_write=0 n_wr_bk=1451 bw_util=0.05472
n_activity=14744 dram_eff=0.3263
bk0: 287a 82662i bk1: 269a 83412i bk2: 225a 85979i bk3: 235a 85892i bk4: 292a 85282i bk5: 289a 85260i bk6: 219a 86007i bk7: 229a 85894i bk8: 228a 84488i bk9: 216a 84302i bk10: 151a 86939i bk11: 154a 87141i bk12: 155a 84228i bk13: 153a 84262i bk14: 132a 86388i bk15: 126a 86815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861185
Row_Buffer_Locality_read = 0.844643
Row_Buffer_Locality_write = 0.908935
Bank_Level_Parallism = 3.985309
Bank_Level_Parallism_Col = 3.670565
Bank_Level_Parallism_Ready = 1.935980
write_to_read_ratio_blp_rw_average = 0.346832
GrpLevelPara = 2.110188 

BW Util details:
bwutil = 0.054716 
total_CMD = 87926 
util_bw = 4811 
Wasted_Col = 5102 
Wasted_Row = 1727 
Idle = 76286 

BW Util Bottlenecks: 
RCDc_limit = 3992 
RCDWRc_limit = 536 
WTRc_limit = 3059 
RTWc_limit = 4297 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1281 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 4023 

Commands details: 
total_CMD = 87926 
n_nop = 82310 
Read = 3360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1451 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 4524 
total_req = 4811 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 4811 
Row_Bus_Util =  0.014103 
CoL_Bus_Util = 0.054716 
Either_Row_CoL_Bus_Util = 0.063872 
Issued_on_Two_Bus_Simul_Util = 0.004947 
issued_two_Eff = 0.077457 
queue_avg = 1.988775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98877
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82449 n_act=595 n_pre=579 n_ref_event=0 n_req=4458 n_rd=3319 n_rd_L2_A=0 n_write=0 n_wr_bk=1441 bw_util=0.05414
n_activity=13714 dram_eff=0.3471
bk0: 284a 83287i bk1: 282a 83643i bk2: 216a 86119i bk3: 214a 86213i bk4: 299a 85224i bk5: 272a 85582i bk6: 218a 86308i bk7: 230a 85661i bk8: 212a 84648i bk9: 200a 84642i bk10: 158a 86970i bk11: 164a 86748i bk12: 153a 84548i bk13: 160a 83980i bk14: 130a 87076i bk15: 127a 87044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866532
Row_Buffer_Locality_read = 0.850557
Row_Buffer_Locality_write = 0.913082
Bank_Level_Parallism = 4.025215
Bank_Level_Parallism_Col = 3.654077
Bank_Level_Parallism_Ready = 1.930462
write_to_read_ratio_blp_rw_average = 0.344372
GrpLevelPara = 2.123895 

BW Util details:
bwutil = 0.054136 
total_CMD = 87926 
util_bw = 4760 
Wasted_Col = 4554 
Wasted_Row = 1513 
Idle = 77099 

BW Util Bottlenecks: 
RCDc_limit = 3575 
RCDWRc_limit = 498 
WTRc_limit = 2337 
RTWc_limit = 3940 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1137 
WTRc_limit_alone = 1965 
RTWc_limit_alone = 3639 

Commands details: 
total_CMD = 87926 
n_nop = 82449 
Read = 3319 
Write = 0 
L2_Alloc = 0 
L2_WB = 1441 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4458 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4760 
Row_Bus_Util =  0.013352 
CoL_Bus_Util = 0.054136 
Either_Row_CoL_Bus_Util = 0.062291 
Issued_on_Two_Bus_Simul_Util = 0.005198 
issued_two_Eff = 0.083440 
queue_avg = 1.901554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90155
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82416 n_act=568 n_pre=552 n_ref_event=0 n_req=4512 n_rd=3335 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.055
n_activity=14028 dram_eff=0.3447
bk0: 291a 83838i bk1: 284a 83688i bk2: 230a 86059i bk3: 225a 86033i bk4: 291a 85433i bk5: 283a 85423i bk6: 214a 85862i bk7: 220a 85960i bk8: 204a 84482i bk9: 216a 84852i bk10: 159a 86973i bk11: 160a 87156i bk12: 152a 84524i bk13: 147a 84057i bk14: 131a 86738i bk15: 128a 86756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874114
Row_Buffer_Locality_read = 0.854873
Row_Buffer_Locality_write = 0.928632
Bank_Level_Parallism = 4.031328
Bank_Level_Parallism_Col = 3.727550
Bank_Level_Parallism_Ready = 1.895161
write_to_read_ratio_blp_rw_average = 0.334534
GrpLevelPara = 2.210154 

BW Util details:
bwutil = 0.055001 
total_CMD = 87926 
util_bw = 4836 
Wasted_Col = 4508 
Wasted_Row = 1445 
Idle = 77137 

BW Util Bottlenecks: 
RCDc_limit = 3499 
RCDWRc_limit = 410 
WTRc_limit = 3212 
RTWc_limit = 3682 
CCDLc_limit = 2013 
rwq = 0 
CCDLc_limit_alone = 1142 
WTRc_limit_alone = 2667 
RTWc_limit_alone = 3356 

Commands details: 
total_CMD = 87926 
n_nop = 82416 
Read = 3335 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 568 
n_pre = 552 
n_ref = 0 
n_req = 4512 
total_req = 4836 

Dual Bus Interface Util: 
issued_total_row = 1120 
issued_total_col = 4836 
Row_Bus_Util =  0.012738 
CoL_Bus_Util = 0.055001 
Either_Row_CoL_Bus_Util = 0.062666 
Issued_on_Two_Bus_Simul_Util = 0.005072 
issued_two_Eff = 0.080944 
queue_avg = 1.900587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90059
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82282 n_act=597 n_pre=581 n_ref_event=0 n_req=4591 n_rd=3349 n_rd_L2_A=0 n_write=0 n_wr_bk=1577 bw_util=0.05602
n_activity=14966 dram_eff=0.3291
bk0: 283a 83186i bk1: 276a 83045i bk2: 226a 86161i bk3: 227a 86169i bk4: 303a 85578i bk5: 287a 85761i bk6: 227a 86071i bk7: 214a 85483i bk8: 220a 84172i bk9: 212a 84800i bk10: 158a 86600i bk11: 150a 86993i bk12: 157a 84369i bk13: 145a 84673i bk14: 134a 86942i bk15: 130a 86981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869963
Row_Buffer_Locality_read = 0.855479
Row_Buffer_Locality_write = 0.909018
Bank_Level_Parallism = 3.905662
Bank_Level_Parallism_Col = 3.584898
Bank_Level_Parallism_Ready = 1.951888
write_to_read_ratio_blp_rw_average = 0.360356
GrpLevelPara = 2.134543 

BW Util details:
bwutil = 0.056024 
total_CMD = 87926 
util_bw = 4926 
Wasted_Col = 4828 
Wasted_Row = 1620 
Idle = 76552 

BW Util Bottlenecks: 
RCDc_limit = 3456 
RCDWRc_limit = 602 
WTRc_limit = 2749 
RTWc_limit = 4130 
CCDLc_limit = 1676 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 2460 
RTWc_limit_alone = 3853 

Commands details: 
total_CMD = 87926 
n_nop = 82282 
Read = 3349 
Write = 0 
L2_Alloc = 0 
L2_WB = 1577 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 4591 
total_req = 4926 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 4926 
Row_Bus_Util =  0.013398 
CoL_Bus_Util = 0.056024 
Either_Row_CoL_Bus_Util = 0.064190 
Issued_on_Two_Bus_Simul_Util = 0.005232 
issued_two_Eff = 0.081502 
queue_avg = 1.863487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86349
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82310 n_act=587 n_pre=571 n_ref_event=0 n_req=4581 n_rd=3349 n_rd_L2_A=0 n_write=0 n_wr_bk=1554 bw_util=0.05576
n_activity=14706 dram_eff=0.3334
bk0: 275a 83173i bk1: 298a 83136i bk2: 225a 85837i bk3: 231a 85817i bk4: 273a 85115i bk5: 286a 85671i bk6: 229a 85667i bk7: 222a 85282i bk8: 216a 84741i bk9: 220a 84736i bk10: 157a 86762i bk11: 156a 87101i bk12: 154a 84223i bk13: 148a 83748i bk14: 130a 86500i bk15: 129a 87022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871862
Row_Buffer_Locality_read = 0.851896
Row_Buffer_Locality_write = 0.926136
Bank_Level_Parallism = 4.171057
Bank_Level_Parallism_Col = 3.884401
Bank_Level_Parallism_Ready = 1.868652
write_to_read_ratio_blp_rw_average = 0.314011
GrpLevelPara = 2.218891 

BW Util details:
bwutil = 0.055763 
total_CMD = 87926 
util_bw = 4903 
Wasted_Col = 4758 
Wasted_Row = 1575 
Idle = 76690 

BW Util Bottlenecks: 
RCDc_limit = 3777 
RCDWRc_limit = 470 
WTRc_limit = 4062 
RTWc_limit = 3501 
CCDLc_limit = 2217 
rwq = 0 
CCDLc_limit_alone = 1494 
WTRc_limit_alone = 3489 
RTWc_limit_alone = 3351 

Commands details: 
total_CMD = 87926 
n_nop = 82310 
Read = 3349 
Write = 0 
L2_Alloc = 0 
L2_WB = 1554 
n_act = 587 
n_pre = 571 
n_ref = 0 
n_req = 4581 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1158 
issued_total_col = 4903 
Row_Bus_Util =  0.013170 
CoL_Bus_Util = 0.055763 
Either_Row_CoL_Bus_Util = 0.063872 
Issued_on_Two_Bus_Simul_Util = 0.005061 
issued_two_Eff = 0.079238 
queue_avg = 2.270091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27009
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82299 n_act=604 n_pre=588 n_ref_event=0 n_req=4593 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.05549
n_activity=13920 dram_eff=0.3505
bk0: 292a 82862i bk1: 283a 83191i bk2: 215a 86168i bk3: 225a 85752i bk4: 304a 85618i bk5: 285a 85516i bk6: 224a 85937i bk7: 222a 85853i bk8: 232a 84615i bk9: 212a 84282i bk10: 149a 86701i bk11: 160a 86577i bk12: 148a 83874i bk13: 164a 84037i bk14: 121a 86689i bk15: 131a 86564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868496
Row_Buffer_Locality_read = 0.851797
Row_Buffer_Locality_write = 0.914356
Bank_Level_Parallism = 4.323039
Bank_Level_Parallism_Col = 3.974906
Bank_Level_Parallism_Ready = 1.961058
write_to_read_ratio_blp_rw_average = 0.343046
GrpLevelPara = 2.262789 

BW Util details:
bwutil = 0.055490 
total_CMD = 87926 
util_bw = 4879 
Wasted_Col = 4545 
Wasted_Row = 1488 
Idle = 77014 

BW Util Bottlenecks: 
RCDc_limit = 3680 
RCDWRc_limit = 516 
WTRc_limit = 3702 
RTWc_limit = 4102 
CCDLc_limit = 2200 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 3226 
RTWc_limit_alone = 3778 

Commands details: 
total_CMD = 87926 
n_nop = 82299 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4593 
total_req = 4879 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4879 
Row_Bus_Util =  0.013557 
CoL_Bus_Util = 0.055490 
Either_Row_CoL_Bus_Util = 0.063997 
Issued_on_Two_Bus_Simul_Util = 0.005050 
issued_two_Eff = 0.078905 
queue_avg = 2.164877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16488
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82279 n_act=580 n_pre=564 n_ref_event=0 n_req=4611 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1569 bw_util=0.05614
n_activity=14187 dram_eff=0.3479
bk0: 298a 83895i bk1: 294a 83605i bk2: 223a 86068i bk3: 221a 86073i bk4: 286a 85561i bk5: 297a 85287i bk6: 218a 85690i bk7: 220a 85457i bk8: 216a 84844i bk9: 216a 84491i bk10: 147a 86862i bk11: 162a 86876i bk12: 156a 84236i bk13: 154a 84021i bk14: 124a 86799i bk15: 135a 86921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874214
Row_Buffer_Locality_read = 0.860707
Row_Buffer_Locality_write = 0.910772
Bank_Level_Parallism = 4.120936
Bank_Level_Parallism_Col = 3.782904
Bank_Level_Parallism_Ready = 1.912885
write_to_read_ratio_blp_rw_average = 0.331760
GrpLevelPara = 2.256656 

BW Util details:
bwutil = 0.056138 
total_CMD = 87926 
util_bw = 4936 
Wasted_Col = 4487 
Wasted_Row = 1434 
Idle = 77069 

BW Util Bottlenecks: 
RCDc_limit = 3398 
RCDWRc_limit = 561 
WTRc_limit = 3226 
RTWc_limit = 3430 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1203 
WTRc_limit_alone = 2741 
RTWc_limit_alone = 3172 

Commands details: 
total_CMD = 87926 
n_nop = 82279 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1569 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 4611 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 4936 
Row_Bus_Util =  0.013011 
CoL_Bus_Util = 0.056138 
Either_Row_CoL_Bus_Util = 0.064224 
Issued_on_Two_Bus_Simul_Util = 0.004925 
issued_two_Eff = 0.076678 
queue_avg = 1.928895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92889
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82307 n_act=608 n_pre=592 n_ref_event=0 n_req=4588 n_rd=3385 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05576
n_activity=14276 dram_eff=0.3434
bk0: 311a 83283i bk1: 292a 83556i bk2: 221a 86127i bk3: 218a 85907i bk4: 290a 85279i bk5: 305a 85338i bk6: 223a 85889i bk7: 216a 85725i bk8: 224a 84319i bk9: 220a 84576i bk10: 154a 86805i bk11: 152a 86689i bk12: 155a 83864i bk13: 154a 84466i bk14: 120a 86855i bk15: 130a 86761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867480
Row_Buffer_Locality_read = 0.853176
Row_Buffer_Locality_write = 0.907731
Bank_Level_Parallism = 4.189682
Bank_Level_Parallism_Col = 3.812701
Bank_Level_Parallism_Ready = 1.993269
write_to_read_ratio_blp_rw_average = 0.348308
GrpLevelPara = 2.201160 

BW Util details:
bwutil = 0.055763 
total_CMD = 87926 
util_bw = 4903 
Wasted_Col = 4547 
Wasted_Row = 1521 
Idle = 76955 

BW Util Bottlenecks: 
RCDc_limit = 3550 
RCDWRc_limit = 555 
WTRc_limit = 3228 
RTWc_limit = 4003 
CCDLc_limit = 2084 
rwq = 0 
CCDLc_limit_alone = 1280 
WTRc_limit_alone = 2707 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 87926 
n_nop = 82307 
Read = 3385 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4588 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4903 
Row_Bus_Util =  0.013648 
CoL_Bus_Util = 0.055763 
Either_Row_CoL_Bus_Util = 0.063906 
Issued_on_Two_Bus_Simul_Util = 0.005505 
issued_two_Eff = 0.086136 
queue_avg = 2.062314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06231
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82401 n_act=591 n_pre=575 n_ref_event=0 n_req=4532 n_rd=3381 n_rd_L2_A=0 n_write=0 n_wr_bk=1426 bw_util=0.05467
n_activity=13862 dram_eff=0.3468
bk0: 293a 83063i bk1: 288a 83315i bk2: 227a 85820i bk3: 228a 85840i bk4: 286a 85562i bk5: 294a 85741i bk6: 219a 86029i bk7: 230a 85615i bk8: 216a 84539i bk9: 216a 84604i bk10: 152a 86949i bk11: 161a 87027i bk12: 156a 84320i bk13: 154a 84687i bk14: 127a 86756i bk15: 134a 87094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869594
Row_Buffer_Locality_read = 0.858030
Row_Buffer_Locality_write = 0.903562
Bank_Level_Parallism = 4.053977
Bank_Level_Parallism_Col = 3.677312
Bank_Level_Parallism_Ready = 1.967547
write_to_read_ratio_blp_rw_average = 0.362100
GrpLevelPara = 2.127746 

BW Util details:
bwutil = 0.054671 
total_CMD = 87926 
util_bw = 4807 
Wasted_Col = 4671 
Wasted_Row = 1471 
Idle = 76977 

BW Util Bottlenecks: 
RCDc_limit = 3508 
RCDWRc_limit = 573 
WTRc_limit = 2575 
RTWc_limit = 4208 
CCDLc_limit = 1741 
rwq = 0 
CCDLc_limit_alone = 1096 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 87926 
n_nop = 82401 
Read = 3381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1426 
n_act = 591 
n_pre = 575 
n_ref = 0 
n_req = 4532 
total_req = 4807 

Dual Bus Interface Util: 
issued_total_row = 1166 
issued_total_col = 4807 
Row_Bus_Util =  0.013261 
CoL_Bus_Util = 0.054671 
Either_Row_CoL_Bus_Util = 0.062837 
Issued_on_Two_Bus_Simul_Util = 0.005095 
issued_two_Eff = 0.081086 
queue_avg = 1.890033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89003
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82257 n_act=592 n_pre=576 n_ref_event=0 n_req=4619 n_rd=3380 n_rd_L2_A=0 n_write=0 n_wr_bk=1571 bw_util=0.05631
n_activity=14410 dram_eff=0.3436
bk0: 296a 83165i bk1: 285a 83292i bk2: 221a 85937i bk3: 226a 85876i bk4: 301a 85701i bk5: 290a 85560i bk6: 219a 85815i bk7: 218a 85993i bk8: 220a 84558i bk9: 212a 84596i bk10: 163a 86818i bk11: 157a 87066i bk12: 160a 83950i bk13: 155a 83938i bk14: 126a 86845i bk15: 131a 86871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871834
Row_Buffer_Locality_read = 0.856213
Row_Buffer_Locality_write = 0.914447
Bank_Level_Parallism = 4.049354
Bank_Level_Parallism_Col = 3.705537
Bank_Level_Parallism_Ready = 1.948091
write_to_read_ratio_blp_rw_average = 0.362113
GrpLevelPara = 2.142093 

BW Util details:
bwutil = 0.056309 
total_CMD = 87926 
util_bw = 4951 
Wasted_Col = 4735 
Wasted_Row = 1539 
Idle = 76701 

BW Util Bottlenecks: 
RCDc_limit = 3452 
RCDWRc_limit = 560 
WTRc_limit = 2753 
RTWc_limit = 3843 
CCDLc_limit = 1885 
rwq = 0 
CCDLc_limit_alone = 1136 
WTRc_limit_alone = 2276 
RTWc_limit_alone = 3571 

Commands details: 
total_CMD = 87926 
n_nop = 82257 
Read = 3380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1571 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4619 
total_req = 4951 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4951 
Row_Bus_Util =  0.013284 
CoL_Bus_Util = 0.056309 
Either_Row_CoL_Bus_Util = 0.064475 
Issued_on_Two_Bus_Simul_Util = 0.005118 
issued_two_Eff = 0.079379 
queue_avg = 1.966495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96649
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82335 n_act=603 n_pre=587 n_ref_event=0 n_req=4570 n_rd=3363 n_rd_L2_A=0 n_write=0 n_wr_bk=1470 bw_util=0.05497
n_activity=14267 dram_eff=0.3388
bk0: 275a 83002i bk1: 299a 83479i bk2: 224a 86415i bk3: 221a 86210i bk4: 289a 85712i bk5: 281a 85285i bk6: 223a 85903i bk7: 231a 85846i bk8: 216a 84404i bk9: 216a 84602i bk10: 152a 86925i bk11: 156a 86939i bk12: 160a 84139i bk13: 157a 84266i bk14: 129a 86684i bk15: 134a 86991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868053
Row_Buffer_Locality_read = 0.852513
Row_Buffer_Locality_write = 0.911350
Bank_Level_Parallism = 4.018024
Bank_Level_Parallism_Col = 3.690897
Bank_Level_Parallism_Ready = 1.914339
write_to_read_ratio_blp_rw_average = 0.334887
GrpLevelPara = 2.158815 

BW Util details:
bwutil = 0.054967 
total_CMD = 87926 
util_bw = 4833 
Wasted_Col = 4705 
Wasted_Row = 1558 
Idle = 76830 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 518 
WTRc_limit = 2898 
RTWc_limit = 4132 
CCDLc_limit = 1913 
rwq = 0 
CCDLc_limit_alone = 1172 
WTRc_limit_alone = 2494 
RTWc_limit_alone = 3795 

Commands details: 
total_CMD = 87926 
n_nop = 82335 
Read = 3363 
Write = 0 
L2_Alloc = 0 
L2_WB = 1470 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4570 
total_req = 4833 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4833 
Row_Bus_Util =  0.013534 
CoL_Bus_Util = 0.054967 
Either_Row_CoL_Bus_Util = 0.063588 
Issued_on_Two_Bus_Simul_Util = 0.004913 
issued_two_Eff = 0.077267 
queue_avg = 1.986398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9864
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82271 n_act=588 n_pre=572 n_ref_event=0 n_req=4632 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.0561
n_activity=14125 dram_eff=0.3492
bk0: 303a 83204i bk1: 289a 82792i bk2: 230a 86200i bk3: 233a 85976i bk4: 284a 85575i bk5: 289a 85336i bk6: 220a 85913i bk7: 217a 85362i bk8: 212a 84392i bk9: 208a 84386i bk10: 163a 86782i bk11: 159a 86862i bk12: 151a 83841i bk13: 163a 83351i bk14: 130a 86669i bk15: 123a 86918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873057
Row_Buffer_Locality_read = 0.855365
Row_Buffer_Locality_write = 0.920509
Bank_Level_Parallism = 4.379825
Bank_Level_Parallism_Col = 4.022168
Bank_Level_Parallism_Ready = 2.129536
write_to_read_ratio_blp_rw_average = 0.352051
GrpLevelPara = 2.223695 

BW Util details:
bwutil = 0.056104 
total_CMD = 87926 
util_bw = 4933 
Wasted_Col = 4633 
Wasted_Row = 1368 
Idle = 76992 

BW Util Bottlenecks: 
RCDc_limit = 3545 
RCDWRc_limit = 523 
WTRc_limit = 3364 
RTWc_limit = 4498 
CCDLc_limit = 2132 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 2797 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 87926 
n_nop = 82271 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 4632 
total_req = 4933 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 4933 
Row_Bus_Util =  0.013193 
CoL_Bus_Util = 0.056104 
Either_Row_CoL_Bus_Util = 0.064315 
Issued_on_Two_Bus_Simul_Util = 0.004981 
issued_two_Eff = 0.077454 
queue_avg = 2.345097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3451
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82399 n_act=588 n_pre=572 n_ref_event=0 n_req=4489 n_rd=3329 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.05455
n_activity=14411 dram_eff=0.3328
bk0: 281a 83356i bk1: 291a 83678i bk2: 223a 85975i bk3: 224a 85869i bk4: 302a 85136i bk5: 281a 85105i bk6: 221a 85928i bk7: 223a 86188i bk8: 224a 84543i bk9: 208a 84997i bk10: 148a 86599i bk11: 156a 86681i bk12: 150a 84287i bk13: 149a 84646i bk14: 121a 86334i bk15: 127a 86790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869013
Row_Buffer_Locality_read = 0.852508
Row_Buffer_Locality_write = 0.916379
Bank_Level_Parallism = 4.024668
Bank_Level_Parallism_Col = 3.758738
Bank_Level_Parallism_Ready = 1.886155
write_to_read_ratio_blp_rw_average = 0.316204
GrpLevelPara = 2.191709 

BW Util details:
bwutil = 0.054546 
total_CMD = 87926 
util_bw = 4796 
Wasted_Col = 4750 
Wasted_Row = 1683 
Idle = 76697 

BW Util Bottlenecks: 
RCDc_limit = 3637 
RCDWRc_limit = 491 
WTRc_limit = 4101 
RTWc_limit = 3457 
CCDLc_limit = 2209 
rwq = 0 
CCDLc_limit_alone = 1439 
WTRc_limit_alone = 3551 
RTWc_limit_alone = 3237 

Commands details: 
total_CMD = 87926 
n_nop = 82399 
Read = 3329 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 4489 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 4796 
Row_Bus_Util =  0.013193 
CoL_Bus_Util = 0.054546 
Either_Row_CoL_Bus_Util = 0.062860 
Issued_on_Two_Bus_Simul_Util = 0.004879 
issued_two_Eff = 0.077619 
queue_avg = 2.016935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01693
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82458 n_act=603 n_pre=587 n_ref_event=0 n_req=4428 n_rd=3303 n_rd_L2_A=0 n_write=0 n_wr_bk=1428 bw_util=0.05381
n_activity=13849 dram_eff=0.3416
bk0: 292a 83685i bk1: 280a 83683i bk2: 222a 86220i bk3: 222a 85870i bk4: 281a 85633i bk5: 285a 85066i bk6: 226a 85964i bk7: 221a 85711i bk8: 208a 84914i bk9: 212a 84468i bk10: 155a 87085i bk11: 146a 86930i bk12: 145a 84399i bk13: 154a 84347i bk14: 128a 86916i bk15: 126a 86965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863821
Row_Buffer_Locality_read = 0.848017
Row_Buffer_Locality_write = 0.910222
Bank_Level_Parallism = 3.994476
Bank_Level_Parallism_Col = 3.596954
Bank_Level_Parallism_Ready = 1.864088
write_to_read_ratio_blp_rw_average = 0.359937
GrpLevelPara = 2.141515 

BW Util details:
bwutil = 0.053807 
total_CMD = 87926 
util_bw = 4731 
Wasted_Col = 4678 
Wasted_Row = 1453 
Idle = 77064 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 521 
WTRc_limit = 2535 
RTWc_limit = 4084 
CCDLc_limit = 1788 
rwq = 0 
CCDLc_limit_alone = 1239 
WTRc_limit_alone = 2259 
RTWc_limit_alone = 3811 

Commands details: 
total_CMD = 87926 
n_nop = 82458 
Read = 3303 
Write = 0 
L2_Alloc = 0 
L2_WB = 1428 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4428 
total_req = 4731 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4731 
Row_Bus_Util =  0.013534 
CoL_Bus_Util = 0.053807 
Either_Row_CoL_Bus_Util = 0.062189 
Issued_on_Two_Bus_Simul_Util = 0.005152 
issued_two_Eff = 0.082846 
queue_avg = 1.793224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79322
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87926 n_nop=82347 n_act=600 n_pre=584 n_ref_event=0 n_req=4593 n_rd=3373 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05566
n_activity=14309 dram_eff=0.342
bk0: 287a 83414i bk1: 292a 83249i bk2: 223a 86233i bk3: 221a 86080i bk4: 298a 85565i bk5: 295a 85712i bk6: 220a 86173i bk7: 224a 85851i bk8: 220a 84623i bk9: 216a 84763i bk10: 159a 86406i bk11: 156a 87134i bk12: 158a 84213i bk13: 156a 84968i bk14: 127a 87152i bk15: 121a 87122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869366
Row_Buffer_Locality_read = 0.853839
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 3.880457
Bank_Level_Parallism_Col = 3.470281
Bank_Level_Parallism_Ready = 1.745607
write_to_read_ratio_blp_rw_average = 0.352756
GrpLevelPara = 2.110874 

BW Util details:
bwutil = 0.055660 
total_CMD = 87926 
util_bw = 4894 
Wasted_Col = 4616 
Wasted_Row = 1507 
Idle = 76909 

BW Util Bottlenecks: 
RCDc_limit = 3444 
RCDWRc_limit = 517 
WTRc_limit = 2544 
RTWc_limit = 3773 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 3557 

Commands details: 
total_CMD = 87926 
n_nop = 82347 
Read = 3373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4593 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4894 
Row_Bus_Util =  0.013466 
CoL_Bus_Util = 0.055660 
Either_Row_CoL_Bus_Util = 0.063451 
Issued_on_Two_Bus_Simul_Util = 0.005675 
issued_two_Eff = 0.089443 
queue_avg = 1.914633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8311, Miss = 2873, Miss_rate = 0.346, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8379, Miss = 2933, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8398, Miss = 2919, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8501, Miss = 2992, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8386, Miss = 2899, Miss_rate = 0.346, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8386, Miss = 2909, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8248, Miss = 2824, Miss_rate = 0.342, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8334, Miss = 3023, Miss_rate = 0.363, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8360, Miss = 2865, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8464, Miss = 3007, Miss_rate = 0.355, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8401, Miss = 2896, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8392, Miss = 2908, Miss_rate = 0.347, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 8419, Miss = 3006, Miss_rate = 0.357, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8313, Miss = 2917, Miss_rate = 0.351, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 8401, Miss = 2926, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8392, Miss = 2958, Miss_rate = 0.352, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 8441, Miss = 2938, Miss_rate = 0.348, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8353, Miss = 2945, Miss_rate = 0.353, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 8522, Miss = 2925, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8381, Miss = 2836, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8333, Miss = 2868, Miss_rate = 0.344, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8377, Miss = 2971, Miss_rate = 0.355, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8498, Miss = 2975, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8604, Miss = 2969, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8357, Miss = 2843, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8259, Miss = 2872, Miss_rate = 0.348, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8378, Miss = 2890, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8272, Miss = 2922, Miss_rate = 0.353, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8338, Miss = 2941, Miss_rate = 0.353, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8367, Miss = 2869, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8226, Miss = 2787, Miss_rate = 0.339, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8289, Miss = 2863, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[32]: Access = 8407, Miss = 2860, Miss_rate = 0.340, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 8418, Miss = 2957, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 8363, Miss = 2851, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8354, Miss = 2920, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8241, Miss = 2847, Miss_rate = 0.345, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8362, Miss = 2852, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8391, Miss = 2862, Miss_rate = 0.341, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8425, Miss = 2946, Miss_rate = 0.350, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8481, Miss = 3017, Miss_rate = 0.356, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8397, Miss = 2857, Miss_rate = 0.340, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8382, Miss = 2946, Miss_rate = 0.351, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 8493, Miss = 2942, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8484, Miss = 2970, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8373, Miss = 2892, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8414, Miss = 2930, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8366, Miss = 2953, Miss_rate = 0.353, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8487, Miss = 2987, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 8270, Miss = 2899, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8331, Miss = 2880, Miss_rate = 0.346, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8443, Miss = 2892, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8508, Miss = 2972, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 8486, Miss = 2949, Miss_rate = 0.348, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8275, Miss = 2848, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 8386, Miss = 2946, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8427, Miss = 2982, Miss_rate = 0.354, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 8518, Miss = 2908, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8265, Miss = 2891, Miss_rate = 0.350, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8266, Miss = 2838, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8443, Miss = 2898, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8401, Miss = 2805, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8355, Miss = 2905, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8349, Miss = 2901, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 536641
L2_total_cache_misses = 186372
L2_total_cache_miss_rate = 0.3473
L2_total_cache_pending_hits = 291
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 346747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 290
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 454518
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=454518
icnt_total_pkts_simt_to_mem=536641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 526949
Req_Network_cycles = 149681
Req_Network_injected_packets_per_cycle =       3.5205 
Req_Network_conflicts_per_cycle =       1.4108
Req_Network_conflicts_per_cycle_util =       6.7464
Req_Bank_Level_Parallism =      16.8354
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7266
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6604

Reply_Network_injected_packets_num = 454518
Reply_Network_cycles = 149681
Reply_Network_injected_packets_per_cycle =        3.0366
Reply_Network_conflicts_per_cycle =        1.3192
Reply_Network_conflicts_per_cycle_util =       6.3456
Reply_Bank_Level_Parallism =      14.6063
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2561
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0380
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 44 sec (164 sec)
gpgpu_simulation_rate = 117781 (inst/sec)
gpgpu_simulation_rate = 912 (cycle/sec)
gpgpu_silicon_slowdown = 1586622x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-17.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 17
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-17.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 17
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 7879
gpu_sim_insn = 695356
gpu_ipc =      88.2543
gpu_tot_sim_cycle = 157560
gpu_tot_sim_insn = 20011480
gpu_tot_ipc =     127.0086
gpu_tot_issued_cta = 2176
gpu_occupancy = 13.4476% 
gpu_tot_occupancy = 24.5326% 
max_total_param_size = 0
gpu_stall_dramfull = 42537
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7795
partiton_level_parallism_total  =       3.3834
partiton_level_parallism_util =       4.5768
partiton_level_parallism_util_total  =      16.3314
L2_BW  =      36.0958 GB/Sec
L2_BW_total  =     135.3795 GB/Sec
gpu_total_sim_rate=117026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16484, Miss = 8007, Miss_rate = 0.486, Pending_hits = 97, Reservation_fails = 529
	L1D_cache_core[1]: Access = 16183, Miss = 7815, Miss_rate = 0.483, Pending_hits = 78, Reservation_fails = 437
	L1D_cache_core[2]: Access = 14241, Miss = 6920, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 396
	L1D_cache_core[3]: Access = 14394, Miss = 7058, Miss_rate = 0.490, Pending_hits = 76, Reservation_fails = 253
	L1D_cache_core[4]: Access = 15062, Miss = 7277, Miss_rate = 0.483, Pending_hits = 103, Reservation_fails = 471
	L1D_cache_core[5]: Access = 14778, Miss = 7122, Miss_rate = 0.482, Pending_hits = 77, Reservation_fails = 289
	L1D_cache_core[6]: Access = 14950, Miss = 7303, Miss_rate = 0.488, Pending_hits = 88, Reservation_fails = 427
	L1D_cache_core[7]: Access = 14993, Miss = 7322, Miss_rate = 0.488, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[8]: Access = 15187, Miss = 7431, Miss_rate = 0.489, Pending_hits = 64, Reservation_fails = 252
	L1D_cache_core[9]: Access = 15003, Miss = 7315, Miss_rate = 0.488, Pending_hits = 75, Reservation_fails = 389
	L1D_cache_core[10]: Access = 15324, Miss = 7476, Miss_rate = 0.488, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[11]: Access = 15950, Miss = 7840, Miss_rate = 0.492, Pending_hits = 96, Reservation_fails = 432
	L1D_cache_core[12]: Access = 14834, Miss = 7203, Miss_rate = 0.486, Pending_hits = 92, Reservation_fails = 445
	L1D_cache_core[13]: Access = 14430, Miss = 7009, Miss_rate = 0.486, Pending_hits = 92, Reservation_fails = 359
	L1D_cache_core[14]: Access = 14950, Miss = 7203, Miss_rate = 0.482, Pending_hits = 73, Reservation_fails = 324
	L1D_cache_core[15]: Access = 14693, Miss = 7111, Miss_rate = 0.484, Pending_hits = 69, Reservation_fails = 334
	L1D_cache_core[16]: Access = 19550, Miss = 9149, Miss_rate = 0.468, Pending_hits = 168, Reservation_fails = 811
	L1D_cache_core[17]: Access = 20112, Miss = 9508, Miss_rate = 0.473, Pending_hits = 206, Reservation_fails = 978
	L1D_cache_core[18]: Access = 20585, Miss = 9780, Miss_rate = 0.475, Pending_hits = 194, Reservation_fails = 852
	L1D_cache_core[19]: Access = 19873, Miss = 9457, Miss_rate = 0.476, Pending_hits = 178, Reservation_fails = 789
	L1D_cache_core[20]: Access = 19420, Miss = 9165, Miss_rate = 0.472, Pending_hits = 190, Reservation_fails = 693
	L1D_cache_core[21]: Access = 20950, Miss = 9952, Miss_rate = 0.475, Pending_hits = 219, Reservation_fails = 988
	L1D_cache_core[22]: Access = 19707, Miss = 9248, Miss_rate = 0.469, Pending_hits = 165, Reservation_fails = 861
	L1D_cache_core[23]: Access = 19554, Miss = 9317, Miss_rate = 0.476, Pending_hits = 189, Reservation_fails = 797
	L1D_cache_core[24]: Access = 19390, Miss = 9107, Miss_rate = 0.470, Pending_hits = 164, Reservation_fails = 672
	L1D_cache_core[25]: Access = 20387, Miss = 9632, Miss_rate = 0.472, Pending_hits = 211, Reservation_fails = 781
	L1D_cache_core[26]: Access = 19811, Miss = 9378, Miss_rate = 0.473, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[27]: Access = 20218, Miss = 9615, Miss_rate = 0.476, Pending_hits = 165, Reservation_fails = 787
	L1D_cache_core[28]: Access = 19309, Miss = 9125, Miss_rate = 0.473, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[29]: Access = 20362, Miss = 9617, Miss_rate = 0.472, Pending_hits = 215, Reservation_fails = 752
	L1D_cache_core[30]: Access = 20595, Miss = 9624, Miss_rate = 0.467, Pending_hits = 190, Reservation_fails = 660
	L1D_cache_core[31]: Access = 19706, Miss = 9383, Miss_rate = 0.476, Pending_hits = 187, Reservation_fails = 883
	L1D_cache_core[32]: Access = 21354, Miss = 10068, Miss_rate = 0.471, Pending_hits = 240, Reservation_fails = 1042
	L1D_cache_core[33]: Access = 20575, Miss = 9712, Miss_rate = 0.472, Pending_hits = 224, Reservation_fails = 945
	L1D_cache_core[34]: Access = 20241, Miss = 9547, Miss_rate = 0.472, Pending_hits = 236, Reservation_fails = 892
	L1D_cache_core[35]: Access = 21126, Miss = 9776, Miss_rate = 0.463, Pending_hits = 201, Reservation_fails = 986
	L1D_cache_core[36]: Access = 21272, Miss = 9811, Miss_rate = 0.461, Pending_hits = 244, Reservation_fails = 1425
	L1D_cache_core[37]: Access = 21165, Miss = 10008, Miss_rate = 0.473, Pending_hits = 202, Reservation_fails = 1118
	L1D_cache_core[38]: Access = 20845, Miss = 9777, Miss_rate = 0.469, Pending_hits = 195, Reservation_fails = 868
	L1D_cache_core[39]: Access = 20716, Miss = 9736, Miss_rate = 0.470, Pending_hits = 219, Reservation_fails = 778
	L1D_cache_core[40]: Access = 20944, Miss = 9791, Miss_rate = 0.467, Pending_hits = 238, Reservation_fails = 820
	L1D_cache_core[41]: Access = 21899, Miss = 10414, Miss_rate = 0.476, Pending_hits = 244, Reservation_fails = 902
	L1D_cache_core[42]: Access = 21073, Miss = 9956, Miss_rate = 0.472, Pending_hits = 225, Reservation_fails = 942
	L1D_cache_core[43]: Access = 21745, Miss = 10173, Miss_rate = 0.468, Pending_hits = 210, Reservation_fails = 1197
	L1D_cache_core[44]: Access = 21420, Miss = 9916, Miss_rate = 0.463, Pending_hits = 213, Reservation_fails = 1328
	L1D_cache_core[45]: Access = 21972, Miss = 10362, Miss_rate = 0.472, Pending_hits = 275, Reservation_fails = 1058
	L1D_cache_core[46]: Access = 21122, Miss = 10057, Miss_rate = 0.476, Pending_hits = 252, Reservation_fails = 1268
	L1D_cache_core[47]: Access = 21949, Miss = 10381, Miss_rate = 0.473, Pending_hits = 245, Reservation_fails = 1060
	L1D_cache_core[48]: Access = 18133, Miss = 8607, Miss_rate = 0.475, Pending_hits = 183, Reservation_fails = 847
	L1D_cache_core[49]: Access = 19149, Miss = 9000, Miss_rate = 0.470, Pending_hits = 204, Reservation_fails = 1209
	L1D_cache_core[50]: Access = 19013, Miss = 9066, Miss_rate = 0.477, Pending_hits = 211, Reservation_fails = 1211
	L1D_cache_core[51]: Access = 18772, Miss = 8741, Miss_rate = 0.466, Pending_hits = 185, Reservation_fails = 1110
	L1D_cache_core[52]: Access = 18774, Miss = 8716, Miss_rate = 0.464, Pending_hits = 180, Reservation_fails = 1018
	L1D_cache_core[53]: Access = 18703, Miss = 8841, Miss_rate = 0.473, Pending_hits = 223, Reservation_fails = 1012
	L1D_cache_core[54]: Access = 18464, Miss = 8723, Miss_rate = 0.472, Pending_hits = 188, Reservation_fails = 1041
	L1D_cache_core[55]: Access = 18611, Miss = 8935, Miss_rate = 0.480, Pending_hits = 236, Reservation_fails = 706
	L1D_cache_core[56]: Access = 19183, Miss = 9093, Miss_rate = 0.474, Pending_hits = 236, Reservation_fails = 1305
	L1D_cache_core[57]: Access = 18132, Miss = 8406, Miss_rate = 0.464, Pending_hits = 189, Reservation_fails = 900
	L1D_cache_core[58]: Access = 17750, Miss = 8424, Miss_rate = 0.475, Pending_hits = 202, Reservation_fails = 1035
	L1D_cache_core[59]: Access = 17745, Miss = 8422, Miss_rate = 0.475, Pending_hits = 210, Reservation_fails = 1011
	L1D_cache_core[60]: Access = 18449, Miss = 8765, Miss_rate = 0.475, Pending_hits = 225, Reservation_fails = 1096
	L1D_cache_core[61]: Access = 20015, Miss = 9506, Miss_rate = 0.475, Pending_hits = 223, Reservation_fails = 1335
	L1D_cache_core[62]: Access = 18312, Miss = 8809, Miss_rate = 0.481, Pending_hits = 212, Reservation_fails = 1249
	L1D_cache_core[63]: Access = 18006, Miss = 8482, Miss_rate = 0.471, Pending_hits = 187, Reservation_fails = 916
	L1D_cache_core[64]: Access = 13716, Miss = 6698, Miss_rate = 0.488, Pending_hits = 92, Reservation_fails = 678
	L1D_cache_core[65]: Access = 14106, Miss = 6890, Miss_rate = 0.488, Pending_hits = 86, Reservation_fails = 726
	L1D_cache_core[66]: Access = 13902, Miss = 6733, Miss_rate = 0.484, Pending_hits = 82, Reservation_fails = 661
	L1D_cache_core[67]: Access = 14790, Miss = 7168, Miss_rate = 0.485, Pending_hits = 113, Reservation_fails = 906
	L1D_cache_core[68]: Access = 14726, Miss = 7072, Miss_rate = 0.480, Pending_hits = 98, Reservation_fails = 778
	L1D_cache_core[69]: Access = 13606, Miss = 6615, Miss_rate = 0.486, Pending_hits = 86, Reservation_fails = 503
	L1D_cache_core[70]: Access = 14834, Miss = 7189, Miss_rate = 0.485, Pending_hits = 90, Reservation_fails = 449
	L1D_cache_core[71]: Access = 14518, Miss = 7067, Miss_rate = 0.487, Pending_hits = 103, Reservation_fails = 756
	L1D_cache_core[72]: Access = 14033, Miss = 6848, Miss_rate = 0.488, Pending_hits = 85, Reservation_fails = 544
	L1D_cache_core[73]: Access = 14238, Miss = 6870, Miss_rate = 0.483, Pending_hits = 110, Reservation_fails = 510
	L1D_cache_core[74]: Access = 14810, Miss = 7198, Miss_rate = 0.486, Pending_hits = 91, Reservation_fails = 519
	L1D_cache_core[75]: Access = 14028, Miss = 6849, Miss_rate = 0.488, Pending_hits = 73, Reservation_fails = 611
	L1D_cache_core[76]: Access = 14500, Miss = 6970, Miss_rate = 0.481, Pending_hits = 102, Reservation_fails = 640
	L1D_cache_core[77]: Access = 13676, Miss = 6642, Miss_rate = 0.486, Pending_hits = 88, Reservation_fails = 752
	L1D_cache_core[78]: Access = 15232, Miss = 7335, Miss_rate = 0.482, Pending_hits = 99, Reservation_fails = 592
	L1D_cache_core[79]: Access = 14357, Miss = 6892, Miss_rate = 0.480, Pending_hits = 109, Reservation_fails = 650
	L1D_total_cache_accesses = 1426686
	L1D_total_cache_misses = 679526
	L1D_total_cache_miss_rate = 0.4763
	L1D_total_cache_pending_hits = 12788
	L1D_total_cache_reservation_fails = 62787
	L1D_cache_data_port_util = 0.221
	L1D_cache_fill_port_util = 0.129
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 241812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12747
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1140289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286397

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1393, 1121, 1362, 1289, 1317, 981, 1106, 998, 1099, 1145, 1532, 1276, 1237, 1327, 1371, 1385, 666, 597, 742, 992, 905, 729, 728, 584, 968, 834, 550, 691, 413, 401, 704, 356, 
gpgpu_n_tot_thrd_icount = 20011480
gpgpu_n_tot_w_icount = 2458889
gpgpu_n_stall_shd_mem = 318019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 460660
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284529
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1054442	W0_Idle:2489133	W0_Scoreboard:8626254	W1:555465	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3305	W32:347841
single_issue_nums: WS0:615857	WS1:611503	WS2:614685	WS3:616844	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3685280 {8:460660,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18426400 {40:460660,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 305 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:12261 	36692 	8638 	10034 	13089 	22005 	19180 	14536 	8915 	1206 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304672 	100702 	44899 	10387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	301871 	82975 	46032 	32882 	11843 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	307835 	68052 	35593 	25775 	15495 	6957 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	61 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        46        50        33        30        99       123        35        37        41        39        34        39 
dram[1]:        50        40        28        31        51        47        32        31       107       188        33        34        74        63        34        28 
dram[2]:        44        43        28        31        48        48        26        31       125        94        31        39        32        33        44        34 
dram[3]:        34        40        29        31        46        45        27        33       139       123        35        39        38        45        26        34 
dram[4]:        46        49        35        32        48        47        31        34        93       124        28        35        50        53        37        31 
dram[5]:        37        43        32        25        40        50        30        28        83       121        39        33        33        57        38        30 
dram[6]:        56        44        29        27        47        53        32        29       112       118        31        35        51        42        42        33 
dram[7]:        48        63        35        31        47        50        31        33        97       164        33        30        48        44        30        35 
dram[8]:        46        46        32        30        47        48        27        25       148       184        30        45        57        86        39        31 
dram[9]:        60        45        27        34        47        39        29        39       193        81        28        37       100        37        32        40 
dram[10]:        48        50        30        36        48        47        30        30       145       133        32        31        44        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30       136        91        38        35        39        76        32        37 
dram[12]:        44        46        34        30        47        53        29        28        97       147        36        36        47        77        30        35 
dram[13]:        33        43        28        35        53        47        27        29        86       101        39        33       116        78        37        33 
dram[14]:        52        45        31        30        54        49        29        29       150       129        37        46        45        50        28        37 
dram[15]:        39        43        28        29        44        47        30        30       124        99        34        32        39        85        35        36 
dram[16]:        34        41        24        30        45        45        30        22       129        91        32        36        59        46        33        38 
dram[17]:        49        38        33        29        47        52        28        34       115       111        40        33        66        49        27        38 
dram[18]:        44        44        29        31        49        48        30        30       123        92        34        37        72        48        37        43 
dram[19]:        48        46        36        28        50        47        29        29        92       123        27        36        69        78        36        26 
dram[20]:        52        41        29        32        48        50        26        28       140       101        36        39        65        38        31        33 
dram[21]:        61        61        34        30        44        50        32        35       128       148        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32       103        96        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        46        39        31        91        97        35        41        45        45        45        29 
dram[24]:        50        59        39        35        40        52        32        32        98       170        43        31        46        66        33        31 
dram[25]:        46        43        30        28        50        49        32        36       152        91        39        39        70       115        34        37 
dram[26]:        49        44        33        29        52        56        36        29       132       109        37        38        40        41        27        30 
dram[27]:        37        55        28        32        45        48        32        31        81       103        39        34        64        43        33        30 
dram[28]:        53        70        30        32        43        47        28        30       116       103        28        33        58        66        33        31 
dram[29]:        41        43        27        28        50        45        31        32        89       124        32        39        44        56        25        39 
dram[30]:        41        45        32        29        46        43        30        28        75        78        26        42        38        32        35        29 
dram[31]:        47        42        35        33        50        45        27        30       133       135        37        41        99        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  6.512195  6.440476  5.525000  5.390244  6.636364  6.163265  7.060606  6.571429 11.628572 18.347826  9.500000  6.384615 11.240000  8.303030  6.833333  5.956522 
dram[1]:  7.444445  6.963415  6.371428  5.261905  7.139535  6.750000  5.400000  5.763158 15.074074 18.869566 10.437500  6.583333 10.448276  9.468750  6.777778  7.105263 
dram[2]:  7.200000  5.915790  5.700000  4.591837  6.489362  6.644444  4.822222  6.542857 13.193548 16.240000  6.458333  7.800000  7.684210  9.322580  6.631579  9.214286 
dram[3]:  7.532467  7.036585  5.743590  5.285714  7.789474  5.900000  5.365854  4.934783 16.879999 19.333334  6.625000  8.250000  7.583333 10.310345  6.450000 13.400000 
dram[4]:  6.561798  6.430108  6.131579  5.325582  6.857143  6.555555  6.052631  7.965517 12.838710 17.200001 11.428572  7.950000  7.487179  8.685715  5.809524  6.555555 
dram[5]:  6.746988  6.325843  5.261905  7.000000  8.382353  6.488889  6.111111  5.525000 14.407408 15.214286  7.850000  8.000000  7.461538  8.000000  5.875000  7.444445 
dram[6]:  8.150685  8.169014  6.111111  4.954545  5.418182  4.881356  5.113636  5.641026 19.809525 18.608696  7.272727  9.875000  7.833333  9.161290  8.062500  6.550000 
dram[7]:  6.670588  7.376623  6.818182  5.166667  5.897959  6.340425  5.428571  5.692307 15.962963 19.809525  7.363636 11.642858  7.317073  8.483871  8.117647  6.291667 
dram[8]:  6.550562  5.989247  5.894737  5.625000  8.055555  8.257143  5.166667  4.888889 18.869566 21.947369  7.045455  6.590909  9.806452 10.107142  8.600000  7.166667 
dram[9]:  5.988636  6.275862  7.258065  4.934783  6.711111  6.511628  4.863636  5.046512 21.894737 20.238094  7.363636  9.812500 11.640000  8.454545  5.904762  5.900000 
dram[10]:  6.746988  6.148936  4.372549  6.937500  7.175000  6.102041  6.285714  6.843750 17.913044 15.068966  5.714286  6.954545  7.567567  8.628572  8.266666  6.526316 
dram[11]:  6.450550  6.954023  6.441176  5.750000  8.162162  5.936170  5.846154  5.209302 20.047619 15.740741  7.600000  6.038462  7.589744  9.060606  6.272727  6.173913 
dram[12]:  7.051948  6.950617  4.888889  6.277778  5.680000  7.095238  5.918919  6.575758 17.347826 18.904762  8.555555 11.285714  8.382353 11.038462  6.736842  6.700000 
dram[13]:  6.853659  7.379747  5.340909  5.700000  7.073171  7.146341  6.264706  5.450000 16.869566 16.160000  6.875000  7.181818 12.083333  9.645162  8.500000  8.058824 
dram[14]:  6.284091  6.459770  5.743590  5.418605  6.952381  5.720000  5.450000  7.827586 20.904762 18.347826  8.888889  9.000000 10.518518  7.189189  5.521739  7.611111 
dram[15]:  6.949367  6.987179  6.054054  6.937500  6.111111  7.421052  6.054054  5.069767 15.880000 18.619047  8.611111  8.611111  6.829268  8.774194  5.809524  6.631579 
dram[16]:  5.821053  6.089888  5.717949  5.815790  7.200000  6.166667  6.000000  5.159091 21.473684 15.333333  7.727273  7.600000 10.464286  9.741936  6.350000  7.588235 
dram[17]:  5.591837  6.805195  5.113636  6.076923  5.860000  4.754098  6.083333  6.052631 18.173914 19.523809  5.807693  8.555555 12.869565  8.687500  4.750000  7.000000 
dram[18]:  6.000000  6.708861  5.837838  5.023256  5.660378  6.658536  6.228571  5.348837 20.473684 19.000000  8.050000  6.423077 11.360000  6.829268  9.000000 10.153846 
dram[19]:  7.410959  6.876543  5.897436  6.277778  6.813953  6.500000  5.783784  5.789474 18.090910 28.333334  7.272727 11.500000  6.789474  8.400000  8.800000  5.416667 
dram[20]:  6.010870  5.864583  7.793103  6.162162  7.575000  7.200000  6.305555  4.909091 18.478260 20.850000  6.583333  8.444445  8.600000  8.333333  8.375000  8.437500 
dram[21]:  7.050633  7.493671  6.428571  5.948718  6.000000  7.150000  4.978261  5.186047 19.523809 25.529411  8.722222  8.722222  6.780488  8.058824  5.954545 10.833333 
dram[22]:  6.488889  7.732394  6.000000  5.921052  6.931818  6.063830  6.588235  5.045455 20.190475 14.703704  6.772727  7.318182  8.636364  8.833333  7.750000  5.153846 
dram[23]:  7.786667  6.927711  5.575000  5.390244  6.613636  7.243902  5.789474  5.641026 17.695652 17.719999  8.166667 10.125000  8.764706  9.310345  6.684210  6.619048 
dram[24]:  7.074074  6.976191  6.906250  4.541667  6.212766  6.375000  6.400000  6.411765 15.111111 20.095238  8.611111  6.416667  8.027027  7.771429  6.050000  6.285714 
dram[25]:  6.136364  7.125000  5.279070  5.700000  6.085106  7.538462  7.333333  6.416667 14.666667 15.800000  9.500000  9.166667  8.400000  9.655172  5.500000  7.500000 
dram[26]:  6.454545  6.258427  5.717949  5.794872  8.135135  7.487179  4.562500  6.606061 25.235294 23.052631  7.809524  8.050000  8.878788  8.696970  5.478261  7.277778 
dram[27]:  6.172414  6.726191  6.787879  6.696970  6.659091  6.152174  5.575000  5.372093 14.300000 19.619047  8.611111  7.900000  8.657143  7.702703  7.588235  6.700000 
dram[28]:  7.653846  6.816092  6.969697  7.281250  6.951220  5.897959  5.945946  5.190476 16.040001 19.190475  8.150000 10.000000  9.250000  7.763158  6.285714  6.047619 
dram[29]:  6.476191  7.823529  4.955555  6.818182  6.312500  5.423077  6.000000  7.193548 16.480000 21.105263  9.312500  8.000000  8.000000  8.363636  4.518518  7.166667 
dram[30]:  7.438356  6.545455  6.166667  5.717949  5.509804  5.107143  6.108108  5.162791 26.000000 15.259259  7.750000  8.222222  8.882353  7.676471  5.652174  6.400000 
dram[31]:  6.790698  6.546512  5.487805  5.692307  6.622222  6.456522  6.111111  5.769231 18.391304 17.869566  5.714286  9.750000  8.228572  9.689655  8.000000  7.562500 
average row locality = 146560/19294 = 7.596144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       282       298       221       221       292       302       233       230       212       216       151       162       147       153       122       134 
dram[1]:       293       286       223       221       307       297       216       219       220       220       167       158       163       164       121       134 
dram[2]:       280       300       228       225       305       299       217       229       220       216       155       155       164       147       125       128 
dram[3]:       291       308       224       222       296       295       220       227       212       216       157       163       151       156       128       134 
dram[4]:       304       312       233       229       288       295       230       231       216       224       160       159       153       155       120       118 
dram[5]:       272       285       221       224       285       292       220       221       204       216       156       159       156       161       136       129 
dram[6]:       300       287       220       218       298       288       225       220       220       220       159       158       150       162       129       130 
dram[7]:       286       288       225       217       289       298       228       222       212       220       162       163       153       155       133       147 
dram[8]:       301       297       224       225       290       289       217       220       216       224       155       145       159       152       125       127 
dram[9]:       280       279       225       227       302       280       214       217       216       212       158       156       160       139       124       118 
dram[10]:       293       283       223       222       287       299       220       219       212       224       160       153       145       160       124       121 
dram[11]:       291       287       219       230       302       279       228       224       232       228       151       157       160       159       135       138 
dram[12]:       281       278       220       226       284       298       219       217       220       204       154       158       156       155       127       131 
dram[13]:       287       296       235       228       290       293       213       218       212       220       165       156       159       159       135       135 
dram[14]:       283       297       224       233       292       286       218       227       224       224       160       162       152       148       124       133 
dram[15]:       271       282       224       222       275       282       224       218       204       212       155       155       149       161       121       126 
dram[16]:       291       278       223       221       288       296       222       227       204       220       170       151       151       148       126       127 
dram[17]:       289       269       225       237       293       290       219       230       228       216       151       154       155       153       132       126 
dram[18]:       288       284       216       216       300       273       218       230       212       200       158       164       153       160       131       127 
dram[19]:       291       287       230       226       293       286       214       220       204       216       159       160       153       147       132       128 
dram[20]:       284       276       226       228       303       288       227       216       220       212       158       151       157       145       134       133 
dram[21]:       276       299       225       232       276       286       229       223       216       220       157       157       154       148       130       130 
dram[22]:       295       284       216       225       305       285       224       222       232       212       149       161       148       164       122       131 
dram[23]:       300       296       223       221       291       297       220       220       216       216       147       162       156       154       124       135 
dram[24]:       311       294       221       218       292       306       224       218       224       220       154       153       155       154       120       130 
dram[25]:       295       289       227       228       286       294       220       231       216       216       152       165       156       154       130       134 
dram[26]:       297       289       223       226       301       292       219       218       220       212       163       159       160       155       126       131 
dram[27]:       276       301       224       221       293       283       223       231       216       216       153       157       160       157       129       134 
dram[28]:       306       292       230       233       285       289       220       218       212       208       163       160       151       163       130       124 
dram[29]:       282       293       223       225       303       282       222       223       224       208       148       157       150       149       121       128 
dram[30]:       292       280       222       223       281       286       226       222       208       212       155       147       145       154       128       126 
dram[31]:       288       294       225       222       298       297       220       225       220       216       159       156       158       156       127       121 
total dram reads = 107777
bank skew: 312/118 = 2.64
chip skew: 3427/3281 = 1.04
number of total write accesses:
dram[0]:       285       277         0         0         0         0         0         0       288       312         1         4       139       132         1         3 
dram[1]:       348       320         0         0         0         0         0         0       286       331         0         0       150       148         1         1 
dram[2]:       337       287         0         0         0         0         0         0       277       274         0         1       137       157         1         1 
dram[3]:       318       300         0         0         0         0         0         0       324       277         2         2       136       155         1         0 
dram[4]:       306       320         0         0         0         0         0         0       281       295         0         0       148       160         2         0 
dram[5]:       320       316         0         0         0         0         0         0       267       335         1         1       142       129         5         5 
dram[6]:       317       326         0         0         0         0         0         0       326       313         1         0       151       128         0         1 
dram[7]:       319       305         0         0         0         0         0         0       320       319         0         0       160       116         6         5 
dram[8]:       316       287         0         0         0         0         0         0       337       294         0         0       160       140         4         2 
dram[9]:       276       298         0         0         0         0         0         0       307       322         4         1       135       150         0         0 
dram[10]:       300       344         0         0         0         0         0         0       298       308         0         0       151       144         0         4 
dram[11]:       336       364         0         0         0         0         0         0       285       292         1         0       145       150         3         4 
dram[12]:       291       317         0         0         0         0         0         0       258       270         0         0       140       147         1         3 
dram[13]:       310       322         0         0         0         0         0         0       263       250         0         2       143       149         1         2 
dram[14]:       310       290         0         0         0         0         0         0       331       291         0         0       146       131         3         5 
dram[15]:       316       299         0         0         0         0         0         0       283       266         0         0       139       126         1         0 
dram[16]:       292       288         0         0         0         0         0         0       308       303         0         1       157       169         1         2 
dram[17]:       291       275         0         0         0         0         0         0       301       294         0         0       151       140         1         0 
dram[18]:       279       278         0         0         0         0         0         0       274       317         3         3       145       134         4         5 
dram[19]:       280       299         0         0         0         0         0         0       303       345         1         1       112       160         0         2 
dram[20]:       294       332         0         0         0         0         0         0       333       324         0         1       152       140         0         2 
dram[21]:       318       324         0         0         0         0         0         0       303       339         0         0       133       137         1         0 
dram[22]:       322       300         0         0         0         0         0         0       299       272         0         0       149       166         2         3 
dram[23]:       322       309         0         0         0         0         0         0       287       372         0         0       150       124         3         4 
dram[24]:       304       323         0         0         0         0         0         0       294       313         1         1       151       131         1         2 
dram[25]:       272       317         0         0         0         0         0         0       284       272         0         0       148       131         2         1 
dram[26]:       310       297         0         0         0         0         0         0       356       325         1         2       141       143         0         0 
dram[27]:       287       288         0         0         0         0         0         0       311       294         2         1       147       142         0         0 
dram[28]:       335       342         0         0         0         0         0         0       289       286         0         0       157       144         2         4 
dram[29]:       302       279         0         0         0         0         0         0       281       313         1         3       154       133         1         1 
dram[30]:       288       247         0         0         0         0         0         0       288       317         0         2       169       114         2         2 
dram[31]:       329       296         0         0         0         0         0         0       308       312         1         0       139       134         2         0 
total dram writes = 48236
min_bank_accesses = 0!
chip skew: 1585/1427 = 1.11
average mf latency per bank:
dram[0]:        368       395       745       777       733       689       906       901       360       363      6970      6418       320       319       635       652
dram[1]:        315       386       829       784       721       726       914       939       356       327      6625      6942       322       328       638       615
dram[2]:        376       387       795       854       742       715       910       894       375       367      7063      6975       325       310       707       660
dram[3]:        345       398       731       764       707       696       871       866       348       363      6671      6282       279       327       547       566
dram[4]:        350       346       723       791       682       662       898       920       359       360      6765      6663       288       298       597       612
dram[5]:        354       342       753       789       687       646       990       836       369       322      6738      6421       292       321       565       580
dram[6]:        347       350       729       790       641       641       892       883       344       354      6416      6637       279       303       585       592
dram[7]:        335       336       706       809       657       655       819       872       341       342      6345      6316       277       334       530       596
dram[8]:        319       395       817       866       689       744       897       855       337       353      7334      7555       310       320       595       616
dram[9]:        354       334       790       832       643       704       894       837       344       336      6593      6713       333       312       585       643
dram[10]:        339       383       808       810       680       683       978       888       368       335      6733      7146       311       312       658       703
dram[11]:        309       354       805       862       676       720       881       845       359       352      7026      6889       286       307       560       605
dram[12]:        328       306       816       785       664       698       803       831       396       389      6347      6318       296       305       588       575
dram[13]:        366       332       800       841       678       733       885       851       378       383      6441      6743       305       304       628       663
dram[14]:        304       343       810       749       704       738       841       835       340       359      6277      6356       298       293       589       599
dram[15]:        322       323       773       741       631       719       813       814       363       366      6469      6489       294       325       559       607
dram[16]:        364       357       742       755       695       677       817       827       341       333      6135      6695       293       261       586       615
dram[17]:        385       407       775       786       725       682       880       897       343       360      7197      7091       318       341       589       694
dram[18]:        397       414       793       796       680       750       878       885       380       340      6675      6335       294       336       615       712
dram[19]:        412       369       769       761       709       683       899       908       353       320      6693      6664       350       291       651       647
dram[20]:        370       342       810       746       688       660       824       927       324       332      6890      7054       291       305       600       646
dram[21]:        346       370       718       731       691       623       839       901       334       314      6789      6569       323       291       622       589
dram[22]:        343       366       740       753       674       664       848       876       338       362      7342      6861       330       276       595       572
dram[23]:        351       343       731       766       653       629       870       866       359       309      7228      6650       277       342       621       578
dram[24]:        362       354       907       789       669       681       836       874       357       336      6777      6790       299       308       615       637
dram[25]:        394       363       895       779       669       720       922       922       360       364      7296      6805       308       317       613       628
dram[26]:        335       333       835       787       682       686       867       886       319       335      6589      6567       313       304       591       582
dram[27]:        392       386       856       756       688       684       842       842       334       339      7040      6861       307       303       625       587
dram[28]:        316       334       772       741       701       659       909       916       355       357      6572      6693       309       324       579       598
dram[29]:        333       341       761       790       670       653       868       801       351       324      6672      6151       290       310       587       587
dram[30]:        347       376       801       768       670       715       862       892       363       340      7136      7223       317       364       617       623
dram[31]:        314       363       763       786       663       691       874       872       338       334      6622      6755       349       335       604       636
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       841       849       999      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320      1103       980      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1205      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87014 n_act=607 n_pre=591 n_ref_event=0 n_req=4536 n_rd=3376 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05206
n_activity=14111 dram_eff=0.3414
bk0: 282a 88218i bk1: 298a 87784i bk2: 221a 90841i bk3: 221a 90480i bk4: 292a 90277i bk5: 302a 90087i bk6: 233a 90744i bk7: 230a 90689i bk8: 212a 88876i bk9: 216a 88932i bk10: 151a 91680i bk11: 162a 91447i bk12: 147a 89146i bk13: 153a 89251i bk14: 122a 91566i bk15: 134a 91328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866182
Row_Buffer_Locality_read = 0.853377
Row_Buffer_Locality_write = 0.903448
Bank_Level_Parallism = 4.056911
Bank_Level_Parallism_Col = 3.630631
Bank_Level_Parallism_Ready = 1.889581
write_to_read_ratio_blp_rw_average = 0.344056
GrpLevelPara = 2.156371 

BW Util details:
bwutil = 0.052056 
total_CMD = 92554 
util_bw = 4818 
Wasted_Col = 4652 
Wasted_Row = 1389 
Idle = 81695 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 581 
WTRc_limit = 2727 
RTWc_limit = 3931 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1288 
WTRc_limit_alone = 2301 
RTWc_limit_alone = 3610 

Commands details: 
total_CMD = 92554 
n_nop = 87014 
Read = 3376 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4536 
total_req = 4818 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4818 
Row_Bus_Util =  0.012944 
CoL_Bus_Util = 0.052056 
Either_Row_CoL_Bus_Util = 0.059857 
Issued_on_Two_Bus_Simul_Util = 0.005143 
issued_two_Eff = 0.085921 
queue_avg = 1.802839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86845 n_act=593 n_pre=577 n_ref_event=0 n_req=4686 n_rd=3409 n_rd_L2_A=0 n_write=0 n_wr_bk=1585 bw_util=0.05396
n_activity=14738 dram_eff=0.3389
bk0: 293a 87763i bk1: 286a 87664i bk2: 223a 90451i bk3: 221a 90554i bk4: 307a 90056i bk5: 297a 89756i bk6: 216a 90507i bk7: 219a 90438i bk8: 220a 89275i bk9: 220a 88856i bk10: 167a 91672i bk11: 158a 91323i bk12: 163a 88337i bk13: 164a 88997i bk14: 121a 91658i bk15: 134a 91296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873453
Row_Buffer_Locality_read = 0.857436
Row_Buffer_Locality_write = 0.916210
Bank_Level_Parallism = 4.102683
Bank_Level_Parallism_Col = 3.798406
Bank_Level_Parallism_Ready = 2.039447
write_to_read_ratio_blp_rw_average = 0.356419
GrpLevelPara = 2.168685 

BW Util details:
bwutil = 0.053958 
total_CMD = 92554 
util_bw = 4994 
Wasted_Col = 4814 
Wasted_Row = 1635 
Idle = 81111 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 494 
WTRc_limit = 2851 
RTWc_limit = 4070 
CCDLc_limit = 2008 
rwq = 0 
CCDLc_limit_alone = 1212 
WTRc_limit_alone = 2395 
RTWc_limit_alone = 3730 

Commands details: 
total_CMD = 92554 
n_nop = 86845 
Read = 3409 
Write = 0 
L2_Alloc = 0 
L2_WB = 1585 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4686 
total_req = 4994 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4994 
Row_Bus_Util =  0.012641 
CoL_Bus_Util = 0.053958 
Either_Row_CoL_Bus_Util = 0.061683 
Issued_on_Two_Bus_Simul_Util = 0.004916 
issued_two_Eff = 0.079699 
queue_avg = 2.052207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86893 n_act=638 n_pre=622 n_ref_event=0 n_req=4603 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.05256
n_activity=14903 dram_eff=0.3264
bk0: 280a 87653i bk1: 300a 87647i bk2: 228a 90620i bk3: 225a 90370i bk4: 305a 90018i bk5: 299a 90211i bk6: 217a 90376i bk7: 229a 90400i bk8: 220a 89105i bk9: 216a 88999i bk10: 155a 91526i bk11: 155a 91677i bk12: 164a 88760i bk13: 147a 88869i bk14: 125a 91704i bk15: 128a 91554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861395
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = 0.904132
Bank_Level_Parallism = 3.964304
Bank_Level_Parallism_Col = 3.631519
Bank_Level_Parallism_Ready = 2.006577
write_to_read_ratio_blp_rw_average = 0.338636
GrpLevelPara = 2.122380 

BW Util details:
bwutil = 0.052564 
total_CMD = 92554 
util_bw = 4865 
Wasted_Col = 4993 
Wasted_Row = 1740 
Idle = 80956 

BW Util Bottlenecks: 
RCDc_limit = 3980 
RCDWRc_limit = 549 
WTRc_limit = 2832 
RTWc_limit = 4000 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 3640 

Commands details: 
total_CMD = 92554 
n_nop = 86893 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 4603 
total_req = 4865 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 4865 
Row_Bus_Util =  0.013614 
CoL_Bus_Util = 0.052564 
Either_Row_CoL_Bus_Util = 0.061164 
Issued_on_Two_Bus_Simul_Util = 0.005013 
issued_two_Eff = 0.081964 
queue_avg = 2.004722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86943 n_act=600 n_pre=584 n_ref_event=0 n_req=4628 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1515 bw_util=0.0531
n_activity=14186 dram_eff=0.3465
bk0: 291a 88097i bk1: 308a 87917i bk2: 224a 90694i bk3: 222a 90504i bk4: 296a 90380i bk5: 295a 89702i bk6: 220a 90409i bk7: 227a 90043i bk8: 212a 88886i bk9: 216a 89313i bk10: 157a 91601i bk11: 163a 91581i bk12: 151a 89096i bk13: 156a 88895i bk14: 128a 91587i bk15: 134a 91864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870354
Row_Buffer_Locality_read = 0.851765
Row_Buffer_Locality_write = 0.921824
Bank_Level_Parallism = 4.157612
Bank_Level_Parallism_Col = 3.692676
Bank_Level_Parallism_Ready = 1.943032
write_to_read_ratio_blp_rw_average = 0.335171
GrpLevelPara = 2.183268 

BW Util details:
bwutil = 0.053104 
total_CMD = 92554 
util_bw = 4915 
Wasted_Col = 4624 
Wasted_Row = 1266 
Idle = 81749 

BW Util Bottlenecks: 
RCDc_limit = 3565 
RCDWRc_limit = 450 
WTRc_limit = 3312 
RTWc_limit = 3822 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 2883 
RTWc_limit_alone = 3507 

Commands details: 
total_CMD = 92554 
n_nop = 86943 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1515 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4628 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4915 
Row_Bus_Util =  0.012793 
CoL_Bus_Util = 0.053104 
Either_Row_CoL_Bus_Util = 0.060624 
Issued_on_Two_Bus_Simul_Util = 0.005273 
issued_two_Eff = 0.086972 
queue_avg = 1.936977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86856 n_act=620 n_pre=604 n_ref_event=0 n_req=4671 n_rd=3427 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.05336
n_activity=14842 dram_eff=0.3328
bk0: 304a 87917i bk1: 312a 87505i bk2: 233a 90504i bk3: 229a 90349i bk4: 288a 90222i bk5: 295a 90134i bk6: 230a 90635i bk7: 231a 90669i bk8: 216a 89245i bk9: 224a 89010i bk10: 160a 91766i bk11: 159a 91465i bk12: 153a 88775i bk13: 155a 89147i bk14: 120a 91706i bk15: 118a 91410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867266
Row_Buffer_Locality_read = 0.854975
Row_Buffer_Locality_write = 0.901125
Bank_Level_Parallism = 3.974605
Bank_Level_Parallism_Col = 3.659832
Bank_Level_Parallism_Ready = 2.009921
write_to_read_ratio_blp_rw_average = 0.363069
GrpLevelPara = 2.179433 

BW Util details:
bwutil = 0.053363 
total_CMD = 92554 
util_bw = 4939 
Wasted_Col = 4637 
Wasted_Row = 1765 
Idle = 81213 

BW Util Bottlenecks: 
RCDc_limit = 3465 
RCDWRc_limit = 641 
WTRc_limit = 2578 
RTWc_limit = 3965 
CCDLc_limit = 1529 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 2236 
RTWc_limit_alone = 3737 

Commands details: 
total_CMD = 92554 
n_nop = 86856 
Read = 3427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 4671 
total_req = 4939 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 4939 
Row_Bus_Util =  0.013225 
CoL_Bus_Util = 0.053363 
Either_Row_CoL_Bus_Util = 0.061564 
Issued_on_Two_Bus_Simul_Util = 0.005024 
issued_two_Eff = 0.081608 
queue_avg = 1.810014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86976 n_act=612 n_pre=596 n_ref_event=0 n_req=4564 n_rd=3337 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05249
n_activity=14176 dram_eff=0.3427
bk0: 272a 87818i bk1: 285a 87953i bk2: 221a 90644i bk3: 224a 90421i bk4: 285a 90133i bk5: 292a 90085i bk6: 220a 90680i bk7: 221a 90288i bk8: 204a 89119i bk9: 216a 88852i bk10: 156a 91557i bk11: 159a 91528i bk12: 156a 88558i bk13: 161a 89237i bk14: 136a 91395i bk15: 129a 91714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865907
Row_Buffer_Locality_read = 0.851363
Row_Buffer_Locality_write = 0.905460
Bank_Level_Parallism = 4.186642
Bank_Level_Parallism_Col = 3.787310
Bank_Level_Parallism_Ready = 1.963565
write_to_read_ratio_blp_rw_average = 0.344562
GrpLevelPara = 2.225855 

BW Util details:
bwutil = 0.052488 
total_CMD = 92554 
util_bw = 4858 
Wasted_Col = 4560 
Wasted_Row = 1437 
Idle = 81699 

BW Util Bottlenecks: 
RCDc_limit = 3480 
RCDWRc_limit = 564 
WTRc_limit = 2986 
RTWc_limit = 3584 
CCDLc_limit = 1966 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 2601 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 92554 
n_nop = 86976 
Read = 3337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4564 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4858 
Row_Bus_Util =  0.013052 
CoL_Bus_Util = 0.052488 
Either_Row_CoL_Bus_Util = 0.060268 
Issued_on_Two_Bus_Simul_Util = 0.005273 
issued_two_Eff = 0.087487 
queue_avg = 1.798388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86893 n_act=606 n_pre=590 n_ref_event=0 n_req=4632 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.05345
n_activity=14395 dram_eff=0.3437
bk0: 300a 88143i bk1: 287a 88154i bk2: 220a 90814i bk3: 218a 90401i bk4: 298a 89649i bk5: 288a 89458i bk6: 225a 90461i bk7: 220a 90009i bk8: 220a 89046i bk9: 220a 88923i bk10: 159a 91448i bk11: 158a 91684i bk12: 150a 88800i bk13: 162a 88949i bk14: 129a 91863i bk15: 130a 91563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869171
Row_Buffer_Locality_read = 0.848404
Row_Buffer_Locality_write = 0.925481
Bank_Level_Parallism = 4.196779
Bank_Level_Parallism_Col = 3.814917
Bank_Level_Parallism_Ready = 1.923388
write_to_read_ratio_blp_rw_average = 0.344718
GrpLevelPara = 2.202776 

BW Util details:
bwutil = 0.053450 
total_CMD = 92554 
util_bw = 4947 
Wasted_Col = 4636 
Wasted_Row = 1409 
Idle = 81562 

BW Util Bottlenecks: 
RCDc_limit = 3669 
RCDWRc_limit = 431 
WTRc_limit = 3296 
RTWc_limit = 4080 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 92554 
n_nop = 86893 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 4632 
total_req = 4947 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 4947 
Row_Bus_Util =  0.012922 
CoL_Bus_Util = 0.053450 
Either_Row_CoL_Bus_Util = 0.061164 
Issued_on_Two_Bus_Simul_Util = 0.005208 
issued_two_Eff = 0.085144 
queue_avg = 2.008968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00897
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86869 n_act=611 n_pre=595 n_ref_event=0 n_req=4638 n_rd=3398 n_rd_L2_A=0 n_write=0 n_wr_bk=1550 bw_util=0.05346
n_activity=14309 dram_eff=0.3458
bk0: 286a 87743i bk1: 288a 88025i bk2: 225a 90787i bk3: 217a 90444i bk4: 289a 89951i bk5: 298a 89774i bk6: 228a 90254i bk7: 222a 90043i bk8: 212a 89016i bk9: 220a 89293i bk10: 162a 91581i bk11: 163a 91653i bk12: 153a 88294i bk13: 155a 88945i bk14: 133a 91454i bk15: 147a 90884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868262
Row_Buffer_Locality_read = 0.850206
Row_Buffer_Locality_write = 0.917742
Bank_Level_Parallism = 4.242677
Bank_Level_Parallism_Col = 3.864766
Bank_Level_Parallism_Ready = 1.997171
write_to_read_ratio_blp_rw_average = 0.329730
GrpLevelPara = 2.191215 

BW Util details:
bwutil = 0.053461 
total_CMD = 92554 
util_bw = 4948 
Wasted_Col = 4747 
Wasted_Row = 1468 
Idle = 81391 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 541 
WTRc_limit = 3372 
RTWc_limit = 3811 
CCDLc_limit = 1983 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 3549 

Commands details: 
total_CMD = 92554 
n_nop = 86869 
Read = 3398 
Write = 0 
L2_Alloc = 0 
L2_WB = 1550 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4638 
total_req = 4948 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 4948 
Row_Bus_Util =  0.013030 
CoL_Bus_Util = 0.053461 
Either_Row_CoL_Bus_Util = 0.061424 
Issued_on_Two_Bus_Simul_Util = 0.005067 
issued_two_Eff = 0.082498 
queue_avg = 2.036163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86937 n_act=596 n_pre=580 n_ref_event=0 n_req=4601 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.05301
n_activity=14314 dram_eff=0.3427
bk0: 301a 87892i bk1: 297a 87728i bk2: 224a 90630i bk3: 225a 90434i bk4: 290a 90663i bk5: 289a 90502i bk6: 217a 90341i bk7: 220a 90289i bk8: 216a 88917i bk9: 224a 89575i bk10: 155a 91569i bk11: 145a 91602i bk12: 159a 88670i bk13: 152a 89278i bk14: 125a 91719i bk15: 127a 91467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870463
Row_Buffer_Locality_read = 0.856209
Row_Buffer_Locality_write = 0.909312
Bank_Level_Parallism = 3.964206
Bank_Level_Parallism_Col = 3.636722
Bank_Level_Parallism_Ready = 1.991847
write_to_read_ratio_blp_rw_average = 0.363786
GrpLevelPara = 2.141245 

BW Util details:
bwutil = 0.053007 
total_CMD = 92554 
util_bw = 4906 
Wasted_Col = 4647 
Wasted_Row = 1594 
Idle = 81407 

BW Util Bottlenecks: 
RCDc_limit = 3510 
RCDWRc_limit = 555 
WTRc_limit = 2307 
RTWc_limit = 3949 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2033 
RTWc_limit_alone = 3606 

Commands details: 
total_CMD = 92554 
n_nop = 86937 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4601 
total_req = 4906 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4906 
Row_Bus_Util =  0.012706 
CoL_Bus_Util = 0.053007 
Either_Row_CoL_Bus_Util = 0.060689 
Issued_on_Two_Bus_Simul_Util = 0.005024 
issued_two_Eff = 0.082784 
queue_avg = 1.769626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76963
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87024 n_act=604 n_pre=588 n_ref_event=0 n_req=4510 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1493 bw_util=0.05186
n_activity=14405 dram_eff=0.3332
bk0: 280a 87910i bk1: 279a 88014i bk2: 225a 90707i bk3: 227a 90651i bk4: 302a 90174i bk5: 280a 90263i bk6: 214a 90018i bk7: 217a 90043i bk8: 216a 89488i bk9: 212a 89167i bk10: 158a 91624i bk11: 156a 91591i bk12: 160a 89298i bk13: 139a 89258i bk14: 124a 91425i bk15: 118a 91463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866075
Row_Buffer_Locality_read = 0.847596
Row_Buffer_Locality_write = 0.916874
Bank_Level_Parallism = 3.969165
Bank_Level_Parallism_Col = 3.691852
Bank_Level_Parallism_Ready = 2.046458
write_to_read_ratio_blp_rw_average = 0.334180
GrpLevelPara = 2.175331 

BW Util details:
bwutil = 0.051862 
total_CMD = 92554 
util_bw = 4800 
Wasted_Col = 4650 
Wasted_Row = 1706 
Idle = 81398 

BW Util Bottlenecks: 
RCDc_limit = 3635 
RCDWRc_limit = 509 
WTRc_limit = 2681 
RTWc_limit = 3548 
CCDLc_limit = 1778 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 92554 
n_nop = 87024 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1493 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4510 
total_req = 4800 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4800 
Row_Bus_Util =  0.012879 
CoL_Bus_Util = 0.051862 
Either_Row_CoL_Bus_Util = 0.059749 
Issued_on_Two_Bus_Simul_Util = 0.004992 
issued_two_Eff = 0.083544 
queue_avg = 1.774748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77475
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86875 n_act=624 n_pre=608 n_ref_event=0 n_req=4600 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1549 bw_util=0.05288
n_activity=14522 dram_eff=0.337
bk0: 293a 87926i bk1: 283a 87657i bk2: 223a 90204i bk3: 222a 90730i bk4: 287a 90324i bk5: 299a 90229i bk6: 220a 90524i bk7: 219a 90476i bk8: 212a 89296i bk9: 224a 89143i bk10: 160a 91324i bk11: 153a 91442i bk12: 145a 89077i bk13: 160a 89232i bk14: 124a 91579i bk15: 121a 91515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864348
Row_Buffer_Locality_read = 0.849925
Row_Buffer_Locality_write = 0.902789
Bank_Level_Parallism = 3.916914
Bank_Level_Parallism_Col = 3.558408
Bank_Level_Parallism_Ready = 1.904168
write_to_read_ratio_blp_rw_average = 0.366980
GrpLevelPara = 2.122844 

BW Util details:
bwutil = 0.052877 
total_CMD = 92554 
util_bw = 4894 
Wasted_Col = 4899 
Wasted_Row = 1641 
Idle = 81120 

BW Util Bottlenecks: 
RCDc_limit = 3738 
RCDWRc_limit = 606 
WTRc_limit = 2538 
RTWc_limit = 4011 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 3763 

Commands details: 
total_CMD = 92554 
n_nop = 86875 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1549 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 4600 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 4894 
Row_Bus_Util =  0.013311 
CoL_Bus_Util = 0.052877 
Either_Row_CoL_Bus_Util = 0.061359 
Issued_on_Two_Bus_Simul_Util = 0.004830 
issued_two_Eff = 0.078711 
queue_avg = 1.727964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86805 n_act=629 n_pre=613 n_ref_event=0 n_req=4704 n_rd=3420 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.05402
n_activity=14592 dram_eff=0.3427
bk0: 291a 87629i bk1: 287a 87385i bk2: 219a 90473i bk3: 230a 90509i bk4: 302a 90403i bk5: 279a 89917i bk6: 228a 90324i bk7: 224a 90008i bk8: 232a 88975i bk9: 228a 89035i bk10: 151a 91529i bk11: 157a 91334i bk12: 160a 88768i bk13: 159a 88904i bk14: 135a 91220i bk15: 138a 91062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866284
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.909657
Bank_Level_Parallism = 4.213140
Bank_Level_Parallism_Col = 3.885477
Bank_Level_Parallism_Ready = 2.073800
write_to_read_ratio_blp_rw_average = 0.342269
GrpLevelPara = 2.260996 

BW Util details:
bwutil = 0.054023 
total_CMD = 92554 
util_bw = 5000 
Wasted_Col = 4788 
Wasted_Row = 1627 
Idle = 81139 

BW Util Bottlenecks: 
RCDc_limit = 3744 
RCDWRc_limit = 565 
WTRc_limit = 2984 
RTWc_limit = 4107 
CCDLc_limit = 1775 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 3868 

Commands details: 
total_CMD = 92554 
n_nop = 86805 
Read = 3420 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4704 
total_req = 5000 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 5000 
Row_Bus_Util =  0.013419 
CoL_Bus_Util = 0.054023 
Either_Row_CoL_Bus_Util = 0.062115 
Issued_on_Two_Bus_Simul_Util = 0.005327 
issued_two_Eff = 0.085754 
queue_avg = 2.060970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06097
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87067 n_act=576 n_pre=560 n_ref_event=0 n_req=4512 n_rd=3328 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.05138
n_activity=14011 dram_eff=0.3394
bk0: 281a 88083i bk1: 278a 87987i bk2: 220a 90429i bk3: 226a 90617i bk4: 284a 90052i bk5: 298a 90163i bk6: 219a 90590i bk7: 217a 90565i bk8: 220a 89448i bk9: 204a 88879i bk10: 154a 91504i bk11: 158a 91639i bk12: 156a 88434i bk13: 155a 88742i bk14: 127a 91418i bk15: 131a 91467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.853365
Row_Buffer_Locality_write = 0.925676
Bank_Level_Parallism = 4.178627
Bank_Level_Parallism_Col = 3.848706
Bank_Level_Parallism_Ready = 1.920925
write_to_read_ratio_blp_rw_average = 0.348969
GrpLevelPara = 2.173950 

BW Util details:
bwutil = 0.051375 
total_CMD = 92554 
util_bw = 4755 
Wasted_Col = 4700 
Wasted_Row = 1400 
Idle = 81699 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 464 
WTRc_limit = 3807 
RTWc_limit = 3940 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 1383 
WTRc_limit_alone = 3256 
RTWc_limit_alone = 3652 

Commands details: 
total_CMD = 92554 
n_nop = 87067 
Read = 3328 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4512 
total_req = 4755 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4755 
Row_Bus_Util =  0.012274 
CoL_Bus_Util = 0.051375 
Either_Row_CoL_Bus_Util = 0.059284 
Issued_on_Two_Bus_Simul_Util = 0.004365 
issued_two_Eff = 0.073629 
queue_avg = 2.053850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87020 n_act=583 n_pre=567 n_ref_event=0 n_req=4599 n_rd=3401 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05233
n_activity=13714 dram_eff=0.3531
bk0: 287a 87690i bk1: 296a 87902i bk2: 235a 90389i bk3: 228a 90578i bk4: 290a 90540i bk5: 293a 90488i bk6: 213a 90948i bk7: 218a 90184i bk8: 212a 89177i bk9: 220a 89346i bk10: 165a 91407i bk11: 156a 91384i bk12: 159a 89115i bk13: 159a 88960i bk14: 135a 91736i bk15: 135a 91515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873233
Row_Buffer_Locality_read = 0.860041
Row_Buffer_Locality_write = 0.910684
Bank_Level_Parallism = 4.167439
Bank_Level_Parallism_Col = 3.760228
Bank_Level_Parallism_Ready = 1.924427
write_to_read_ratio_blp_rw_average = 0.360479
GrpLevelPara = 2.215970 

BW Util details:
bwutil = 0.052326 
total_CMD = 92554 
util_bw = 4843 
Wasted_Col = 4409 
Wasted_Row = 1331 
Idle = 81971 

BW Util Bottlenecks: 
RCDc_limit = 3367 
RCDWRc_limit = 502 
WTRc_limit = 2623 
RTWc_limit = 3950 
CCDLc_limit = 1598 
rwq = 0 
CCDLc_limit_alone = 1052 
WTRc_limit_alone = 2332 
RTWc_limit_alone = 3695 

Commands details: 
total_CMD = 92554 
n_nop = 87020 
Read = 3401 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4599 
total_req = 4843 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4843 
Row_Bus_Util =  0.012425 
CoL_Bus_Util = 0.052326 
Either_Row_CoL_Bus_Util = 0.059792 
Issued_on_Two_Bus_Simul_Util = 0.004959 
issued_two_Eff = 0.082942 
queue_avg = 1.864295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8643
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86887 n_act=603 n_pre=587 n_ref_event=0 n_req=4592 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05288
n_activity=14650 dram_eff=0.3341
bk0: 283a 87987i bk1: 297a 87955i bk2: 224a 90782i bk3: 233a 90607i bk4: 292a 90205i bk5: 286a 89871i bk6: 218a 90374i bk7: 227a 90737i bk8: 224a 89225i bk9: 224a 89121i bk10: 160a 91448i bk11: 162a 91629i bk12: 152a 89060i bk13: 148a 89075i bk14: 124a 91663i bk15: 133a 91642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868685
Row_Buffer_Locality_read = 0.853558
Row_Buffer_Locality_write = 0.911203
Bank_Level_Parallism = 3.763556
Bank_Level_Parallism_Col = 3.464359
Bank_Level_Parallism_Ready = 1.941357
write_to_read_ratio_blp_rw_average = 0.346259
GrpLevelPara = 2.083910 

BW Util details:
bwutil = 0.052877 
total_CMD = 92554 
util_bw = 4894 
Wasted_Col = 5094 
Wasted_Row = 1723 
Idle = 80843 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 542 
WTRc_limit = 2515 
RTWc_limit = 3722 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1289 
WTRc_limit_alone = 2155 
RTWc_limit_alone = 3436 

Commands details: 
total_CMD = 92554 
n_nop = 86887 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4592 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4894 
Row_Bus_Util =  0.012857 
CoL_Bus_Util = 0.052877 
Either_Row_CoL_Bus_Util = 0.061229 
Issued_on_Two_Bus_Simul_Util = 0.004505 
issued_two_Eff = 0.073584 
queue_avg = 1.758789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75879
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87136 n_act=583 n_pre=567 n_ref_event=0 n_req=4437 n_rd=3281 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.0509
n_activity=13949 dram_eff=0.3377
bk0: 271a 88120i bk1: 282a 87954i bk2: 224a 90795i bk3: 222a 90878i bk4: 275a 90663i bk5: 282a 90327i bk6: 224a 90624i bk7: 218a 90412i bk8: 204a 88965i bk9: 212a 89386i bk10: 155a 91510i bk11: 155a 91591i bk12: 149a 89137i bk13: 161a 89417i bk14: 121a 91593i bk15: 126a 91524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868605
Row_Buffer_Locality_read = 0.853094
Row_Buffer_Locality_write = 0.912630
Bank_Level_Parallism = 3.970877
Bank_Level_Parallism_Col = 3.560299
Bank_Level_Parallism_Ready = 1.839949
write_to_read_ratio_blp_rw_average = 0.361331
GrpLevelPara = 2.128301 

BW Util details:
bwutil = 0.050900 
total_CMD = 92554 
util_bw = 4711 
Wasted_Col = 4516 
Wasted_Row = 1452 
Idle = 81875 

BW Util Bottlenecks: 
RCDc_limit = 3563 
RCDWRc_limit = 496 
WTRc_limit = 2605 
RTWc_limit = 3997 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 92554 
n_nop = 87136 
Read = 3281 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4437 
total_req = 4711 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4711 
Row_Bus_Util =  0.012425 
CoL_Bus_Util = 0.050900 
Either_Row_CoL_Bus_Util = 0.058539 
Issued_on_Two_Bus_Simul_Util = 0.004786 
issued_two_Eff = 0.081764 
queue_avg = 1.682920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68292
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86921 n_act=614 n_pre=598 n_ref_event=0 n_req=4567 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05255
n_activity=14983 dram_eff=0.3246
bk0: 291a 87869i bk1: 278a 87738i bk2: 223a 90638i bk3: 221a 91012i bk4: 288a 90324i bk5: 296a 89965i bk6: 222a 90715i bk7: 227a 90525i bk8: 204a 89378i bk9: 220a 89030i bk10: 170a 91430i bk11: 151a 91574i bk12: 151a 88815i bk13: 148a 88949i bk14: 126a 91431i bk15: 127a 91573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865557
Row_Buffer_Locality_read = 0.850135
Row_Buffer_Locality_write = 0.907680
Bank_Level_Parallism = 3.920384
Bank_Level_Parallism_Col = 3.575215
Bank_Level_Parallism_Ready = 1.903988
write_to_read_ratio_blp_rw_average = 0.356404
GrpLevelPara = 2.072805 

BW Util details:
bwutil = 0.052553 
total_CMD = 92554 
util_bw = 4864 
Wasted_Col = 4848 
Wasted_Row = 1630 
Idle = 81212 

BW Util Bottlenecks: 
RCDc_limit = 3691 
RCDWRc_limit = 614 
WTRc_limit = 2634 
RTWc_limit = 3890 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1162 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 3537 

Commands details: 
total_CMD = 92554 
n_nop = 86921 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 4567 
total_req = 4864 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 4864 
Row_Bus_Util =  0.013095 
CoL_Bus_Util = 0.052553 
Either_Row_CoL_Bus_Util = 0.060862 
Issued_on_Two_Bus_Simul_Util = 0.004786 
issued_two_Eff = 0.078644 
queue_avg = 1.795752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79575
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86921 n_act=632 n_pre=616 n_ref_event=0 n_req=4532 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1453 bw_util=0.05208
n_activity=14877 dram_eff=0.324
bk0: 289a 87265i bk1: 269a 88017i bk2: 225a 90607i bk3: 237a 90520i bk4: 293a 89885i bk5: 290a 89863i bk6: 219a 90635i bk7: 230a 90522i bk8: 228a 89116i bk9: 216a 88930i bk10: 151a 91567i bk11: 154a 91769i bk12: 155a 88856i bk13: 153a 88890i bk14: 132a 91016i bk15: 126a 91443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860547
Row_Buffer_Locality_read = 0.844075
Row_Buffer_Locality_write = 0.908154
Bank_Level_Parallism = 3.971895
Bank_Level_Parallism_Col = 3.661251
Bank_Level_Parallism_Ready = 1.934232
write_to_read_ratio_blp_rw_average = 0.346573
GrpLevelPara = 2.106683 

BW Util details:
bwutil = 0.052078 
total_CMD = 92554 
util_bw = 4820 
Wasted_Col = 5134 
Wasted_Row = 1752 
Idle = 80848 

BW Util Bottlenecks: 
RCDc_limit = 4025 
RCDWRc_limit = 545 
WTRc_limit = 3059 
RTWc_limit = 4297 
CCDLc_limit = 1949 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 4023 

Commands details: 
total_CMD = 92554 
n_nop = 86921 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1453 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 4532 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 4820 
Row_Bus_Util =  0.013484 
CoL_Bus_Util = 0.052078 
Either_Row_CoL_Bus_Util = 0.060862 
Issued_on_Two_Bus_Simul_Util = 0.004700 
issued_two_Eff = 0.077224 
queue_avg = 1.889589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88959
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87054 n_act=601 n_pre=585 n_ref_event=0 n_req=4470 n_rd=3330 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05156
n_activity=13898 dram_eff=0.3434
bk0: 288a 87866i bk1: 284a 88218i bk2: 216a 90747i bk3: 216a 90841i bk4: 300a 89828i bk5: 273a 90186i bk6: 218a 90936i bk7: 230a 90289i bk8: 212a 89276i bk9: 200a 89258i bk10: 158a 91598i bk11: 164a 91376i bk12: 153a 89176i bk13: 160a 88608i bk14: 131a 91704i bk15: 127a 91672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865548
Row_Buffer_Locality_read = 0.849249
Row_Buffer_Locality_write = 0.913158
Bank_Level_Parallism = 3.998812
Bank_Level_Parallism_Col = 3.635192
Bank_Level_Parallism_Ready = 1.928122
write_to_read_ratio_blp_rw_average = 0.342425
GrpLevelPara = 2.116080 

BW Util details:
bwutil = 0.051559 
total_CMD = 92554 
util_bw = 4772 
Wasted_Col = 4619 
Wasted_Row = 1551 
Idle = 81612 

BW Util Bottlenecks: 
RCDc_limit = 3643 
RCDWRc_limit = 498 
WTRc_limit = 2342 
RTWc_limit = 3952 
CCDLc_limit = 1813 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 3651 

Commands details: 
total_CMD = 92554 
n_nop = 87054 
Read = 3330 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4470 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4772 
Row_Bus_Util =  0.012814 
CoL_Bus_Util = 0.051559 
Either_Row_CoL_Bus_Util = 0.059425 
Issued_on_Two_Bus_Simul_Util = 0.004948 
issued_two_Eff = 0.083273 
queue_avg = 1.806567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80657
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87016 n_act=576 n_pre=560 n_ref_event=0 n_req=4525 n_rd=3346 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.05239
n_activity=14279 dram_eff=0.3396
bk0: 291a 88430i bk1: 287a 88266i bk2: 230a 90687i bk3: 226a 90661i bk4: 293a 90013i bk5: 286a 89999i bk6: 214a 90490i bk7: 220a 90588i bk8: 204a 89110i bk9: 216a 89480i bk10: 159a 91601i bk11: 160a 91784i bk12: 153a 89128i bk13: 147a 88685i bk14: 132a 91366i bk15: 128a 91384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872707
Row_Buffer_Locality_read = 0.853258
Row_Buffer_Locality_write = 0.927905
Bank_Level_Parallism = 3.999726
Bank_Level_Parallism_Col = 3.704717
Bank_Level_Parallism_Ready = 1.893174
write_to_read_ratio_blp_rw_average = 0.333302
GrpLevelPara = 2.200086 

BW Util details:
bwutil = 0.052391 
total_CMD = 92554 
util_bw = 4849 
Wasted_Col = 4588 
Wasted_Row = 1493 
Idle = 81624 

BW Util Bottlenecks: 
RCDc_limit = 3579 
RCDWRc_limit = 418 
WTRc_limit = 3212 
RTWc_limit = 3702 
CCDLc_limit = 2018 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 2667 
RTWc_limit_alone = 3375 

Commands details: 
total_CMD = 92554 
n_nop = 87016 
Read = 3346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4525 
total_req = 4849 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4849 
Row_Bus_Util =  0.012274 
CoL_Bus_Util = 0.052391 
Either_Row_CoL_Bus_Util = 0.059835 
Issued_on_Two_Bus_Simul_Util = 0.004830 
issued_two_Eff = 0.080715 
queue_avg = 1.805692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80569
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86896 n_act=599 n_pre=583 n_ref_event=0 n_req=4601 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.05333
n_activity=15097 dram_eff=0.327
bk0: 284a 87790i bk1: 276a 87638i bk2: 226a 90789i bk3: 228a 90797i bk4: 303a 90206i bk5: 288a 90389i bk6: 227a 90699i bk7: 216a 90111i bk8: 220a 88800i bk9: 212a 89428i bk10: 158a 91228i bk11: 151a 91621i bk12: 157a 88997i bk13: 145a 89301i bk14: 134a 91570i bk15: 133a 91609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869811
Row_Buffer_Locality_read = 0.855569
Row_Buffer_Locality_write = 0.908286
Bank_Level_Parallism = 3.894267
Bank_Level_Parallism_Col = 3.575213
Bank_Level_Parallism_Ready = 1.949960
write_to_read_ratio_blp_rw_average = 0.361063
GrpLevelPara = 2.130480 

BW Util details:
bwutil = 0.053331 
total_CMD = 92554 
util_bw = 4936 
Wasted_Col = 4857 
Wasted_Row = 1632 
Idle = 81129 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 610 
WTRc_limit = 2754 
RTWc_limit = 4145 
CCDLc_limit = 1677 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 2465 
RTWc_limit_alone = 3867 

Commands details: 
total_CMD = 92554 
n_nop = 86896 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 4601 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 4936 
Row_Bus_Util =  0.012771 
CoL_Bus_Util = 0.053331 
Either_Row_CoL_Bus_Util = 0.061132 
Issued_on_Two_Bus_Simul_Util = 0.004970 
issued_two_Eff = 0.081301 
queue_avg = 1.770307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77031
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86923 n_act=590 n_pre=574 n_ref_event=0 n_req=4591 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.05308
n_activity=14894 dram_eff=0.3299
bk0: 276a 87777i bk1: 299a 87764i bk2: 225a 90465i bk3: 232a 90445i bk4: 276a 89694i bk5: 286a 90299i bk6: 229a 90295i bk7: 223a 89910i bk8: 216a 89369i bk9: 220a 89364i bk10: 157a 91390i bk11: 157a 91729i bk12: 154a 88839i bk13: 148a 88376i bk14: 130a 91128i bk15: 130a 91650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871488
Row_Buffer_Locality_read = 0.851400
Row_Buffer_Locality_write = 0.926196
Bank_Level_Parallism = 4.149231
Bank_Level_Parallism_Col = 3.867510
Bank_Level_Parallism_Ready = 1.866884
write_to_read_ratio_blp_rw_average = 0.313531
GrpLevelPara = 2.211754 

BW Util details:
bwutil = 0.053083 
total_CMD = 92554 
util_bw = 4913 
Wasted_Col = 4806 
Wasted_Row = 1599 
Idle = 81236 

BW Util Bottlenecks: 
RCDc_limit = 3812 
RCDWRc_limit = 470 
WTRc_limit = 4062 
RTWc_limit = 3513 
CCDLc_limit = 2219 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 3489 
RTWc_limit_alone = 3363 

Commands details: 
total_CMD = 92554 
n_nop = 86923 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4591 
total_req = 4913 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4913 
Row_Bus_Util =  0.012576 
CoL_Bus_Util = 0.053083 
Either_Row_CoL_Bus_Util = 0.060840 
Issued_on_Two_Bus_Simul_Util = 0.004819 
issued_two_Eff = 0.079204 
queue_avg = 2.156806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15681
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86912 n_act=607 n_pre=591 n_ref_event=0 n_req=4602 n_rd=3375 n_rd_L2_A=0 n_write=0 n_wr_bk=1513 bw_util=0.05281
n_activity=14062 dram_eff=0.3476
bk0: 295a 87440i bk1: 284a 87812i bk2: 216a 90796i bk3: 225a 90380i bk4: 305a 90222i bk5: 285a 90144i bk6: 224a 90565i bk7: 222a 90481i bk8: 232a 89231i bk9: 212a 88910i bk10: 149a 91329i bk11: 161a 91205i bk12: 148a 88502i bk13: 164a 88665i bk14: 122a 91317i bk15: 131a 91192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868101
Row_Buffer_Locality_read = 0.851259
Row_Buffer_Locality_write = 0.914425
Bank_Level_Parallism = 4.302029
Bank_Level_Parallism_Col = 3.960788
Bank_Level_Parallism_Ready = 1.959697
write_to_read_ratio_blp_rw_average = 0.342245
GrpLevelPara = 2.256910 

BW Util details:
bwutil = 0.052812 
total_CMD = 92554 
util_bw = 4888 
Wasted_Col = 4587 
Wasted_Row = 1514 
Idle = 81565 

BW Util Bottlenecks: 
RCDc_limit = 3715 
RCDWRc_limit = 516 
WTRc_limit = 3712 
RTWc_limit = 4114 
CCDLc_limit = 2202 
rwq = 0 
CCDLc_limit_alone = 1401 
WTRc_limit_alone = 3235 
RTWc_limit_alone = 3790 

Commands details: 
total_CMD = 92554 
n_nop = 86912 
Read = 3375 
Write = 0 
L2_Alloc = 0 
L2_WB = 1513 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4602 
total_req = 4888 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4888 
Row_Bus_Util =  0.012944 
CoL_Bus_Util = 0.052812 
Either_Row_CoL_Bus_Util = 0.060959 
Issued_on_Two_Bus_Simul_Util = 0.004797 
issued_two_Eff = 0.078695 
queue_avg = 2.056886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05689
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86882 n_act=586 n_pre=570 n_ref_event=0 n_req=4624 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1571 bw_util=0.05347
n_activity=14394 dram_eff=0.3438
bk0: 300a 88472i bk1: 296a 88185i bk2: 223a 90696i bk3: 221a 90701i bk4: 291a 90138i bk5: 297a 89915i bk6: 220a 90318i bk7: 220a 90085i bk8: 216a 89472i bk9: 216a 89099i bk10: 147a 91490i bk11: 162a 91504i bk12: 156a 88864i bk13: 154a 88625i bk14: 124a 91427i bk15: 135a 91549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873270
Row_Buffer_Locality_read = 0.859384
Row_Buffer_Locality_write = 0.910915
Bank_Level_Parallism = 4.092506
Bank_Level_Parallism_Col = 3.763330
Bank_Level_Parallism_Ready = 1.910689
write_to_read_ratio_blp_rw_average = 0.331133
GrpLevelPara = 2.247035 

BW Util details:
bwutil = 0.053471 
total_CMD = 92554 
util_bw = 4949 
Wasted_Col = 4560 
Wasted_Row = 1474 
Idle = 81571 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 561 
WTRc_limit = 3226 
RTWc_limit = 3466 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1209 
WTRc_limit_alone = 2741 
RTWc_limit_alone = 3208 

Commands details: 
total_CMD = 92554 
n_nop = 86882 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1571 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4624 
total_req = 4949 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4949 
Row_Bus_Util =  0.012490 
CoL_Bus_Util = 0.053471 
Either_Row_CoL_Bus_Util = 0.061283 
Issued_on_Two_Bus_Simul_Util = 0.004678 
issued_two_Eff = 0.076340 
queue_avg = 1.832822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83282
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86915 n_act=612 n_pre=596 n_ref_event=0 n_req=4599 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.0531
n_activity=14427 dram_eff=0.3407
bk0: 311a 87911i bk1: 294a 88159i bk2: 221a 90755i bk3: 218a 90535i bk4: 292a 89882i bk5: 306a 89942i bk6: 224a 90517i bk7: 218a 90353i bk8: 224a 88947i bk9: 220a 89181i bk10: 154a 91433i bk11: 153a 91317i bk12: 155a 88492i bk13: 154a 89094i bk14: 120a 91483i bk15: 130a 91389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866928
Row_Buffer_Locality_read = 0.852681
Row_Buffer_Locality_write = 0.907054
Bank_Level_Parallism = 4.172901
Bank_Level_Parallism_Col = 3.800642
Bank_Level_Parallism_Ready = 1.990844
write_to_read_ratio_blp_rw_average = 0.347899
GrpLevelPara = 2.196470 

BW Util details:
bwutil = 0.053104 
total_CMD = 92554 
util_bw = 4915 
Wasted_Col = 4581 
Wasted_Row = 1545 
Idle = 81513 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 564 
WTRc_limit = 3233 
RTWc_limit = 4003 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2711 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 92554 
n_nop = 86915 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4599 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4915 
Row_Bus_Util =  0.013052 
CoL_Bus_Util = 0.053104 
Either_Row_CoL_Bus_Util = 0.060927 
Issued_on_Two_Bus_Simul_Util = 0.005229 
issued_two_Eff = 0.085831 
queue_avg = 1.959407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95941
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87008 n_act=595 n_pre=579 n_ref_event=0 n_req=4545 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.05208
n_activity=14081 dram_eff=0.3423
bk0: 295a 87622i bk1: 289a 87919i bk2: 227a 90448i bk3: 228a 90468i bk4: 286a 90190i bk5: 294a 90369i bk6: 220a 90657i bk7: 231a 90243i bk8: 216a 89167i bk9: 216a 89232i bk10: 152a 91577i bk11: 165a 91654i bk12: 156a 88948i bk13: 154a 89315i bk14: 130a 91383i bk15: 134a 91722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869087
Row_Buffer_Locality_read = 0.857648
Row_Buffer_Locality_write = 0.902778
Bank_Level_Parallism = 4.032170
Bank_Level_Parallism_Col = 3.664854
Bank_Level_Parallism_Ready = 1.964938
write_to_read_ratio_blp_rw_average = 0.361245
GrpLevelPara = 2.123054 

BW Util details:
bwutil = 0.052078 
total_CMD = 92554 
util_bw = 4820 
Wasted_Col = 4708 
Wasted_Row = 1507 
Idle = 81519 

BW Util Bottlenecks: 
RCDc_limit = 3543 
RCDWRc_limit = 582 
WTRc_limit = 2575 
RTWc_limit = 4208 
CCDLc_limit = 1743 
rwq = 0 
CCDLc_limit_alone = 1098 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 92554 
n_nop = 87008 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4545 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4820 
Row_Bus_Util =  0.012684 
CoL_Bus_Util = 0.052078 
Either_Row_CoL_Bus_Util = 0.059922 
Issued_on_Two_Bus_Simul_Util = 0.004840 
issued_two_Eff = 0.080779 
queue_avg = 1.795525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79552
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86862 n_act=596 n_pre=580 n_ref_event=0 n_req=4633 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1575 bw_util=0.05366
n_activity=14644 dram_eff=0.3391
bk0: 297a 87769i bk1: 289a 87861i bk2: 223a 90565i bk3: 226a 90504i bk4: 301a 90329i bk5: 292a 90163i bk6: 219a 90443i bk7: 218a 90621i bk8: 220a 89180i bk9: 212a 89212i bk10: 163a 91446i bk11: 159a 91694i bk12: 160a 88578i bk13: 155a 88566i bk14: 126a 91473i bk15: 131a 91499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871358
Row_Buffer_Locality_read = 0.855795
Row_Buffer_Locality_write = 0.913849
Bank_Level_Parallism = 4.014263
Bank_Level_Parallism_Col = 3.684424
Bank_Level_Parallism_Ready = 1.945228
write_to_read_ratio_blp_rw_average = 0.362305
GrpLevelPara = 2.133181 

BW Util details:
bwutil = 0.053655 
total_CMD = 92554 
util_bw = 4966 
Wasted_Col = 4799 
Wasted_Row = 1593 
Idle = 81196 

BW Util Bottlenecks: 
RCDc_limit = 3488 
RCDWRc_limit = 569 
WTRc_limit = 2754 
RTWc_limit = 3859 
CCDLc_limit = 1888 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 2277 
RTWc_limit_alone = 3587 

Commands details: 
total_CMD = 92554 
n_nop = 86862 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1575 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4633 
total_req = 4966 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4966 
Row_Bus_Util =  0.012706 
CoL_Bus_Util = 0.053655 
Either_Row_CoL_Bus_Util = 0.061499 
Issued_on_Two_Bus_Simul_Util = 0.004862 
issued_two_Eff = 0.079058 
queue_avg = 1.868693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86869
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86940 n_act=608 n_pre=592 n_ref_event=0 n_req=4582 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.05236
n_activity=14472 dram_eff=0.3349
bk0: 276a 87606i bk1: 301a 88057i bk2: 224a 91043i bk3: 221a 90838i bk4: 293a 90292i bk5: 283a 89913i bk6: 223a 90531i bk7: 231a 90474i bk8: 216a 89032i bk9: 216a 89214i bk10: 153a 91553i bk11: 157a 91567i bk12: 160a 88767i bk13: 157a 88894i bk14: 129a 91312i bk15: 134a 91619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867307
Row_Buffer_Locality_read = 0.851512
Row_Buffer_Locality_write = 0.911424
Bank_Level_Parallism = 3.990544
Bank_Level_Parallism_Col = 3.671568
Bank_Level_Parallism_Ready = 1.911886
write_to_read_ratio_blp_rw_average = 0.334082
GrpLevelPara = 2.151153 

BW Util details:
bwutil = 0.052359 
total_CMD = 92554 
util_bw = 4846 
Wasted_Col = 4768 
Wasted_Row = 1596 
Idle = 81344 

BW Util Bottlenecks: 
RCDc_limit = 3735 
RCDWRc_limit = 518 
WTRc_limit = 2898 
RTWc_limit = 4145 
CCDLc_limit = 1914 
rwq = 0 
CCDLc_limit_alone = 1173 
WTRc_limit_alone = 2494 
RTWc_limit_alone = 3808 

Commands details: 
total_CMD = 92554 
n_nop = 86940 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4582 
total_req = 4846 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4846 
Row_Bus_Util =  0.012965 
CoL_Bus_Util = 0.052359 
Either_Row_CoL_Bus_Util = 0.060656 
Issued_on_Two_Bus_Simul_Util = 0.004668 
issued_two_Eff = 0.076950 
queue_avg = 1.887071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88707
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86879 n_act=593 n_pre=577 n_ref_event=0 n_req=4642 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.05341
n_activity=14288 dram_eff=0.346
bk0: 306a 87783i bk1: 292a 87372i bk2: 230a 90828i bk3: 233a 90604i bk4: 285a 90179i bk5: 289a 89964i bk6: 220a 90541i bk7: 218a 89990i bk8: 212a 89020i bk9: 208a 89014i bk10: 163a 91410i bk11: 160a 91490i bk12: 151a 88469i bk13: 163a 87979i bk14: 130a 91297i bk15: 124a 91546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872253
Row_Buffer_Locality_read = 0.854314
Row_Buffer_Locality_write = 0.920509
Bank_Level_Parallism = 4.361886
Bank_Level_Parallism_Col = 4.008759
Bank_Level_Parallism_Ready = 2.127251
write_to_read_ratio_blp_rw_average = 0.350268
GrpLevelPara = 2.219396 

BW Util details:
bwutil = 0.053407 
total_CMD = 92554 
util_bw = 4943 
Wasted_Col = 4674 
Wasted_Row = 1392 
Idle = 81545 

BW Util Bottlenecks: 
RCDc_limit = 3602 
RCDWRc_limit = 523 
WTRc_limit = 3364 
RTWc_limit = 4498 
CCDLc_limit = 2133 
rwq = 0 
CCDLc_limit_alone = 1202 
WTRc_limit_alone = 2797 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 92554 
n_nop = 86879 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4642 
total_req = 4943 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4943 
Row_Bus_Util =  0.012641 
CoL_Bus_Util = 0.053407 
Either_Row_CoL_Bus_Util = 0.061316 
Issued_on_Two_Bus_Simul_Util = 0.004732 
issued_two_Eff = 0.077181 
queue_avg = 2.228083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22808
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87007 n_act=593 n_pre=577 n_ref_event=0 n_req=4499 n_rd=3338 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.05193
n_activity=14634 dram_eff=0.3284
bk0: 282a 87939i bk1: 293a 88281i bk2: 223a 90603i bk3: 225a 90497i bk4: 303a 89740i bk5: 282a 89709i bk6: 222a 90556i bk7: 223a 90816i bk8: 224a 89171i bk9: 208a 89625i bk10: 148a 91227i bk11: 157a 91309i bk12: 150a 88915i bk13: 149a 89274i bk14: 121a 90962i bk15: 128a 91418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868193
Row_Buffer_Locality_read = 0.851708
Row_Buffer_Locality_write = 0.915590
Bank_Level_Parallism = 3.998324
Bank_Level_Parallism_Col = 3.743114
Bank_Level_Parallism_Ready = 1.884311
write_to_read_ratio_blp_rw_average = 0.315282
GrpLevelPara = 2.185381 

BW Util details:
bwutil = 0.051926 
total_CMD = 92554 
util_bw = 4806 
Wasted_Col = 4800 
Wasted_Row = 1729 
Idle = 81219 

BW Util Bottlenecks: 
RCDc_limit = 3684 
RCDWRc_limit = 500 
WTRc_limit = 4101 
RTWc_limit = 3466 
CCDLc_limit = 2210 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 3551 
RTWc_limit_alone = 3246 

Commands details: 
total_CMD = 92554 
n_nop = 87007 
Read = 3338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4499 
total_req = 4806 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4806 
Row_Bus_Util =  0.012641 
CoL_Bus_Util = 0.051926 
Either_Row_CoL_Bus_Util = 0.059933 
Issued_on_Two_Bus_Simul_Util = 0.004635 
issued_two_Eff = 0.077339 
queue_avg = 1.916211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91621
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=87081 n_act=603 n_pre=587 n_ref_event=0 n_req=4433 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.05117
n_activity=13896 dram_eff=0.3408
bk0: 292a 88313i bk1: 280a 88311i bk2: 222a 90848i bk3: 223a 90498i bk4: 281a 90261i bk5: 286a 89694i bk6: 226a 90592i bk7: 222a 90339i bk8: 208a 89542i bk9: 212a 89084i bk10: 155a 91713i bk11: 147a 91557i bk12: 145a 89027i bk13: 154a 88975i bk14: 128a 91544i bk15: 126a 91593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863975
Row_Buffer_Locality_read = 0.848201
Row_Buffer_Locality_write = 0.910302
Bank_Level_Parallism = 3.989522
Bank_Level_Parallism_Col = 3.591914
Bank_Level_Parallism_Ready = 1.863176
write_to_read_ratio_blp_rw_average = 0.360640
GrpLevelPara = 2.139299 

BW Util details:
bwutil = 0.051170 
total_CMD = 92554 
util_bw = 4736 
Wasted_Col = 4691 
Wasted_Row = 1453 
Idle = 81674 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 521 
WTRc_limit = 2535 
RTWc_limit = 4096 
CCDLc_limit = 1790 
rwq = 0 
CCDLc_limit_alone = 1240 
WTRc_limit_alone = 2259 
RTWc_limit_alone = 3822 

Commands details: 
total_CMD = 92554 
n_nop = 87081 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4433 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4736 
Row_Bus_Util =  0.012857 
CoL_Bus_Util = 0.051170 
Either_Row_CoL_Bus_Util = 0.059133 
Issued_on_Two_Bus_Simul_Util = 0.004894 
issued_two_Eff = 0.082770 
queue_avg = 1.703557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70356
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92554 n_nop=86959 n_act=604 n_pre=588 n_ref_event=0 n_req=4602 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05297
n_activity=14465 dram_eff=0.339
bk0: 288a 88018i bk1: 294a 87829i bk2: 225a 90861i bk3: 222a 90708i bk4: 298a 90193i bk5: 297a 90314i bk6: 220a 90801i bk7: 225a 90479i bk8: 220a 89251i bk9: 216a 89391i bk10: 159a 91034i bk11: 156a 91762i bk12: 158a 88841i bk13: 156a 89596i bk14: 127a 91780i bk15: 121a 91750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868753
Row_Buffer_Locality_read = 0.853046
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 3.866655
Bank_Level_Parallism_Col = 3.460795
Bank_Level_Parallism_Ready = 1.744238
write_to_read_ratio_blp_rw_average = 0.351219
GrpLevelPara = 2.107310 

BW Util details:
bwutil = 0.052974 
total_CMD = 92554 
util_bw = 4903 
Wasted_Col = 4650 
Wasted_Row = 1531 
Idle = 81470 

BW Util Bottlenecks: 
RCDc_limit = 3489 
RCDWRc_limit = 517 
WTRc_limit = 2544 
RTWc_limit = 3773 
CCDLc_limit = 1590 
rwq = 0 
CCDLc_limit_alone = 1056 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 3557 

Commands details: 
total_CMD = 92554 
n_nop = 86959 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4602 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4903 
Row_Bus_Util =  0.012879 
CoL_Bus_Util = 0.052974 
Either_Row_CoL_Bus_Util = 0.060451 
Issued_on_Two_Bus_Simul_Util = 0.005402 
issued_two_Eff = 0.089366 
queue_avg = 1.818895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8401, Miss = 2876, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8484, Miss = 2938, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8490, Miss = 2925, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8604, Miss = 3002, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8472, Miss = 2902, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8472, Miss = 2914, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8349, Miss = 2832, Miss_rate = 0.339, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8420, Miss = 3025, Miss_rate = 0.359, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8459, Miss = 2866, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8563, Miss = 3010, Miss_rate = 0.352, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8501, Miss = 2902, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 2915, Miss_rate = 0.344, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 8515, Miss = 3010, Miss_rate = 0.353, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8409, Miss = 2923, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 8497, Miss = 2929, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8499, Miss = 2963, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 8533, Miss = 2941, Miss_rate = 0.345, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8447, Miss = 2947, Miss_rate = 0.349, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 8630, Miss = 2931, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8488, Miss = 2842, Miss_rate = 0.335, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8425, Miss = 2869, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8476, Miss = 2977, Miss_rate = 0.351, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8600, Miss = 2976, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8703, Miss = 2976, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8446, Miss = 2849, Miss_rate = 0.337, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8351, Miss = 2877, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8464, Miss = 2893, Miss_rate = 0.342, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8368, Miss = 2929, Miss_rate = 0.350, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8446, Miss = 2942, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8472, Miss = 2876, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8329, Miss = 2788, Miss_rate = 0.335, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8383, Miss = 2867, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[32]: Access = 8507, Miss = 2868, Miss_rate = 0.337, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 8519, Miss = 2961, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 8472, Miss = 2855, Miss_rate = 0.337, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8460, Miss = 2923, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8340, Miss = 2852, Miss_rate = 0.342, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8466, Miss = 2858, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8504, Miss = 2870, Miss_rate = 0.337, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8521, Miss = 2949, Miss_rate = 0.346, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8564, Miss = 3023, Miss_rate = 0.353, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8484, Miss = 2860, Miss_rate = 0.337, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8487, Miss = 2951, Miss_rate = 0.348, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 8585, Miss = 2946, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8578, Miss = 2973, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8466, Miss = 2897, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8500, Miss = 2934, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8469, Miss = 2960, Miss_rate = 0.350, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8582, Miss = 2990, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 8365, Miss = 2905, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8429, Miss = 2885, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8538, Miss = 2899, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8597, Miss = 2976, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 8580, Miss = 2956, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8361, Miss = 2853, Miss_rate = 0.341, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 8478, Miss = 2952, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8513, Miss = 2986, Miss_rate = 0.351, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 8607, Miss = 2914, Miss_rate = 0.339, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8356, Miss = 2895, Miss_rate = 0.346, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8367, Miss = 2843, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8526, Miss = 2900, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8496, Miss = 2807, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8450, Miss = 2911, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8440, Miss = 2904, Miss_rate = 0.344, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 542783
L2_total_cache_misses = 186668
L2_total_cache_miss_rate = 0.3439
L2_total_cache_pending_hits = 291
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 352593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 290
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 460660
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=460660
icnt_total_pkts_simt_to_mem=542783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 533091
Req_Network_cycles = 157560
Req_Network_injected_packets_per_cycle =       3.3834 
Req_Network_conflicts_per_cycle =       1.3445
Req_Network_conflicts_per_cycle_util =       6.4899
Req_Bank_Level_Parallism =      16.3314
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6904
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6280

Reply_Network_injected_packets_num = 460660
Reply_Network_cycles = 157560
Reply_Network_injected_packets_per_cycle =        2.9237
Reply_Network_conflicts_per_cycle =        1.2535
Reply_Network_conflicts_per_cycle_util =       6.0709
Reply_Bank_Level_Parallism =      14.1602
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2433
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0365
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 117026 (inst/sec)
gpgpu_simulation_rate = 921 (cycle/sec)
gpgpu_silicon_slowdown = 1571118x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-18.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 18
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-18.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 18
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 5394
gpu_sim_insn = 720980
gpu_ipc =     133.6633
gpu_tot_sim_cycle = 162954
gpu_tot_sim_insn = 20732460
gpu_tot_ipc =     127.2289
gpu_tot_issued_cta = 2304
gpu_occupancy = 35.6099% 
gpu_tot_occupancy = 24.6148% 
max_total_param_size = 0
gpu_stall_dramfull = 42537
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3797
partiton_level_parallism_total  =       3.2840
partiton_level_parallism_util =      17.3559
partiton_level_parallism_util_total  =      16.3351
L2_BW  =      17.5808 GB/Sec
L2_BW_total  =     131.4802 GB/Sec
gpu_total_sim_rate=118471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16500, Miss = 8023, Miss_rate = 0.486, Pending_hits = 97, Reservation_fails = 529
	L1D_cache_core[1]: Access = 16199, Miss = 7831, Miss_rate = 0.483, Pending_hits = 78, Reservation_fails = 437
	L1D_cache_core[2]: Access = 14257, Miss = 6936, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 396
	L1D_cache_core[3]: Access = 14410, Miss = 7074, Miss_rate = 0.491, Pending_hits = 76, Reservation_fails = 253
	L1D_cache_core[4]: Access = 15078, Miss = 7293, Miss_rate = 0.484, Pending_hits = 103, Reservation_fails = 471
	L1D_cache_core[5]: Access = 14794, Miss = 7138, Miss_rate = 0.482, Pending_hits = 77, Reservation_fails = 289
	L1D_cache_core[6]: Access = 14966, Miss = 7319, Miss_rate = 0.489, Pending_hits = 88, Reservation_fails = 427
	L1D_cache_core[7]: Access = 15009, Miss = 7338, Miss_rate = 0.489, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[8]: Access = 15203, Miss = 7447, Miss_rate = 0.490, Pending_hits = 64, Reservation_fails = 252
	L1D_cache_core[9]: Access = 15019, Miss = 7331, Miss_rate = 0.488, Pending_hits = 75, Reservation_fails = 389
	L1D_cache_core[10]: Access = 15340, Miss = 7492, Miss_rate = 0.488, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[11]: Access = 15966, Miss = 7856, Miss_rate = 0.492, Pending_hits = 96, Reservation_fails = 432
	L1D_cache_core[12]: Access = 14850, Miss = 7219, Miss_rate = 0.486, Pending_hits = 92, Reservation_fails = 445
	L1D_cache_core[13]: Access = 14446, Miss = 7025, Miss_rate = 0.486, Pending_hits = 92, Reservation_fails = 359
	L1D_cache_core[14]: Access = 14966, Miss = 7219, Miss_rate = 0.482, Pending_hits = 73, Reservation_fails = 324
	L1D_cache_core[15]: Access = 14709, Miss = 7127, Miss_rate = 0.485, Pending_hits = 69, Reservation_fails = 334
	L1D_cache_core[16]: Access = 19582, Miss = 9181, Miss_rate = 0.469, Pending_hits = 168, Reservation_fails = 811
	L1D_cache_core[17]: Access = 20144, Miss = 9540, Miss_rate = 0.474, Pending_hits = 206, Reservation_fails = 978
	L1D_cache_core[18]: Access = 20617, Miss = 9812, Miss_rate = 0.476, Pending_hits = 194, Reservation_fails = 852
	L1D_cache_core[19]: Access = 19905, Miss = 9489, Miss_rate = 0.477, Pending_hits = 178, Reservation_fails = 789
	L1D_cache_core[20]: Access = 19452, Miss = 9197, Miss_rate = 0.473, Pending_hits = 190, Reservation_fails = 693
	L1D_cache_core[21]: Access = 20982, Miss = 9984, Miss_rate = 0.476, Pending_hits = 219, Reservation_fails = 988
	L1D_cache_core[22]: Access = 19739, Miss = 9280, Miss_rate = 0.470, Pending_hits = 165, Reservation_fails = 861
	L1D_cache_core[23]: Access = 19586, Miss = 9349, Miss_rate = 0.477, Pending_hits = 189, Reservation_fails = 797
	L1D_cache_core[24]: Access = 19422, Miss = 9139, Miss_rate = 0.471, Pending_hits = 164, Reservation_fails = 672
	L1D_cache_core[25]: Access = 20419, Miss = 9664, Miss_rate = 0.473, Pending_hits = 211, Reservation_fails = 781
	L1D_cache_core[26]: Access = 19843, Miss = 9410, Miss_rate = 0.474, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[27]: Access = 20250, Miss = 9647, Miss_rate = 0.476, Pending_hits = 165, Reservation_fails = 787
	L1D_cache_core[28]: Access = 19341, Miss = 9157, Miss_rate = 0.473, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[29]: Access = 20398, Miss = 9652, Miss_rate = 0.473, Pending_hits = 215, Reservation_fails = 752
	L1D_cache_core[30]: Access = 20627, Miss = 9656, Miss_rate = 0.468, Pending_hits = 190, Reservation_fails = 660
	L1D_cache_core[31]: Access = 19738, Miss = 9415, Miss_rate = 0.477, Pending_hits = 187, Reservation_fails = 883
	L1D_cache_core[32]: Access = 21386, Miss = 10100, Miss_rate = 0.472, Pending_hits = 240, Reservation_fails = 1042
	L1D_cache_core[33]: Access = 20607, Miss = 9744, Miss_rate = 0.473, Pending_hits = 224, Reservation_fails = 945
	L1D_cache_core[34]: Access = 20273, Miss = 9579, Miss_rate = 0.473, Pending_hits = 236, Reservation_fails = 892
	L1D_cache_core[35]: Access = 21158, Miss = 9808, Miss_rate = 0.464, Pending_hits = 201, Reservation_fails = 986
	L1D_cache_core[36]: Access = 21304, Miss = 9843, Miss_rate = 0.462, Pending_hits = 244, Reservation_fails = 1425
	L1D_cache_core[37]: Access = 21197, Miss = 10040, Miss_rate = 0.474, Pending_hits = 202, Reservation_fails = 1118
	L1D_cache_core[38]: Access = 20877, Miss = 9809, Miss_rate = 0.470, Pending_hits = 195, Reservation_fails = 868
	L1D_cache_core[39]: Access = 20748, Miss = 9768, Miss_rate = 0.471, Pending_hits = 219, Reservation_fails = 778
	L1D_cache_core[40]: Access = 20976, Miss = 9823, Miss_rate = 0.468, Pending_hits = 238, Reservation_fails = 820
	L1D_cache_core[41]: Access = 21931, Miss = 10446, Miss_rate = 0.476, Pending_hits = 244, Reservation_fails = 902
	L1D_cache_core[42]: Access = 21105, Miss = 9988, Miss_rate = 0.473, Pending_hits = 225, Reservation_fails = 942
	L1D_cache_core[43]: Access = 21781, Miss = 10208, Miss_rate = 0.469, Pending_hits = 210, Reservation_fails = 1197
	L1D_cache_core[44]: Access = 21452, Miss = 9948, Miss_rate = 0.464, Pending_hits = 213, Reservation_fails = 1328
	L1D_cache_core[45]: Access = 22004, Miss = 10394, Miss_rate = 0.472, Pending_hits = 275, Reservation_fails = 1058
	L1D_cache_core[46]: Access = 21154, Miss = 10089, Miss_rate = 0.477, Pending_hits = 252, Reservation_fails = 1268
	L1D_cache_core[47]: Access = 21981, Miss = 10413, Miss_rate = 0.474, Pending_hits = 245, Reservation_fails = 1060
	L1D_cache_core[48]: Access = 18165, Miss = 8639, Miss_rate = 0.476, Pending_hits = 183, Reservation_fails = 847
	L1D_cache_core[49]: Access = 19185, Miss = 9035, Miss_rate = 0.471, Pending_hits = 204, Reservation_fails = 1209
	L1D_cache_core[50]: Access = 19045, Miss = 9098, Miss_rate = 0.478, Pending_hits = 211, Reservation_fails = 1211
	L1D_cache_core[51]: Access = 18804, Miss = 8773, Miss_rate = 0.467, Pending_hits = 185, Reservation_fails = 1110
	L1D_cache_core[52]: Access = 18806, Miss = 8748, Miss_rate = 0.465, Pending_hits = 180, Reservation_fails = 1018
	L1D_cache_core[53]: Access = 18735, Miss = 8873, Miss_rate = 0.474, Pending_hits = 223, Reservation_fails = 1012
	L1D_cache_core[54]: Access = 18504, Miss = 8760, Miss_rate = 0.473, Pending_hits = 188, Reservation_fails = 1041
	L1D_cache_core[55]: Access = 18647, Miss = 8970, Miss_rate = 0.481, Pending_hits = 236, Reservation_fails = 706
	L1D_cache_core[56]: Access = 19215, Miss = 9125, Miss_rate = 0.475, Pending_hits = 236, Reservation_fails = 1305
	L1D_cache_core[57]: Access = 18164, Miss = 8438, Miss_rate = 0.465, Pending_hits = 189, Reservation_fails = 900
	L1D_cache_core[58]: Access = 17782, Miss = 8456, Miss_rate = 0.476, Pending_hits = 202, Reservation_fails = 1035
	L1D_cache_core[59]: Access = 17777, Miss = 8454, Miss_rate = 0.476, Pending_hits = 210, Reservation_fails = 1011
	L1D_cache_core[60]: Access = 18481, Miss = 8797, Miss_rate = 0.476, Pending_hits = 225, Reservation_fails = 1096
	L1D_cache_core[61]: Access = 20047, Miss = 9538, Miss_rate = 0.476, Pending_hits = 223, Reservation_fails = 1335
	L1D_cache_core[62]: Access = 18344, Miss = 8841, Miss_rate = 0.482, Pending_hits = 212, Reservation_fails = 1249
	L1D_cache_core[63]: Access = 18038, Miss = 8514, Miss_rate = 0.472, Pending_hits = 187, Reservation_fails = 916
	L1D_cache_core[64]: Access = 13732, Miss = 6714, Miss_rate = 0.489, Pending_hits = 92, Reservation_fails = 678
	L1D_cache_core[65]: Access = 14122, Miss = 6906, Miss_rate = 0.489, Pending_hits = 86, Reservation_fails = 726
	L1D_cache_core[66]: Access = 13918, Miss = 6749, Miss_rate = 0.485, Pending_hits = 82, Reservation_fails = 661
	L1D_cache_core[67]: Access = 14806, Miss = 7184, Miss_rate = 0.485, Pending_hits = 113, Reservation_fails = 906
	L1D_cache_core[68]: Access = 14742, Miss = 7088, Miss_rate = 0.481, Pending_hits = 98, Reservation_fails = 778
	L1D_cache_core[69]: Access = 13622, Miss = 6631, Miss_rate = 0.487, Pending_hits = 86, Reservation_fails = 503
	L1D_cache_core[70]: Access = 14850, Miss = 7205, Miss_rate = 0.485, Pending_hits = 90, Reservation_fails = 449
	L1D_cache_core[71]: Access = 14534, Miss = 7083, Miss_rate = 0.487, Pending_hits = 103, Reservation_fails = 756
	L1D_cache_core[72]: Access = 14049, Miss = 6864, Miss_rate = 0.489, Pending_hits = 85, Reservation_fails = 544
	L1D_cache_core[73]: Access = 14254, Miss = 6886, Miss_rate = 0.483, Pending_hits = 110, Reservation_fails = 510
	L1D_cache_core[74]: Access = 14826, Miss = 7214, Miss_rate = 0.487, Pending_hits = 91, Reservation_fails = 519
	L1D_cache_core[75]: Access = 14044, Miss = 6865, Miss_rate = 0.489, Pending_hits = 73, Reservation_fails = 611
	L1D_cache_core[76]: Access = 14516, Miss = 6986, Miss_rate = 0.481, Pending_hits = 102, Reservation_fails = 640
	L1D_cache_core[77]: Access = 13692, Miss = 6658, Miss_rate = 0.486, Pending_hits = 88, Reservation_fails = 752
	L1D_cache_core[78]: Access = 15248, Miss = 7351, Miss_rate = 0.482, Pending_hits = 99, Reservation_fails = 592
	L1D_cache_core[79]: Access = 14373, Miss = 6908, Miss_rate = 0.481, Pending_hits = 109, Reservation_fails = 650
	L1D_total_cache_accesses = 1428758
	L1D_total_cache_misses = 681591
	L1D_total_cache_miss_rate = 0.4771
	L1D_total_cache_pending_hits = 12788
	L1D_total_cache_reservation_fails = 62787
	L1D_cache_data_port_util = 0.219
	L1D_cache_fill_port_util = 0.129
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 243348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12747
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1142337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286421

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1406, 1134, 1375, 1302, 1330, 994, 1119, 1011, 1112, 1158, 1545, 1289, 1250, 1340, 1384, 1398, 666, 597, 742, 992, 905, 729, 728, 584, 968, 834, 550, 691, 413, 401, 704, 356, 
gpgpu_n_tot_thrd_icount = 20732460
gpgpu_n_tot_w_icount = 2485603
gpgpu_n_stall_shd_mem = 318019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 462708
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284529
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1072313	W0_Idle:2492787	W0_Scoreboard:8689179	W1:555555	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3311	W32:370363
single_issue_nums: WS0:622543	WS1:618204	WS2:621341	WS3:623515	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3701664 {8:462708,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18508320 {40:462708,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 305 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:12261 	36692 	8638 	10034 	13089 	22005 	19180 	14536 	8915 	1206 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306720 	100702 	44899 	10387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	303919 	82975 	46032 	32882 	11843 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	309883 	68052 	35593 	25775 	15495 	6957 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	61 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        46        50        33        30        99       123        35        37        41        39        34        39 
dram[1]:        50        40        28        31        51        47        32        31       107       188        33        34        74        63        34        28 
dram[2]:        44        43        28        31        48        48        26        31       125        94        31        39        32        33        44        34 
dram[3]:        34        40        29        31        46        45        27        33       139       123        35        39        38        45        26        34 
dram[4]:        46        49        35        32        48        47        31        34        93       124        28        35        50        53        37        31 
dram[5]:        37        43        32        25        40        50        30        28        83       121        39        33        33        57        38        30 
dram[6]:        56        44        29        27        47        53        32        29       112       118        31        35        51        42        42        33 
dram[7]:        48        63        35        31        47        50        31        33        97       164        33        30        48        44        30        35 
dram[8]:        46        46        32        30        47        48        27        25       148       184        30        45        57        86        39        31 
dram[9]:        60        45        27        34        47        39        29        39       193        81        28        37       100        37        32        40 
dram[10]:        48        50        30        36        48        47        30        30       145       133        32        31        44        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30       136        91        38        35        39        76        32        37 
dram[12]:        44        46        34        30        47        53        29        28        97       147        36        36        47        77        30        35 
dram[13]:        33        43        28        35        53        47        27        29        86       101        39        33       116        78        37        33 
dram[14]:        52        45        31        30        54        49        29        29       150       129        37        46        45        50        28        37 
dram[15]:        39        43        28        29        44        47        30        30       124        99        34        32        39        85        35        36 
dram[16]:        34        41        24        30        45        45        30        22       129        91        32        36        59        46        33        38 
dram[17]:        49        38        33        29        47        52        28        34       115       111        40        33        66        49        27        38 
dram[18]:        44        44        29        31        49        48        30        30       123        92        34        37        72        48        37        43 
dram[19]:        48        46        36        28        50        47        29        29        92       123        27        36        69        78        36        26 
dram[20]:        52        41        29        32        48        50        26        28       140       101        36        39        65        38        31        33 
dram[21]:        61        61        34        30        44        50        32        35       128       148        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32       103        96        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        46        39        31        91        97        35        41        45        45        45        29 
dram[24]:        50        59        39        35        40        52        32        32        98       170        43        31        46        66        33        31 
dram[25]:        46        43        30        28        50        49        32        36       152        91        39        39        70       115        34        37 
dram[26]:        49        44        33        29        52        56        36        29       132       109        37        38        40        41        27        30 
dram[27]:        37        55        28        32        45        48        32        31        81       103        39        34        64        43        33        30 
dram[28]:        53        70        30        32        43        47        28        30       116       103        28        33        58        66        33        31 
dram[29]:        41        43        27        28        50        45        31        32        89       124        32        39        44        56        25        39 
dram[30]:        41        45        32        29        46        43        30        28        75        78        26        42        38        32        35        29 
dram[31]:        47        42        35        33        50        45        27        30       133       135        37        41        99        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  6.512195  6.440476  5.525000  5.390244  6.636364  6.163265  7.060606  6.571429 11.628572 18.347826  9.500000  6.384615 11.240000  8.303030  6.833333  5.956522 
dram[1]:  7.444445  6.963415  6.371428  5.261905  7.139535  6.750000  5.400000  5.763158 15.074074 18.869566 10.437500  6.583333 10.448276  9.468750  6.777778  7.105263 
dram[2]:  7.200000  5.915790  5.700000  4.591837  6.489362  6.644444  4.822222  6.542857 13.193548 16.240000  6.458333  7.800000  7.684210  9.322580  6.631579  9.214286 
dram[3]:  7.532467  7.036585  5.743590  5.285714  7.789474  5.900000  5.365854  4.934783 16.879999 19.333334  6.625000  8.250000  7.583333 10.310345  6.450000 13.400000 
dram[4]:  6.561798  6.430108  6.131579  5.325582  6.857143  6.555555  6.052631  7.965517 12.838710 17.200001 11.428572  7.950000  7.487179  8.685715  5.809524  6.555555 
dram[5]:  6.746988  6.325843  5.261905  7.000000  8.382353  6.488889  6.111111  5.525000 14.407408 15.214286  7.850000  8.000000  7.461538  8.000000  5.875000  7.444445 
dram[6]:  8.150685  8.169014  6.111111  4.954545  5.418182  4.881356  5.113636  5.641026 19.809525 18.608696  7.272727  9.875000  7.833333  9.161290  8.062500  6.550000 
dram[7]:  6.670588  7.376623  6.818182  5.166667  5.897959  6.340425  5.428571  5.692307 15.962963 19.809525  7.363636 11.642858  7.317073  8.483871  8.117647  6.291667 
dram[8]:  6.550562  5.989247  5.894737  5.625000  8.055555  8.257143  5.166667  4.888889 18.869566 21.947369  7.045455  6.590909  9.806452 10.107142  8.600000  7.166667 
dram[9]:  5.988636  6.275862  7.258065  4.934783  6.711111  6.511628  4.863636  5.046512 21.894737 20.238094  7.363636  9.812500 11.640000  8.454545  5.904762  5.900000 
dram[10]:  6.746988  6.148936  4.372549  6.937500  7.175000  6.102041  6.285714  6.843750 17.913044 15.068966  5.714286  6.954545  7.567567  8.628572  8.266666  6.526316 
dram[11]:  6.450550  6.954023  6.441176  5.750000  8.162162  5.936170  5.846154  5.209302 20.047619 15.740741  7.600000  6.038462  7.589744  9.060606  6.272727  6.173913 
dram[12]:  7.051948  6.950617  4.888889  6.277778  5.680000  7.095238  5.918919  6.575758 17.347826 18.904762  8.555555 11.285714  8.382353 11.038462  6.736842  6.700000 
dram[13]:  6.853659  7.379747  5.340909  5.700000  7.073171  7.146341  6.264706  5.450000 16.869566 16.160000  6.875000  7.181818 12.083333  9.645162  8.500000  8.058824 
dram[14]:  6.284091  6.459770  5.743590  5.418605  6.952381  5.720000  5.450000  7.827586 20.904762 18.347826  8.888889  9.000000 10.518518  7.189189  5.521739  7.611111 
dram[15]:  6.949367  6.987179  6.054054  6.937500  6.111111  7.421052  6.054054  5.069767 15.880000 18.619047  8.611111  8.611111  6.829268  8.774194  5.809524  6.631579 
dram[16]:  5.821053  6.089888  5.717949  5.815790  7.200000  6.166667  6.000000  5.159091 21.473684 15.333333  7.727273  7.600000 10.464286  9.741936  6.350000  7.588235 
dram[17]:  5.591837  6.805195  5.113636  6.076923  5.860000  4.754098  6.083333  6.052631 18.173914 19.523809  5.807693  8.555555 12.869565  8.687500  4.750000  7.000000 
dram[18]:  6.000000  6.708861  5.837838  5.023256  5.660378  6.658536  6.228571  5.348837 20.473684 19.000000  8.050000  6.423077 11.360000  6.829268  9.000000 10.153846 
dram[19]:  7.410959  6.876543  5.897436  6.277778  6.813953  6.500000  5.783784  5.789474 18.090910 28.333334  7.272727 11.500000  6.789474  8.400000  8.800000  5.416667 
dram[20]:  6.010870  5.864583  7.793103  6.162162  7.575000  7.200000  6.305555  4.909091 18.478260 20.850000  6.583333  8.444445  8.600000  8.333333  8.375000  8.437500 
dram[21]:  7.050633  7.493671  6.428571  5.948718  6.000000  7.150000  4.978261  5.186047 19.523809 25.529411  8.722222  8.722222  6.780488  8.058824  5.954545 10.833333 
dram[22]:  6.488889  7.732394  6.000000  5.921052  6.931818  6.063830  6.588235  5.045455 20.190475 14.703704  6.772727  7.318182  8.636364  8.833333  7.750000  5.153846 
dram[23]:  7.786667  6.927711  5.575000  5.390244  6.613636  7.243902  5.789474  5.641026 17.695652 17.719999  8.166667 10.125000  8.764706  9.310345  6.684210  6.619048 
dram[24]:  7.074074  6.976191  6.906250  4.541667  6.212766  6.375000  6.400000  6.411765 15.111111 20.095238  8.611111  6.416667  8.027027  7.771429  6.050000  6.285714 
dram[25]:  6.136364  7.125000  5.279070  5.700000  6.085106  7.538462  7.333333  6.416667 14.666667 15.800000  9.500000  9.166667  8.400000  9.655172  5.500000  7.500000 
dram[26]:  6.454545  6.258427  5.717949  5.794872  8.135135  7.487179  4.562500  6.606061 25.235294 23.052631  7.809524  8.050000  8.878788  8.696970  5.478261  7.277778 
dram[27]:  6.172414  6.726191  6.787879  6.696970  6.659091  6.152174  5.575000  5.372093 14.300000 19.619047  8.611111  7.900000  8.657143  7.702703  7.588235  6.700000 
dram[28]:  7.653846  6.816092  6.969697  7.281250  6.951220  5.897959  5.945946  5.190476 16.040001 19.190475  8.150000 10.000000  9.250000  7.763158  6.285714  6.047619 
dram[29]:  6.476191  7.823529  4.955555  6.818182  6.312500  5.423077  6.000000  7.193548 16.480000 21.105263  9.312500  8.000000  8.000000  8.363636  4.518518  7.166667 
dram[30]:  7.438356  6.545455  6.166667  5.717949  5.509804  5.107143  6.108108  5.162791 26.000000 15.259259  7.750000  8.222222  8.882353  7.676471  5.652174  6.400000 
dram[31]:  6.790698  6.546512  5.487805  5.692307  6.622222  6.456522  6.111111  5.769231 18.391304 17.869566  5.714286  9.750000  8.228572  9.689655  8.000000  7.562500 
average row locality = 146560/19294 = 7.596144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       282       298       221       221       292       302       233       230       212       216       151       162       147       153       122       134 
dram[1]:       293       286       223       221       307       297       216       219       220       220       167       158       163       164       121       134 
dram[2]:       280       300       228       225       305       299       217       229       220       216       155       155       164       147       125       128 
dram[3]:       291       308       224       222       296       295       220       227       212       216       157       163       151       156       128       134 
dram[4]:       304       312       233       229       288       295       230       231       216       224       160       159       153       155       120       118 
dram[5]:       272       285       221       224       285       292       220       221       204       216       156       159       156       161       136       129 
dram[6]:       300       287       220       218       298       288       225       220       220       220       159       158       150       162       129       130 
dram[7]:       286       288       225       217       289       298       228       222       212       220       162       163       153       155       133       147 
dram[8]:       301       297       224       225       290       289       217       220       216       224       155       145       159       152       125       127 
dram[9]:       280       279       225       227       302       280       214       217       216       212       158       156       160       139       124       118 
dram[10]:       293       283       223       222       287       299       220       219       212       224       160       153       145       160       124       121 
dram[11]:       291       287       219       230       302       279       228       224       232       228       151       157       160       159       135       138 
dram[12]:       281       278       220       226       284       298       219       217       220       204       154       158       156       155       127       131 
dram[13]:       287       296       235       228       290       293       213       218       212       220       165       156       159       159       135       135 
dram[14]:       283       297       224       233       292       286       218       227       224       224       160       162       152       148       124       133 
dram[15]:       271       282       224       222       275       282       224       218       204       212       155       155       149       161       121       126 
dram[16]:       291       278       223       221       288       296       222       227       204       220       170       151       151       148       126       127 
dram[17]:       289       269       225       237       293       290       219       230       228       216       151       154       155       153       132       126 
dram[18]:       288       284       216       216       300       273       218       230       212       200       158       164       153       160       131       127 
dram[19]:       291       287       230       226       293       286       214       220       204       216       159       160       153       147       132       128 
dram[20]:       284       276       226       228       303       288       227       216       220       212       158       151       157       145       134       133 
dram[21]:       276       299       225       232       276       286       229       223       216       220       157       157       154       148       130       130 
dram[22]:       295       284       216       225       305       285       224       222       232       212       149       161       148       164       122       131 
dram[23]:       300       296       223       221       291       297       220       220       216       216       147       162       156       154       124       135 
dram[24]:       311       294       221       218       292       306       224       218       224       220       154       153       155       154       120       130 
dram[25]:       295       289       227       228       286       294       220       231       216       216       152       165       156       154       130       134 
dram[26]:       297       289       223       226       301       292       219       218       220       212       163       159       160       155       126       131 
dram[27]:       276       301       224       221       293       283       223       231       216       216       153       157       160       157       129       134 
dram[28]:       306       292       230       233       285       289       220       218       212       208       163       160       151       163       130       124 
dram[29]:       282       293       223       225       303       282       222       223       224       208       148       157       150       149       121       128 
dram[30]:       292       280       222       223       281       286       226       222       208       212       155       147       145       154       128       126 
dram[31]:       288       294       225       222       298       297       220       225       220       216       159       156       158       156       127       121 
total dram reads = 107777
bank skew: 312/118 = 2.64
chip skew: 3427/3281 = 1.04
number of total write accesses:
dram[0]:       285       277         0         0         0         0         0         0       288       312         1         4       139       132         1         3 
dram[1]:       348       320         0         0         0         0         0         0       286       331         0         0       150       148         1         1 
dram[2]:       337       287         0         0         0         0         0         0       277       274         0         1       137       157         1         1 
dram[3]:       318       300         0         0         0         0         0         0       324       277         2         2       136       155         1         0 
dram[4]:       306       320         0         0         0         0         0         0       281       295         0         0       148       160         2         0 
dram[5]:       320       316         0         0         0         0         0         0       267       335         1         1       142       129         5         5 
dram[6]:       317       326         0         0         0         0         0         0       326       313         1         0       151       128         0         1 
dram[7]:       319       305         0         0         0         0         0         0       320       319         0         0       160       116         6         5 
dram[8]:       316       287         0         0         0         0         0         0       337       294         0         0       160       140         4         2 
dram[9]:       276       298         0         0         0         0         0         0       307       322         4         1       135       150         0         0 
dram[10]:       300       344         0         0         0         0         0         0       298       308         0         0       151       144         0         4 
dram[11]:       336       364         0         0         0         0         0         0       285       292         1         0       145       150         3         4 
dram[12]:       291       317         0         0         0         0         0         0       258       270         0         0       140       147         1         3 
dram[13]:       310       322         0         0         0         0         0         0       263       250         0         2       143       149         1         2 
dram[14]:       310       290         0         0         0         0         0         0       331       291         0         0       146       131         3         5 
dram[15]:       316       299         0         0         0         0         0         0       283       266         0         0       139       126         1         0 
dram[16]:       292       288         0         0         0         0         0         0       308       303         0         1       157       169         1         2 
dram[17]:       291       275         0         0         0         0         0         0       301       294         0         0       151       140         1         0 
dram[18]:       279       278         0         0         0         0         0         0       274       317         3         3       145       134         4         5 
dram[19]:       280       299         0         0         0         0         0         0       303       345         1         1       112       160         0         2 
dram[20]:       294       332         0         0         0         0         0         0       333       324         0         1       152       140         0         2 
dram[21]:       318       324         0         0         0         0         0         0       303       339         0         0       133       137         1         0 
dram[22]:       322       300         0         0         0         0         0         0       299       272         0         0       149       166         2         3 
dram[23]:       322       309         0         0         0         0         0         0       287       372         0         0       150       124         3         4 
dram[24]:       304       323         0         0         0         0         0         0       294       313         1         1       151       131         1         2 
dram[25]:       272       317         0         0         0         0         0         0       284       272         0         0       148       131         2         1 
dram[26]:       310       297         0         0         0         0         0         0       356       325         1         2       141       143         0         0 
dram[27]:       287       288         0         0         0         0         0         0       311       294         2         1       147       142         0         0 
dram[28]:       335       342         0         0         0         0         0         0       289       286         0         0       157       144         2         4 
dram[29]:       302       279         0         0         0         0         0         0       281       313         1         3       154       133         1         1 
dram[30]:       288       247         0         0         0         0         0         0       288       317         0         2       169       114         2         2 
dram[31]:       329       296         0         0         0         0         0         0       308       312         1         0       139       134         2         0 
total dram writes = 48236
min_bank_accesses = 0!
chip skew: 1585/1427 = 1.11
average mf latency per bank:
dram[0]:        368       395       745       777       733       689       906       901       372       375      6970      6418       320       319       635       652
dram[1]:        315       386       829       784       721       726       914       939       368       338      6625      6942       322       328       638       615
dram[2]:        376       387       795       854       742       715       910       894       387       380      7063      6975       325       310       707       660
dram[3]:        345       398       731       764       707       696       871       866       359       376      6671      6282       279       327       547       566
dram[4]:        350       346       723       791       682       662       898       920       371       372      6765      6663       288       298       597       612
dram[5]:        354       342       753       789       687       646       990       836       382       333      6738      6421       292       321       565       580
dram[6]:        347       350       729       790       641       641       892       883       355       365      6416      6637       279       303       585       592
dram[7]:        335       336       706       809       657       655       819       872       352       353      6345      6316       277       334       530       596
dram[8]:        319       395       817       866       689       744       897       855       348       365      7334      7555       310       320       595       616
dram[9]:        354       334       790       832       643       704       894       837       356       347      6593      6713       333       312       585       643
dram[10]:        339       383       808       810       680       683       978       888       380       346      6733      7146       311       312       658       703
dram[11]:        309       354       805       862       676       720       881       845       370       364      7026      6889       286       307       560       605
dram[12]:        328       306       816       785       664       698       803       831       409       401      6347      6318       296       305       588       575
dram[13]:        366       332       800       841       678       733       885       851       391       396      6441      6743       305       304       628       663
dram[14]:        304       343       810       749       704       738       841       835       351       370      6277      6356       298       293       589       599
dram[15]:        322       323       773       741       631       719       813       814       375       378      6469      6489       294       325       559       607
dram[16]:        364       357       742       755       695       677       817       827       353       345      6135      6695       293       261       586       615
dram[17]:        385       407       775       786       725       682       880       897       354       372      7197      7091       318       341       589       694
dram[18]:        397       414       793       796       680       750       878       885       392       352      6675      6335       294       336       615       712
dram[19]:        412       369       769       761       709       683       899       908       365       330      6693      6664       350       291       651       647
dram[20]:        370       342       810       746       688       660       824       927       335       343      6890      7054       291       305       600       646
dram[21]:        346       370       718       731       691       623       839       901       345       325      6789      6569       323       291       622       589
dram[22]:        343       366       740       753       674       664       848       876       350       374      7342      6861       330       276       595       572
dram[23]:        351       343       731       766       653       629       870       866       371       319      7228      6650       277       342       621       578
dram[24]:        362       354       907       789       669       681       836       874       368       347      6777      6790       299       308       615       637
dram[25]:        394       363       895       779       669       720       922       922       372       376      7296      6805       308       317       613       628
dram[26]:        335       333       835       787       682       686       867       886       329       346      6589      6567       313       304       591       582
dram[27]:        392       386       856       756       688       684       842       842       345       350      7040      6861       307       303       625       587
dram[28]:        316       334       772       741       701       659       909       916       367       369      6572      6693       309       324       579       598
dram[29]:        333       341       761       790       670       653       868       801       363       336      6672      6151       290       310       587       587
dram[30]:        347       376       801       768       670       715       862       892       375       351      7136      7223       317       364       617       623
dram[31]:        314       363       763       786       663       691       874       872       349       346      6622      6755       349       335       604       636
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       841       849       999      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320      1103       980      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1205      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90183 n_act=607 n_pre=591 n_ref_event=0 n_req=4536 n_rd=3376 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05033
n_activity=14111 dram_eff=0.3414
bk0: 282a 91387i bk1: 298a 90953i bk2: 221a 94010i bk3: 221a 93649i bk4: 292a 93446i bk5: 302a 93256i bk6: 233a 93913i bk7: 230a 93858i bk8: 212a 92045i bk9: 216a 92101i bk10: 151a 94849i bk11: 162a 94616i bk12: 147a 92315i bk13: 153a 92420i bk14: 122a 94735i bk15: 134a 94497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866182
Row_Buffer_Locality_read = 0.853377
Row_Buffer_Locality_write = 0.903448
Bank_Level_Parallism = 4.056911
Bank_Level_Parallism_Col = 3.630631
Bank_Level_Parallism_Ready = 1.889581
write_to_read_ratio_blp_rw_average = 0.344056
GrpLevelPara = 2.156371 

BW Util details:
bwutil = 0.050333 
total_CMD = 95723 
util_bw = 4818 
Wasted_Col = 4652 
Wasted_Row = 1389 
Idle = 84864 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 581 
WTRc_limit = 2727 
RTWc_limit = 3931 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1288 
WTRc_limit_alone = 2301 
RTWc_limit_alone = 3610 

Commands details: 
total_CMD = 95723 
n_nop = 90183 
Read = 3376 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4536 
total_req = 4818 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4818 
Row_Bus_Util =  0.012515 
CoL_Bus_Util = 0.050333 
Either_Row_CoL_Bus_Util = 0.057875 
Issued_on_Two_Bus_Simul_Util = 0.004973 
issued_two_Eff = 0.085921 
queue_avg = 1.743155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90014 n_act=593 n_pre=577 n_ref_event=0 n_req=4686 n_rd=3409 n_rd_L2_A=0 n_write=0 n_wr_bk=1585 bw_util=0.05217
n_activity=14738 dram_eff=0.3389
bk0: 293a 90932i bk1: 286a 90833i bk2: 223a 93620i bk3: 221a 93723i bk4: 307a 93225i bk5: 297a 92925i bk6: 216a 93676i bk7: 219a 93607i bk8: 220a 92444i bk9: 220a 92025i bk10: 167a 94841i bk11: 158a 94492i bk12: 163a 91506i bk13: 164a 92166i bk14: 121a 94827i bk15: 134a 94465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873453
Row_Buffer_Locality_read = 0.857436
Row_Buffer_Locality_write = 0.916210
Bank_Level_Parallism = 4.102683
Bank_Level_Parallism_Col = 3.798406
Bank_Level_Parallism_Ready = 2.039447
write_to_read_ratio_blp_rw_average = 0.356419
GrpLevelPara = 2.168685 

BW Util details:
bwutil = 0.052171 
total_CMD = 95723 
util_bw = 4994 
Wasted_Col = 4814 
Wasted_Row = 1635 
Idle = 84280 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 494 
WTRc_limit = 2851 
RTWc_limit = 4070 
CCDLc_limit = 2008 
rwq = 0 
CCDLc_limit_alone = 1212 
WTRc_limit_alone = 2395 
RTWc_limit_alone = 3730 

Commands details: 
total_CMD = 95723 
n_nop = 90014 
Read = 3409 
Write = 0 
L2_Alloc = 0 
L2_WB = 1585 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4686 
total_req = 4994 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4994 
Row_Bus_Util =  0.012223 
CoL_Bus_Util = 0.052171 
Either_Row_CoL_Bus_Util = 0.059641 
Issued_on_Two_Bus_Simul_Util = 0.004753 
issued_two_Eff = 0.079699 
queue_avg = 1.984267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90062 n_act=638 n_pre=622 n_ref_event=0 n_req=4603 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.05082
n_activity=14903 dram_eff=0.3264
bk0: 280a 90822i bk1: 300a 90816i bk2: 228a 93789i bk3: 225a 93539i bk4: 305a 93187i bk5: 299a 93380i bk6: 217a 93545i bk7: 229a 93569i bk8: 220a 92274i bk9: 216a 92168i bk10: 155a 94695i bk11: 155a 94846i bk12: 164a 91929i bk13: 147a 92038i bk14: 125a 94873i bk15: 128a 94723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861395
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = 0.904132
Bank_Level_Parallism = 3.964304
Bank_Level_Parallism_Col = 3.631519
Bank_Level_Parallism_Ready = 2.006577
write_to_read_ratio_blp_rw_average = 0.338636
GrpLevelPara = 2.122380 

BW Util details:
bwutil = 0.050824 
total_CMD = 95723 
util_bw = 4865 
Wasted_Col = 4993 
Wasted_Row = 1740 
Idle = 84125 

BW Util Bottlenecks: 
RCDc_limit = 3980 
RCDWRc_limit = 549 
WTRc_limit = 2832 
RTWc_limit = 4000 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 3640 

Commands details: 
total_CMD = 95723 
n_nop = 90062 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 4603 
total_req = 4865 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 4865 
Row_Bus_Util =  0.013163 
CoL_Bus_Util = 0.050824 
Either_Row_CoL_Bus_Util = 0.059139 
Issued_on_Two_Bus_Simul_Util = 0.004847 
issued_two_Eff = 0.081964 
queue_avg = 1.938353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90112 n_act=600 n_pre=584 n_ref_event=0 n_req=4628 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1515 bw_util=0.05135
n_activity=14186 dram_eff=0.3465
bk0: 291a 91266i bk1: 308a 91086i bk2: 224a 93863i bk3: 222a 93673i bk4: 296a 93549i bk5: 295a 92871i bk6: 220a 93578i bk7: 227a 93212i bk8: 212a 92055i bk9: 216a 92482i bk10: 157a 94770i bk11: 163a 94750i bk12: 151a 92265i bk13: 156a 92064i bk14: 128a 94756i bk15: 134a 95033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870354
Row_Buffer_Locality_read = 0.851765
Row_Buffer_Locality_write = 0.921824
Bank_Level_Parallism = 4.157612
Bank_Level_Parallism_Col = 3.692676
Bank_Level_Parallism_Ready = 1.943032
write_to_read_ratio_blp_rw_average = 0.335171
GrpLevelPara = 2.183268 

BW Util details:
bwutil = 0.051346 
total_CMD = 95723 
util_bw = 4915 
Wasted_Col = 4624 
Wasted_Row = 1266 
Idle = 84918 

BW Util Bottlenecks: 
RCDc_limit = 3565 
RCDWRc_limit = 450 
WTRc_limit = 3312 
RTWc_limit = 3822 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 2883 
RTWc_limit_alone = 3507 

Commands details: 
total_CMD = 95723 
n_nop = 90112 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1515 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4628 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4915 
Row_Bus_Util =  0.012369 
CoL_Bus_Util = 0.051346 
Either_Row_CoL_Bus_Util = 0.058617 
Issued_on_Two_Bus_Simul_Util = 0.005098 
issued_two_Eff = 0.086972 
queue_avg = 1.872852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87285
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90025 n_act=620 n_pre=604 n_ref_event=0 n_req=4671 n_rd=3427 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.0516
n_activity=14842 dram_eff=0.3328
bk0: 304a 91086i bk1: 312a 90674i bk2: 233a 93673i bk3: 229a 93518i bk4: 288a 93391i bk5: 295a 93303i bk6: 230a 93804i bk7: 231a 93838i bk8: 216a 92414i bk9: 224a 92179i bk10: 160a 94935i bk11: 159a 94634i bk12: 153a 91944i bk13: 155a 92316i bk14: 120a 94875i bk15: 118a 94579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867266
Row_Buffer_Locality_read = 0.854975
Row_Buffer_Locality_write = 0.901125
Bank_Level_Parallism = 3.974605
Bank_Level_Parallism_Col = 3.659832
Bank_Level_Parallism_Ready = 2.009921
write_to_read_ratio_blp_rw_average = 0.363069
GrpLevelPara = 2.179433 

BW Util details:
bwutil = 0.051597 
total_CMD = 95723 
util_bw = 4939 
Wasted_Col = 4637 
Wasted_Row = 1765 
Idle = 84382 

BW Util Bottlenecks: 
RCDc_limit = 3465 
RCDWRc_limit = 641 
WTRc_limit = 2578 
RTWc_limit = 3965 
CCDLc_limit = 1529 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 2236 
RTWc_limit_alone = 3737 

Commands details: 
total_CMD = 95723 
n_nop = 90025 
Read = 3427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 4671 
total_req = 4939 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 4939 
Row_Bus_Util =  0.012787 
CoL_Bus_Util = 0.051597 
Either_Row_CoL_Bus_Util = 0.059526 
Issued_on_Two_Bus_Simul_Util = 0.004858 
issued_two_Eff = 0.081608 
queue_avg = 1.750091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90145 n_act=612 n_pre=596 n_ref_event=0 n_req=4564 n_rd=3337 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05075
n_activity=14176 dram_eff=0.3427
bk0: 272a 90987i bk1: 285a 91122i bk2: 221a 93813i bk3: 224a 93590i bk4: 285a 93302i bk5: 292a 93254i bk6: 220a 93849i bk7: 221a 93457i bk8: 204a 92288i bk9: 216a 92021i bk10: 156a 94726i bk11: 159a 94697i bk12: 156a 91727i bk13: 161a 92406i bk14: 136a 94564i bk15: 129a 94883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865907
Row_Buffer_Locality_read = 0.851363
Row_Buffer_Locality_write = 0.905460
Bank_Level_Parallism = 4.186642
Bank_Level_Parallism_Col = 3.787310
Bank_Level_Parallism_Ready = 1.963565
write_to_read_ratio_blp_rw_average = 0.344562
GrpLevelPara = 2.225855 

BW Util details:
bwutil = 0.050751 
total_CMD = 95723 
util_bw = 4858 
Wasted_Col = 4560 
Wasted_Row = 1437 
Idle = 84868 

BW Util Bottlenecks: 
RCDc_limit = 3480 
RCDWRc_limit = 564 
WTRc_limit = 2986 
RTWc_limit = 3584 
CCDLc_limit = 1966 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 2601 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 95723 
n_nop = 90145 
Read = 3337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4564 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4858 
Row_Bus_Util =  0.012620 
CoL_Bus_Util = 0.050751 
Either_Row_CoL_Bus_Util = 0.058272 
Issued_on_Two_Bus_Simul_Util = 0.005098 
issued_two_Eff = 0.087487 
queue_avg = 1.738851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90062 n_act=606 n_pre=590 n_ref_event=0 n_req=4632 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.05168
n_activity=14395 dram_eff=0.3437
bk0: 300a 91312i bk1: 287a 91323i bk2: 220a 93983i bk3: 218a 93570i bk4: 298a 92818i bk5: 288a 92627i bk6: 225a 93630i bk7: 220a 93178i bk8: 220a 92215i bk9: 220a 92092i bk10: 159a 94617i bk11: 158a 94853i bk12: 150a 91969i bk13: 162a 92118i bk14: 129a 95032i bk15: 130a 94732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869171
Row_Buffer_Locality_read = 0.848404
Row_Buffer_Locality_write = 0.925481
Bank_Level_Parallism = 4.196779
Bank_Level_Parallism_Col = 3.814917
Bank_Level_Parallism_Ready = 1.923388
write_to_read_ratio_blp_rw_average = 0.344718
GrpLevelPara = 2.202776 

BW Util details:
bwutil = 0.051680 
total_CMD = 95723 
util_bw = 4947 
Wasted_Col = 4636 
Wasted_Row = 1409 
Idle = 84731 

BW Util Bottlenecks: 
RCDc_limit = 3669 
RCDWRc_limit = 431 
WTRc_limit = 3296 
RTWc_limit = 4080 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 95723 
n_nop = 90062 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 4632 
total_req = 4947 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 4947 
Row_Bus_Util =  0.012494 
CoL_Bus_Util = 0.051680 
Either_Row_CoL_Bus_Util = 0.059139 
Issued_on_Two_Bus_Simul_Util = 0.005035 
issued_two_Eff = 0.085144 
queue_avg = 1.942459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90038 n_act=611 n_pre=595 n_ref_event=0 n_req=4638 n_rd=3398 n_rd_L2_A=0 n_write=0 n_wr_bk=1550 bw_util=0.05169
n_activity=14309 dram_eff=0.3458
bk0: 286a 90912i bk1: 288a 91194i bk2: 225a 93956i bk3: 217a 93613i bk4: 289a 93120i bk5: 298a 92943i bk6: 228a 93423i bk7: 222a 93212i bk8: 212a 92185i bk9: 220a 92462i bk10: 162a 94750i bk11: 163a 94822i bk12: 153a 91463i bk13: 155a 92114i bk14: 133a 94623i bk15: 147a 94053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868262
Row_Buffer_Locality_read = 0.850206
Row_Buffer_Locality_write = 0.917742
Bank_Level_Parallism = 4.242677
Bank_Level_Parallism_Col = 3.864766
Bank_Level_Parallism_Ready = 1.997171
write_to_read_ratio_blp_rw_average = 0.329730
GrpLevelPara = 2.191215 

BW Util details:
bwutil = 0.051691 
total_CMD = 95723 
util_bw = 4948 
Wasted_Col = 4747 
Wasted_Row = 1468 
Idle = 84560 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 541 
WTRc_limit = 3372 
RTWc_limit = 3811 
CCDLc_limit = 1983 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 3549 

Commands details: 
total_CMD = 95723 
n_nop = 90038 
Read = 3398 
Write = 0 
L2_Alloc = 0 
L2_WB = 1550 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4638 
total_req = 4948 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 4948 
Row_Bus_Util =  0.012599 
CoL_Bus_Util = 0.051691 
Either_Row_CoL_Bus_Util = 0.059390 
Issued_on_Two_Bus_Simul_Util = 0.004900 
issued_two_Eff = 0.082498 
queue_avg = 1.968754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96875
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90106 n_act=596 n_pre=580 n_ref_event=0 n_req=4601 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.05125
n_activity=14314 dram_eff=0.3427
bk0: 301a 91061i bk1: 297a 90897i bk2: 224a 93799i bk3: 225a 93603i bk4: 290a 93832i bk5: 289a 93671i bk6: 217a 93510i bk7: 220a 93458i bk8: 216a 92086i bk9: 224a 92744i bk10: 155a 94738i bk11: 145a 94771i bk12: 159a 91839i bk13: 152a 92447i bk14: 125a 94888i bk15: 127a 94636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870463
Row_Buffer_Locality_read = 0.856209
Row_Buffer_Locality_write = 0.909312
Bank_Level_Parallism = 3.964206
Bank_Level_Parallism_Col = 3.636722
Bank_Level_Parallism_Ready = 1.991847
write_to_read_ratio_blp_rw_average = 0.363786
GrpLevelPara = 2.141245 

BW Util details:
bwutil = 0.051252 
total_CMD = 95723 
util_bw = 4906 
Wasted_Col = 4647 
Wasted_Row = 1594 
Idle = 84576 

BW Util Bottlenecks: 
RCDc_limit = 3510 
RCDWRc_limit = 555 
WTRc_limit = 2307 
RTWc_limit = 3949 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2033 
RTWc_limit_alone = 3606 

Commands details: 
total_CMD = 95723 
n_nop = 90106 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4601 
total_req = 4906 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4906 
Row_Bus_Util =  0.012285 
CoL_Bus_Util = 0.051252 
Either_Row_CoL_Bus_Util = 0.058680 
Issued_on_Two_Bus_Simul_Util = 0.004858 
issued_two_Eff = 0.082784 
queue_avg = 1.711041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71104
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90193 n_act=604 n_pre=588 n_ref_event=0 n_req=4510 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1493 bw_util=0.05014
n_activity=14405 dram_eff=0.3332
bk0: 280a 91079i bk1: 279a 91183i bk2: 225a 93876i bk3: 227a 93820i bk4: 302a 93343i bk5: 280a 93432i bk6: 214a 93187i bk7: 217a 93212i bk8: 216a 92657i bk9: 212a 92336i bk10: 158a 94793i bk11: 156a 94760i bk12: 160a 92467i bk13: 139a 92427i bk14: 124a 94594i bk15: 118a 94632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866075
Row_Buffer_Locality_read = 0.847596
Row_Buffer_Locality_write = 0.916874
Bank_Level_Parallism = 3.969165
Bank_Level_Parallism_Col = 3.691852
Bank_Level_Parallism_Ready = 2.046458
write_to_read_ratio_blp_rw_average = 0.334180
GrpLevelPara = 2.175331 

BW Util details:
bwutil = 0.050145 
total_CMD = 95723 
util_bw = 4800 
Wasted_Col = 4650 
Wasted_Row = 1706 
Idle = 84567 

BW Util Bottlenecks: 
RCDc_limit = 3635 
RCDWRc_limit = 509 
WTRc_limit = 2681 
RTWc_limit = 3548 
CCDLc_limit = 1778 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 95723 
n_nop = 90193 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1493 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4510 
total_req = 4800 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4800 
Row_Bus_Util =  0.012453 
CoL_Bus_Util = 0.050145 
Either_Row_CoL_Bus_Util = 0.057771 
Issued_on_Two_Bus_Simul_Util = 0.004826 
issued_two_Eff = 0.083544 
queue_avg = 1.715993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71599
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90044 n_act=624 n_pre=608 n_ref_event=0 n_req=4600 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1549 bw_util=0.05113
n_activity=14522 dram_eff=0.337
bk0: 293a 91095i bk1: 283a 90826i bk2: 223a 93373i bk3: 222a 93899i bk4: 287a 93493i bk5: 299a 93398i bk6: 220a 93693i bk7: 219a 93645i bk8: 212a 92465i bk9: 224a 92312i bk10: 160a 94493i bk11: 153a 94611i bk12: 145a 92246i bk13: 160a 92401i bk14: 124a 94748i bk15: 121a 94684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864348
Row_Buffer_Locality_read = 0.849925
Row_Buffer_Locality_write = 0.902789
Bank_Level_Parallism = 3.916914
Bank_Level_Parallism_Col = 3.558408
Bank_Level_Parallism_Ready = 1.904168
write_to_read_ratio_blp_rw_average = 0.366980
GrpLevelPara = 2.122844 

BW Util details:
bwutil = 0.051127 
total_CMD = 95723 
util_bw = 4894 
Wasted_Col = 4899 
Wasted_Row = 1641 
Idle = 84289 

BW Util Bottlenecks: 
RCDc_limit = 3738 
RCDWRc_limit = 606 
WTRc_limit = 2538 
RTWc_limit = 4011 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 3763 

Commands details: 
total_CMD = 95723 
n_nop = 90044 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1549 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 4600 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 4894 
Row_Bus_Util =  0.012870 
CoL_Bus_Util = 0.051127 
Either_Row_CoL_Bus_Util = 0.059327 
Issued_on_Two_Bus_Simul_Util = 0.004670 
issued_two_Eff = 0.078711 
queue_avg = 1.670758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67076
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=89974 n_act=629 n_pre=613 n_ref_event=0 n_req=4704 n_rd=3420 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.05223
n_activity=14592 dram_eff=0.3427
bk0: 291a 90798i bk1: 287a 90554i bk2: 219a 93642i bk3: 230a 93678i bk4: 302a 93572i bk5: 279a 93086i bk6: 228a 93493i bk7: 224a 93177i bk8: 232a 92144i bk9: 228a 92204i bk10: 151a 94698i bk11: 157a 94503i bk12: 160a 91937i bk13: 159a 92073i bk14: 135a 94389i bk15: 138a 94231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866284
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.909657
Bank_Level_Parallism = 4.213140
Bank_Level_Parallism_Col = 3.885477
Bank_Level_Parallism_Ready = 2.073800
write_to_read_ratio_blp_rw_average = 0.342269
GrpLevelPara = 2.260996 

BW Util details:
bwutil = 0.052234 
total_CMD = 95723 
util_bw = 5000 
Wasted_Col = 4788 
Wasted_Row = 1627 
Idle = 84308 

BW Util Bottlenecks: 
RCDc_limit = 3744 
RCDWRc_limit = 565 
WTRc_limit = 2984 
RTWc_limit = 4107 
CCDLc_limit = 1775 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 3868 

Commands details: 
total_CMD = 95723 
n_nop = 89974 
Read = 3420 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4704 
total_req = 5000 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 5000 
Row_Bus_Util =  0.012975 
CoL_Bus_Util = 0.052234 
Either_Row_CoL_Bus_Util = 0.060059 
Issued_on_Two_Bus_Simul_Util = 0.005150 
issued_two_Eff = 0.085754 
queue_avg = 1.992739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99274
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90236 n_act=576 n_pre=560 n_ref_event=0 n_req=4512 n_rd=3328 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.04967
n_activity=14011 dram_eff=0.3394
bk0: 281a 91252i bk1: 278a 91156i bk2: 220a 93598i bk3: 226a 93786i bk4: 284a 93221i bk5: 298a 93332i bk6: 219a 93759i bk7: 217a 93734i bk8: 220a 92617i bk9: 204a 92048i bk10: 154a 94673i bk11: 158a 94808i bk12: 156a 91603i bk13: 155a 91911i bk14: 127a 94587i bk15: 131a 94636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.853365
Row_Buffer_Locality_write = 0.925676
Bank_Level_Parallism = 4.178627
Bank_Level_Parallism_Col = 3.848706
Bank_Level_Parallism_Ready = 1.920925
write_to_read_ratio_blp_rw_average = 0.348969
GrpLevelPara = 2.173950 

BW Util details:
bwutil = 0.049675 
total_CMD = 95723 
util_bw = 4755 
Wasted_Col = 4700 
Wasted_Row = 1400 
Idle = 84868 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 464 
WTRc_limit = 3807 
RTWc_limit = 3940 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 1383 
WTRc_limit_alone = 3256 
RTWc_limit_alone = 3652 

Commands details: 
total_CMD = 95723 
n_nop = 90236 
Read = 3328 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4512 
total_req = 4755 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4755 
Row_Bus_Util =  0.011868 
CoL_Bus_Util = 0.049675 
Either_Row_CoL_Bus_Util = 0.057322 
Issued_on_Two_Bus_Simul_Util = 0.004221 
issued_two_Eff = 0.073629 
queue_avg = 1.985855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98585
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90189 n_act=583 n_pre=567 n_ref_event=0 n_req=4599 n_rd=3401 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.05059
n_activity=13714 dram_eff=0.3531
bk0: 287a 90859i bk1: 296a 91071i bk2: 235a 93558i bk3: 228a 93747i bk4: 290a 93709i bk5: 293a 93657i bk6: 213a 94117i bk7: 218a 93353i bk8: 212a 92346i bk9: 220a 92515i bk10: 165a 94576i bk11: 156a 94553i bk12: 159a 92284i bk13: 159a 92129i bk14: 135a 94905i bk15: 135a 94684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873233
Row_Buffer_Locality_read = 0.860041
Row_Buffer_Locality_write = 0.910684
Bank_Level_Parallism = 4.167439
Bank_Level_Parallism_Col = 3.760228
Bank_Level_Parallism_Ready = 1.924427
write_to_read_ratio_blp_rw_average = 0.360479
GrpLevelPara = 2.215970 

BW Util details:
bwutil = 0.050594 
total_CMD = 95723 
util_bw = 4843 
Wasted_Col = 4409 
Wasted_Row = 1331 
Idle = 85140 

BW Util Bottlenecks: 
RCDc_limit = 3367 
RCDWRc_limit = 502 
WTRc_limit = 2623 
RTWc_limit = 3950 
CCDLc_limit = 1598 
rwq = 0 
CCDLc_limit_alone = 1052 
WTRc_limit_alone = 2332 
RTWc_limit_alone = 3695 

Commands details: 
total_CMD = 95723 
n_nop = 90189 
Read = 3401 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4599 
total_req = 4843 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4843 
Row_Bus_Util =  0.012014 
CoL_Bus_Util = 0.050594 
Either_Row_CoL_Bus_Util = 0.057813 
Issued_on_Two_Bus_Simul_Util = 0.004795 
issued_two_Eff = 0.082942 
queue_avg = 1.802576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80258
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90056 n_act=603 n_pre=587 n_ref_event=0 n_req=4592 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05113
n_activity=14650 dram_eff=0.3341
bk0: 283a 91156i bk1: 297a 91124i bk2: 224a 93951i bk3: 233a 93776i bk4: 292a 93374i bk5: 286a 93040i bk6: 218a 93543i bk7: 227a 93906i bk8: 224a 92394i bk9: 224a 92290i bk10: 160a 94617i bk11: 162a 94798i bk12: 152a 92229i bk13: 148a 92244i bk14: 124a 94832i bk15: 133a 94811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868685
Row_Buffer_Locality_read = 0.853558
Row_Buffer_Locality_write = 0.911203
Bank_Level_Parallism = 3.763556
Bank_Level_Parallism_Col = 3.464359
Bank_Level_Parallism_Ready = 1.941357
write_to_read_ratio_blp_rw_average = 0.346259
GrpLevelPara = 2.083910 

BW Util details:
bwutil = 0.051127 
total_CMD = 95723 
util_bw = 4894 
Wasted_Col = 5094 
Wasted_Row = 1723 
Idle = 84012 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 542 
WTRc_limit = 2515 
RTWc_limit = 3722 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1289 
WTRc_limit_alone = 2155 
RTWc_limit_alone = 3436 

Commands details: 
total_CMD = 95723 
n_nop = 90056 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4592 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4894 
Row_Bus_Util =  0.012432 
CoL_Bus_Util = 0.051127 
Either_Row_CoL_Bus_Util = 0.059202 
Issued_on_Two_Bus_Simul_Util = 0.004356 
issued_two_Eff = 0.073584 
queue_avg = 1.700563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70056
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90305 n_act=583 n_pre=567 n_ref_event=0 n_req=4437 n_rd=3281 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.04921
n_activity=13949 dram_eff=0.3377
bk0: 271a 91289i bk1: 282a 91123i bk2: 224a 93964i bk3: 222a 94047i bk4: 275a 93832i bk5: 282a 93496i bk6: 224a 93793i bk7: 218a 93581i bk8: 204a 92134i bk9: 212a 92555i bk10: 155a 94679i bk11: 155a 94760i bk12: 149a 92306i bk13: 161a 92586i bk14: 121a 94762i bk15: 126a 94693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868605
Row_Buffer_Locality_read = 0.853094
Row_Buffer_Locality_write = 0.912630
Bank_Level_Parallism = 3.970877
Bank_Level_Parallism_Col = 3.560299
Bank_Level_Parallism_Ready = 1.839949
write_to_read_ratio_blp_rw_average = 0.361331
GrpLevelPara = 2.128301 

BW Util details:
bwutil = 0.049215 
total_CMD = 95723 
util_bw = 4711 
Wasted_Col = 4516 
Wasted_Row = 1452 
Idle = 85044 

BW Util Bottlenecks: 
RCDc_limit = 3563 
RCDWRc_limit = 496 
WTRc_limit = 2605 
RTWc_limit = 3997 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 95723 
n_nop = 90305 
Read = 3281 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4437 
total_req = 4711 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4711 
Row_Bus_Util =  0.012014 
CoL_Bus_Util = 0.049215 
Either_Row_CoL_Bus_Util = 0.056601 
Issued_on_Two_Bus_Simul_Util = 0.004628 
issued_two_Eff = 0.081764 
queue_avg = 1.627206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62721
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90090 n_act=614 n_pre=598 n_ref_event=0 n_req=4567 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05081
n_activity=14983 dram_eff=0.3246
bk0: 291a 91038i bk1: 278a 90907i bk2: 223a 93807i bk3: 221a 94181i bk4: 288a 93493i bk5: 296a 93134i bk6: 222a 93884i bk7: 227a 93694i bk8: 204a 92547i bk9: 220a 92199i bk10: 170a 94599i bk11: 151a 94743i bk12: 151a 91984i bk13: 148a 92118i bk14: 126a 94600i bk15: 127a 94742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865557
Row_Buffer_Locality_read = 0.850135
Row_Buffer_Locality_write = 0.907680
Bank_Level_Parallism = 3.920384
Bank_Level_Parallism_Col = 3.575215
Bank_Level_Parallism_Ready = 1.903988
write_to_read_ratio_blp_rw_average = 0.356404
GrpLevelPara = 2.072805 

BW Util details:
bwutil = 0.050813 
total_CMD = 95723 
util_bw = 4864 
Wasted_Col = 4848 
Wasted_Row = 1630 
Idle = 84381 

BW Util Bottlenecks: 
RCDc_limit = 3691 
RCDWRc_limit = 614 
WTRc_limit = 2634 
RTWc_limit = 3890 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1162 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 3537 

Commands details: 
total_CMD = 95723 
n_nop = 90090 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 4567 
total_req = 4864 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 4864 
Row_Bus_Util =  0.012662 
CoL_Bus_Util = 0.050813 
Either_Row_CoL_Bus_Util = 0.058847 
Issued_on_Two_Bus_Simul_Util = 0.004628 
issued_two_Eff = 0.078644 
queue_avg = 1.736302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7363
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90090 n_act=632 n_pre=616 n_ref_event=0 n_req=4532 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1453 bw_util=0.05035
n_activity=14877 dram_eff=0.324
bk0: 289a 90434i bk1: 269a 91186i bk2: 225a 93776i bk3: 237a 93689i bk4: 293a 93054i bk5: 290a 93032i bk6: 219a 93804i bk7: 230a 93691i bk8: 228a 92285i bk9: 216a 92099i bk10: 151a 94736i bk11: 154a 94938i bk12: 155a 92025i bk13: 153a 92059i bk14: 132a 94185i bk15: 126a 94612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860547
Row_Buffer_Locality_read = 0.844075
Row_Buffer_Locality_write = 0.908154
Bank_Level_Parallism = 3.971895
Bank_Level_Parallism_Col = 3.661251
Bank_Level_Parallism_Ready = 1.934232
write_to_read_ratio_blp_rw_average = 0.346573
GrpLevelPara = 2.106683 

BW Util details:
bwutil = 0.050354 
total_CMD = 95723 
util_bw = 4820 
Wasted_Col = 5134 
Wasted_Row = 1752 
Idle = 84017 

BW Util Bottlenecks: 
RCDc_limit = 4025 
RCDWRc_limit = 545 
WTRc_limit = 3059 
RTWc_limit = 4297 
CCDLc_limit = 1949 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 4023 

Commands details: 
total_CMD = 95723 
n_nop = 90090 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1453 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 4532 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 4820 
Row_Bus_Util =  0.013038 
CoL_Bus_Util = 0.050354 
Either_Row_CoL_Bus_Util = 0.058847 
Issued_on_Two_Bus_Simul_Util = 0.004544 
issued_two_Eff = 0.077224 
queue_avg = 1.827032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82703
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90223 n_act=601 n_pre=585 n_ref_event=0 n_req=4470 n_rd=3330 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.04985
n_activity=13898 dram_eff=0.3434
bk0: 288a 91035i bk1: 284a 91387i bk2: 216a 93916i bk3: 216a 94010i bk4: 300a 92997i bk5: 273a 93355i bk6: 218a 94105i bk7: 230a 93458i bk8: 212a 92445i bk9: 200a 92427i bk10: 158a 94767i bk11: 164a 94545i bk12: 153a 92345i bk13: 160a 91777i bk14: 131a 94873i bk15: 127a 94841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865548
Row_Buffer_Locality_read = 0.849249
Row_Buffer_Locality_write = 0.913158
Bank_Level_Parallism = 3.998812
Bank_Level_Parallism_Col = 3.635192
Bank_Level_Parallism_Ready = 1.928122
write_to_read_ratio_blp_rw_average = 0.342425
GrpLevelPara = 2.116080 

BW Util details:
bwutil = 0.049852 
total_CMD = 95723 
util_bw = 4772 
Wasted_Col = 4619 
Wasted_Row = 1551 
Idle = 84781 

BW Util Bottlenecks: 
RCDc_limit = 3643 
RCDWRc_limit = 498 
WTRc_limit = 2342 
RTWc_limit = 3952 
CCDLc_limit = 1813 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 3651 

Commands details: 
total_CMD = 95723 
n_nop = 90223 
Read = 3330 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4470 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4772 
Row_Bus_Util =  0.012390 
CoL_Bus_Util = 0.049852 
Either_Row_CoL_Bus_Util = 0.057457 
Issued_on_Two_Bus_Simul_Util = 0.004785 
issued_two_Eff = 0.083273 
queue_avg = 1.746759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74676
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90185 n_act=576 n_pre=560 n_ref_event=0 n_req=4525 n_rd=3346 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.05066
n_activity=14279 dram_eff=0.3396
bk0: 291a 91599i bk1: 287a 91435i bk2: 230a 93856i bk3: 226a 93830i bk4: 293a 93182i bk5: 286a 93168i bk6: 214a 93659i bk7: 220a 93757i bk8: 204a 92279i bk9: 216a 92649i bk10: 159a 94770i bk11: 160a 94953i bk12: 153a 92297i bk13: 147a 91854i bk14: 132a 94535i bk15: 128a 94553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872707
Row_Buffer_Locality_read = 0.853258
Row_Buffer_Locality_write = 0.927905
Bank_Level_Parallism = 3.999726
Bank_Level_Parallism_Col = 3.704717
Bank_Level_Parallism_Ready = 1.893174
write_to_read_ratio_blp_rw_average = 0.333302
GrpLevelPara = 2.200086 

BW Util details:
bwutil = 0.050657 
total_CMD = 95723 
util_bw = 4849 
Wasted_Col = 4588 
Wasted_Row = 1493 
Idle = 84793 

BW Util Bottlenecks: 
RCDc_limit = 3579 
RCDWRc_limit = 418 
WTRc_limit = 3212 
RTWc_limit = 3702 
CCDLc_limit = 2018 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 2667 
RTWc_limit_alone = 3375 

Commands details: 
total_CMD = 95723 
n_nop = 90185 
Read = 3346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4525 
total_req = 4849 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4849 
Row_Bus_Util =  0.011868 
CoL_Bus_Util = 0.050657 
Either_Row_CoL_Bus_Util = 0.057854 
Issued_on_Two_Bus_Simul_Util = 0.004670 
issued_two_Eff = 0.080715 
queue_avg = 1.745913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74591
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90065 n_act=599 n_pre=583 n_ref_event=0 n_req=4601 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.05157
n_activity=15097 dram_eff=0.327
bk0: 284a 90959i bk1: 276a 90807i bk2: 226a 93958i bk3: 228a 93966i bk4: 303a 93375i bk5: 288a 93558i bk6: 227a 93868i bk7: 216a 93280i bk8: 220a 91969i bk9: 212a 92597i bk10: 158a 94397i bk11: 151a 94790i bk12: 157a 92166i bk13: 145a 92470i bk14: 134a 94739i bk15: 133a 94778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869811
Row_Buffer_Locality_read = 0.855569
Row_Buffer_Locality_write = 0.908286
Bank_Level_Parallism = 3.894267
Bank_Level_Parallism_Col = 3.575213
Bank_Level_Parallism_Ready = 1.949960
write_to_read_ratio_blp_rw_average = 0.361063
GrpLevelPara = 2.130480 

BW Util details:
bwutil = 0.051565 
total_CMD = 95723 
util_bw = 4936 
Wasted_Col = 4857 
Wasted_Row = 1632 
Idle = 84298 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 610 
WTRc_limit = 2754 
RTWc_limit = 4145 
CCDLc_limit = 1677 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 2465 
RTWc_limit_alone = 3867 

Commands details: 
total_CMD = 95723 
n_nop = 90065 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 4601 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 4936 
Row_Bus_Util =  0.012348 
CoL_Bus_Util = 0.051565 
Either_Row_CoL_Bus_Util = 0.059108 
Issued_on_Two_Bus_Simul_Util = 0.004806 
issued_two_Eff = 0.081301 
queue_avg = 1.711699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7117
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90092 n_act=590 n_pre=574 n_ref_event=0 n_req=4591 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.05133
n_activity=14894 dram_eff=0.3299
bk0: 276a 90946i bk1: 299a 90933i bk2: 225a 93634i bk3: 232a 93614i bk4: 276a 92863i bk5: 286a 93468i bk6: 229a 93464i bk7: 223a 93079i bk8: 216a 92538i bk9: 220a 92533i bk10: 157a 94559i bk11: 157a 94898i bk12: 154a 92008i bk13: 148a 91545i bk14: 130a 94297i bk15: 130a 94819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871488
Row_Buffer_Locality_read = 0.851400
Row_Buffer_Locality_write = 0.926196
Bank_Level_Parallism = 4.149231
Bank_Level_Parallism_Col = 3.867510
Bank_Level_Parallism_Ready = 1.866884
write_to_read_ratio_blp_rw_average = 0.313531
GrpLevelPara = 2.211754 

BW Util details:
bwutil = 0.051325 
total_CMD = 95723 
util_bw = 4913 
Wasted_Col = 4806 
Wasted_Row = 1599 
Idle = 84405 

BW Util Bottlenecks: 
RCDc_limit = 3812 
RCDWRc_limit = 470 
WTRc_limit = 4062 
RTWc_limit = 3513 
CCDLc_limit = 2219 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 3489 
RTWc_limit_alone = 3363 

Commands details: 
total_CMD = 95723 
n_nop = 90092 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4591 
total_req = 4913 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4913 
Row_Bus_Util =  0.012160 
CoL_Bus_Util = 0.051325 
Either_Row_CoL_Bus_Util = 0.058826 
Issued_on_Two_Bus_Simul_Util = 0.004659 
issued_two_Eff = 0.079204 
queue_avg = 2.085403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0854
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90081 n_act=607 n_pre=591 n_ref_event=0 n_req=4602 n_rd=3375 n_rd_L2_A=0 n_write=0 n_wr_bk=1513 bw_util=0.05106
n_activity=14062 dram_eff=0.3476
bk0: 295a 90609i bk1: 284a 90981i bk2: 216a 93965i bk3: 225a 93549i bk4: 305a 93391i bk5: 285a 93313i bk6: 224a 93734i bk7: 222a 93650i bk8: 232a 92400i bk9: 212a 92079i bk10: 149a 94498i bk11: 161a 94374i bk12: 148a 91671i bk13: 164a 91834i bk14: 122a 94486i bk15: 131a 94361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868101
Row_Buffer_Locality_read = 0.851259
Row_Buffer_Locality_write = 0.914425
Bank_Level_Parallism = 4.302029
Bank_Level_Parallism_Col = 3.960788
Bank_Level_Parallism_Ready = 1.959697
write_to_read_ratio_blp_rw_average = 0.342245
GrpLevelPara = 2.256910 

BW Util details:
bwutil = 0.051064 
total_CMD = 95723 
util_bw = 4888 
Wasted_Col = 4587 
Wasted_Row = 1514 
Idle = 84734 

BW Util Bottlenecks: 
RCDc_limit = 3715 
RCDWRc_limit = 516 
WTRc_limit = 3712 
RTWc_limit = 4114 
CCDLc_limit = 2202 
rwq = 0 
CCDLc_limit_alone = 1401 
WTRc_limit_alone = 3235 
RTWc_limit_alone = 3790 

Commands details: 
total_CMD = 95723 
n_nop = 90081 
Read = 3375 
Write = 0 
L2_Alloc = 0 
L2_WB = 1513 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4602 
total_req = 4888 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4888 
Row_Bus_Util =  0.012515 
CoL_Bus_Util = 0.051064 
Either_Row_CoL_Bus_Util = 0.058941 
Issued_on_Two_Bus_Simul_Util = 0.004638 
issued_two_Eff = 0.078695 
queue_avg = 1.988791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98879
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90051 n_act=586 n_pre=570 n_ref_event=0 n_req=4624 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1571 bw_util=0.0517
n_activity=14394 dram_eff=0.3438
bk0: 300a 91641i bk1: 296a 91354i bk2: 223a 93865i bk3: 221a 93870i bk4: 291a 93307i bk5: 297a 93084i bk6: 220a 93487i bk7: 220a 93254i bk8: 216a 92641i bk9: 216a 92268i bk10: 147a 94659i bk11: 162a 94673i bk12: 156a 92033i bk13: 154a 91794i bk14: 124a 94596i bk15: 135a 94718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873270
Row_Buffer_Locality_read = 0.859384
Row_Buffer_Locality_write = 0.910915
Bank_Level_Parallism = 4.092506
Bank_Level_Parallism_Col = 3.763330
Bank_Level_Parallism_Ready = 1.910689
write_to_read_ratio_blp_rw_average = 0.331133
GrpLevelPara = 2.247035 

BW Util details:
bwutil = 0.051701 
total_CMD = 95723 
util_bw = 4949 
Wasted_Col = 4560 
Wasted_Row = 1474 
Idle = 84740 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 561 
WTRc_limit = 3226 
RTWc_limit = 3466 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1209 
WTRc_limit_alone = 2741 
RTWc_limit_alone = 3208 

Commands details: 
total_CMD = 95723 
n_nop = 90051 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1571 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4624 
total_req = 4949 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4949 
Row_Bus_Util =  0.012077 
CoL_Bus_Util = 0.051701 
Either_Row_CoL_Bus_Util = 0.059254 
Issued_on_Two_Bus_Simul_Util = 0.004523 
issued_two_Eff = 0.076340 
queue_avg = 1.772145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77214
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90084 n_act=612 n_pre=596 n_ref_event=0 n_req=4599 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05135
n_activity=14427 dram_eff=0.3407
bk0: 311a 91080i bk1: 294a 91328i bk2: 221a 93924i bk3: 218a 93704i bk4: 292a 93051i bk5: 306a 93111i bk6: 224a 93686i bk7: 218a 93522i bk8: 224a 92116i bk9: 220a 92350i bk10: 154a 94602i bk11: 153a 94486i bk12: 155a 91661i bk13: 154a 92263i bk14: 120a 94652i bk15: 130a 94558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866928
Row_Buffer_Locality_read = 0.852681
Row_Buffer_Locality_write = 0.907054
Bank_Level_Parallism = 4.172901
Bank_Level_Parallism_Col = 3.800642
Bank_Level_Parallism_Ready = 1.990844
write_to_read_ratio_blp_rw_average = 0.347899
GrpLevelPara = 2.196470 

BW Util details:
bwutil = 0.051346 
total_CMD = 95723 
util_bw = 4915 
Wasted_Col = 4581 
Wasted_Row = 1545 
Idle = 84682 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 564 
WTRc_limit = 3233 
RTWc_limit = 4003 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2711 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 95723 
n_nop = 90084 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4599 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4915 
Row_Bus_Util =  0.012620 
CoL_Bus_Util = 0.051346 
Either_Row_CoL_Bus_Util = 0.058910 
Issued_on_Two_Bus_Simul_Util = 0.005056 
issued_two_Eff = 0.085831 
queue_avg = 1.894539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89454
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90177 n_act=595 n_pre=579 n_ref_event=0 n_req=4545 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.05035
n_activity=14081 dram_eff=0.3423
bk0: 295a 90791i bk1: 289a 91088i bk2: 227a 93617i bk3: 228a 93637i bk4: 286a 93359i bk5: 294a 93538i bk6: 220a 93826i bk7: 231a 93412i bk8: 216a 92336i bk9: 216a 92401i bk10: 152a 94746i bk11: 165a 94823i bk12: 156a 92117i bk13: 154a 92484i bk14: 130a 94552i bk15: 134a 94891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869087
Row_Buffer_Locality_read = 0.857648
Row_Buffer_Locality_write = 0.902778
Bank_Level_Parallism = 4.032170
Bank_Level_Parallism_Col = 3.664854
Bank_Level_Parallism_Ready = 1.964938
write_to_read_ratio_blp_rw_average = 0.361245
GrpLevelPara = 2.123054 

BW Util details:
bwutil = 0.050354 
total_CMD = 95723 
util_bw = 4820 
Wasted_Col = 4708 
Wasted_Row = 1507 
Idle = 84688 

BW Util Bottlenecks: 
RCDc_limit = 3543 
RCDWRc_limit = 582 
WTRc_limit = 2575 
RTWc_limit = 4208 
CCDLc_limit = 1743 
rwq = 0 
CCDLc_limit_alone = 1098 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 95723 
n_nop = 90177 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4545 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4820 
Row_Bus_Util =  0.012265 
CoL_Bus_Util = 0.050354 
Either_Row_CoL_Bus_Util = 0.057938 
Issued_on_Two_Bus_Simul_Util = 0.004680 
issued_two_Eff = 0.080779 
queue_avg = 1.736082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73608
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90031 n_act=596 n_pre=580 n_ref_event=0 n_req=4633 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1575 bw_util=0.05188
n_activity=14644 dram_eff=0.3391
bk0: 297a 90938i bk1: 289a 91030i bk2: 223a 93734i bk3: 226a 93673i bk4: 301a 93498i bk5: 292a 93332i bk6: 219a 93612i bk7: 218a 93790i bk8: 220a 92349i bk9: 212a 92381i bk10: 163a 94615i bk11: 159a 94863i bk12: 160a 91747i bk13: 155a 91735i bk14: 126a 94642i bk15: 131a 94668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871358
Row_Buffer_Locality_read = 0.855795
Row_Buffer_Locality_write = 0.913849
Bank_Level_Parallism = 4.014263
Bank_Level_Parallism_Col = 3.684424
Bank_Level_Parallism_Ready = 1.945228
write_to_read_ratio_blp_rw_average = 0.362305
GrpLevelPara = 2.133181 

BW Util details:
bwutil = 0.051879 
total_CMD = 95723 
util_bw = 4966 
Wasted_Col = 4799 
Wasted_Row = 1593 
Idle = 84365 

BW Util Bottlenecks: 
RCDc_limit = 3488 
RCDWRc_limit = 569 
WTRc_limit = 2754 
RTWc_limit = 3859 
CCDLc_limit = 1888 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 2277 
RTWc_limit_alone = 3587 

Commands details: 
total_CMD = 95723 
n_nop = 90031 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1575 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4633 
total_req = 4966 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4966 
Row_Bus_Util =  0.012285 
CoL_Bus_Util = 0.051879 
Either_Row_CoL_Bus_Util = 0.059463 
Issued_on_Two_Bus_Simul_Util = 0.004701 
issued_two_Eff = 0.079058 
queue_avg = 1.806828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80683
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90109 n_act=608 n_pre=592 n_ref_event=0 n_req=4582 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.05063
n_activity=14472 dram_eff=0.3349
bk0: 276a 90775i bk1: 301a 91226i bk2: 224a 94212i bk3: 221a 94007i bk4: 293a 93461i bk5: 283a 93082i bk6: 223a 93700i bk7: 231a 93643i bk8: 216a 92201i bk9: 216a 92383i bk10: 153a 94722i bk11: 157a 94736i bk12: 160a 91936i bk13: 157a 92063i bk14: 129a 94481i bk15: 134a 94788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867307
Row_Buffer_Locality_read = 0.851512
Row_Buffer_Locality_write = 0.911424
Bank_Level_Parallism = 3.990544
Bank_Level_Parallism_Col = 3.671568
Bank_Level_Parallism_Ready = 1.911886
write_to_read_ratio_blp_rw_average = 0.334082
GrpLevelPara = 2.151153 

BW Util details:
bwutil = 0.050625 
total_CMD = 95723 
util_bw = 4846 
Wasted_Col = 4768 
Wasted_Row = 1596 
Idle = 84513 

BW Util Bottlenecks: 
RCDc_limit = 3735 
RCDWRc_limit = 518 
WTRc_limit = 2898 
RTWc_limit = 4145 
CCDLc_limit = 1914 
rwq = 0 
CCDLc_limit_alone = 1173 
WTRc_limit_alone = 2494 
RTWc_limit_alone = 3808 

Commands details: 
total_CMD = 95723 
n_nop = 90109 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4582 
total_req = 4846 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4846 
Row_Bus_Util =  0.012536 
CoL_Bus_Util = 0.050625 
Either_Row_CoL_Bus_Util = 0.058648 
Issued_on_Two_Bus_Simul_Util = 0.004513 
issued_two_Eff = 0.076950 
queue_avg = 1.824598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8246
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90048 n_act=593 n_pre=577 n_ref_event=0 n_req=4642 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.05164
n_activity=14288 dram_eff=0.346
bk0: 306a 90952i bk1: 292a 90541i bk2: 230a 93997i bk3: 233a 93773i bk4: 285a 93348i bk5: 289a 93133i bk6: 220a 93710i bk7: 218a 93159i bk8: 212a 92189i bk9: 208a 92183i bk10: 163a 94579i bk11: 160a 94659i bk12: 151a 91638i bk13: 163a 91148i bk14: 130a 94466i bk15: 124a 94715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872253
Row_Buffer_Locality_read = 0.854314
Row_Buffer_Locality_write = 0.920509
Bank_Level_Parallism = 4.361886
Bank_Level_Parallism_Col = 4.008759
Bank_Level_Parallism_Ready = 2.127251
write_to_read_ratio_blp_rw_average = 0.350268
GrpLevelPara = 2.219396 

BW Util details:
bwutil = 0.051639 
total_CMD = 95723 
util_bw = 4943 
Wasted_Col = 4674 
Wasted_Row = 1392 
Idle = 84714 

BW Util Bottlenecks: 
RCDc_limit = 3602 
RCDWRc_limit = 523 
WTRc_limit = 3364 
RTWc_limit = 4498 
CCDLc_limit = 2133 
rwq = 0 
CCDLc_limit_alone = 1202 
WTRc_limit_alone = 2797 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 95723 
n_nop = 90048 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4642 
total_req = 4943 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4943 
Row_Bus_Util =  0.012223 
CoL_Bus_Util = 0.051639 
Either_Row_CoL_Bus_Util = 0.059286 
Issued_on_Two_Bus_Simul_Util = 0.004576 
issued_two_Eff = 0.077181 
queue_avg = 2.154320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15432
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90176 n_act=593 n_pre=577 n_ref_event=0 n_req=4499 n_rd=3338 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.05021
n_activity=14634 dram_eff=0.3284
bk0: 282a 91108i bk1: 293a 91450i bk2: 223a 93772i bk3: 225a 93666i bk4: 303a 92909i bk5: 282a 92878i bk6: 222a 93725i bk7: 223a 93985i bk8: 224a 92340i bk9: 208a 92794i bk10: 148a 94396i bk11: 157a 94478i bk12: 150a 92084i bk13: 149a 92443i bk14: 121a 94131i bk15: 128a 94587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868193
Row_Buffer_Locality_read = 0.851708
Row_Buffer_Locality_write = 0.915590
Bank_Level_Parallism = 3.998324
Bank_Level_Parallism_Col = 3.743114
Bank_Level_Parallism_Ready = 1.884311
write_to_read_ratio_blp_rw_average = 0.315282
GrpLevelPara = 2.185381 

BW Util details:
bwutil = 0.050207 
total_CMD = 95723 
util_bw = 4806 
Wasted_Col = 4800 
Wasted_Row = 1729 
Idle = 84388 

BW Util Bottlenecks: 
RCDc_limit = 3684 
RCDWRc_limit = 500 
WTRc_limit = 4101 
RTWc_limit = 3466 
CCDLc_limit = 2210 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 3551 
RTWc_limit_alone = 3246 

Commands details: 
total_CMD = 95723 
n_nop = 90176 
Read = 3338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4499 
total_req = 4806 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4806 
Row_Bus_Util =  0.012223 
CoL_Bus_Util = 0.050207 
Either_Row_CoL_Bus_Util = 0.057948 
Issued_on_Two_Bus_Simul_Util = 0.004482 
issued_two_Eff = 0.077339 
queue_avg = 1.852773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85277
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90250 n_act=603 n_pre=587 n_ref_event=0 n_req=4433 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.04948
n_activity=13896 dram_eff=0.3408
bk0: 292a 91482i bk1: 280a 91480i bk2: 222a 94017i bk3: 223a 93667i bk4: 281a 93430i bk5: 286a 92863i bk6: 226a 93761i bk7: 222a 93508i bk8: 208a 92711i bk9: 212a 92253i bk10: 155a 94882i bk11: 147a 94726i bk12: 145a 92196i bk13: 154a 92144i bk14: 128a 94713i bk15: 126a 94762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863975
Row_Buffer_Locality_read = 0.848201
Row_Buffer_Locality_write = 0.910302
Bank_Level_Parallism = 3.989522
Bank_Level_Parallism_Col = 3.591914
Bank_Level_Parallism_Ready = 1.863176
write_to_read_ratio_blp_rw_average = 0.360640
GrpLevelPara = 2.139299 

BW Util details:
bwutil = 0.049476 
total_CMD = 95723 
util_bw = 4736 
Wasted_Col = 4691 
Wasted_Row = 1453 
Idle = 84843 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 521 
WTRc_limit = 2535 
RTWc_limit = 4096 
CCDLc_limit = 1790 
rwq = 0 
CCDLc_limit_alone = 1240 
WTRc_limit_alone = 2259 
RTWc_limit_alone = 3822 

Commands details: 
total_CMD = 95723 
n_nop = 90250 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4433 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4736 
Row_Bus_Util =  0.012432 
CoL_Bus_Util = 0.049476 
Either_Row_CoL_Bus_Util = 0.057175 
Issued_on_Two_Bus_Simul_Util = 0.004732 
issued_two_Eff = 0.082770 
queue_avg = 1.647159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64716
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95723 n_nop=90128 n_act=604 n_pre=588 n_ref_event=0 n_req=4602 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.05122
n_activity=14465 dram_eff=0.339
bk0: 288a 91187i bk1: 294a 90998i bk2: 225a 94030i bk3: 222a 93877i bk4: 298a 93362i bk5: 297a 93483i bk6: 220a 93970i bk7: 225a 93648i bk8: 220a 92420i bk9: 216a 92560i bk10: 159a 94203i bk11: 156a 94931i bk12: 158a 92010i bk13: 156a 92765i bk14: 127a 94949i bk15: 121a 94919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868753
Row_Buffer_Locality_read = 0.853046
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 3.866655
Bank_Level_Parallism_Col = 3.460795
Bank_Level_Parallism_Ready = 1.744238
write_to_read_ratio_blp_rw_average = 0.351219
GrpLevelPara = 2.107310 

BW Util details:
bwutil = 0.051221 
total_CMD = 95723 
util_bw = 4903 
Wasted_Col = 4650 
Wasted_Row = 1531 
Idle = 84639 

BW Util Bottlenecks: 
RCDc_limit = 3489 
RCDWRc_limit = 517 
WTRc_limit = 2544 
RTWc_limit = 3773 
CCDLc_limit = 1590 
rwq = 0 
CCDLc_limit_alone = 1056 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 3557 

Commands details: 
total_CMD = 95723 
n_nop = 90128 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4602 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4903 
Row_Bus_Util =  0.012453 
CoL_Bus_Util = 0.051221 
Either_Row_CoL_Bus_Util = 0.058450 
Issued_on_Two_Bus_Simul_Util = 0.005223 
issued_two_Eff = 0.089366 
queue_avg = 1.758679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8433, Miss = 2876, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8516, Miss = 2938, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8522, Miss = 2925, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8636, Miss = 3002, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8504, Miss = 2902, Miss_rate = 0.341, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8504, Miss = 2914, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8381, Miss = 2832, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8452, Miss = 3025, Miss_rate = 0.358, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8491, Miss = 2866, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8595, Miss = 3010, Miss_rate = 0.350, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8533, Miss = 2902, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8512, Miss = 2915, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 8547, Miss = 3010, Miss_rate = 0.352, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8441, Miss = 2923, Miss_rate = 0.346, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 8529, Miss = 2929, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8531, Miss = 2963, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 8565, Miss = 2941, Miss_rate = 0.343, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8479, Miss = 2947, Miss_rate = 0.348, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 8662, Miss = 2931, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8520, Miss = 2842, Miss_rate = 0.334, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8457, Miss = 2869, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8508, Miss = 2977, Miss_rate = 0.350, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8632, Miss = 2976, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8735, Miss = 2976, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8478, Miss = 2849, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8383, Miss = 2877, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8496, Miss = 2893, Miss_rate = 0.341, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8400, Miss = 2929, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8478, Miss = 2942, Miss_rate = 0.347, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8504, Miss = 2876, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8361, Miss = 2788, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8415, Miss = 2867, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[32]: Access = 8539, Miss = 2868, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 8551, Miss = 2961, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 8504, Miss = 2855, Miss_rate = 0.336, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8492, Miss = 2923, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8372, Miss = 2852, Miss_rate = 0.341, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8498, Miss = 2858, Miss_rate = 0.336, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8536, Miss = 2870, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8553, Miss = 2949, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8596, Miss = 3023, Miss_rate = 0.352, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8516, Miss = 2860, Miss_rate = 0.336, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8519, Miss = 2951, Miss_rate = 0.346, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 8617, Miss = 2946, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8610, Miss = 2973, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8498, Miss = 2897, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8532, Miss = 2934, Miss_rate = 0.344, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8501, Miss = 2960, Miss_rate = 0.348, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8614, Miss = 2990, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 8397, Miss = 2905, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8461, Miss = 2885, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8570, Miss = 2899, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8629, Miss = 2976, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 8612, Miss = 2956, Miss_rate = 0.343, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8393, Miss = 2853, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 8510, Miss = 2952, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8545, Miss = 2986, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 8639, Miss = 2914, Miss_rate = 0.337, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8388, Miss = 2895, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8399, Miss = 2843, Miss_rate = 0.338, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8558, Miss = 2900, Miss_rate = 0.339, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8528, Miss = 2807, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8482, Miss = 2911, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8472, Miss = 2904, Miss_rate = 0.343, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 544831
L2_total_cache_misses = 186668
L2_total_cache_miss_rate = 0.3426
L2_total_cache_pending_hits = 291
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 290
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 462708
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=462708
icnt_total_pkts_simt_to_mem=544831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 535139
Req_Network_cycles = 162954
Req_Network_injected_packets_per_cycle =       3.2840 
Req_Network_conflicts_per_cycle =       1.3026
Req_Network_conflicts_per_cycle_util =       6.4796
Req_Bank_Level_Parallism =      16.3351
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6676
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6074

Reply_Network_injected_packets_num = 462708
Reply_Network_cycles = 162954
Reply_Network_injected_packets_per_cycle =        2.8395
Reply_Network_conflicts_per_cycle =        1.2120
Reply_Network_conflicts_per_cycle_util =       6.0492
Reply_Bank_Level_Parallism =      14.1718
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2352
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0355
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 55 sec (175 sec)
gpgpu_simulation_rate = 118471 (inst/sec)
gpgpu_simulation_rate = 931 (cycle/sec)
gpgpu_silicon_slowdown = 1554242x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-19.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 19
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-19.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 19
GPGPU-Sim uArch: Shader 64 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 6281
gpu_sim_insn = 655518
gpu_ipc =     104.3652
gpu_tot_sim_cycle = 169235
gpu_tot_sim_insn = 21387978
gpu_tot_ipc =     126.3803
gpu_tot_issued_cta = 2432
gpu_occupancy = 31.8427% 
gpu_tot_occupancy = 24.6734% 
max_total_param_size = 0
gpu_stall_dramfull = 42537
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3291
partiton_level_parallism_total  =       3.1743
partiton_level_parallism_util =      16.5360
partiton_level_parallism_util_total  =      16.3359
L2_BW  =      15.2381 GB/Sec
L2_BW_total  =     127.1660 GB/Sec
gpu_total_sim_rate=119485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16532, Miss = 8055, Miss_rate = 0.487, Pending_hits = 97, Reservation_fails = 529
	L1D_cache_core[1]: Access = 16231, Miss = 7863, Miss_rate = 0.484, Pending_hits = 78, Reservation_fails = 437
	L1D_cache_core[2]: Access = 14289, Miss = 6968, Miss_rate = 0.488, Pending_hits = 75, Reservation_fails = 396
	L1D_cache_core[3]: Access = 14442, Miss = 7106, Miss_rate = 0.492, Pending_hits = 76, Reservation_fails = 253
	L1D_cache_core[4]: Access = 15110, Miss = 7325, Miss_rate = 0.485, Pending_hits = 103, Reservation_fails = 471
	L1D_cache_core[5]: Access = 14826, Miss = 7170, Miss_rate = 0.484, Pending_hits = 77, Reservation_fails = 289
	L1D_cache_core[6]: Access = 14998, Miss = 7351, Miss_rate = 0.490, Pending_hits = 88, Reservation_fails = 427
	L1D_cache_core[7]: Access = 15041, Miss = 7370, Miss_rate = 0.490, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[8]: Access = 15235, Miss = 7479, Miss_rate = 0.491, Pending_hits = 64, Reservation_fails = 252
	L1D_cache_core[9]: Access = 15051, Miss = 7363, Miss_rate = 0.489, Pending_hits = 75, Reservation_fails = 389
	L1D_cache_core[10]: Access = 15372, Miss = 7524, Miss_rate = 0.489, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[11]: Access = 16003, Miss = 7891, Miss_rate = 0.493, Pending_hits = 96, Reservation_fails = 432
	L1D_cache_core[12]: Access = 14882, Miss = 7251, Miss_rate = 0.487, Pending_hits = 92, Reservation_fails = 445
	L1D_cache_core[13]: Access = 14478, Miss = 7057, Miss_rate = 0.487, Pending_hits = 92, Reservation_fails = 359
	L1D_cache_core[14]: Access = 14998, Miss = 7251, Miss_rate = 0.483, Pending_hits = 73, Reservation_fails = 324
	L1D_cache_core[15]: Access = 14741, Miss = 7159, Miss_rate = 0.486, Pending_hits = 69, Reservation_fails = 334
	L1D_cache_core[16]: Access = 19614, Miss = 9213, Miss_rate = 0.470, Pending_hits = 168, Reservation_fails = 811
	L1D_cache_core[17]: Access = 20183, Miss = 9576, Miss_rate = 0.474, Pending_hits = 206, Reservation_fails = 978
	L1D_cache_core[18]: Access = 20649, Miss = 9844, Miss_rate = 0.477, Pending_hits = 194, Reservation_fails = 852
	L1D_cache_core[19]: Access = 19937, Miss = 9521, Miss_rate = 0.478, Pending_hits = 178, Reservation_fails = 789
	L1D_cache_core[20]: Access = 19484, Miss = 9229, Miss_rate = 0.474, Pending_hits = 190, Reservation_fails = 693
	L1D_cache_core[21]: Access = 21014, Miss = 10016, Miss_rate = 0.477, Pending_hits = 219, Reservation_fails = 988
	L1D_cache_core[22]: Access = 19781, Miss = 9318, Miss_rate = 0.471, Pending_hits = 165, Reservation_fails = 861
	L1D_cache_core[23]: Access = 19623, Miss = 9384, Miss_rate = 0.478, Pending_hits = 189, Reservation_fails = 797
	L1D_cache_core[24]: Access = 19454, Miss = 9171, Miss_rate = 0.471, Pending_hits = 164, Reservation_fails = 672
	L1D_cache_core[25]: Access = 20451, Miss = 9696, Miss_rate = 0.474, Pending_hits = 211, Reservation_fails = 781
	L1D_cache_core[26]: Access = 19875, Miss = 9442, Miss_rate = 0.475, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[27]: Access = 20282, Miss = 9679, Miss_rate = 0.477, Pending_hits = 165, Reservation_fails = 787
	L1D_cache_core[28]: Access = 19373, Miss = 9189, Miss_rate = 0.474, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[29]: Access = 20430, Miss = 9684, Miss_rate = 0.474, Pending_hits = 215, Reservation_fails = 752
	L1D_cache_core[30]: Access = 20659, Miss = 9688, Miss_rate = 0.469, Pending_hits = 190, Reservation_fails = 660
	L1D_cache_core[31]: Access = 19770, Miss = 9447, Miss_rate = 0.478, Pending_hits = 187, Reservation_fails = 883
	L1D_cache_core[32]: Access = 21402, Miss = 10116, Miss_rate = 0.473, Pending_hits = 240, Reservation_fails = 1042
	L1D_cache_core[33]: Access = 20623, Miss = 9760, Miss_rate = 0.473, Pending_hits = 224, Reservation_fails = 945
	L1D_cache_core[34]: Access = 20289, Miss = 9595, Miss_rate = 0.473, Pending_hits = 236, Reservation_fails = 892
	L1D_cache_core[35]: Access = 21174, Miss = 9824, Miss_rate = 0.464, Pending_hits = 201, Reservation_fails = 986
	L1D_cache_core[36]: Access = 21320, Miss = 9859, Miss_rate = 0.462, Pending_hits = 244, Reservation_fails = 1425
	L1D_cache_core[37]: Access = 21213, Miss = 10056, Miss_rate = 0.474, Pending_hits = 202, Reservation_fails = 1118
	L1D_cache_core[38]: Access = 20893, Miss = 9825, Miss_rate = 0.470, Pending_hits = 195, Reservation_fails = 868
	L1D_cache_core[39]: Access = 20764, Miss = 9784, Miss_rate = 0.471, Pending_hits = 219, Reservation_fails = 778
	L1D_cache_core[40]: Access = 20992, Miss = 9839, Miss_rate = 0.469, Pending_hits = 238, Reservation_fails = 820
	L1D_cache_core[41]: Access = 21947, Miss = 10462, Miss_rate = 0.477, Pending_hits = 244, Reservation_fails = 902
	L1D_cache_core[42]: Access = 21121, Miss = 10004, Miss_rate = 0.474, Pending_hits = 225, Reservation_fails = 942
	L1D_cache_core[43]: Access = 21797, Miss = 10224, Miss_rate = 0.469, Pending_hits = 210, Reservation_fails = 1197
	L1D_cache_core[44]: Access = 21468, Miss = 9964, Miss_rate = 0.464, Pending_hits = 213, Reservation_fails = 1328
	L1D_cache_core[45]: Access = 22020, Miss = 10410, Miss_rate = 0.473, Pending_hits = 275, Reservation_fails = 1058
	L1D_cache_core[46]: Access = 21170, Miss = 10105, Miss_rate = 0.477, Pending_hits = 252, Reservation_fails = 1268
	L1D_cache_core[47]: Access = 21997, Miss = 10429, Miss_rate = 0.474, Pending_hits = 245, Reservation_fails = 1060
	L1D_cache_core[48]: Access = 18181, Miss = 8655, Miss_rate = 0.476, Pending_hits = 183, Reservation_fails = 847
	L1D_cache_core[49]: Access = 19201, Miss = 9051, Miss_rate = 0.471, Pending_hits = 204, Reservation_fails = 1209
	L1D_cache_core[50]: Access = 19061, Miss = 9114, Miss_rate = 0.478, Pending_hits = 211, Reservation_fails = 1211
	L1D_cache_core[51]: Access = 18820, Miss = 8789, Miss_rate = 0.467, Pending_hits = 185, Reservation_fails = 1110
	L1D_cache_core[52]: Access = 18822, Miss = 8764, Miss_rate = 0.466, Pending_hits = 180, Reservation_fails = 1018
	L1D_cache_core[53]: Access = 18751, Miss = 8889, Miss_rate = 0.474, Pending_hits = 223, Reservation_fails = 1012
	L1D_cache_core[54]: Access = 18520, Miss = 8776, Miss_rate = 0.474, Pending_hits = 188, Reservation_fails = 1041
	L1D_cache_core[55]: Access = 18663, Miss = 8986, Miss_rate = 0.481, Pending_hits = 236, Reservation_fails = 706
	L1D_cache_core[56]: Access = 19231, Miss = 9141, Miss_rate = 0.475, Pending_hits = 236, Reservation_fails = 1305
	L1D_cache_core[57]: Access = 18180, Miss = 8454, Miss_rate = 0.465, Pending_hits = 189, Reservation_fails = 900
	L1D_cache_core[58]: Access = 17798, Miss = 8472, Miss_rate = 0.476, Pending_hits = 202, Reservation_fails = 1035
	L1D_cache_core[59]: Access = 17793, Miss = 8470, Miss_rate = 0.476, Pending_hits = 210, Reservation_fails = 1011
	L1D_cache_core[60]: Access = 18497, Miss = 8813, Miss_rate = 0.476, Pending_hits = 225, Reservation_fails = 1096
	L1D_cache_core[61]: Access = 20063, Miss = 9554, Miss_rate = 0.476, Pending_hits = 223, Reservation_fails = 1335
	L1D_cache_core[62]: Access = 18360, Miss = 8857, Miss_rate = 0.482, Pending_hits = 212, Reservation_fails = 1249
	L1D_cache_core[63]: Access = 18054, Miss = 8530, Miss_rate = 0.472, Pending_hits = 187, Reservation_fails = 916
	L1D_cache_core[64]: Access = 13764, Miss = 6746, Miss_rate = 0.490, Pending_hits = 92, Reservation_fails = 678
	L1D_cache_core[65]: Access = 14154, Miss = 6938, Miss_rate = 0.490, Pending_hits = 86, Reservation_fails = 726
	L1D_cache_core[66]: Access = 13950, Miss = 6781, Miss_rate = 0.486, Pending_hits = 82, Reservation_fails = 661
	L1D_cache_core[67]: Access = 14838, Miss = 7216, Miss_rate = 0.486, Pending_hits = 113, Reservation_fails = 906
	L1D_cache_core[68]: Access = 14774, Miss = 7120, Miss_rate = 0.482, Pending_hits = 98, Reservation_fails = 778
	L1D_cache_core[69]: Access = 13654, Miss = 6663, Miss_rate = 0.488, Pending_hits = 86, Reservation_fails = 503
	L1D_cache_core[70]: Access = 14882, Miss = 7237, Miss_rate = 0.486, Pending_hits = 90, Reservation_fails = 449
	L1D_cache_core[71]: Access = 14566, Miss = 7115, Miss_rate = 0.488, Pending_hits = 103, Reservation_fails = 756
	L1D_cache_core[72]: Access = 14081, Miss = 6896, Miss_rate = 0.490, Pending_hits = 85, Reservation_fails = 544
	L1D_cache_core[73]: Access = 14286, Miss = 6918, Miss_rate = 0.484, Pending_hits = 110, Reservation_fails = 510
	L1D_cache_core[74]: Access = 14858, Miss = 7246, Miss_rate = 0.488, Pending_hits = 91, Reservation_fails = 519
	L1D_cache_core[75]: Access = 14076, Miss = 6897, Miss_rate = 0.490, Pending_hits = 73, Reservation_fails = 611
	L1D_cache_core[76]: Access = 14548, Miss = 7018, Miss_rate = 0.482, Pending_hits = 102, Reservation_fails = 640
	L1D_cache_core[77]: Access = 13729, Miss = 6693, Miss_rate = 0.488, Pending_hits = 88, Reservation_fails = 752
	L1D_cache_core[78]: Access = 15280, Miss = 7383, Miss_rate = 0.483, Pending_hits = 99, Reservation_fails = 592
	L1D_cache_core[79]: Access = 14405, Miss = 6940, Miss_rate = 0.482, Pending_hits = 109, Reservation_fails = 650
	L1D_total_cache_accesses = 1430838
	L1D_total_cache_misses = 683658
	L1D_total_cache_miss_rate = 0.4778
	L1D_total_cache_pending_hits = 12788
	L1D_total_cache_reservation_fails = 62787
	L1D_cache_data_port_util = 0.218
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 244884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12747
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1144411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286427

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1418, 1146, 1387, 1314, 1342, 1006, 1131, 1023, 1124, 1170, 1557, 1301, 1262, 1352, 1396, 1410, 678, 609, 754, 1004, 917, 741, 740, 596, 980, 846, 562, 703, 425, 413, 716, 368, 
gpgpu_n_tot_thrd_icount = 21387978
gpgpu_n_tot_w_icount = 2510425
gpgpu_n_stall_shd_mem = 318019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 464775
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284529
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088662	W0_Idle:2506730	W0_Scoreboard:8756279	W1:555719	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3317	W32:390837
single_issue_nums: WS0:628761	WS1:624483	WS2:627485	WS3:629696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3718200 {8:464775,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18591000 {40:464775,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 304 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:12261 	36692 	8638 	10034 	13089 	22005 	19180 	14536 	8915 	1206 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	308787 	100702 	44899 	10387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	305947 	83014 	46032 	32882 	11843 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	311949 	68053 	35593 	25775 	15495 	6957 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	61 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        46        50        33        30        99       123        35        37        41        39        34        39 
dram[1]:        50        40        28        31        51        47        32        31       107       188        33        34        74        63        34        28 
dram[2]:        44        43        28        31        48        48        26        31       125        94        31        39        32        33        44        34 
dram[3]:        34        40        29        31        46        45        27        33       139       123        35        39        38        45        26        34 
dram[4]:        46        49        35        32        48        47        31        34        93       124        28        35        50        53        37        31 
dram[5]:        37        43        32        25        40        50        30        28        83       121        39        33        33        57        38        30 
dram[6]:        56        44        29        27        47        53        32        29       112       118        31        35        51        42        42        33 
dram[7]:        48        63        35        31        47        50        31        33        97       164        33        30        48        44        30        35 
dram[8]:        46        46        32        30        47        48        27        25       148       184        30        45        57        86        39        31 
dram[9]:        60        45        27        34        47        39        29        39       193        81        28        37       100        37        32        40 
dram[10]:        48        50        30        36        48        47        30        30       145       133        32        31        44        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30       136        91        38        35        39        76        32        37 
dram[12]:        44        46        34        30        47        53        29        28        97       147        36        36        47        77        30        35 
dram[13]:        33        43        28        35        53        47        27        29        86       101        39        33       116        78        37        33 
dram[14]:        52        45        31        30        54        49        29        29       150       129        37        46        45        50        28        37 
dram[15]:        39        43        28        29        44        47        30        30       124        99        34        32        39        85        35        36 
dram[16]:        34        41        24        30        45        45        30        22       129        91        32        36        59        46        33        38 
dram[17]:        49        38        33        29        47        52        28        34       115       111        40        33        66        49        27        38 
dram[18]:        44        44        29        31        49        48        30        30       123        92        34        37        72        48        37        43 
dram[19]:        48        46        36        28        50        47        29        29        92       123        27        36        69        78        36        26 
dram[20]:        52        41        29        32        48        50        26        28       140       101        36        39        65        38        31        33 
dram[21]:        61        61        34        30        44        50        32        35       128       148        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32       103        96        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        46        39        31        91        97        35        41        45        45        45        29 
dram[24]:        50        59        39        35        40        52        32        32        98       170        43        31        46        66        33        31 
dram[25]:        46        43        30        28        50        49        32        36       152        91        39        39        70       115        34        37 
dram[26]:        49        44        33        29        52        56        36        29       132       109        37        38        40        41        27        30 
dram[27]:        37        55        28        32        45        48        32        31        81       103        39        34        64        43        33        30 
dram[28]:        53        70        30        32        43        47        28        30       116       103        28        33        58        66        33        31 
dram[29]:        41        43        27        28        50        45        31        32        89       124        32        39        44        56        25        39 
dram[30]:        41        45        32        29        46        43        30        28        75        78        26        42        38        32        35        29 
dram[31]:        47        42        35        33        50        45        27        30       133       135        37        41        99        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  6.512195  6.440476  5.525000  5.390244  6.636364  6.163265  7.060606  6.571429 11.628572 18.347826  9.500000  6.384615 11.240000  8.303030  6.833333  5.956522 
dram[1]:  7.444445  6.963415  6.371428  5.261905  7.139535  6.750000  5.400000  5.763158 15.074074 18.869566 10.437500  6.583333 10.448276  9.468750  6.777778  7.105263 
dram[2]:  7.200000  5.915790  5.700000  4.591837  6.489362  6.644444  4.822222  6.542857 13.193548 16.240000  6.458333  7.800000  7.684210  9.322580  6.631579  9.214286 
dram[3]:  7.532467  7.036585  5.743590  5.285714  7.789474  5.900000  5.365854  4.934783 16.879999 19.333334  6.625000  8.250000  7.583333 10.310345  6.450000 13.400000 
dram[4]:  6.561798  6.430108  6.131579  5.325582  6.857143  6.555555  6.052631  7.965517 12.838710 17.200001 11.428572  7.950000  7.487179  8.685715  5.809524  6.555555 
dram[5]:  6.746988  6.325843  5.261905  7.000000  8.382353  6.488889  6.111111  5.525000 14.407408 15.214286  7.850000  8.000000  7.461538  8.000000  5.875000  7.444445 
dram[6]:  8.150685  8.169014  6.111111  4.954545  5.418182  4.881356  5.113636  5.641026 19.809525 18.608696  7.272727  9.875000  7.833333  9.161290  8.062500  6.550000 
dram[7]:  6.670588  7.376623  6.818182  5.166667  5.897959  6.340425  5.428571  5.692307 15.962963 19.809525  7.363636 11.642858  7.317073  8.483871  8.117647  6.291667 
dram[8]:  6.550562  5.989247  5.894737  5.625000  8.055555  8.257143  5.166667  4.888889 18.869566 21.947369  7.045455  6.590909  9.806452 10.107142  8.600000  7.166667 
dram[9]:  5.988636  6.275862  7.258065  4.934783  6.711111  6.511628  4.863636  5.046512 21.894737 20.238094  7.363636  9.812500 11.640000  8.454545  5.904762  5.900000 
dram[10]:  6.746988  6.148936  4.372549  6.937500  7.175000  6.102041  6.285714  6.843750 17.913044 15.068966  5.714286  6.954545  7.567567  8.628572  8.266666  6.526316 
dram[11]:  6.450550  6.954023  6.441176  5.750000  8.162162  5.936170  5.846154  5.209302 20.047619 15.740741  7.600000  6.038462  7.589744  9.060606  6.272727  6.173913 
dram[12]:  7.051948  6.950617  4.888889  6.277778  5.680000  7.095238  5.918919  6.575758 17.347826 18.904762  8.555555 11.285714  8.382353 11.038462  6.736842  6.700000 
dram[13]:  6.853659  7.379747  5.340909  5.700000  7.073171  7.146341  6.264706  5.450000 16.869566 16.160000  6.875000  7.181818 12.083333  9.645162  8.500000  8.058824 
dram[14]:  6.284091  6.459770  5.743590  5.418605  6.952381  5.720000  5.450000  7.827586 20.904762 18.347826  8.888889  9.000000 10.518518  7.189189  5.521739  7.611111 
dram[15]:  6.949367  6.987179  6.054054  6.937500  6.111111  7.421052  6.054054  5.069767 15.880000 18.619047  8.611111  8.611111  6.829268  8.774194  5.809524  6.631579 
dram[16]:  5.821053  6.089888  5.717949  5.815790  7.200000  6.166667  6.000000  5.159091 21.473684 15.333333  7.727273  7.600000 10.464286  9.741936  6.350000  7.588235 
dram[17]:  5.591837  6.805195  5.113636  6.076923  5.860000  4.754098  6.083333  6.052631 18.173914 19.523809  5.807693  8.555555 12.869565  8.687500  4.750000  7.000000 
dram[18]:  6.000000  6.708861  5.837838  5.023256  5.660378  6.658536  6.228571  5.348837 20.473684 19.000000  8.050000  6.423077 11.360000  6.829268  9.000000 10.153846 
dram[19]:  7.410959  6.876543  5.897436  6.277778  6.813953  6.500000  5.783784  5.789474 18.090910 28.333334  7.272727 11.500000  6.789474  8.400000  8.800000  5.416667 
dram[20]:  6.010870  5.864583  7.793103  6.162162  7.575000  7.200000  6.305555  4.909091 18.478260 20.850000  6.583333  8.444445  8.600000  8.333333  8.375000  8.437500 
dram[21]:  7.050633  7.493671  6.428571  5.948718  6.000000  7.150000  4.978261  5.186047 19.523809 25.529411  8.722222  8.722222  6.780488  8.058824  5.954545 10.833333 
dram[22]:  6.488889  7.732394  6.000000  5.921052  6.931818  6.063830  6.588235  5.045455 20.190475 14.703704  6.772727  7.318182  8.636364  8.833333  7.750000  5.153846 
dram[23]:  7.786667  6.927711  5.575000  5.390244  6.613636  7.243902  5.789474  5.641026 17.695652 17.719999  8.166667 10.125000  8.764706  9.310345  6.684210  6.619048 
dram[24]:  7.074074  6.976191  6.906250  4.541667  6.212766  6.375000  6.400000  6.411765 15.111111 20.095238  8.611111  6.416667  8.027027  7.771429  6.050000  6.285714 
dram[25]:  6.136364  7.125000  5.279070  5.700000  6.085106  7.538462  7.333333  6.416667 14.666667 15.800000  9.500000  9.166667  8.400000  9.655172  5.500000  7.500000 
dram[26]:  6.454545  6.258427  5.717949  5.794872  8.135135  7.487179  4.562500  6.606061 25.235294 23.052631  7.809524  8.050000  8.878788  8.696970  5.478261  7.277778 
dram[27]:  6.172414  6.726191  6.787879  6.696970  6.659091  6.152174  5.575000  5.372093 14.300000 19.619047  8.611111  7.900000  8.657143  7.702703  7.588235  6.700000 
dram[28]:  7.653846  6.816092  6.969697  7.281250  6.951220  5.897959  5.945946  5.190476 16.040001 19.190475  8.150000 10.000000  9.250000  7.763158  6.285714  6.047619 
dram[29]:  6.476191  7.823529  4.955555  6.818182  6.312500  5.423077  6.000000  7.193548 16.480000 21.105263  9.312500  8.000000  8.000000  8.363636  4.518518  7.166667 
dram[30]:  7.438356  6.545455  6.166667  5.717949  5.509804  5.107143  6.108108  5.162791 26.000000 15.259259  7.750000  8.222222  8.882353  7.676471  5.652174  6.400000 
dram[31]:  6.790698  6.546512  5.487805  5.692307  6.622222  6.456522  6.111111  5.769231 18.391304 17.869566  5.714286  9.750000  8.228572  9.689655  8.000000  7.562500 
average row locality = 146560/19294 = 7.596144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       282       298       221       221       292       302       233       230       212       216       151       162       147       153       122       134 
dram[1]:       293       286       223       221       307       297       216       219       220       220       167       158       163       164       121       134 
dram[2]:       280       300       228       225       305       299       217       229       220       216       155       155       164       147       125       128 
dram[3]:       291       308       224       222       296       295       220       227       212       216       157       163       151       156       128       134 
dram[4]:       304       312       233       229       288       295       230       231       216       224       160       159       153       155       120       118 
dram[5]:       272       285       221       224       285       292       220       221       204       216       156       159       156       161       136       129 
dram[6]:       300       287       220       218       298       288       225       220       220       220       159       158       150       162       129       130 
dram[7]:       286       288       225       217       289       298       228       222       212       220       162       163       153       155       133       147 
dram[8]:       301       297       224       225       290       289       217       220       216       224       155       145       159       152       125       127 
dram[9]:       280       279       225       227       302       280       214       217       216       212       158       156       160       139       124       118 
dram[10]:       293       283       223       222       287       299       220       219       212       224       160       153       145       160       124       121 
dram[11]:       291       287       219       230       302       279       228       224       232       228       151       157       160       159       135       138 
dram[12]:       281       278       220       226       284       298       219       217       220       204       154       158       156       155       127       131 
dram[13]:       287       296       235       228       290       293       213       218       212       220       165       156       159       159       135       135 
dram[14]:       283       297       224       233       292       286       218       227       224       224       160       162       152       148       124       133 
dram[15]:       271       282       224       222       275       282       224       218       204       212       155       155       149       161       121       126 
dram[16]:       291       278       223       221       288       296       222       227       204       220       170       151       151       148       126       127 
dram[17]:       289       269       225       237       293       290       219       230       228       216       151       154       155       153       132       126 
dram[18]:       288       284       216       216       300       273       218       230       212       200       158       164       153       160       131       127 
dram[19]:       291       287       230       226       293       286       214       220       204       216       159       160       153       147       132       128 
dram[20]:       284       276       226       228       303       288       227       216       220       212       158       151       157       145       134       133 
dram[21]:       276       299       225       232       276       286       229       223       216       220       157       157       154       148       130       130 
dram[22]:       295       284       216       225       305       285       224       222       232       212       149       161       148       164       122       131 
dram[23]:       300       296       223       221       291       297       220       220       216       216       147       162       156       154       124       135 
dram[24]:       311       294       221       218       292       306       224       218       224       220       154       153       155       154       120       130 
dram[25]:       295       289       227       228       286       294       220       231       216       216       152       165       156       154       130       134 
dram[26]:       297       289       223       226       301       292       219       218       220       212       163       159       160       155       126       131 
dram[27]:       276       301       224       221       293       283       223       231       216       216       153       157       160       157       129       134 
dram[28]:       306       292       230       233       285       289       220       218       212       208       163       160       151       163       130       124 
dram[29]:       282       293       223       225       303       282       222       223       224       208       148       157       150       149       121       128 
dram[30]:       292       280       222       223       281       286       226       222       208       212       155       147       145       154       128       126 
dram[31]:       288       294       225       222       298       297       220       225       220       216       159       156       158       156       127       121 
total dram reads = 107777
bank skew: 312/118 = 2.64
chip skew: 3427/3281 = 1.04
number of total write accesses:
dram[0]:       285       277         0         0         0         0         0         0       288       312         1         4       139       132         1         3 
dram[1]:       348       320         0         0         0         0         0         0       286       331         0         0       150       148         1         1 
dram[2]:       337       287         0         0         0         0         0         0       277       274         0         1       137       157         1         1 
dram[3]:       318       300         0         0         0         0         0         0       324       277         2         2       136       155         1         0 
dram[4]:       306       320         0         0         0         0         0         0       281       295         0         0       148       160         2         0 
dram[5]:       320       316         0         0         0         0         0         0       267       335         1         1       142       129         5         5 
dram[6]:       317       326         0         0         0         0         0         0       326       313         1         0       151       128         0         1 
dram[7]:       319       305         0         0         0         0         0         0       320       319         0         0       160       116         6         5 
dram[8]:       316       287         0         0         0         0         0         0       337       294         0         0       160       140         4         2 
dram[9]:       276       298         0         0         0         0         0         0       307       322         4         1       135       150         0         0 
dram[10]:       300       344         0         0         0         0         0         0       298       308         0         0       151       144         0         4 
dram[11]:       336       364         0         0         0         0         0         0       285       292         1         0       145       150         3         4 
dram[12]:       291       317         0         0         0         0         0         0       258       270         0         0       140       147         1         3 
dram[13]:       310       322         0         0         0         0         0         0       263       250         0         2       143       149         1         2 
dram[14]:       310       290         0         0         0         0         0         0       331       291         0         0       146       131         3         5 
dram[15]:       316       299         0         0         0         0         0         0       283       266         0         0       139       126         1         0 
dram[16]:       292       288         0         0         0         0         0         0       308       303         0         1       157       169         1         2 
dram[17]:       291       275         0         0         0         0         0         0       301       294         0         0       151       140         1         0 
dram[18]:       279       278         0         0         0         0         0         0       274       317         3         3       145       134         4         5 
dram[19]:       280       299         0         0         0         0         0         0       303       345         1         1       112       160         0         2 
dram[20]:       294       332         0         0         0         0         0         0       333       324         0         1       152       140         0         2 
dram[21]:       318       324         0         0         0         0         0         0       303       339         0         0       133       137         1         0 
dram[22]:       322       300         0         0         0         0         0         0       299       272         0         0       149       166         2         3 
dram[23]:       322       309         0         0         0         0         0         0       287       372         0         0       150       124         3         4 
dram[24]:       304       323         0         0         0         0         0         0       294       313         1         1       151       131         1         2 
dram[25]:       272       317         0         0         0         0         0         0       284       272         0         0       148       131         2         1 
dram[26]:       310       297         0         0         0         0         0         0       356       325         1         2       141       143         0         0 
dram[27]:       287       288         0         0         0         0         0         0       311       294         2         1       147       142         0         0 
dram[28]:       335       342         0         0         0         0         0         0       289       286         0         0       157       144         2         4 
dram[29]:       302       279         0         0         0         0         0         0       281       313         1         3       154       133         1         1 
dram[30]:       288       247         0         0         0         0         0         0       288       317         0         2       169       114         2         2 
dram[31]:       329       296         0         0         0         0         0         0       308       312         1         0       139       134         2         0 
total dram writes = 48236
min_bank_accesses = 0!
chip skew: 1585/1427 = 1.11
average mf latency per bank:
dram[0]:        369       395       745       777       733       689       906       901       384       386      6970      6418       320       319       635       652
dram[1]:        315       386       829       784       721       726       914       939       380       349      6625      6942       322       328       638       615
dram[2]:        376       387       795       854       742       715       911       894       399       392      7063      6975       325       310       707       660
dram[3]:        345       398       731       764       707       696       871       866       371       388      6671      6282       279       327       547       566
dram[4]:        350       346       723       791       682       662       898       920       383       384      6765      6663       288       298       597       612
dram[5]:        354       342       753       789       687       647       990       836       394       344      6738      6421       292       321       565       580
dram[6]:        347       350       729       790       641       641       892       883       366       377      6416      6637       279       303       585       592
dram[7]:        335       336       706       809       657       655       819       872       363       364      6345      6316       277       334       530       596
dram[8]:        319       395       817       866       689       744       897       855       359       376      7334      7555       310       320       595       616
dram[9]:        354       334       790       832       643       704       894       837       367       358      6593      6713       333       312       585       643
dram[10]:        339       383       808       810       680       683       978       888       391       357      6733      7146       311       312       658       703
dram[11]:        309       354       805       862       676       720       881       845       382       375      7026      6889       286       307       560       605
dram[12]:        328       306       816       785       664       698       803       831       422       414      6347      6318       296       305       588       575
dram[13]:        366       332       800       841       678       733       885       851       404       409      6441      6743       305       304       628       663
dram[14]:        304       343       810       749       704       738       841       835       362       382      6277      6356       298       293       589       599
dram[15]:        322       323       773       741       631       719       813       814       387       391      6469      6489       294       325       559       607
dram[16]:        364       357       742       755       695       677       817       827       365       356      6136      6695       293       261       586       615
dram[17]:        385       407       775       786       725       682       880       897       365       384      7197      7091       318       341       589       694
dram[18]:        397       414       793       796       680       750       878       885       405       363      6675      6335       294       336       615       712
dram[19]:        412       369       770       761       709       683       899       908       377       341      6693      6664       350       291       651       647
dram[20]:        370       342       810       746       688       660       825       927       346       355      6890      7055       291       305       600       646
dram[21]:        346       370       718       731       691       623       839       901       357       335      6789      6569       323       291       622       589
dram[22]:        343       366       740       753       674       664       848       876       361       387      7342      6861       330       276       595       572
dram[23]:        351       343       731       766       653       629       870       866       383       329      7228      6655       277       342       621       578
dram[24]:        362       354       907       789       670       681       836       875       380       358      6777      6790       299       308       615       637
dram[25]:        394       363       895       779       669       720       922       922       384       389      7296      6805       308       317       613       628
dram[26]:        335       333       835       787       682       686       867       886       340       357      6589      6567       313       304       591       582
dram[27]:        392       386       856       757       688       684       842       842       357       362      7040      6861       307       303       625       587
dram[28]:        316       334       772       741       701       659       910       916       379       381      6572      6693       309       324       579       598
dram[29]:        333       341       761       790       670       653       868       801       375       347      6672      6151       290       310       587       587
dram[30]:        347       376       801       769       670       715       862       892       387       363      7136      7223       317       364       617       623
dram[31]:        314       363       763       786       663       691       874       872       360       357      6622      6756       349       335       604       636
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       841       849       999      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320      1103       980      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1205      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93872 n_act=607 n_pre=591 n_ref_event=0 n_req=4536 n_rd=3376 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.04846
n_activity=14111 dram_eff=0.3414
bk0: 282a 95076i bk1: 298a 94642i bk2: 221a 97699i bk3: 221a 97338i bk4: 292a 97135i bk5: 302a 96945i bk6: 233a 97602i bk7: 230a 97547i bk8: 212a 95734i bk9: 216a 95790i bk10: 151a 98538i bk11: 162a 98305i bk12: 147a 96004i bk13: 153a 96109i bk14: 122a 98424i bk15: 134a 98186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866182
Row_Buffer_Locality_read = 0.853377
Row_Buffer_Locality_write = 0.903448
Bank_Level_Parallism = 4.056911
Bank_Level_Parallism_Col = 3.630631
Bank_Level_Parallism_Ready = 1.889581
write_to_read_ratio_blp_rw_average = 0.344056
GrpLevelPara = 2.156371 

BW Util details:
bwutil = 0.048465 
total_CMD = 99412 
util_bw = 4818 
Wasted_Col = 4652 
Wasted_Row = 1389 
Idle = 88553 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 581 
WTRc_limit = 2727 
RTWc_limit = 3931 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1288 
WTRc_limit_alone = 2301 
RTWc_limit_alone = 3610 

Commands details: 
total_CMD = 99412 
n_nop = 93872 
Read = 3376 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4536 
total_req = 4818 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4818 
Row_Bus_Util =  0.012051 
CoL_Bus_Util = 0.048465 
Either_Row_CoL_Bus_Util = 0.055728 
Issued_on_Two_Bus_Simul_Util = 0.004788 
issued_two_Eff = 0.085921 
queue_avg = 1.678469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93703 n_act=593 n_pre=577 n_ref_event=0 n_req=4686 n_rd=3409 n_rd_L2_A=0 n_write=0 n_wr_bk=1585 bw_util=0.05024
n_activity=14738 dram_eff=0.3389
bk0: 293a 94621i bk1: 286a 94522i bk2: 223a 97309i bk3: 221a 97412i bk4: 307a 96914i bk5: 297a 96614i bk6: 216a 97365i bk7: 219a 97296i bk8: 220a 96133i bk9: 220a 95714i bk10: 167a 98530i bk11: 158a 98181i bk12: 163a 95195i bk13: 164a 95855i bk14: 121a 98516i bk15: 134a 98154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873453
Row_Buffer_Locality_read = 0.857436
Row_Buffer_Locality_write = 0.916210
Bank_Level_Parallism = 4.102683
Bank_Level_Parallism_Col = 3.798406
Bank_Level_Parallism_Ready = 2.039447
write_to_read_ratio_blp_rw_average = 0.356419
GrpLevelPara = 2.168685 

BW Util details:
bwutil = 0.050235 
total_CMD = 99412 
util_bw = 4994 
Wasted_Col = 4814 
Wasted_Row = 1635 
Idle = 87969 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 494 
WTRc_limit = 2851 
RTWc_limit = 4070 
CCDLc_limit = 2008 
rwq = 0 
CCDLc_limit_alone = 1212 
WTRc_limit_alone = 2395 
RTWc_limit_alone = 3730 

Commands details: 
total_CMD = 99412 
n_nop = 93703 
Read = 3409 
Write = 0 
L2_Alloc = 0 
L2_WB = 1585 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4686 
total_req = 4994 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4994 
Row_Bus_Util =  0.011769 
CoL_Bus_Util = 0.050235 
Either_Row_CoL_Bus_Util = 0.057428 
Issued_on_Two_Bus_Simul_Util = 0.004577 
issued_two_Eff = 0.079699 
queue_avg = 1.910635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91063
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93751 n_act=638 n_pre=622 n_ref_event=0 n_req=4603 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.04894
n_activity=14903 dram_eff=0.3264
bk0: 280a 94511i bk1: 300a 94505i bk2: 228a 97478i bk3: 225a 97228i bk4: 305a 96876i bk5: 299a 97069i bk6: 217a 97234i bk7: 229a 97258i bk8: 220a 95963i bk9: 216a 95857i bk10: 155a 98384i bk11: 155a 98535i bk12: 164a 95618i bk13: 147a 95727i bk14: 125a 98562i bk15: 128a 98412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861395
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = 0.904132
Bank_Level_Parallism = 3.964304
Bank_Level_Parallism_Col = 3.631519
Bank_Level_Parallism_Ready = 2.006577
write_to_read_ratio_blp_rw_average = 0.338636
GrpLevelPara = 2.122380 

BW Util details:
bwutil = 0.048938 
total_CMD = 99412 
util_bw = 4865 
Wasted_Col = 4993 
Wasted_Row = 1740 
Idle = 87814 

BW Util Bottlenecks: 
RCDc_limit = 3980 
RCDWRc_limit = 549 
WTRc_limit = 2832 
RTWc_limit = 4000 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 3640 

Commands details: 
total_CMD = 99412 
n_nop = 93751 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 4603 
total_req = 4865 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 4865 
Row_Bus_Util =  0.012675 
CoL_Bus_Util = 0.048938 
Either_Row_CoL_Bus_Util = 0.056945 
Issued_on_Two_Bus_Simul_Util = 0.004667 
issued_two_Eff = 0.081964 
queue_avg = 1.866425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93801 n_act=600 n_pre=584 n_ref_event=0 n_req=4628 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1515 bw_util=0.04944
n_activity=14186 dram_eff=0.3465
bk0: 291a 94955i bk1: 308a 94775i bk2: 224a 97552i bk3: 222a 97362i bk4: 296a 97238i bk5: 295a 96560i bk6: 220a 97267i bk7: 227a 96901i bk8: 212a 95744i bk9: 216a 96171i bk10: 157a 98459i bk11: 163a 98439i bk12: 151a 95954i bk13: 156a 95753i bk14: 128a 98445i bk15: 134a 98722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870354
Row_Buffer_Locality_read = 0.851765
Row_Buffer_Locality_write = 0.921824
Bank_Level_Parallism = 4.157612
Bank_Level_Parallism_Col = 3.692676
Bank_Level_Parallism_Ready = 1.943032
write_to_read_ratio_blp_rw_average = 0.335171
GrpLevelPara = 2.183268 

BW Util details:
bwutil = 0.049441 
total_CMD = 99412 
util_bw = 4915 
Wasted_Col = 4624 
Wasted_Row = 1266 
Idle = 88607 

BW Util Bottlenecks: 
RCDc_limit = 3565 
RCDWRc_limit = 450 
WTRc_limit = 3312 
RTWc_limit = 3822 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 2883 
RTWc_limit_alone = 3507 

Commands details: 
total_CMD = 99412 
n_nop = 93801 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1515 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4628 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4915 
Row_Bus_Util =  0.011910 
CoL_Bus_Util = 0.049441 
Either_Row_CoL_Bus_Util = 0.056442 
Issued_on_Two_Bus_Simul_Util = 0.004909 
issued_two_Eff = 0.086972 
queue_avg = 1.803354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80335
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93714 n_act=620 n_pre=604 n_ref_event=0 n_req=4671 n_rd=3427 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.04968
n_activity=14842 dram_eff=0.3328
bk0: 304a 94775i bk1: 312a 94363i bk2: 233a 97362i bk3: 229a 97207i bk4: 288a 97080i bk5: 295a 96992i bk6: 230a 97493i bk7: 231a 97527i bk8: 216a 96103i bk9: 224a 95868i bk10: 160a 98624i bk11: 159a 98323i bk12: 153a 95633i bk13: 155a 96005i bk14: 120a 98564i bk15: 118a 98268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867266
Row_Buffer_Locality_read = 0.854975
Row_Buffer_Locality_write = 0.901125
Bank_Level_Parallism = 3.974605
Bank_Level_Parallism_Col = 3.659832
Bank_Level_Parallism_Ready = 2.009921
write_to_read_ratio_blp_rw_average = 0.363069
GrpLevelPara = 2.179433 

BW Util details:
bwutil = 0.049682 
total_CMD = 99412 
util_bw = 4939 
Wasted_Col = 4637 
Wasted_Row = 1765 
Idle = 88071 

BW Util Bottlenecks: 
RCDc_limit = 3465 
RCDWRc_limit = 641 
WTRc_limit = 2578 
RTWc_limit = 3965 
CCDLc_limit = 1529 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 2236 
RTWc_limit_alone = 3737 

Commands details: 
total_CMD = 99412 
n_nop = 93714 
Read = 3427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 4671 
total_req = 4939 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 4939 
Row_Bus_Util =  0.012312 
CoL_Bus_Util = 0.049682 
Either_Row_CoL_Bus_Util = 0.057317 
Issued_on_Two_Bus_Simul_Util = 0.004678 
issued_two_Eff = 0.081608 
queue_avg = 1.685149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93834 n_act=612 n_pre=596 n_ref_event=0 n_req=4564 n_rd=3337 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04887
n_activity=14176 dram_eff=0.3427
bk0: 272a 94676i bk1: 285a 94811i bk2: 221a 97502i bk3: 224a 97279i bk4: 285a 96991i bk5: 292a 96943i bk6: 220a 97538i bk7: 221a 97146i bk8: 204a 95977i bk9: 216a 95710i bk10: 156a 98415i bk11: 159a 98386i bk12: 156a 95416i bk13: 161a 96095i bk14: 136a 98253i bk15: 129a 98572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865907
Row_Buffer_Locality_read = 0.851363
Row_Buffer_Locality_write = 0.905460
Bank_Level_Parallism = 4.186642
Bank_Level_Parallism_Col = 3.787310
Bank_Level_Parallism_Ready = 1.963565
write_to_read_ratio_blp_rw_average = 0.344562
GrpLevelPara = 2.225855 

BW Util details:
bwutil = 0.048867 
total_CMD = 99412 
util_bw = 4858 
Wasted_Col = 4560 
Wasted_Row = 1437 
Idle = 88557 

BW Util Bottlenecks: 
RCDc_limit = 3480 
RCDWRc_limit = 564 
WTRc_limit = 2986 
RTWc_limit = 3584 
CCDLc_limit = 1966 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 2601 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 99412 
n_nop = 93834 
Read = 3337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4564 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4858 
Row_Bus_Util =  0.012151 
CoL_Bus_Util = 0.048867 
Either_Row_CoL_Bus_Util = 0.056110 
Issued_on_Two_Bus_Simul_Util = 0.004909 
issued_two_Eff = 0.087487 
queue_avg = 1.674325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93751 n_act=606 n_pre=590 n_ref_event=0 n_req=4632 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.04976
n_activity=14395 dram_eff=0.3437
bk0: 300a 95001i bk1: 287a 95012i bk2: 220a 97672i bk3: 218a 97259i bk4: 298a 96507i bk5: 288a 96316i bk6: 225a 97319i bk7: 220a 96867i bk8: 220a 95904i bk9: 220a 95781i bk10: 159a 98306i bk11: 158a 98542i bk12: 150a 95658i bk13: 162a 95807i bk14: 129a 98721i bk15: 130a 98421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869171
Row_Buffer_Locality_read = 0.848404
Row_Buffer_Locality_write = 0.925481
Bank_Level_Parallism = 4.196779
Bank_Level_Parallism_Col = 3.814917
Bank_Level_Parallism_Ready = 1.923388
write_to_read_ratio_blp_rw_average = 0.344718
GrpLevelPara = 2.202776 

BW Util details:
bwutil = 0.049763 
total_CMD = 99412 
util_bw = 4947 
Wasted_Col = 4636 
Wasted_Row = 1409 
Idle = 88420 

BW Util Bottlenecks: 
RCDc_limit = 3669 
RCDWRc_limit = 431 
WTRc_limit = 3296 
RTWc_limit = 4080 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 99412 
n_nop = 93751 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 4632 
total_req = 4947 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 4947 
Row_Bus_Util =  0.012031 
CoL_Bus_Util = 0.049763 
Either_Row_CoL_Bus_Util = 0.056945 
Issued_on_Two_Bus_Simul_Util = 0.004849 
issued_two_Eff = 0.085144 
queue_avg = 1.870378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87038
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93727 n_act=611 n_pre=595 n_ref_event=0 n_req=4638 n_rd=3398 n_rd_L2_A=0 n_write=0 n_wr_bk=1550 bw_util=0.04977
n_activity=14309 dram_eff=0.3458
bk0: 286a 94601i bk1: 288a 94883i bk2: 225a 97645i bk3: 217a 97302i bk4: 289a 96809i bk5: 298a 96632i bk6: 228a 97112i bk7: 222a 96901i bk8: 212a 95874i bk9: 220a 96151i bk10: 162a 98439i bk11: 163a 98511i bk12: 153a 95152i bk13: 155a 95803i bk14: 133a 98312i bk15: 147a 97742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868262
Row_Buffer_Locality_read = 0.850206
Row_Buffer_Locality_write = 0.917742
Bank_Level_Parallism = 4.242677
Bank_Level_Parallism_Col = 3.864766
Bank_Level_Parallism_Ready = 1.997171
write_to_read_ratio_blp_rw_average = 0.329730
GrpLevelPara = 2.191215 

BW Util details:
bwutil = 0.049773 
total_CMD = 99412 
util_bw = 4948 
Wasted_Col = 4747 
Wasted_Row = 1468 
Idle = 88249 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 541 
WTRc_limit = 3372 
RTWc_limit = 3811 
CCDLc_limit = 1983 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 3549 

Commands details: 
total_CMD = 99412 
n_nop = 93727 
Read = 3398 
Write = 0 
L2_Alloc = 0 
L2_WB = 1550 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4638 
total_req = 4948 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 4948 
Row_Bus_Util =  0.012131 
CoL_Bus_Util = 0.049773 
Either_Row_CoL_Bus_Util = 0.057186 
Issued_on_Two_Bus_Simul_Util = 0.004718 
issued_two_Eff = 0.082498 
queue_avg = 1.895697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8957
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93795 n_act=596 n_pre=580 n_ref_event=0 n_req=4601 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.04935
n_activity=14314 dram_eff=0.3427
bk0: 301a 94750i bk1: 297a 94586i bk2: 224a 97488i bk3: 225a 97292i bk4: 290a 97521i bk5: 289a 97360i bk6: 217a 97199i bk7: 220a 97147i bk8: 216a 95775i bk9: 224a 96433i bk10: 155a 98427i bk11: 145a 98460i bk12: 159a 95528i bk13: 152a 96136i bk14: 125a 98577i bk15: 127a 98325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870463
Row_Buffer_Locality_read = 0.856209
Row_Buffer_Locality_write = 0.909312
Bank_Level_Parallism = 3.964206
Bank_Level_Parallism_Col = 3.636722
Bank_Level_Parallism_Ready = 1.991847
write_to_read_ratio_blp_rw_average = 0.363786
GrpLevelPara = 2.141245 

BW Util details:
bwutil = 0.049350 
total_CMD = 99412 
util_bw = 4906 
Wasted_Col = 4647 
Wasted_Row = 1594 
Idle = 88265 

BW Util Bottlenecks: 
RCDc_limit = 3510 
RCDWRc_limit = 555 
WTRc_limit = 2307 
RTWc_limit = 3949 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2033 
RTWc_limit_alone = 3606 

Commands details: 
total_CMD = 99412 
n_nop = 93795 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4601 
total_req = 4906 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4906 
Row_Bus_Util =  0.011830 
CoL_Bus_Util = 0.049350 
Either_Row_CoL_Bus_Util = 0.056502 
Issued_on_Two_Bus_Simul_Util = 0.004678 
issued_two_Eff = 0.082784 
queue_avg = 1.647548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64755
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93882 n_act=604 n_pre=588 n_ref_event=0 n_req=4510 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1493 bw_util=0.04828
n_activity=14405 dram_eff=0.3332
bk0: 280a 94768i bk1: 279a 94872i bk2: 225a 97565i bk3: 227a 97509i bk4: 302a 97032i bk5: 280a 97121i bk6: 214a 96876i bk7: 217a 96901i bk8: 216a 96346i bk9: 212a 96025i bk10: 158a 98482i bk11: 156a 98449i bk12: 160a 96156i bk13: 139a 96116i bk14: 124a 98283i bk15: 118a 98321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866075
Row_Buffer_Locality_read = 0.847596
Row_Buffer_Locality_write = 0.916874
Bank_Level_Parallism = 3.969165
Bank_Level_Parallism_Col = 3.691852
Bank_Level_Parallism_Ready = 2.046458
write_to_read_ratio_blp_rw_average = 0.334180
GrpLevelPara = 2.175331 

BW Util details:
bwutil = 0.048284 
total_CMD = 99412 
util_bw = 4800 
Wasted_Col = 4650 
Wasted_Row = 1706 
Idle = 88256 

BW Util Bottlenecks: 
RCDc_limit = 3635 
RCDWRc_limit = 509 
WTRc_limit = 2681 
RTWc_limit = 3548 
CCDLc_limit = 1778 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 99412 
n_nop = 93882 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1493 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4510 
total_req = 4800 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4800 
Row_Bus_Util =  0.011991 
CoL_Bus_Util = 0.048284 
Either_Row_CoL_Bus_Util = 0.055627 
Issued_on_Two_Bus_Simul_Util = 0.004647 
issued_two_Eff = 0.083544 
queue_avg = 1.652316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65232
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93733 n_act=624 n_pre=608 n_ref_event=0 n_req=4600 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1549 bw_util=0.04923
n_activity=14522 dram_eff=0.337
bk0: 293a 94784i bk1: 283a 94515i bk2: 223a 97062i bk3: 222a 97588i bk4: 287a 97182i bk5: 299a 97087i bk6: 220a 97382i bk7: 219a 97334i bk8: 212a 96154i bk9: 224a 96001i bk10: 160a 98182i bk11: 153a 98300i bk12: 145a 95935i bk13: 160a 96090i bk14: 124a 98437i bk15: 121a 98373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864348
Row_Buffer_Locality_read = 0.849925
Row_Buffer_Locality_write = 0.902789
Bank_Level_Parallism = 3.916914
Bank_Level_Parallism_Col = 3.558408
Bank_Level_Parallism_Ready = 1.904168
write_to_read_ratio_blp_rw_average = 0.366980
GrpLevelPara = 2.122844 

BW Util details:
bwutil = 0.049229 
total_CMD = 99412 
util_bw = 4894 
Wasted_Col = 4899 
Wasted_Row = 1641 
Idle = 87978 

BW Util Bottlenecks: 
RCDc_limit = 3738 
RCDWRc_limit = 606 
WTRc_limit = 2538 
RTWc_limit = 4011 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 3763 

Commands details: 
total_CMD = 99412 
n_nop = 93733 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1549 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 4600 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 4894 
Row_Bus_Util =  0.012393 
CoL_Bus_Util = 0.049229 
Either_Row_CoL_Bus_Util = 0.057126 
Issued_on_Two_Bus_Simul_Util = 0.004496 
issued_two_Eff = 0.078711 
queue_avg = 1.608760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60876
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93663 n_act=629 n_pre=613 n_ref_event=0 n_req=4704 n_rd=3420 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.0503
n_activity=14592 dram_eff=0.3427
bk0: 291a 94487i bk1: 287a 94243i bk2: 219a 97331i bk3: 230a 97367i bk4: 302a 97261i bk5: 279a 96775i bk6: 228a 97182i bk7: 224a 96866i bk8: 232a 95833i bk9: 228a 95893i bk10: 151a 98387i bk11: 157a 98192i bk12: 160a 95626i bk13: 159a 95762i bk14: 135a 98078i bk15: 138a 97920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866284
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.909657
Bank_Level_Parallism = 4.213140
Bank_Level_Parallism_Col = 3.885477
Bank_Level_Parallism_Ready = 2.073800
write_to_read_ratio_blp_rw_average = 0.342269
GrpLevelPara = 2.260996 

BW Util details:
bwutil = 0.050296 
total_CMD = 99412 
util_bw = 5000 
Wasted_Col = 4788 
Wasted_Row = 1627 
Idle = 87997 

BW Util Bottlenecks: 
RCDc_limit = 3744 
RCDWRc_limit = 565 
WTRc_limit = 2984 
RTWc_limit = 4107 
CCDLc_limit = 1775 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 3868 

Commands details: 
total_CMD = 99412 
n_nop = 93663 
Read = 3420 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4704 
total_req = 5000 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 5000 
Row_Bus_Util =  0.012493 
CoL_Bus_Util = 0.050296 
Either_Row_CoL_Bus_Util = 0.057830 
Issued_on_Two_Bus_Simul_Util = 0.004959 
issued_two_Eff = 0.085754 
queue_avg = 1.918792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91879
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93925 n_act=576 n_pre=560 n_ref_event=0 n_req=4512 n_rd=3328 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.04783
n_activity=14011 dram_eff=0.3394
bk0: 281a 94941i bk1: 278a 94845i bk2: 220a 97287i bk3: 226a 97475i bk4: 284a 96910i bk5: 298a 97021i bk6: 219a 97448i bk7: 217a 97423i bk8: 220a 96306i bk9: 204a 95737i bk10: 154a 98362i bk11: 158a 98497i bk12: 156a 95292i bk13: 155a 95600i bk14: 127a 98276i bk15: 131a 98325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.853365
Row_Buffer_Locality_write = 0.925676
Bank_Level_Parallism = 4.178627
Bank_Level_Parallism_Col = 3.848706
Bank_Level_Parallism_Ready = 1.920925
write_to_read_ratio_blp_rw_average = 0.348969
GrpLevelPara = 2.173950 

BW Util details:
bwutil = 0.047831 
total_CMD = 99412 
util_bw = 4755 
Wasted_Col = 4700 
Wasted_Row = 1400 
Idle = 88557 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 464 
WTRc_limit = 3807 
RTWc_limit = 3940 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 1383 
WTRc_limit_alone = 3256 
RTWc_limit_alone = 3652 

Commands details: 
total_CMD = 99412 
n_nop = 93925 
Read = 3328 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4512 
total_req = 4755 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4755 
Row_Bus_Util =  0.011427 
CoL_Bus_Util = 0.047831 
Either_Row_CoL_Bus_Util = 0.055195 
Issued_on_Two_Bus_Simul_Util = 0.004064 
issued_two_Eff = 0.073629 
queue_avg = 1.912163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91216
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93878 n_act=583 n_pre=567 n_ref_event=0 n_req=4599 n_rd=3401 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.04872
n_activity=13714 dram_eff=0.3531
bk0: 287a 94548i bk1: 296a 94760i bk2: 235a 97247i bk3: 228a 97436i bk4: 290a 97398i bk5: 293a 97346i bk6: 213a 97806i bk7: 218a 97042i bk8: 212a 96035i bk9: 220a 96204i bk10: 165a 98265i bk11: 156a 98242i bk12: 159a 95973i bk13: 159a 95818i bk14: 135a 98594i bk15: 135a 98373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873233
Row_Buffer_Locality_read = 0.860041
Row_Buffer_Locality_write = 0.910684
Bank_Level_Parallism = 4.167439
Bank_Level_Parallism_Col = 3.760228
Bank_Level_Parallism_Ready = 1.924427
write_to_read_ratio_blp_rw_average = 0.360479
GrpLevelPara = 2.215970 

BW Util details:
bwutil = 0.048716 
total_CMD = 99412 
util_bw = 4843 
Wasted_Col = 4409 
Wasted_Row = 1331 
Idle = 88829 

BW Util Bottlenecks: 
RCDc_limit = 3367 
RCDWRc_limit = 502 
WTRc_limit = 2623 
RTWc_limit = 3950 
CCDLc_limit = 1598 
rwq = 0 
CCDLc_limit_alone = 1052 
WTRc_limit_alone = 2332 
RTWc_limit_alone = 3695 

Commands details: 
total_CMD = 99412 
n_nop = 93878 
Read = 3401 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4599 
total_req = 4843 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4843 
Row_Bus_Util =  0.011568 
CoL_Bus_Util = 0.048716 
Either_Row_CoL_Bus_Util = 0.055667 
Issued_on_Two_Bus_Simul_Util = 0.004617 
issued_two_Eff = 0.082942 
queue_avg = 1.735686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73569
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93745 n_act=603 n_pre=587 n_ref_event=0 n_req=4592 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.04923
n_activity=14650 dram_eff=0.3341
bk0: 283a 94845i bk1: 297a 94813i bk2: 224a 97640i bk3: 233a 97465i bk4: 292a 97063i bk5: 286a 96729i bk6: 218a 97232i bk7: 227a 97595i bk8: 224a 96083i bk9: 224a 95979i bk10: 160a 98306i bk11: 162a 98487i bk12: 152a 95918i bk13: 148a 95933i bk14: 124a 98521i bk15: 133a 98500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868685
Row_Buffer_Locality_read = 0.853558
Row_Buffer_Locality_write = 0.911203
Bank_Level_Parallism = 3.763556
Bank_Level_Parallism_Col = 3.464359
Bank_Level_Parallism_Ready = 1.941357
write_to_read_ratio_blp_rw_average = 0.346259
GrpLevelPara = 2.083910 

BW Util details:
bwutil = 0.049229 
total_CMD = 99412 
util_bw = 4894 
Wasted_Col = 5094 
Wasted_Row = 1723 
Idle = 87701 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 542 
WTRc_limit = 2515 
RTWc_limit = 3722 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1289 
WTRc_limit_alone = 2155 
RTWc_limit_alone = 3436 

Commands details: 
total_CMD = 99412 
n_nop = 93745 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4592 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4894 
Row_Bus_Util =  0.011970 
CoL_Bus_Util = 0.049229 
Either_Row_CoL_Bus_Util = 0.057005 
Issued_on_Two_Bus_Simul_Util = 0.004195 
issued_two_Eff = 0.073584 
queue_avg = 1.637458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63746
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93994 n_act=583 n_pre=567 n_ref_event=0 n_req=4437 n_rd=3281 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.04739
n_activity=13949 dram_eff=0.3377
bk0: 271a 94978i bk1: 282a 94812i bk2: 224a 97653i bk3: 222a 97736i bk4: 275a 97521i bk5: 282a 97185i bk6: 224a 97482i bk7: 218a 97270i bk8: 204a 95823i bk9: 212a 96244i bk10: 155a 98368i bk11: 155a 98449i bk12: 149a 95995i bk13: 161a 96275i bk14: 121a 98451i bk15: 126a 98382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868605
Row_Buffer_Locality_read = 0.853094
Row_Buffer_Locality_write = 0.912630
Bank_Level_Parallism = 3.970877
Bank_Level_Parallism_Col = 3.560299
Bank_Level_Parallism_Ready = 1.839949
write_to_read_ratio_blp_rw_average = 0.361331
GrpLevelPara = 2.128301 

BW Util details:
bwutil = 0.047389 
total_CMD = 99412 
util_bw = 4711 
Wasted_Col = 4516 
Wasted_Row = 1452 
Idle = 88733 

BW Util Bottlenecks: 
RCDc_limit = 3563 
RCDWRc_limit = 496 
WTRc_limit = 2605 
RTWc_limit = 3997 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 99412 
n_nop = 93994 
Read = 3281 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4437 
total_req = 4711 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4711 
Row_Bus_Util =  0.011568 
CoL_Bus_Util = 0.047389 
Either_Row_CoL_Bus_Util = 0.054500 
Issued_on_Two_Bus_Simul_Util = 0.004456 
issued_two_Eff = 0.081764 
queue_avg = 1.566823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56682
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93779 n_act=614 n_pre=598 n_ref_event=0 n_req=4567 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04893
n_activity=14983 dram_eff=0.3246
bk0: 291a 94727i bk1: 278a 94596i bk2: 223a 97496i bk3: 221a 97870i bk4: 288a 97182i bk5: 296a 96823i bk6: 222a 97573i bk7: 227a 97383i bk8: 204a 96236i bk9: 220a 95888i bk10: 170a 98288i bk11: 151a 98432i bk12: 151a 95673i bk13: 148a 95807i bk14: 126a 98289i bk15: 127a 98431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865557
Row_Buffer_Locality_read = 0.850135
Row_Buffer_Locality_write = 0.907680
Bank_Level_Parallism = 3.920384
Bank_Level_Parallism_Col = 3.575215
Bank_Level_Parallism_Ready = 1.903988
write_to_read_ratio_blp_rw_average = 0.356404
GrpLevelPara = 2.072805 

BW Util details:
bwutil = 0.048928 
total_CMD = 99412 
util_bw = 4864 
Wasted_Col = 4848 
Wasted_Row = 1630 
Idle = 88070 

BW Util Bottlenecks: 
RCDc_limit = 3691 
RCDWRc_limit = 614 
WTRc_limit = 2634 
RTWc_limit = 3890 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1162 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 3537 

Commands details: 
total_CMD = 99412 
n_nop = 93779 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 4567 
total_req = 4864 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 4864 
Row_Bus_Util =  0.012192 
CoL_Bus_Util = 0.048928 
Either_Row_CoL_Bus_Util = 0.056663 
Issued_on_Two_Bus_Simul_Util = 0.004456 
issued_two_Eff = 0.078644 
queue_avg = 1.671871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67187
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93779 n_act=632 n_pre=616 n_ref_event=0 n_req=4532 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1453 bw_util=0.04849
n_activity=14877 dram_eff=0.324
bk0: 289a 94123i bk1: 269a 94875i bk2: 225a 97465i bk3: 237a 97378i bk4: 293a 96743i bk5: 290a 96721i bk6: 219a 97493i bk7: 230a 97380i bk8: 228a 95974i bk9: 216a 95788i bk10: 151a 98425i bk11: 154a 98627i bk12: 155a 95714i bk13: 153a 95748i bk14: 132a 97874i bk15: 126a 98301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860547
Row_Buffer_Locality_read = 0.844075
Row_Buffer_Locality_write = 0.908154
Bank_Level_Parallism = 3.971895
Bank_Level_Parallism_Col = 3.661251
Bank_Level_Parallism_Ready = 1.934232
write_to_read_ratio_blp_rw_average = 0.346573
GrpLevelPara = 2.106683 

BW Util details:
bwutil = 0.048485 
total_CMD = 99412 
util_bw = 4820 
Wasted_Col = 5134 
Wasted_Row = 1752 
Idle = 87706 

BW Util Bottlenecks: 
RCDc_limit = 4025 
RCDWRc_limit = 545 
WTRc_limit = 3059 
RTWc_limit = 4297 
CCDLc_limit = 1949 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 4023 

Commands details: 
total_CMD = 99412 
n_nop = 93779 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1453 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 4532 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 4820 
Row_Bus_Util =  0.012554 
CoL_Bus_Util = 0.048485 
Either_Row_CoL_Bus_Util = 0.056663 
Issued_on_Two_Bus_Simul_Util = 0.004376 
issued_two_Eff = 0.077224 
queue_avg = 1.759234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75923
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93912 n_act=601 n_pre=585 n_ref_event=0 n_req=4470 n_rd=3330 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.048
n_activity=13898 dram_eff=0.3434
bk0: 288a 94724i bk1: 284a 95076i bk2: 216a 97605i bk3: 216a 97699i bk4: 300a 96686i bk5: 273a 97044i bk6: 218a 97794i bk7: 230a 97147i bk8: 212a 96134i bk9: 200a 96116i bk10: 158a 98456i bk11: 164a 98234i bk12: 153a 96034i bk13: 160a 95466i bk14: 131a 98562i bk15: 127a 98530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865548
Row_Buffer_Locality_read = 0.849249
Row_Buffer_Locality_write = 0.913158
Bank_Level_Parallism = 3.998812
Bank_Level_Parallism_Col = 3.635192
Bank_Level_Parallism_Ready = 1.928122
write_to_read_ratio_blp_rw_average = 0.342425
GrpLevelPara = 2.116080 

BW Util details:
bwutil = 0.048002 
total_CMD = 99412 
util_bw = 4772 
Wasted_Col = 4619 
Wasted_Row = 1551 
Idle = 88470 

BW Util Bottlenecks: 
RCDc_limit = 3643 
RCDWRc_limit = 498 
WTRc_limit = 2342 
RTWc_limit = 3952 
CCDLc_limit = 1813 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 3651 

Commands details: 
total_CMD = 99412 
n_nop = 93912 
Read = 3330 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4470 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4772 
Row_Bus_Util =  0.011930 
CoL_Bus_Util = 0.048002 
Either_Row_CoL_Bus_Util = 0.055325 
Issued_on_Two_Bus_Simul_Util = 0.004607 
issued_two_Eff = 0.083273 
queue_avg = 1.681940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68194
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93874 n_act=576 n_pre=560 n_ref_event=0 n_req=4525 n_rd=3346 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.04878
n_activity=14279 dram_eff=0.3396
bk0: 291a 95288i bk1: 287a 95124i bk2: 230a 97545i bk3: 226a 97519i bk4: 293a 96871i bk5: 286a 96857i bk6: 214a 97348i bk7: 220a 97446i bk8: 204a 95968i bk9: 216a 96338i bk10: 159a 98459i bk11: 160a 98642i bk12: 153a 95986i bk13: 147a 95543i bk14: 132a 98224i bk15: 128a 98242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872707
Row_Buffer_Locality_read = 0.853258
Row_Buffer_Locality_write = 0.927905
Bank_Level_Parallism = 3.999726
Bank_Level_Parallism_Col = 3.704717
Bank_Level_Parallism_Ready = 1.893174
write_to_read_ratio_blp_rw_average = 0.333302
GrpLevelPara = 2.200086 

BW Util details:
bwutil = 0.048777 
total_CMD = 99412 
util_bw = 4849 
Wasted_Col = 4588 
Wasted_Row = 1493 
Idle = 88482 

BW Util Bottlenecks: 
RCDc_limit = 3579 
RCDWRc_limit = 418 
WTRc_limit = 3212 
RTWc_limit = 3702 
CCDLc_limit = 2018 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 2667 
RTWc_limit_alone = 3375 

Commands details: 
total_CMD = 99412 
n_nop = 93874 
Read = 3346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4525 
total_req = 4849 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4849 
Row_Bus_Util =  0.011427 
CoL_Bus_Util = 0.048777 
Either_Row_CoL_Bus_Util = 0.055708 
Issued_on_Two_Bus_Simul_Util = 0.004496 
issued_two_Eff = 0.080715 
queue_avg = 1.681125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68113
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93754 n_act=599 n_pre=583 n_ref_event=0 n_req=4601 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.04965
n_activity=15097 dram_eff=0.327
bk0: 284a 94648i bk1: 276a 94496i bk2: 226a 97647i bk3: 228a 97655i bk4: 303a 97064i bk5: 288a 97247i bk6: 227a 97557i bk7: 216a 96969i bk8: 220a 95658i bk9: 212a 96286i bk10: 158a 98086i bk11: 151a 98479i bk12: 157a 95855i bk13: 145a 96159i bk14: 134a 98428i bk15: 133a 98467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869811
Row_Buffer_Locality_read = 0.855569
Row_Buffer_Locality_write = 0.908286
Bank_Level_Parallism = 3.894267
Bank_Level_Parallism_Col = 3.575213
Bank_Level_Parallism_Ready = 1.949960
write_to_read_ratio_blp_rw_average = 0.361063
GrpLevelPara = 2.130480 

BW Util details:
bwutil = 0.049652 
total_CMD = 99412 
util_bw = 4936 
Wasted_Col = 4857 
Wasted_Row = 1632 
Idle = 87987 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 610 
WTRc_limit = 2754 
RTWc_limit = 4145 
CCDLc_limit = 1677 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 2465 
RTWc_limit_alone = 3867 

Commands details: 
total_CMD = 99412 
n_nop = 93754 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 4601 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 4936 
Row_Bus_Util =  0.011890 
CoL_Bus_Util = 0.049652 
Either_Row_CoL_Bus_Util = 0.056915 
Issued_on_Two_Bus_Simul_Util = 0.004627 
issued_two_Eff = 0.081301 
queue_avg = 1.648181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64818
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93781 n_act=590 n_pre=574 n_ref_event=0 n_req=4591 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.04942
n_activity=14894 dram_eff=0.3299
bk0: 276a 94635i bk1: 299a 94622i bk2: 225a 97323i bk3: 232a 97303i bk4: 276a 96552i bk5: 286a 97157i bk6: 229a 97153i bk7: 223a 96768i bk8: 216a 96227i bk9: 220a 96222i bk10: 157a 98248i bk11: 157a 98587i bk12: 154a 95697i bk13: 148a 95234i bk14: 130a 97986i bk15: 130a 98508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871488
Row_Buffer_Locality_read = 0.851400
Row_Buffer_Locality_write = 0.926196
Bank_Level_Parallism = 4.149231
Bank_Level_Parallism_Col = 3.867510
Bank_Level_Parallism_Ready = 1.866884
write_to_read_ratio_blp_rw_average = 0.313531
GrpLevelPara = 2.211754 

BW Util details:
bwutil = 0.049421 
total_CMD = 99412 
util_bw = 4913 
Wasted_Col = 4806 
Wasted_Row = 1599 
Idle = 88094 

BW Util Bottlenecks: 
RCDc_limit = 3812 
RCDWRc_limit = 470 
WTRc_limit = 4062 
RTWc_limit = 3513 
CCDLc_limit = 2219 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 3489 
RTWc_limit_alone = 3363 

Commands details: 
total_CMD = 99412 
n_nop = 93781 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4591 
total_req = 4913 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4913 
Row_Bus_Util =  0.011709 
CoL_Bus_Util = 0.049421 
Either_Row_CoL_Bus_Util = 0.056643 
Issued_on_Two_Bus_Simul_Util = 0.004486 
issued_two_Eff = 0.079204 
queue_avg = 2.008017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00802
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93770 n_act=607 n_pre=591 n_ref_event=0 n_req=4602 n_rd=3375 n_rd_L2_A=0 n_write=0 n_wr_bk=1513 bw_util=0.04917
n_activity=14062 dram_eff=0.3476
bk0: 295a 94298i bk1: 284a 94670i bk2: 216a 97654i bk3: 225a 97238i bk4: 305a 97080i bk5: 285a 97002i bk6: 224a 97423i bk7: 222a 97339i bk8: 232a 96089i bk9: 212a 95768i bk10: 149a 98187i bk11: 161a 98063i bk12: 148a 95360i bk13: 164a 95523i bk14: 122a 98175i bk15: 131a 98050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868101
Row_Buffer_Locality_read = 0.851259
Row_Buffer_Locality_write = 0.914425
Bank_Level_Parallism = 4.302029
Bank_Level_Parallism_Col = 3.960788
Bank_Level_Parallism_Ready = 1.959697
write_to_read_ratio_blp_rw_average = 0.342245
GrpLevelPara = 2.256910 

BW Util details:
bwutil = 0.049169 
total_CMD = 99412 
util_bw = 4888 
Wasted_Col = 4587 
Wasted_Row = 1514 
Idle = 88423 

BW Util Bottlenecks: 
RCDc_limit = 3715 
RCDWRc_limit = 516 
WTRc_limit = 3712 
RTWc_limit = 4114 
CCDLc_limit = 2202 
rwq = 0 
CCDLc_limit_alone = 1401 
WTRc_limit_alone = 3235 
RTWc_limit_alone = 3790 

Commands details: 
total_CMD = 99412 
n_nop = 93770 
Read = 3375 
Write = 0 
L2_Alloc = 0 
L2_WB = 1513 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4602 
total_req = 4888 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4888 
Row_Bus_Util =  0.012051 
CoL_Bus_Util = 0.049169 
Either_Row_CoL_Bus_Util = 0.056754 
Issued_on_Two_Bus_Simul_Util = 0.004466 
issued_two_Eff = 0.078695 
queue_avg = 1.914990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91499
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93740 n_act=586 n_pre=570 n_ref_event=0 n_req=4624 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1571 bw_util=0.04978
n_activity=14394 dram_eff=0.3438
bk0: 300a 95330i bk1: 296a 95043i bk2: 223a 97554i bk3: 221a 97559i bk4: 291a 96996i bk5: 297a 96773i bk6: 220a 97176i bk7: 220a 96943i bk8: 216a 96330i bk9: 216a 95957i bk10: 147a 98348i bk11: 162a 98362i bk12: 156a 95722i bk13: 154a 95483i bk14: 124a 98285i bk15: 135a 98407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873270
Row_Buffer_Locality_read = 0.859384
Row_Buffer_Locality_write = 0.910915
Bank_Level_Parallism = 4.092506
Bank_Level_Parallism_Col = 3.763330
Bank_Level_Parallism_Ready = 1.910689
write_to_read_ratio_blp_rw_average = 0.331133
GrpLevelPara = 2.247035 

BW Util details:
bwutil = 0.049783 
total_CMD = 99412 
util_bw = 4949 
Wasted_Col = 4560 
Wasted_Row = 1474 
Idle = 88429 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 561 
WTRc_limit = 3226 
RTWc_limit = 3466 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1209 
WTRc_limit_alone = 2741 
RTWc_limit_alone = 3208 

Commands details: 
total_CMD = 99412 
n_nop = 93740 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1571 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4624 
total_req = 4949 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4949 
Row_Bus_Util =  0.011628 
CoL_Bus_Util = 0.049783 
Either_Row_CoL_Bus_Util = 0.057055 
Issued_on_Two_Bus_Simul_Util = 0.004356 
issued_two_Eff = 0.076340 
queue_avg = 1.706384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70638
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93773 n_act=612 n_pre=596 n_ref_event=0 n_req=4599 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04944
n_activity=14427 dram_eff=0.3407
bk0: 311a 94769i bk1: 294a 95017i bk2: 221a 97613i bk3: 218a 97393i bk4: 292a 96740i bk5: 306a 96800i bk6: 224a 97375i bk7: 218a 97211i bk8: 224a 95805i bk9: 220a 96039i bk10: 154a 98291i bk11: 153a 98175i bk12: 155a 95350i bk13: 154a 95952i bk14: 120a 98341i bk15: 130a 98247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866928
Row_Buffer_Locality_read = 0.852681
Row_Buffer_Locality_write = 0.907054
Bank_Level_Parallism = 4.172901
Bank_Level_Parallism_Col = 3.800642
Bank_Level_Parallism_Ready = 1.990844
write_to_read_ratio_blp_rw_average = 0.347899
GrpLevelPara = 2.196470 

BW Util details:
bwutil = 0.049441 
total_CMD = 99412 
util_bw = 4915 
Wasted_Col = 4581 
Wasted_Row = 1545 
Idle = 88371 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 564 
WTRc_limit = 3233 
RTWc_limit = 4003 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2711 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 99412 
n_nop = 93773 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4599 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4915 
Row_Bus_Util =  0.012151 
CoL_Bus_Util = 0.049441 
Either_Row_CoL_Bus_Util = 0.056724 
Issued_on_Two_Bus_Simul_Util = 0.004869 
issued_two_Eff = 0.085831 
queue_avg = 1.824237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82424
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93866 n_act=595 n_pre=579 n_ref_event=0 n_req=4545 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.04849
n_activity=14081 dram_eff=0.3423
bk0: 295a 94480i bk1: 289a 94777i bk2: 227a 97306i bk3: 228a 97326i bk4: 286a 97048i bk5: 294a 97227i bk6: 220a 97515i bk7: 231a 97101i bk8: 216a 96025i bk9: 216a 96090i bk10: 152a 98435i bk11: 165a 98512i bk12: 156a 95806i bk13: 154a 96173i bk14: 130a 98241i bk15: 134a 98580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869087
Row_Buffer_Locality_read = 0.857648
Row_Buffer_Locality_write = 0.902778
Bank_Level_Parallism = 4.032170
Bank_Level_Parallism_Col = 3.664854
Bank_Level_Parallism_Ready = 1.964938
write_to_read_ratio_blp_rw_average = 0.361245
GrpLevelPara = 2.123054 

BW Util details:
bwutil = 0.048485 
total_CMD = 99412 
util_bw = 4820 
Wasted_Col = 4708 
Wasted_Row = 1507 
Idle = 88377 

BW Util Bottlenecks: 
RCDc_limit = 3543 
RCDWRc_limit = 582 
WTRc_limit = 2575 
RTWc_limit = 4208 
CCDLc_limit = 1743 
rwq = 0 
CCDLc_limit_alone = 1098 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 99412 
n_nop = 93866 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4545 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4820 
Row_Bus_Util =  0.011809 
CoL_Bus_Util = 0.048485 
Either_Row_CoL_Bus_Util = 0.055788 
Issued_on_Two_Bus_Simul_Util = 0.004506 
issued_two_Eff = 0.080779 
queue_avg = 1.671659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67166
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93720 n_act=596 n_pre=580 n_ref_event=0 n_req=4633 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1575 bw_util=0.04995
n_activity=14644 dram_eff=0.3391
bk0: 297a 94627i bk1: 289a 94719i bk2: 223a 97423i bk3: 226a 97362i bk4: 301a 97187i bk5: 292a 97021i bk6: 219a 97301i bk7: 218a 97479i bk8: 220a 96038i bk9: 212a 96070i bk10: 163a 98304i bk11: 159a 98552i bk12: 160a 95436i bk13: 155a 95424i bk14: 126a 98331i bk15: 131a 98357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871358
Row_Buffer_Locality_read = 0.855795
Row_Buffer_Locality_write = 0.913849
Bank_Level_Parallism = 4.014263
Bank_Level_Parallism_Col = 3.684424
Bank_Level_Parallism_Ready = 1.945228
write_to_read_ratio_blp_rw_average = 0.362305
GrpLevelPara = 2.133181 

BW Util details:
bwutil = 0.049954 
total_CMD = 99412 
util_bw = 4966 
Wasted_Col = 4799 
Wasted_Row = 1593 
Idle = 88054 

BW Util Bottlenecks: 
RCDc_limit = 3488 
RCDWRc_limit = 569 
WTRc_limit = 2754 
RTWc_limit = 3859 
CCDLc_limit = 1888 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 2277 
RTWc_limit_alone = 3587 

Commands details: 
total_CMD = 99412 
n_nop = 93720 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1575 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4633 
total_req = 4966 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4966 
Row_Bus_Util =  0.011830 
CoL_Bus_Util = 0.049954 
Either_Row_CoL_Bus_Util = 0.057257 
Issued_on_Two_Bus_Simul_Util = 0.004527 
issued_two_Eff = 0.079058 
queue_avg = 1.739780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73978
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93798 n_act=608 n_pre=592 n_ref_event=0 n_req=4582 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.04875
n_activity=14472 dram_eff=0.3349
bk0: 276a 94464i bk1: 301a 94915i bk2: 224a 97901i bk3: 221a 97696i bk4: 293a 97150i bk5: 283a 96771i bk6: 223a 97389i bk7: 231a 97332i bk8: 216a 95890i bk9: 216a 96072i bk10: 153a 98411i bk11: 157a 98425i bk12: 160a 95625i bk13: 157a 95752i bk14: 129a 98170i bk15: 134a 98477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867307
Row_Buffer_Locality_read = 0.851512
Row_Buffer_Locality_write = 0.911424
Bank_Level_Parallism = 3.990544
Bank_Level_Parallism_Col = 3.671568
Bank_Level_Parallism_Ready = 1.911886
write_to_read_ratio_blp_rw_average = 0.334082
GrpLevelPara = 2.151153 

BW Util details:
bwutil = 0.048747 
total_CMD = 99412 
util_bw = 4846 
Wasted_Col = 4768 
Wasted_Row = 1596 
Idle = 88202 

BW Util Bottlenecks: 
RCDc_limit = 3735 
RCDWRc_limit = 518 
WTRc_limit = 2898 
RTWc_limit = 4145 
CCDLc_limit = 1914 
rwq = 0 
CCDLc_limit_alone = 1173 
WTRc_limit_alone = 2494 
RTWc_limit_alone = 3808 

Commands details: 
total_CMD = 99412 
n_nop = 93798 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4582 
total_req = 4846 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4846 
Row_Bus_Util =  0.012071 
CoL_Bus_Util = 0.048747 
Either_Row_CoL_Bus_Util = 0.056472 
Issued_on_Two_Bus_Simul_Util = 0.004346 
issued_two_Eff = 0.076950 
queue_avg = 1.756891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75689
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93737 n_act=593 n_pre=577 n_ref_event=0 n_req=4642 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.04972
n_activity=14288 dram_eff=0.346
bk0: 306a 94641i bk1: 292a 94230i bk2: 230a 97686i bk3: 233a 97462i bk4: 285a 97037i bk5: 289a 96822i bk6: 220a 97399i bk7: 218a 96848i bk8: 212a 95878i bk9: 208a 95872i bk10: 163a 98268i bk11: 160a 98348i bk12: 151a 95327i bk13: 163a 94837i bk14: 130a 98155i bk15: 124a 98404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872253
Row_Buffer_Locality_read = 0.854314
Row_Buffer_Locality_write = 0.920509
Bank_Level_Parallism = 4.361886
Bank_Level_Parallism_Col = 4.008759
Bank_Level_Parallism_Ready = 2.127251
write_to_read_ratio_blp_rw_average = 0.350268
GrpLevelPara = 2.219396 

BW Util details:
bwutil = 0.049722 
total_CMD = 99412 
util_bw = 4943 
Wasted_Col = 4674 
Wasted_Row = 1392 
Idle = 88403 

BW Util Bottlenecks: 
RCDc_limit = 3602 
RCDWRc_limit = 523 
WTRc_limit = 3364 
RTWc_limit = 4498 
CCDLc_limit = 2133 
rwq = 0 
CCDLc_limit_alone = 1202 
WTRc_limit_alone = 2797 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 99412 
n_nop = 93737 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4642 
total_req = 4943 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4943 
Row_Bus_Util =  0.011769 
CoL_Bus_Util = 0.049722 
Either_Row_CoL_Bus_Util = 0.057086 
Issued_on_Two_Bus_Simul_Util = 0.004406 
issued_two_Eff = 0.077181 
queue_avg = 2.074377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07438
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93865 n_act=593 n_pre=577 n_ref_event=0 n_req=4499 n_rd=3338 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.04834
n_activity=14634 dram_eff=0.3284
bk0: 282a 94797i bk1: 293a 95139i bk2: 223a 97461i bk3: 225a 97355i bk4: 303a 96598i bk5: 282a 96567i bk6: 222a 97414i bk7: 223a 97674i bk8: 224a 96029i bk9: 208a 96483i bk10: 148a 98085i bk11: 157a 98167i bk12: 150a 95773i bk13: 149a 96132i bk14: 121a 97820i bk15: 128a 98276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868193
Row_Buffer_Locality_read = 0.851708
Row_Buffer_Locality_write = 0.915590
Bank_Level_Parallism = 3.998324
Bank_Level_Parallism_Col = 3.743114
Bank_Level_Parallism_Ready = 1.884311
write_to_read_ratio_blp_rw_average = 0.315282
GrpLevelPara = 2.185381 

BW Util details:
bwutil = 0.048344 
total_CMD = 99412 
util_bw = 4806 
Wasted_Col = 4800 
Wasted_Row = 1729 
Idle = 88077 

BW Util Bottlenecks: 
RCDc_limit = 3684 
RCDWRc_limit = 500 
WTRc_limit = 4101 
RTWc_limit = 3466 
CCDLc_limit = 2210 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 3551 
RTWc_limit_alone = 3246 

Commands details: 
total_CMD = 99412 
n_nop = 93865 
Read = 3338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4499 
total_req = 4806 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4806 
Row_Bus_Util =  0.011769 
CoL_Bus_Util = 0.048344 
Either_Row_CoL_Bus_Util = 0.055798 
Issued_on_Two_Bus_Simul_Util = 0.004315 
issued_two_Eff = 0.077339 
queue_avg = 1.784020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78402
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93939 n_act=603 n_pre=587 n_ref_event=0 n_req=4433 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.04764
n_activity=13896 dram_eff=0.3408
bk0: 292a 95171i bk1: 280a 95169i bk2: 222a 97706i bk3: 223a 97356i bk4: 281a 97119i bk5: 286a 96552i bk6: 226a 97450i bk7: 222a 97197i bk8: 208a 96400i bk9: 212a 95942i bk10: 155a 98571i bk11: 147a 98415i bk12: 145a 95885i bk13: 154a 95833i bk14: 128a 98402i bk15: 126a 98451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863975
Row_Buffer_Locality_read = 0.848201
Row_Buffer_Locality_write = 0.910302
Bank_Level_Parallism = 3.989522
Bank_Level_Parallism_Col = 3.591914
Bank_Level_Parallism_Ready = 1.863176
write_to_read_ratio_blp_rw_average = 0.360640
GrpLevelPara = 2.139299 

BW Util details:
bwutil = 0.047640 
total_CMD = 99412 
util_bw = 4736 
Wasted_Col = 4691 
Wasted_Row = 1453 
Idle = 88532 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 521 
WTRc_limit = 2535 
RTWc_limit = 4096 
CCDLc_limit = 1790 
rwq = 0 
CCDLc_limit_alone = 1240 
WTRc_limit_alone = 2259 
RTWc_limit_alone = 3822 

Commands details: 
total_CMD = 99412 
n_nop = 93939 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4433 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4736 
Row_Bus_Util =  0.011970 
CoL_Bus_Util = 0.047640 
Either_Row_CoL_Bus_Util = 0.055054 
Issued_on_Two_Bus_Simul_Util = 0.004557 
issued_two_Eff = 0.082770 
queue_avg = 1.586036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58604
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99412 n_nop=93817 n_act=604 n_pre=588 n_ref_event=0 n_req=4602 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04932
n_activity=14465 dram_eff=0.339
bk0: 288a 94876i bk1: 294a 94687i bk2: 225a 97719i bk3: 222a 97566i bk4: 298a 97051i bk5: 297a 97172i bk6: 220a 97659i bk7: 225a 97337i bk8: 220a 96109i bk9: 216a 96249i bk10: 159a 97892i bk11: 156a 98620i bk12: 158a 95699i bk13: 156a 96454i bk14: 127a 98638i bk15: 121a 98608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868753
Row_Buffer_Locality_read = 0.853046
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 3.866655
Bank_Level_Parallism_Col = 3.460795
Bank_Level_Parallism_Ready = 1.744238
write_to_read_ratio_blp_rw_average = 0.351219
GrpLevelPara = 2.107310 

BW Util details:
bwutil = 0.049320 
total_CMD = 99412 
util_bw = 4903 
Wasted_Col = 4650 
Wasted_Row = 1531 
Idle = 88328 

BW Util Bottlenecks: 
RCDc_limit = 3489 
RCDWRc_limit = 517 
WTRc_limit = 2544 
RTWc_limit = 3773 
CCDLc_limit = 1590 
rwq = 0 
CCDLc_limit_alone = 1056 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 3557 

Commands details: 
total_CMD = 99412 
n_nop = 93817 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4602 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4903 
Row_Bus_Util =  0.011991 
CoL_Bus_Util = 0.049320 
Either_Row_CoL_Bus_Util = 0.056281 
Issued_on_Two_Bus_Simul_Util = 0.005030 
issued_two_Eff = 0.089366 
queue_avg = 1.693417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69342

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8466, Miss = 2876, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8548, Miss = 2938, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8554, Miss = 2925, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8668, Miss = 3002, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8536, Miss = 2902, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8537, Miss = 2914, Miss_rate = 0.341, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8413, Miss = 2832, Miss_rate = 0.337, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8484, Miss = 3025, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8524, Miss = 2866, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8627, Miss = 3010, Miss_rate = 0.349, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8565, Miss = 2902, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8545, Miss = 2915, Miss_rate = 0.341, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 8579, Miss = 3010, Miss_rate = 0.351, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8473, Miss = 2923, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 8561, Miss = 2929, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8563, Miss = 2963, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 8597, Miss = 2941, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8511, Miss = 2947, Miss_rate = 0.346, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 8694, Miss = 2931, Miss_rate = 0.337, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8552, Miss = 2842, Miss_rate = 0.332, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8489, Miss = 2869, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8540, Miss = 2977, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8664, Miss = 2976, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8767, Miss = 2976, Miss_rate = 0.339, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8510, Miss = 2849, Miss_rate = 0.335, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8415, Miss = 2877, Miss_rate = 0.342, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8528, Miss = 2893, Miss_rate = 0.339, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8432, Miss = 2929, Miss_rate = 0.347, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8510, Miss = 2942, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8536, Miss = 2876, Miss_rate = 0.337, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8393, Miss = 2788, Miss_rate = 0.332, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8447, Miss = 2867, Miss_rate = 0.339, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[32]: Access = 8571, Miss = 2868, Miss_rate = 0.335, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 8584, Miss = 2961, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 8536, Miss = 2855, Miss_rate = 0.334, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8524, Miss = 2923, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8404, Miss = 2852, Miss_rate = 0.339, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8530, Miss = 2858, Miss_rate = 0.335, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8569, Miss = 2870, Miss_rate = 0.335, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8586, Miss = 2949, Miss_rate = 0.343, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8629, Miss = 3023, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8549, Miss = 2860, Miss_rate = 0.335, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8551, Miss = 2951, Miss_rate = 0.345, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 8649, Miss = 2946, Miss_rate = 0.341, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8642, Miss = 2973, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8530, Miss = 2897, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8565, Miss = 2934, Miss_rate = 0.343, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8536, Miss = 2960, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8646, Miss = 2990, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 8431, Miss = 2905, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8493, Miss = 2885, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8602, Miss = 2899, Miss_rate = 0.337, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8661, Miss = 2976, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 8644, Miss = 2956, Miss_rate = 0.342, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8425, Miss = 2853, Miss_rate = 0.339, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 8543, Miss = 2952, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8578, Miss = 2986, Miss_rate = 0.348, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 8671, Miss = 2914, Miss_rate = 0.336, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8420, Miss = 2895, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8431, Miss = 2843, Miss_rate = 0.337, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8590, Miss = 2900, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8561, Miss = 2807, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8515, Miss = 2911, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8504, Miss = 2904, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 546898
L2_total_cache_misses = 186668
L2_total_cache_miss_rate = 0.3413
L2_total_cache_pending_hits = 291
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 356708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 290
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 464775
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=464775
icnt_total_pkts_simt_to_mem=546898
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 537206
Req_Network_cycles = 169235
Req_Network_injected_packets_per_cycle =       3.1743 
Req_Network_conflicts_per_cycle =       1.2585
Req_Network_conflicts_per_cycle_util =       6.4768
Req_Bank_Level_Parallism =      16.3359
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6431
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5850

Reply_Network_injected_packets_num = 464775
Reply_Network_cycles = 169235
Reply_Network_injected_packets_per_cycle =        2.7463
Reply_Network_conflicts_per_cycle =        1.1672
Reply_Network_conflicts_per_cycle_util =       6.0271
Reply_Bank_Level_Parallism =      14.1808
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2265
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0343
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 119485 (inst/sec)
gpgpu_simulation_rate = 945 (cycle/sec)
gpgpu_silicon_slowdown = 1531216x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-20.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 20
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-20.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 20
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 5368
gpu_sim_insn = 720896
gpu_ipc =     134.2951
gpu_tot_sim_cycle = 174603
gpu_tot_sim_insn = 22108874
gpu_tot_ipc =     126.6237
gpu_tot_issued_cta = 2560
gpu_occupancy = 35.6543% 
gpu_tot_occupancy = 24.7536% 
max_total_param_size = 0
gpu_stall_dramfull = 42537
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3815
partiton_level_parallism_total  =       3.0885
partiton_level_parallism_util =      17.9649
partiton_level_parallism_util_total  =      16.3415
L2_BW  =      17.6659 GB/Sec
L2_BW_total  =     123.7995 GB/Sec
gpu_total_sim_rate=121477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16548, Miss = 8071, Miss_rate = 0.488, Pending_hits = 97, Reservation_fails = 529
	L1D_cache_core[1]: Access = 16247, Miss = 7879, Miss_rate = 0.485, Pending_hits = 78, Reservation_fails = 437
	L1D_cache_core[2]: Access = 14305, Miss = 6984, Miss_rate = 0.488, Pending_hits = 75, Reservation_fails = 396
	L1D_cache_core[3]: Access = 14458, Miss = 7122, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 253
	L1D_cache_core[4]: Access = 15126, Miss = 7341, Miss_rate = 0.485, Pending_hits = 103, Reservation_fails = 471
	L1D_cache_core[5]: Access = 14842, Miss = 7186, Miss_rate = 0.484, Pending_hits = 77, Reservation_fails = 289
	L1D_cache_core[6]: Access = 15014, Miss = 7367, Miss_rate = 0.491, Pending_hits = 88, Reservation_fails = 427
	L1D_cache_core[7]: Access = 15057, Miss = 7386, Miss_rate = 0.491, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[8]: Access = 15251, Miss = 7495, Miss_rate = 0.491, Pending_hits = 64, Reservation_fails = 252
	L1D_cache_core[9]: Access = 15067, Miss = 7379, Miss_rate = 0.490, Pending_hits = 75, Reservation_fails = 389
	L1D_cache_core[10]: Access = 15388, Miss = 7540, Miss_rate = 0.490, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[11]: Access = 16019, Miss = 7907, Miss_rate = 0.494, Pending_hits = 96, Reservation_fails = 432
	L1D_cache_core[12]: Access = 14898, Miss = 7267, Miss_rate = 0.488, Pending_hits = 92, Reservation_fails = 445
	L1D_cache_core[13]: Access = 14494, Miss = 7073, Miss_rate = 0.488, Pending_hits = 92, Reservation_fails = 359
	L1D_cache_core[14]: Access = 15014, Miss = 7267, Miss_rate = 0.484, Pending_hits = 73, Reservation_fails = 324
	L1D_cache_core[15]: Access = 14757, Miss = 7175, Miss_rate = 0.486, Pending_hits = 69, Reservation_fails = 334
	L1D_cache_core[16]: Access = 19630, Miss = 9229, Miss_rate = 0.470, Pending_hits = 168, Reservation_fails = 811
	L1D_cache_core[17]: Access = 20199, Miss = 9592, Miss_rate = 0.475, Pending_hits = 206, Reservation_fails = 978
	L1D_cache_core[18]: Access = 20665, Miss = 9860, Miss_rate = 0.477, Pending_hits = 194, Reservation_fails = 852
	L1D_cache_core[19]: Access = 19953, Miss = 9537, Miss_rate = 0.478, Pending_hits = 178, Reservation_fails = 789
	L1D_cache_core[20]: Access = 19500, Miss = 9245, Miss_rate = 0.474, Pending_hits = 190, Reservation_fails = 693
	L1D_cache_core[21]: Access = 21030, Miss = 10032, Miss_rate = 0.477, Pending_hits = 219, Reservation_fails = 988
	L1D_cache_core[22]: Access = 19797, Miss = 9334, Miss_rate = 0.471, Pending_hits = 165, Reservation_fails = 861
	L1D_cache_core[23]: Access = 19639, Miss = 9400, Miss_rate = 0.479, Pending_hits = 189, Reservation_fails = 797
	L1D_cache_core[24]: Access = 19470, Miss = 9187, Miss_rate = 0.472, Pending_hits = 164, Reservation_fails = 672
	L1D_cache_core[25]: Access = 20467, Miss = 9712, Miss_rate = 0.475, Pending_hits = 211, Reservation_fails = 781
	L1D_cache_core[26]: Access = 19891, Miss = 9458, Miss_rate = 0.475, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[27]: Access = 20298, Miss = 9695, Miss_rate = 0.478, Pending_hits = 165, Reservation_fails = 787
	L1D_cache_core[28]: Access = 19389, Miss = 9205, Miss_rate = 0.475, Pending_hits = 180, Reservation_fails = 856
	L1D_cache_core[29]: Access = 20446, Miss = 9700, Miss_rate = 0.474, Pending_hits = 215, Reservation_fails = 752
	L1D_cache_core[30]: Access = 20675, Miss = 9704, Miss_rate = 0.469, Pending_hits = 190, Reservation_fails = 660
	L1D_cache_core[31]: Access = 19786, Miss = 9463, Miss_rate = 0.478, Pending_hits = 187, Reservation_fails = 883
	L1D_cache_core[32]: Access = 21434, Miss = 10148, Miss_rate = 0.473, Pending_hits = 240, Reservation_fails = 1042
	L1D_cache_core[33]: Access = 20655, Miss = 9792, Miss_rate = 0.474, Pending_hits = 224, Reservation_fails = 945
	L1D_cache_core[34]: Access = 20321, Miss = 9627, Miss_rate = 0.474, Pending_hits = 236, Reservation_fails = 892
	L1D_cache_core[35]: Access = 21206, Miss = 9856, Miss_rate = 0.465, Pending_hits = 201, Reservation_fails = 986
	L1D_cache_core[36]: Access = 21352, Miss = 9891, Miss_rate = 0.463, Pending_hits = 244, Reservation_fails = 1425
	L1D_cache_core[37]: Access = 21245, Miss = 10088, Miss_rate = 0.475, Pending_hits = 202, Reservation_fails = 1118
	L1D_cache_core[38]: Access = 20925, Miss = 9857, Miss_rate = 0.471, Pending_hits = 195, Reservation_fails = 868
	L1D_cache_core[39]: Access = 20796, Miss = 9816, Miss_rate = 0.472, Pending_hits = 219, Reservation_fails = 778
	L1D_cache_core[40]: Access = 21024, Miss = 9871, Miss_rate = 0.470, Pending_hits = 238, Reservation_fails = 820
	L1D_cache_core[41]: Access = 21979, Miss = 10494, Miss_rate = 0.477, Pending_hits = 244, Reservation_fails = 902
	L1D_cache_core[42]: Access = 21153, Miss = 10036, Miss_rate = 0.474, Pending_hits = 225, Reservation_fails = 942
	L1D_cache_core[43]: Access = 21829, Miss = 10256, Miss_rate = 0.470, Pending_hits = 210, Reservation_fails = 1197
	L1D_cache_core[44]: Access = 21500, Miss = 9996, Miss_rate = 0.465, Pending_hits = 213, Reservation_fails = 1328
	L1D_cache_core[45]: Access = 22052, Miss = 10442, Miss_rate = 0.474, Pending_hits = 275, Reservation_fails = 1058
	L1D_cache_core[46]: Access = 21202, Miss = 10137, Miss_rate = 0.478, Pending_hits = 252, Reservation_fails = 1268
	L1D_cache_core[47]: Access = 22029, Miss = 10461, Miss_rate = 0.475, Pending_hits = 245, Reservation_fails = 1060
	L1D_cache_core[48]: Access = 18213, Miss = 8687, Miss_rate = 0.477, Pending_hits = 183, Reservation_fails = 847
	L1D_cache_core[49]: Access = 19233, Miss = 9083, Miss_rate = 0.472, Pending_hits = 204, Reservation_fails = 1209
	L1D_cache_core[50]: Access = 19093, Miss = 9146, Miss_rate = 0.479, Pending_hits = 211, Reservation_fails = 1211
	L1D_cache_core[51]: Access = 18852, Miss = 8821, Miss_rate = 0.468, Pending_hits = 185, Reservation_fails = 1110
	L1D_cache_core[52]: Access = 18854, Miss = 8796, Miss_rate = 0.467, Pending_hits = 180, Reservation_fails = 1018
	L1D_cache_core[53]: Access = 18783, Miss = 8921, Miss_rate = 0.475, Pending_hits = 223, Reservation_fails = 1012
	L1D_cache_core[54]: Access = 18552, Miss = 8808, Miss_rate = 0.475, Pending_hits = 188, Reservation_fails = 1041
	L1D_cache_core[55]: Access = 18695, Miss = 9018, Miss_rate = 0.482, Pending_hits = 236, Reservation_fails = 706
	L1D_cache_core[56]: Access = 19263, Miss = 9173, Miss_rate = 0.476, Pending_hits = 236, Reservation_fails = 1305
	L1D_cache_core[57]: Access = 18212, Miss = 8486, Miss_rate = 0.466, Pending_hits = 189, Reservation_fails = 900
	L1D_cache_core[58]: Access = 17830, Miss = 8504, Miss_rate = 0.477, Pending_hits = 202, Reservation_fails = 1035
	L1D_cache_core[59]: Access = 17825, Miss = 8502, Miss_rate = 0.477, Pending_hits = 210, Reservation_fails = 1011
	L1D_cache_core[60]: Access = 18529, Miss = 8845, Miss_rate = 0.477, Pending_hits = 225, Reservation_fails = 1096
	L1D_cache_core[61]: Access = 20095, Miss = 9586, Miss_rate = 0.477, Pending_hits = 223, Reservation_fails = 1335
	L1D_cache_core[62]: Access = 18392, Miss = 8889, Miss_rate = 0.483, Pending_hits = 212, Reservation_fails = 1249
	L1D_cache_core[63]: Access = 18086, Miss = 8562, Miss_rate = 0.473, Pending_hits = 187, Reservation_fails = 916
	L1D_cache_core[64]: Access = 13796, Miss = 6778, Miss_rate = 0.491, Pending_hits = 92, Reservation_fails = 678
	L1D_cache_core[65]: Access = 14186, Miss = 6970, Miss_rate = 0.491, Pending_hits = 86, Reservation_fails = 726
	L1D_cache_core[66]: Access = 13982, Miss = 6813, Miss_rate = 0.487, Pending_hits = 82, Reservation_fails = 661
	L1D_cache_core[67]: Access = 14870, Miss = 7248, Miss_rate = 0.487, Pending_hits = 113, Reservation_fails = 906
	L1D_cache_core[68]: Access = 14806, Miss = 7152, Miss_rate = 0.483, Pending_hits = 98, Reservation_fails = 778
	L1D_cache_core[69]: Access = 13686, Miss = 6695, Miss_rate = 0.489, Pending_hits = 86, Reservation_fails = 503
	L1D_cache_core[70]: Access = 14914, Miss = 7269, Miss_rate = 0.487, Pending_hits = 90, Reservation_fails = 449
	L1D_cache_core[71]: Access = 14598, Miss = 7147, Miss_rate = 0.490, Pending_hits = 103, Reservation_fails = 756
	L1D_cache_core[72]: Access = 14113, Miss = 6928, Miss_rate = 0.491, Pending_hits = 85, Reservation_fails = 544
	L1D_cache_core[73]: Access = 14318, Miss = 6950, Miss_rate = 0.485, Pending_hits = 110, Reservation_fails = 510
	L1D_cache_core[74]: Access = 14890, Miss = 7278, Miss_rate = 0.489, Pending_hits = 91, Reservation_fails = 519
	L1D_cache_core[75]: Access = 14108, Miss = 6929, Miss_rate = 0.491, Pending_hits = 73, Reservation_fails = 611
	L1D_cache_core[76]: Access = 14580, Miss = 7050, Miss_rate = 0.484, Pending_hits = 102, Reservation_fails = 640
	L1D_cache_core[77]: Access = 13761, Miss = 6725, Miss_rate = 0.489, Pending_hits = 88, Reservation_fails = 752
	L1D_cache_core[78]: Access = 15312, Miss = 7415, Miss_rate = 0.484, Pending_hits = 99, Reservation_fails = 592
	L1D_cache_core[79]: Access = 14437, Miss = 6972, Miss_rate = 0.483, Pending_hits = 109, Reservation_fails = 650
	L1D_total_cache_accesses = 1432886
	L1D_total_cache_misses = 685706
	L1D_total_cache_miss_rate = 0.4785
	L1D_total_cache_pending_hits = 12788
	L1D_total_cache_reservation_fails = 62787
	L1D_cache_data_port_util = 0.216
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 246420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12747
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1146459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286427

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 62728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1431, 1159, 1400, 1327, 1355, 1019, 1144, 1036, 1137, 1183, 1570, 1314, 1275, 1365, 1409, 1423, 678, 609, 754, 1004, 917, 741, 740, 596, 980, 846, 562, 703, 425, 413, 716, 368, 
gpgpu_n_tot_thrd_icount = 22108874
gpgpu_n_tot_w_icount = 2537049
gpgpu_n_stall_shd_mem = 318019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 466823
gpgpu_n_mem_write_global = 72431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284529
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1106457	W0_Idle:2510207	W0_Scoreboard:8819575	W1:555719	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3317	W32:413365
single_issue_nums: WS0:635417	WS1:631139	WS2:634141	WS3:636352	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3734584 {8:466823,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3207384 {40:65491,72:5318,104:492,136:1130,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18672920 {40:466823,}
maxmflatency = 1882 
max_icnt2mem_latency = 1019 
maxmrqlatency = 1233 
max_icnt2sh_latency = 220 
averagemflatency = 304 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:12261 	36692 	8638 	10034 	13089 	22005 	19180 	14536 	8915 	1206 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310835 	100702 	44899 	10387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17097 	25721 	11113 	307995 	83014 	46032 	32882 	11843 	3557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	313997 	68053 	35593 	25775 	15495 	6957 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	61 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        45        31        29        46        50        33        30        99       123        35        37        41        39        34        39 
dram[1]:        50        40        28        31        51        47        32        31       107       188        33        34        74        63        34        28 
dram[2]:        44        43        28        31        48        48        26        31       125        94        31        39        32        33        44        34 
dram[3]:        34        40        29        31        46        45        27        33       139       123        35        39        38        45        26        34 
dram[4]:        46        49        35        32        48        47        31        34        93       124        28        35        50        53        37        31 
dram[5]:        37        43        32        25        40        50        30        28        83       121        39        33        33        57        38        30 
dram[6]:        56        44        29        27        47        53        32        29       112       118        31        35        51        42        42        33 
dram[7]:        48        63        35        31        47        50        31        33        97       164        33        30        48        44        30        35 
dram[8]:        46        46        32        30        47        48        27        25       148       184        30        45        57        86        39        31 
dram[9]:        60        45        27        34        47        39        29        39       193        81        28        37       100        37        32        40 
dram[10]:        48        50        30        36        48        47        30        30       145       133        32        31        44        47        41        33 
dram[11]:        54        40        31        34        49        49        31        30       136        91        38        35        39        76        32        37 
dram[12]:        44        46        34        30        47        53        29        28        97       147        36        36        47        77        30        35 
dram[13]:        33        43        28        35        53        47        27        29        86       101        39        33       116        78        37        33 
dram[14]:        52        45        31        30        54        49        29        29       150       129        37        46        45        50        28        37 
dram[15]:        39        43        28        29        44        47        30        30       124        99        34        32        39        85        35        36 
dram[16]:        34        41        24        30        45        45        30        22       129        91        32        36        59        46        33        38 
dram[17]:        49        38        33        29        47        52        28        34       115       111        40        33        66        49        27        38 
dram[18]:        44        44        29        31        49        48        30        30       123        92        34        37        72        48        37        43 
dram[19]:        48        46        36        28        50        47        29        29        92       123        27        36        69        78        36        26 
dram[20]:        52        41        29        32        48        50        26        28       140       101        36        39        65        38        31        33 
dram[21]:        61        61        34        30        44        50        32        35       128       148        30        33        65        57        34        27 
dram[22]:        54        44        36        28        47        45        28        32       103        96        35        34        67        66        32        28 
dram[23]:        47        48        30        33        51        46        39        31        91        97        35        41        45        45        45        29 
dram[24]:        50        59        39        35        40        52        32        32        98       170        43        31        46        66        33        31 
dram[25]:        46        43        30        28        50        49        32        36       152        91        39        39        70       115        34        37 
dram[26]:        49        44        33        29        52        56        36        29       132       109        37        38        40        41        27        30 
dram[27]:        37        55        28        32        45        48        32        31        81       103        39        34        64        43        33        30 
dram[28]:        53        70        30        32        43        47        28        30       116       103        28        33        58        66        33        31 
dram[29]:        41        43        27        28        50        45        31        32        89       124        32        39        44        56        25        39 
dram[30]:        41        45        32        29        46        43        30        28        75        78        26        42        38        32        35        29 
dram[31]:        47        42        35        33        50        45        27        30       133       135        37        41        99        35        35        29 
maximum service time to same row:
dram[0]:      5581      5958      6012      5556      5563      6021      5997      5630      5342      5344      9403      6342      6655      6606      6703      5954 
dram[1]:      5578      6003      5550      5559      5558      5600      5634      5636      5341      5339     10950      6650      6906      5936      6693      5951 
dram[2]:      5580      5576      5561      5992      5561      5971      5634      5644      5342      5344      8519      7045      5966      6626      5959      6652 
dram[3]:      5961      5590      5976      6000      5563      5557      5964      5626      5341      5339      6308      6359      5920      7238      6679      6555 
dram[4]:      5593      5578      5961      5569      5644      5617      5640      5997      5342      5344      6772      9128      6647      6608      5954      6652 
dram[5]:      5603      5585      5552      5934      5561      5619      5632      5648      5878      5339      7487      7069      6623      6642      6705      6701 
dram[6]:      5578      5580      6029      5557      5559      5934      5649      5643      5342      5344      6313      7630      5957      6686      6964      6615 
dram[7]:      5578      5578      5970      5551      6005      5549      5634      5985      5341      5339      7377      7819      6626      6630      6007      6712 
dram[8]:      5942      5554      5576      5590      5582      5613      5603      5605      5342      5344      7959      6605      6499      5925      5950      6659 
dram[9]:      5563      5576      5574      5578      5980      5574      5607      5624      5341      5339      6351      6363      6666      6696      5963      6693 
dram[10]:      5583      5574      5590      5585      5636      5583      5645      5602      5342      5344      6651      6329      6673      6684      9565      5951 
dram[11]:      6080      5562      5585      5591      5944      5934      8752      5593      5341      5339      6300      7634      6690      6664      6662      5964 
dram[12]:      5939      6005      5585      5582      5575      5570      5597      5641      5342      5344      6716      6308      5942      5969      7471      6664 
dram[13]:      5558      5964      5585      5586      5639      5573      5627      5622      5564      6362      9404      6293      5966      6557      6599      5978 
dram[14]:      5561      5941      5583      5578      5573      5990      6019      5619      5342      5344      6320      6291      6548      6506      5961      6688 
dram[15]:      5573      5942      5576      5951      5583      5648      6000      5608      5341      5339      7662      8076      6642      6499      5974      5966 
dram[16]:      5578      5580      5559      5561      5604      5610      6012      5641      5342      5344      7052      7072      5952      6647      6661      5983 
dram[17]:      5585      5581      5563      5956      5958      5624      5648      5968      5341      5339      6947      9145      6659      5942      6718      6712 
dram[18]:      5583      5594      5559      5564      5600      5563      5626      5648      5342      5344      9847     11422      6593      6569      6002      5949 
dram[19]:      5576      5591      5941      5566      5563      5621      5639      6016      5713      5339      7061      7118      6655      6507      5956      6696 
dram[20]:      5577      5583      5556      5569      5551      6007      5633      5632      5342      5344      7516      6380      6889      6635      6712      6674 
dram[21]:      5565      5594      5552      5569      6026      5626      5963      5633      5555      5686      9117      6605      6499      5935      6957      6685 
dram[22]:      5572      5597      5549      5551      5975      5551      5633      5632      6513      5344      6358      6284      6635      5918      6708      6690 
dram[23]:      5566      5578      5554      5552      5556      5557      5930      6010      5341      5339      6305      6430      7028      6615      6000      5980 
dram[24]:      5940      5561      5586      6014      5626      6012      5613      5610      5342      5344      6716      7191      6655      6661      6558      5997 
dram[25]:      5552      5571      5578      5970      6014      5594      5624      5627      5341      5339      7562      7073      6633      6644      6947      6700 
dram[26]:      5969      5563      6031      5578      6002      5585      5627      5624      5342      5344      5963      7127      6633      6651      5980      7058 
dram[27]:      5554      6022      5578      5576      5629      5583      5602      5600      5652      5339      8615      8228      6521      6656      6019      6958 
dram[28]:      5570      5556      5957      5580      5574      5576      5942      5627      5342      5344      8962      8241      5942      5949      5965      5983 
dram[29]:      5554      5574      5583      6019      5573      5571      5602      5607      5341      5339      7103      8262      6643      6504      5961      7243 
dram[30]:      5559      5554      8195      5571      5585      5648      5944      5627      5342      5344      6301      7477      5964      5945      5966      6708 
dram[31]:      5700      9127      6007      5939      5581      5992      5610      5617      5341      5339      7920      8917      6679      6696      6684      7010 
average row accesses per activate:
dram[0]:  6.512195  6.440476  5.525000  5.390244  6.636364  6.163265  7.060606  6.571429 11.628572 18.347826  9.500000  6.384615 11.240000  8.303030  6.833333  5.956522 
dram[1]:  7.444445  6.963415  6.371428  5.261905  7.139535  6.750000  5.400000  5.763158 15.074074 18.869566 10.437500  6.583333 10.448276  9.468750  6.777778  7.105263 
dram[2]:  7.200000  5.915790  5.700000  4.591837  6.489362  6.644444  4.822222  6.542857 13.193548 16.240000  6.458333  7.800000  7.684210  9.322580  6.631579  9.214286 
dram[3]:  7.532467  7.036585  5.743590  5.285714  7.789474  5.900000  5.365854  4.934783 16.879999 19.333334  6.625000  8.250000  7.583333 10.310345  6.450000 13.400000 
dram[4]:  6.561798  6.430108  6.131579  5.325582  6.857143  6.555555  6.052631  7.965517 12.838710 17.200001 11.428572  7.950000  7.487179  8.685715  5.809524  6.555555 
dram[5]:  6.746988  6.325843  5.261905  7.000000  8.382353  6.488889  6.111111  5.525000 14.407408 15.214286  7.850000  8.000000  7.461538  8.000000  5.875000  7.444445 
dram[6]:  8.150685  8.169014  6.111111  4.954545  5.418182  4.881356  5.113636  5.641026 19.809525 18.608696  7.272727  9.875000  7.833333  9.161290  8.062500  6.550000 
dram[7]:  6.670588  7.376623  6.818182  5.166667  5.897959  6.340425  5.428571  5.692307 15.962963 19.809525  7.363636 11.642858  7.317073  8.483871  8.117647  6.291667 
dram[8]:  6.550562  5.989247  5.894737  5.625000  8.055555  8.257143  5.166667  4.888889 18.869566 21.947369  7.045455  6.590909  9.806452 10.107142  8.600000  7.166667 
dram[9]:  5.988636  6.275862  7.258065  4.934783  6.711111  6.511628  4.863636  5.046512 21.894737 20.238094  7.363636  9.812500 11.640000  8.454545  5.904762  5.900000 
dram[10]:  6.746988  6.148936  4.372549  6.937500  7.175000  6.102041  6.285714  6.843750 17.913044 15.068966  5.714286  6.954545  7.567567  8.628572  8.266666  6.526316 
dram[11]:  6.450550  6.954023  6.441176  5.750000  8.162162  5.936170  5.846154  5.209302 20.047619 15.740741  7.600000  6.038462  7.589744  9.060606  6.272727  6.173913 
dram[12]:  7.051948  6.950617  4.888889  6.277778  5.680000  7.095238  5.918919  6.575758 17.347826 18.904762  8.555555 11.285714  8.382353 11.038462  6.736842  6.700000 
dram[13]:  6.853659  7.379747  5.340909  5.700000  7.073171  7.146341  6.264706  5.450000 16.869566 16.160000  6.875000  7.181818 12.083333  9.645162  8.500000  8.058824 
dram[14]:  6.284091  6.459770  5.743590  5.418605  6.952381  5.720000  5.450000  7.827586 20.904762 18.347826  8.888889  9.000000 10.518518  7.189189  5.521739  7.611111 
dram[15]:  6.949367  6.987179  6.054054  6.937500  6.111111  7.421052  6.054054  5.069767 15.880000 18.619047  8.611111  8.611111  6.829268  8.774194  5.809524  6.631579 
dram[16]:  5.821053  6.089888  5.717949  5.815790  7.200000  6.166667  6.000000  5.159091 21.473684 15.333333  7.727273  7.600000 10.464286  9.741936  6.350000  7.588235 
dram[17]:  5.591837  6.805195  5.113636  6.076923  5.860000  4.754098  6.083333  6.052631 18.173914 19.523809  5.807693  8.555555 12.869565  8.687500  4.750000  7.000000 
dram[18]:  6.000000  6.708861  5.837838  5.023256  5.660378  6.658536  6.228571  5.348837 20.473684 19.000000  8.050000  6.423077 11.360000  6.829268  9.000000 10.153846 
dram[19]:  7.410959  6.876543  5.897436  6.277778  6.813953  6.500000  5.783784  5.789474 18.090910 28.333334  7.272727 11.500000  6.789474  8.400000  8.800000  5.416667 
dram[20]:  6.010870  5.864583  7.793103  6.162162  7.575000  7.200000  6.305555  4.909091 18.478260 20.850000  6.583333  8.444445  8.600000  8.333333  8.375000  8.437500 
dram[21]:  7.050633  7.493671  6.428571  5.948718  6.000000  7.150000  4.978261  5.186047 19.523809 25.529411  8.722222  8.722222  6.780488  8.058824  5.954545 10.833333 
dram[22]:  6.488889  7.732394  6.000000  5.921052  6.931818  6.063830  6.588235  5.045455 20.190475 14.703704  6.772727  7.318182  8.636364  8.833333  7.750000  5.153846 
dram[23]:  7.786667  6.927711  5.575000  5.390244  6.613636  7.243902  5.789474  5.641026 17.695652 17.719999  8.166667 10.125000  8.764706  9.310345  6.684210  6.619048 
dram[24]:  7.074074  6.976191  6.906250  4.541667  6.212766  6.375000  6.400000  6.411765 15.111111 20.095238  8.611111  6.416667  8.027027  7.771429  6.050000  6.285714 
dram[25]:  6.136364  7.125000  5.279070  5.700000  6.085106  7.538462  7.333333  6.416667 14.666667 15.800000  9.500000  9.166667  8.400000  9.655172  5.500000  7.500000 
dram[26]:  6.454545  6.258427  5.717949  5.794872  8.135135  7.487179  4.562500  6.606061 25.235294 23.052631  7.809524  8.050000  8.878788  8.696970  5.478261  7.277778 
dram[27]:  6.172414  6.726191  6.787879  6.696970  6.659091  6.152174  5.575000  5.372093 14.300000 19.619047  8.611111  7.900000  8.657143  7.702703  7.588235  6.700000 
dram[28]:  7.653846  6.816092  6.969697  7.281250  6.951220  5.897959  5.945946  5.190476 16.040001 19.190475  8.150000 10.000000  9.250000  7.763158  6.285714  6.047619 
dram[29]:  6.476191  7.823529  4.955555  6.818182  6.312500  5.423077  6.000000  7.193548 16.480000 21.105263  9.312500  8.000000  8.000000  8.363636  4.518518  7.166667 
dram[30]:  7.438356  6.545455  6.166667  5.717949  5.509804  5.107143  6.108108  5.162791 26.000000 15.259259  7.750000  8.222222  8.882353  7.676471  5.652174  6.400000 
dram[31]:  6.790698  6.546512  5.487805  5.692307  6.622222  6.456522  6.111111  5.769231 18.391304 17.869566  5.714286  9.750000  8.228572  9.689655  8.000000  7.562500 
average row locality = 146560/19294 = 7.596144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       282       298       221       221       292       302       233       230       212       216       151       162       147       153       122       134 
dram[1]:       293       286       223       221       307       297       216       219       220       220       167       158       163       164       121       134 
dram[2]:       280       300       228       225       305       299       217       229       220       216       155       155       164       147       125       128 
dram[3]:       291       308       224       222       296       295       220       227       212       216       157       163       151       156       128       134 
dram[4]:       304       312       233       229       288       295       230       231       216       224       160       159       153       155       120       118 
dram[5]:       272       285       221       224       285       292       220       221       204       216       156       159       156       161       136       129 
dram[6]:       300       287       220       218       298       288       225       220       220       220       159       158       150       162       129       130 
dram[7]:       286       288       225       217       289       298       228       222       212       220       162       163       153       155       133       147 
dram[8]:       301       297       224       225       290       289       217       220       216       224       155       145       159       152       125       127 
dram[9]:       280       279       225       227       302       280       214       217       216       212       158       156       160       139       124       118 
dram[10]:       293       283       223       222       287       299       220       219       212       224       160       153       145       160       124       121 
dram[11]:       291       287       219       230       302       279       228       224       232       228       151       157       160       159       135       138 
dram[12]:       281       278       220       226       284       298       219       217       220       204       154       158       156       155       127       131 
dram[13]:       287       296       235       228       290       293       213       218       212       220       165       156       159       159       135       135 
dram[14]:       283       297       224       233       292       286       218       227       224       224       160       162       152       148       124       133 
dram[15]:       271       282       224       222       275       282       224       218       204       212       155       155       149       161       121       126 
dram[16]:       291       278       223       221       288       296       222       227       204       220       170       151       151       148       126       127 
dram[17]:       289       269       225       237       293       290       219       230       228       216       151       154       155       153       132       126 
dram[18]:       288       284       216       216       300       273       218       230       212       200       158       164       153       160       131       127 
dram[19]:       291       287       230       226       293       286       214       220       204       216       159       160       153       147       132       128 
dram[20]:       284       276       226       228       303       288       227       216       220       212       158       151       157       145       134       133 
dram[21]:       276       299       225       232       276       286       229       223       216       220       157       157       154       148       130       130 
dram[22]:       295       284       216       225       305       285       224       222       232       212       149       161       148       164       122       131 
dram[23]:       300       296       223       221       291       297       220       220       216       216       147       162       156       154       124       135 
dram[24]:       311       294       221       218       292       306       224       218       224       220       154       153       155       154       120       130 
dram[25]:       295       289       227       228       286       294       220       231       216       216       152       165       156       154       130       134 
dram[26]:       297       289       223       226       301       292       219       218       220       212       163       159       160       155       126       131 
dram[27]:       276       301       224       221       293       283       223       231       216       216       153       157       160       157       129       134 
dram[28]:       306       292       230       233       285       289       220       218       212       208       163       160       151       163       130       124 
dram[29]:       282       293       223       225       303       282       222       223       224       208       148       157       150       149       121       128 
dram[30]:       292       280       222       223       281       286       226       222       208       212       155       147       145       154       128       126 
dram[31]:       288       294       225       222       298       297       220       225       220       216       159       156       158       156       127       121 
total dram reads = 107777
bank skew: 312/118 = 2.64
chip skew: 3427/3281 = 1.04
number of total write accesses:
dram[0]:       285       277         0         0         0         0         0         0       288       312         1         4       139       132         1         3 
dram[1]:       348       320         0         0         0         0         0         0       286       331         0         0       150       148         1         1 
dram[2]:       337       287         0         0         0         0         0         0       277       274         0         1       137       157         1         1 
dram[3]:       318       300         0         0         0         0         0         0       324       277         2         2       136       155         1         0 
dram[4]:       306       320         0         0         0         0         0         0       281       295         0         0       148       160         2         0 
dram[5]:       320       316         0         0         0         0         0         0       267       335         1         1       142       129         5         5 
dram[6]:       317       326         0         0         0         0         0         0       326       313         1         0       151       128         0         1 
dram[7]:       319       305         0         0         0         0         0         0       320       319         0         0       160       116         6         5 
dram[8]:       316       287         0         0         0         0         0         0       337       294         0         0       160       140         4         2 
dram[9]:       276       298         0         0         0         0         0         0       307       322         4         1       135       150         0         0 
dram[10]:       300       344         0         0         0         0         0         0       298       308         0         0       151       144         0         4 
dram[11]:       336       364         0         0         0         0         0         0       285       292         1         0       145       150         3         4 
dram[12]:       291       317         0         0         0         0         0         0       258       270         0         0       140       147         1         3 
dram[13]:       310       322         0         0         0         0         0         0       263       250         0         2       143       149         1         2 
dram[14]:       310       290         0         0         0         0         0         0       331       291         0         0       146       131         3         5 
dram[15]:       316       299         0         0         0         0         0         0       283       266         0         0       139       126         1         0 
dram[16]:       292       288         0         0         0         0         0         0       308       303         0         1       157       169         1         2 
dram[17]:       291       275         0         0         0         0         0         0       301       294         0         0       151       140         1         0 
dram[18]:       279       278         0         0         0         0         0         0       274       317         3         3       145       134         4         5 
dram[19]:       280       299         0         0         0         0         0         0       303       345         1         1       112       160         0         2 
dram[20]:       294       332         0         0         0         0         0         0       333       324         0         1       152       140         0         2 
dram[21]:       318       324         0         0         0         0         0         0       303       339         0         0       133       137         1         0 
dram[22]:       322       300         0         0         0         0         0         0       299       272         0         0       149       166         2         3 
dram[23]:       322       309         0         0         0         0         0         0       287       372         0         0       150       124         3         4 
dram[24]:       304       323         0         0         0         0         0         0       294       313         1         1       151       131         1         2 
dram[25]:       272       317         0         0         0         0         0         0       284       272         0         0       148       131         2         1 
dram[26]:       310       297         0         0         0         0         0         0       356       325         1         2       141       143         0         0 
dram[27]:       287       288         0         0         0         0         0         0       311       294         2         1       147       142         0         0 
dram[28]:       335       342         0         0         0         0         0         0       289       286         0         0       157       144         2         4 
dram[29]:       302       279         0         0         0         0         0         0       281       313         1         3       154       133         1         1 
dram[30]:       288       247         0         0         0         0         0         0       288       317         0         2       169       114         2         2 
dram[31]:       329       296         0         0         0         0         0         0       308       312         1         0       139       134         2         0 
total dram writes = 48236
min_bank_accesses = 0!
chip skew: 1585/1427 = 1.11
average mf latency per bank:
dram[0]:        369       395       745       777       733       689       906       901       396       398      6970      6418       320       319       635       652
dram[1]:        315       386       829       784       721       726       914       939       392       359      6625      6942       322       328       638       615
dram[2]:        376       387       795       854       742       715       911       894       411       404      7063      6975       325       310       707       660
dram[3]:        345       398       731       764       707       696       871       866       382       400      6671      6282       279       327       547       566
dram[4]:        350       346       723       791       682       662       898       920       395       395      6765      6663       288       298       597       612
dram[5]:        354       342       753       789       687       647       990       836       407       355      6738      6421       292       321       565       580
dram[6]:        347       350       729       790       641       641       892       883       377       388      6416      6637       279       303       585       592
dram[7]:        335       336       706       809       657       655       819       872       375       375      6345      6316       277       334       530       596
dram[8]:        319       395       817       866       689       744       897       855       370       388      7334      7555       310       320       595       616
dram[9]:        354       334       790       832       643       704       894       837       379       370      6593      6713       333       312       585       643
dram[10]:        339       383       808       810       680       683       978       888       403       369      6733      7146       311       312       658       703
dram[11]:        309       354       805       862       676       720       881       845       394       387      7026      6889       286       307       560       605
dram[12]:        328       306       816       785       664       698       803       831       434       427      6347      6318       296       305       588       575
dram[13]:        366       332       800       841       678       733       885       851       416       421      6441      6743       305       304       628       663
dram[14]:        304       343       810       749       704       738       841       835       373       394      6277      6356       298       293       589       599
dram[15]:        322       323       773       741       631       719       813       814       400       403      6469      6489       294       325       559       607
dram[16]:        364       357       742       755       695       677       817       827       377       368      6136      6695       293       261       586       615
dram[17]:        385       407       775       786       725       682       880       897       377       396      7197      7091       318       341       589       694
dram[18]:        397       414       793       796       680       750       878       885       417       375      6675      6335       294       336       615       712
dram[19]:        412       369       770       761       709       683       899       908       389       352      6693      6664       350       291       651       647
dram[20]:        370       342       810       746       688       660       825       927       357       366      6890      7055       291       305       600       646
dram[21]:        346       370       718       731       691       623       839       901       368       346      6789      6569       323       291       622       589
dram[22]:        343       366       740       753       674       664       848       876       372       399      7342      6861       330       276       595       572
dram[23]:        351       343       731       766       653       629       870       866       395       340      7228      6655       277       342       621       578
dram[24]:        362       354       907       789       670       681       836       875       392       370      6777      6790       299       308       615       637
dram[25]:        394       363       895       779       669       720       922       922       396       401      7296      6805       308       317       613       628
dram[26]:        335       333       835       787       682       686       867       886       350       369      6589      6567       313       304       591       582
dram[27]:        392       386       856       757       688       684       842       842       368       374      7040      6861       307       303       625       587
dram[28]:        316       334       772       741       701       659       910       916       391       393      6572      6693       309       324       579       598
dram[29]:        333       341       761       790       670       653       868       801       387       359      6672      6151       290       310       587       587
dram[30]:        347       376       801       769       670       715       862       892       399       374      7136      7223       317       364       617       623
dram[31]:        314       363       763       786       663       691       874       872       372       368      6622      6756       349       335       604       636
maximum mf latency per bank:
dram[0]:       1783      1607      1423      1304      1590      1564      1559      1534      1565      1434      1076       962      1021      1804      1415      1334
dram[1]:       1436      1801      1697      1411      1702      1643      1712      1601      1719      1547      1079       979      1188      1223      1440      1351
dram[2]:       1753      1837      1684      1611      1743      1709      1601      1686      1651      1501      1105      1094      1539      1150      1541      1413
dram[3]:       1728      1532      1534      1363      1583      1516      1422      1450      1557      1777      1006       965      1093      1277      1367      1201
dram[4]:       1648      1578      1405      1637      1627      1446      1547      1615      1633      1412      1048      1009      1629      1166      1230      1150
dram[5]:       1479      1481      1408      1704      1539      1502      1688      1666      1220      1478      1003       914      1322      1109      1386      1211
dram[6]:       1651      1645      1264      1412      1549      1424      1568      1375      1011      1541       985       911      1666      1698      1251      1280
dram[7]:       1462      1467      1392      1337      1526      1459      1465      1368      1419      1567       942       982      1547      1159      1161      1440
dram[8]:       1869      1825      1496      1583      1538      1542      1691      1791      1362      1806      1057      1068      1433      1495      1439      1484
dram[9]:       1661      1650      1459      1279      1442      1397      1525      1500      1305      1175       926       970      1395      1252      1267      1257
dram[10]:       1744      1796      1683      1692      1712      1753      1861      1818      1563      1593      1135      1180      1510      1417      1612      1277
dram[11]:       1592      1804      1580      1529      1660      1650      1641      1529      1578      1547       966       981      1065      1533      1364      1409
dram[12]:       1348      1233      1401      1299      1299      1304      1313      1395      1466      1418       841       849       999      1057      1170      1148
dram[13]:       1600      1510      1622      1396      1619      1683      1642      1536      1598      1690       967      1006      1134      1610      1502      1501
dram[14]:       1454      1707      1208      1192      1476      1689      1509      1497      1701      1717       945       946      1037      1623      1098      1003
dram[15]:       1573      1261      1287      1157      1250      1410      1388      1251      1628      1085       870       943      1053      1297      1167      1224
dram[16]:       1641      1309      1393      1336      1263      1323      1312      1320      1103       980      1094      1122       992      1714      1132      1279
dram[17]:       1821      1416      1714      1616      1626      1517      1639      1574      1675      1205      1098      1279      1236      1294      1289      1547
dram[18]:       1726      1484      1513      1515      1560      1627      1549      1584      1336      1432      1107      1043      1340      1432      1307      1396
dram[19]:       1479      1483      1519      1518      1512      1488      1599      1651      1332      1060      1046      1309      1488      1385      1321      1458
dram[20]:       1557      1819      1517      1506      1503      1567      1591      1531      1504      1284      1047      1073      1392      1303      1418      1360
dram[21]:       1701      1402      1227      1426      1545      1543      1496      1484       858      1681       957      1004      1200      1029      1306      1223
dram[22]:       1744      1819      1499      1475      1695      1702      1636      1626      1347      1394      1065      1167      1700      1192      1463      1362
dram[23]:       1633      1670      1365      1408      1494      1352      1587      1580      1367       939      1017      1112      1021      1193      1385      1226
dram[24]:       1530      1727      1698      1360      1580      1563      1501      1447      1662      1051      1080      1010      1492      1417      1364      1461
dram[25]:       1833      1823      1755      1509      1628      1656      1700      1628      1695      1146      1257      1218      1529      1268      1388      1536
dram[26]:       1548      1800      1468      1334      1467      1387      1551      1548      1269       999      1226      1025      1304      1263      1299      1365
dram[27]:       1790      1848      1705      1304      1475      1538      1683      1509      1400      1451      1387      1201      1404      1373      1443      1433
dram[28]:       1781      1725      1395      1497      1569      1390      1451      1575      1697      1311      1073      1071      1235      1345      1166      1165
dram[29]:       1362      1436      1234      1391      1427      1344      1414      1415      1228       900       882       894      1232      1542      1202      1210
dram[30]:       1701      1882      1539      1413      1458      1637      1520      1545       872       957      1148      1208      1369      1375      1311      1272
dram[31]:       1636      1797      1601      1535      1623      1574      1664      1632      1530      1073      1153      1128      1697      1159      1329      1268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97026 n_act=607 n_pre=591 n_ref_event=0 n_req=4536 n_rd=3376 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.04697
n_activity=14111 dram_eff=0.3414
bk0: 282a 98230i bk1: 298a 97796i bk2: 221a 100853i bk3: 221a 100492i bk4: 292a 100289i bk5: 302a 100099i bk6: 233a 100756i bk7: 230a 100701i bk8: 212a 98888i bk9: 216a 98944i bk10: 151a 101692i bk11: 162a 101459i bk12: 147a 99158i bk13: 153a 99263i bk14: 122a 101578i bk15: 134a 101340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866182
Row_Buffer_Locality_read = 0.853377
Row_Buffer_Locality_write = 0.903448
Bank_Level_Parallism = 4.056911
Bank_Level_Parallism_Col = 3.630631
Bank_Level_Parallism_Ready = 1.889581
write_to_read_ratio_blp_rw_average = 0.344056
GrpLevelPara = 2.156371 

BW Util details:
bwutil = 0.046975 
total_CMD = 102566 
util_bw = 4818 
Wasted_Col = 4652 
Wasted_Row = 1389 
Idle = 91707 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 581 
WTRc_limit = 2727 
RTWc_limit = 3931 
CCDLc_limit = 2035 
rwq = 0 
CCDLc_limit_alone = 1288 
WTRc_limit_alone = 2301 
RTWc_limit_alone = 3610 

Commands details: 
total_CMD = 102566 
n_nop = 97026 
Read = 3376 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4536 
total_req = 4818 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4818 
Row_Bus_Util =  0.011680 
CoL_Bus_Util = 0.046975 
Either_Row_CoL_Bus_Util = 0.054014 
Issued_on_Two_Bus_Simul_Util = 0.004641 
issued_two_Eff = 0.085921 
queue_avg = 1.626855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96857 n_act=593 n_pre=577 n_ref_event=0 n_req=4686 n_rd=3409 n_rd_L2_A=0 n_write=0 n_wr_bk=1585 bw_util=0.04869
n_activity=14738 dram_eff=0.3389
bk0: 293a 97775i bk1: 286a 97676i bk2: 223a 100463i bk3: 221a 100566i bk4: 307a 100068i bk5: 297a 99768i bk6: 216a 100519i bk7: 219a 100450i bk8: 220a 99287i bk9: 220a 98868i bk10: 167a 101684i bk11: 158a 101335i bk12: 163a 98349i bk13: 164a 99009i bk14: 121a 101670i bk15: 134a 101308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873453
Row_Buffer_Locality_read = 0.857436
Row_Buffer_Locality_write = 0.916210
Bank_Level_Parallism = 4.102683
Bank_Level_Parallism_Col = 3.798406
Bank_Level_Parallism_Ready = 2.039447
write_to_read_ratio_blp_rw_average = 0.356419
GrpLevelPara = 2.168685 

BW Util details:
bwutil = 0.048691 
total_CMD = 102566 
util_bw = 4994 
Wasted_Col = 4814 
Wasted_Row = 1635 
Idle = 91123 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 494 
WTRc_limit = 2851 
RTWc_limit = 4070 
CCDLc_limit = 2008 
rwq = 0 
CCDLc_limit_alone = 1212 
WTRc_limit_alone = 2395 
RTWc_limit_alone = 3730 

Commands details: 
total_CMD = 102566 
n_nop = 96857 
Read = 3409 
Write = 0 
L2_Alloc = 0 
L2_WB = 1585 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4686 
total_req = 4994 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4994 
Row_Bus_Util =  0.011407 
CoL_Bus_Util = 0.048691 
Either_Row_CoL_Bus_Util = 0.055662 
Issued_on_Two_Bus_Simul_Util = 0.004436 
issued_two_Eff = 0.079699 
queue_avg = 1.851881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96905 n_act=638 n_pre=622 n_ref_event=0 n_req=4603 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.04743
n_activity=14903 dram_eff=0.3264
bk0: 280a 97665i bk1: 300a 97659i bk2: 228a 100632i bk3: 225a 100382i bk4: 305a 100030i bk5: 299a 100223i bk6: 217a 100388i bk7: 229a 100412i bk8: 220a 99117i bk9: 216a 99011i bk10: 155a 101538i bk11: 155a 101689i bk12: 164a 98772i bk13: 147a 98881i bk14: 125a 101716i bk15: 128a 101566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861395
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = 0.904132
Bank_Level_Parallism = 3.964304
Bank_Level_Parallism_Col = 3.631519
Bank_Level_Parallism_Ready = 2.006577
write_to_read_ratio_blp_rw_average = 0.338636
GrpLevelPara = 2.122380 

BW Util details:
bwutil = 0.047433 
total_CMD = 102566 
util_bw = 4865 
Wasted_Col = 4993 
Wasted_Row = 1740 
Idle = 90968 

BW Util Bottlenecks: 
RCDc_limit = 3980 
RCDWRc_limit = 549 
WTRc_limit = 2832 
RTWc_limit = 4000 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 3640 

Commands details: 
total_CMD = 102566 
n_nop = 96905 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 4603 
total_req = 4865 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 4865 
Row_Bus_Util =  0.012285 
CoL_Bus_Util = 0.047433 
Either_Row_CoL_Bus_Util = 0.055194 
Issued_on_Two_Bus_Simul_Util = 0.004524 
issued_two_Eff = 0.081964 
queue_avg = 1.809030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80903
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96955 n_act=600 n_pre=584 n_ref_event=0 n_req=4628 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1515 bw_util=0.04792
n_activity=14186 dram_eff=0.3465
bk0: 291a 98109i bk1: 308a 97929i bk2: 224a 100706i bk3: 222a 100516i bk4: 296a 100392i bk5: 295a 99714i bk6: 220a 100421i bk7: 227a 100055i bk8: 212a 98898i bk9: 216a 99325i bk10: 157a 101613i bk11: 163a 101593i bk12: 151a 99108i bk13: 156a 98907i bk14: 128a 101599i bk15: 134a 101876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870354
Row_Buffer_Locality_read = 0.851765
Row_Buffer_Locality_write = 0.921824
Bank_Level_Parallism = 4.157612
Bank_Level_Parallism_Col = 3.692676
Bank_Level_Parallism_Ready = 1.943032
write_to_read_ratio_blp_rw_average = 0.335171
GrpLevelPara = 2.183268 

BW Util details:
bwutil = 0.047920 
total_CMD = 102566 
util_bw = 4915 
Wasted_Col = 4624 
Wasted_Row = 1266 
Idle = 91761 

BW Util Bottlenecks: 
RCDc_limit = 3565 
RCDWRc_limit = 450 
WTRc_limit = 3312 
RTWc_limit = 3822 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 2883 
RTWc_limit_alone = 3507 

Commands details: 
total_CMD = 102566 
n_nop = 96955 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1515 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 4628 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 4915 
Row_Bus_Util =  0.011544 
CoL_Bus_Util = 0.047920 
Either_Row_CoL_Bus_Util = 0.054706 
Issued_on_Two_Bus_Simul_Util = 0.004758 
issued_two_Eff = 0.086972 
queue_avg = 1.747899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96868 n_act=620 n_pre=604 n_ref_event=0 n_req=4671 n_rd=3427 n_rd_L2_A=0 n_write=0 n_wr_bk=1512 bw_util=0.04815
n_activity=14842 dram_eff=0.3328
bk0: 304a 97929i bk1: 312a 97517i bk2: 233a 100516i bk3: 229a 100361i bk4: 288a 100234i bk5: 295a 100146i bk6: 230a 100647i bk7: 231a 100681i bk8: 216a 99257i bk9: 224a 99022i bk10: 160a 101778i bk11: 159a 101477i bk12: 153a 98787i bk13: 155a 99159i bk14: 120a 101718i bk15: 118a 101422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867266
Row_Buffer_Locality_read = 0.854975
Row_Buffer_Locality_write = 0.901125
Bank_Level_Parallism = 3.974605
Bank_Level_Parallism_Col = 3.659832
Bank_Level_Parallism_Ready = 2.009921
write_to_read_ratio_blp_rw_average = 0.363069
GrpLevelPara = 2.179433 

BW Util details:
bwutil = 0.048154 
total_CMD = 102566 
util_bw = 4939 
Wasted_Col = 4637 
Wasted_Row = 1765 
Idle = 91225 

BW Util Bottlenecks: 
RCDc_limit = 3465 
RCDWRc_limit = 641 
WTRc_limit = 2578 
RTWc_limit = 3965 
CCDLc_limit = 1529 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 2236 
RTWc_limit_alone = 3737 

Commands details: 
total_CMD = 102566 
n_nop = 96868 
Read = 3427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1512 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 4671 
total_req = 4939 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 4939 
Row_Bus_Util =  0.011934 
CoL_Bus_Util = 0.048154 
Either_Row_CoL_Bus_Util = 0.055554 
Issued_on_Two_Bus_Simul_Util = 0.004534 
issued_two_Eff = 0.081608 
queue_avg = 1.633329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96988 n_act=612 n_pre=596 n_ref_event=0 n_req=4564 n_rd=3337 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04736
n_activity=14176 dram_eff=0.3427
bk0: 272a 97830i bk1: 285a 97965i bk2: 221a 100656i bk3: 224a 100433i bk4: 285a 100145i bk5: 292a 100097i bk6: 220a 100692i bk7: 221a 100300i bk8: 204a 99131i bk9: 216a 98864i bk10: 156a 101569i bk11: 159a 101540i bk12: 156a 98570i bk13: 161a 99249i bk14: 136a 101407i bk15: 129a 101726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865907
Row_Buffer_Locality_read = 0.851363
Row_Buffer_Locality_write = 0.905460
Bank_Level_Parallism = 4.186642
Bank_Level_Parallism_Col = 3.787310
Bank_Level_Parallism_Ready = 1.963565
write_to_read_ratio_blp_rw_average = 0.344562
GrpLevelPara = 2.225855 

BW Util details:
bwutil = 0.047365 
total_CMD = 102566 
util_bw = 4858 
Wasted_Col = 4560 
Wasted_Row = 1437 
Idle = 91711 

BW Util Bottlenecks: 
RCDc_limit = 3480 
RCDWRc_limit = 564 
WTRc_limit = 2986 
RTWc_limit = 3584 
CCDLc_limit = 1966 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 2601 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 102566 
n_nop = 96988 
Read = 3337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4564 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4858 
Row_Bus_Util =  0.011778 
CoL_Bus_Util = 0.047365 
Either_Row_CoL_Bus_Util = 0.054384 
Issued_on_Two_Bus_Simul_Util = 0.004758 
issued_two_Eff = 0.087487 
queue_avg = 1.622838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62284
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96905 n_act=606 n_pre=590 n_ref_event=0 n_req=4632 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.04823
n_activity=14395 dram_eff=0.3437
bk0: 300a 98155i bk1: 287a 98166i bk2: 220a 100826i bk3: 218a 100413i bk4: 298a 99661i bk5: 288a 99470i bk6: 225a 100473i bk7: 220a 100021i bk8: 220a 99058i bk9: 220a 98935i bk10: 159a 101460i bk11: 158a 101696i bk12: 150a 98812i bk13: 162a 98961i bk14: 129a 101875i bk15: 130a 101575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869171
Row_Buffer_Locality_read = 0.848404
Row_Buffer_Locality_write = 0.925481
Bank_Level_Parallism = 4.196779
Bank_Level_Parallism_Col = 3.814917
Bank_Level_Parallism_Ready = 1.923388
write_to_read_ratio_blp_rw_average = 0.344718
GrpLevelPara = 2.202776 

BW Util details:
bwutil = 0.048232 
total_CMD = 102566 
util_bw = 4947 
Wasted_Col = 4636 
Wasted_Row = 1409 
Idle = 91574 

BW Util Bottlenecks: 
RCDc_limit = 3669 
RCDWRc_limit = 431 
WTRc_limit = 3296 
RTWc_limit = 4080 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1231 
WTRc_limit_alone = 2659 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 102566 
n_nop = 96905 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 4632 
total_req = 4947 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 4947 
Row_Bus_Util =  0.011661 
CoL_Bus_Util = 0.048232 
Either_Row_CoL_Bus_Util = 0.055194 
Issued_on_Two_Bus_Simul_Util = 0.004699 
issued_two_Eff = 0.085144 
queue_avg = 1.812862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81286
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96881 n_act=611 n_pre=595 n_ref_event=0 n_req=4638 n_rd=3398 n_rd_L2_A=0 n_write=0 n_wr_bk=1550 bw_util=0.04824
n_activity=14309 dram_eff=0.3458
bk0: 286a 97755i bk1: 288a 98037i bk2: 225a 100799i bk3: 217a 100456i bk4: 289a 99963i bk5: 298a 99786i bk6: 228a 100266i bk7: 222a 100055i bk8: 212a 99028i bk9: 220a 99305i bk10: 162a 101593i bk11: 163a 101665i bk12: 153a 98306i bk13: 155a 98957i bk14: 133a 101466i bk15: 147a 100896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868262
Row_Buffer_Locality_read = 0.850206
Row_Buffer_Locality_write = 0.917742
Bank_Level_Parallism = 4.242677
Bank_Level_Parallism_Col = 3.864766
Bank_Level_Parallism_Ready = 1.997171
write_to_read_ratio_blp_rw_average = 0.329730
GrpLevelPara = 2.191215 

BW Util details:
bwutil = 0.048242 
total_CMD = 102566 
util_bw = 4948 
Wasted_Col = 4747 
Wasted_Row = 1468 
Idle = 91403 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 541 
WTRc_limit = 3372 
RTWc_limit = 3811 
CCDLc_limit = 1983 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 2817 
RTWc_limit_alone = 3549 

Commands details: 
total_CMD = 102566 
n_nop = 96881 
Read = 3398 
Write = 0 
L2_Alloc = 0 
L2_WB = 1550 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4638 
total_req = 4948 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 4948 
Row_Bus_Util =  0.011758 
CoL_Bus_Util = 0.048242 
Either_Row_CoL_Bus_Util = 0.055428 
Issued_on_Two_Bus_Simul_Util = 0.004573 
issued_two_Eff = 0.082498 
queue_avg = 1.837402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8374
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96949 n_act=596 n_pre=580 n_ref_event=0 n_req=4601 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.04783
n_activity=14314 dram_eff=0.3427
bk0: 301a 97904i bk1: 297a 97740i bk2: 224a 100642i bk3: 225a 100446i bk4: 290a 100675i bk5: 289a 100514i bk6: 217a 100353i bk7: 220a 100301i bk8: 216a 98929i bk9: 224a 99587i bk10: 155a 101581i bk11: 145a 101614i bk12: 159a 98682i bk13: 152a 99290i bk14: 125a 101731i bk15: 127a 101479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870463
Row_Buffer_Locality_read = 0.856209
Row_Buffer_Locality_write = 0.909312
Bank_Level_Parallism = 3.964206
Bank_Level_Parallism_Col = 3.636722
Bank_Level_Parallism_Ready = 1.991847
write_to_read_ratio_blp_rw_average = 0.363786
GrpLevelPara = 2.141245 

BW Util details:
bwutil = 0.047833 
total_CMD = 102566 
util_bw = 4906 
Wasted_Col = 4647 
Wasted_Row = 1594 
Idle = 91419 

BW Util Bottlenecks: 
RCDc_limit = 3510 
RCDWRc_limit = 555 
WTRc_limit = 2307 
RTWc_limit = 3949 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2033 
RTWc_limit_alone = 3606 

Commands details: 
total_CMD = 102566 
n_nop = 96949 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4601 
total_req = 4906 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4906 
Row_Bus_Util =  0.011466 
CoL_Bus_Util = 0.047833 
Either_Row_CoL_Bus_Util = 0.054765 
Issued_on_Two_Bus_Simul_Util = 0.004534 
issued_two_Eff = 0.082784 
queue_avg = 1.596884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59688
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97036 n_act=604 n_pre=588 n_ref_event=0 n_req=4510 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1493 bw_util=0.0468
n_activity=14405 dram_eff=0.3332
bk0: 280a 97922i bk1: 279a 98026i bk2: 225a 100719i bk3: 227a 100663i bk4: 302a 100186i bk5: 280a 100275i bk6: 214a 100030i bk7: 217a 100055i bk8: 216a 99500i bk9: 212a 99179i bk10: 158a 101636i bk11: 156a 101603i bk12: 160a 99310i bk13: 139a 99270i bk14: 124a 101437i bk15: 118a 101475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866075
Row_Buffer_Locality_read = 0.847596
Row_Buffer_Locality_write = 0.916874
Bank_Level_Parallism = 3.969165
Bank_Level_Parallism_Col = 3.691852
Bank_Level_Parallism_Ready = 2.046458
write_to_read_ratio_blp_rw_average = 0.334180
GrpLevelPara = 2.175331 

BW Util details:
bwutil = 0.046799 
total_CMD = 102566 
util_bw = 4800 
Wasted_Col = 4650 
Wasted_Row = 1706 
Idle = 91410 

BW Util Bottlenecks: 
RCDc_limit = 3635 
RCDWRc_limit = 509 
WTRc_limit = 2681 
RTWc_limit = 3548 
CCDLc_limit = 1778 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 2299 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 102566 
n_nop = 97036 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1493 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4510 
total_req = 4800 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4800 
Row_Bus_Util =  0.011622 
CoL_Bus_Util = 0.046799 
Either_Row_CoL_Bus_Util = 0.053917 
Issued_on_Two_Bus_Simul_Util = 0.004504 
issued_two_Eff = 0.083544 
queue_avg = 1.601505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96887 n_act=624 n_pre=608 n_ref_event=0 n_req=4600 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1549 bw_util=0.04772
n_activity=14522 dram_eff=0.337
bk0: 293a 97938i bk1: 283a 97669i bk2: 223a 100216i bk3: 222a 100742i bk4: 287a 100336i bk5: 299a 100241i bk6: 220a 100536i bk7: 219a 100488i bk8: 212a 99308i bk9: 224a 99155i bk10: 160a 101336i bk11: 153a 101454i bk12: 145a 99089i bk13: 160a 99244i bk14: 124a 101591i bk15: 121a 101527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864348
Row_Buffer_Locality_read = 0.849925
Row_Buffer_Locality_write = 0.902789
Bank_Level_Parallism = 3.916914
Bank_Level_Parallism_Col = 3.558408
Bank_Level_Parallism_Ready = 1.904168
write_to_read_ratio_blp_rw_average = 0.366980
GrpLevelPara = 2.122844 

BW Util details:
bwutil = 0.047716 
total_CMD = 102566 
util_bw = 4894 
Wasted_Col = 4899 
Wasted_Row = 1641 
Idle = 91132 

BW Util Bottlenecks: 
RCDc_limit = 3738 
RCDWRc_limit = 606 
WTRc_limit = 2538 
RTWc_limit = 4011 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2229 
RTWc_limit_alone = 3763 

Commands details: 
total_CMD = 102566 
n_nop = 96887 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1549 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 4600 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 4894 
Row_Bus_Util =  0.012012 
CoL_Bus_Util = 0.047716 
Either_Row_CoL_Bus_Util = 0.055369 
Issued_on_Two_Bus_Simul_Util = 0.004358 
issued_two_Eff = 0.078711 
queue_avg = 1.559289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55929
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96817 n_act=629 n_pre=613 n_ref_event=0 n_req=4704 n_rd=3420 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.04875
n_activity=14592 dram_eff=0.3427
bk0: 291a 97641i bk1: 287a 97397i bk2: 219a 100485i bk3: 230a 100521i bk4: 302a 100415i bk5: 279a 99929i bk6: 228a 100336i bk7: 224a 100020i bk8: 232a 98987i bk9: 228a 99047i bk10: 151a 101541i bk11: 157a 101346i bk12: 160a 98780i bk13: 159a 98916i bk14: 135a 101232i bk15: 138a 101074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866284
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.909657
Bank_Level_Parallism = 4.213140
Bank_Level_Parallism_Col = 3.885477
Bank_Level_Parallism_Ready = 2.073800
write_to_read_ratio_blp_rw_average = 0.342269
GrpLevelPara = 2.260996 

BW Util details:
bwutil = 0.048749 
total_CMD = 102566 
util_bw = 5000 
Wasted_Col = 4788 
Wasted_Row = 1627 
Idle = 91151 

BW Util Bottlenecks: 
RCDc_limit = 3744 
RCDWRc_limit = 565 
WTRc_limit = 2984 
RTWc_limit = 4107 
CCDLc_limit = 1775 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 3868 

Commands details: 
total_CMD = 102566 
n_nop = 96817 
Read = 3420 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4704 
total_req = 5000 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 5000 
Row_Bus_Util =  0.012109 
CoL_Bus_Util = 0.048749 
Either_Row_CoL_Bus_Util = 0.056052 
Issued_on_Two_Bus_Simul_Util = 0.004807 
issued_two_Eff = 0.085754 
queue_avg = 1.859788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85979
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97079 n_act=576 n_pre=560 n_ref_event=0 n_req=4512 n_rd=3328 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.04636
n_activity=14011 dram_eff=0.3394
bk0: 281a 98095i bk1: 278a 97999i bk2: 220a 100441i bk3: 226a 100629i bk4: 284a 100064i bk5: 298a 100175i bk6: 219a 100602i bk7: 217a 100577i bk8: 220a 99460i bk9: 204a 98891i bk10: 154a 101516i bk11: 158a 101651i bk12: 156a 98446i bk13: 155a 98754i bk14: 127a 101430i bk15: 131a 101479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.853365
Row_Buffer_Locality_write = 0.925676
Bank_Level_Parallism = 4.178627
Bank_Level_Parallism_Col = 3.848706
Bank_Level_Parallism_Ready = 1.920925
write_to_read_ratio_blp_rw_average = 0.348969
GrpLevelPara = 2.173950 

BW Util details:
bwutil = 0.046360 
total_CMD = 102566 
util_bw = 4755 
Wasted_Col = 4700 
Wasted_Row = 1400 
Idle = 91711 

BW Util Bottlenecks: 
RCDc_limit = 3571 
RCDWRc_limit = 464 
WTRc_limit = 3807 
RTWc_limit = 3940 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 1383 
WTRc_limit_alone = 3256 
RTWc_limit_alone = 3652 

Commands details: 
total_CMD = 102566 
n_nop = 97079 
Read = 3328 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4512 
total_req = 4755 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4755 
Row_Bus_Util =  0.011076 
CoL_Bus_Util = 0.046360 
Either_Row_CoL_Bus_Util = 0.053497 
Issued_on_Two_Bus_Simul_Util = 0.003939 
issued_two_Eff = 0.073629 
queue_avg = 1.853363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85336
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97032 n_act=583 n_pre=567 n_ref_event=0 n_req=4599 n_rd=3401 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.04722
n_activity=13714 dram_eff=0.3531
bk0: 287a 97702i bk1: 296a 97914i bk2: 235a 100401i bk3: 228a 100590i bk4: 290a 100552i bk5: 293a 100500i bk6: 213a 100960i bk7: 218a 100196i bk8: 212a 99189i bk9: 220a 99358i bk10: 165a 101419i bk11: 156a 101396i bk12: 159a 99127i bk13: 159a 98972i bk14: 135a 101748i bk15: 135a 101527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873233
Row_Buffer_Locality_read = 0.860041
Row_Buffer_Locality_write = 0.910684
Bank_Level_Parallism = 4.167439
Bank_Level_Parallism_Col = 3.760228
Bank_Level_Parallism_Ready = 1.924427
write_to_read_ratio_blp_rw_average = 0.360479
GrpLevelPara = 2.215970 

BW Util details:
bwutil = 0.047218 
total_CMD = 102566 
util_bw = 4843 
Wasted_Col = 4409 
Wasted_Row = 1331 
Idle = 91983 

BW Util Bottlenecks: 
RCDc_limit = 3367 
RCDWRc_limit = 502 
WTRc_limit = 2623 
RTWc_limit = 3950 
CCDLc_limit = 1598 
rwq = 0 
CCDLc_limit_alone = 1052 
WTRc_limit_alone = 2332 
RTWc_limit_alone = 3695 

Commands details: 
total_CMD = 102566 
n_nop = 97032 
Read = 3401 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4599 
total_req = 4843 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4843 
Row_Bus_Util =  0.011212 
CoL_Bus_Util = 0.047218 
Either_Row_CoL_Bus_Util = 0.053956 
Issued_on_Two_Bus_Simul_Util = 0.004475 
issued_two_Eff = 0.082942 
queue_avg = 1.682312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68231
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96899 n_act=603 n_pre=587 n_ref_event=0 n_req=4592 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.04772
n_activity=14650 dram_eff=0.3341
bk0: 283a 97999i bk1: 297a 97967i bk2: 224a 100794i bk3: 233a 100619i bk4: 292a 100217i bk5: 286a 99883i bk6: 218a 100386i bk7: 227a 100749i bk8: 224a 99237i bk9: 224a 99133i bk10: 160a 101460i bk11: 162a 101641i bk12: 152a 99072i bk13: 148a 99087i bk14: 124a 101675i bk15: 133a 101654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868685
Row_Buffer_Locality_read = 0.853558
Row_Buffer_Locality_write = 0.911203
Bank_Level_Parallism = 3.763556
Bank_Level_Parallism_Col = 3.464359
Bank_Level_Parallism_Ready = 1.941357
write_to_read_ratio_blp_rw_average = 0.346259
GrpLevelPara = 2.083910 

BW Util details:
bwutil = 0.047716 
total_CMD = 102566 
util_bw = 4894 
Wasted_Col = 5094 
Wasted_Row = 1723 
Idle = 90855 

BW Util Bottlenecks: 
RCDc_limit = 3811 
RCDWRc_limit = 542 
WTRc_limit = 2515 
RTWc_limit = 3722 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1289 
WTRc_limit_alone = 2155 
RTWc_limit_alone = 3436 

Commands details: 
total_CMD = 102566 
n_nop = 96899 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4592 
total_req = 4894 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4894 
Row_Bus_Util =  0.011602 
CoL_Bus_Util = 0.047716 
Either_Row_CoL_Bus_Util = 0.055252 
Issued_on_Two_Bus_Simul_Util = 0.004066 
issued_two_Eff = 0.073584 
queue_avg = 1.587105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5871
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97148 n_act=583 n_pre=567 n_ref_event=0 n_req=4437 n_rd=3281 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.04593
n_activity=13949 dram_eff=0.3377
bk0: 271a 98132i bk1: 282a 97966i bk2: 224a 100807i bk3: 222a 100890i bk4: 275a 100675i bk5: 282a 100339i bk6: 224a 100636i bk7: 218a 100424i bk8: 204a 98977i bk9: 212a 99398i bk10: 155a 101522i bk11: 155a 101603i bk12: 149a 99149i bk13: 161a 99429i bk14: 121a 101605i bk15: 126a 101536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868605
Row_Buffer_Locality_read = 0.853094
Row_Buffer_Locality_write = 0.912630
Bank_Level_Parallism = 3.970877
Bank_Level_Parallism_Col = 3.560299
Bank_Level_Parallism_Ready = 1.839949
write_to_read_ratio_blp_rw_average = 0.361331
GrpLevelPara = 2.128301 

BW Util details:
bwutil = 0.045931 
total_CMD = 102566 
util_bw = 4711 
Wasted_Col = 4516 
Wasted_Row = 1452 
Idle = 91887 

BW Util Bottlenecks: 
RCDc_limit = 3563 
RCDWRc_limit = 496 
WTRc_limit = 2605 
RTWc_limit = 3997 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3704 

Commands details: 
total_CMD = 102566 
n_nop = 97148 
Read = 3281 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4437 
total_req = 4711 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4711 
Row_Bus_Util =  0.011212 
CoL_Bus_Util = 0.045931 
Either_Row_CoL_Bus_Util = 0.052825 
Issued_on_Two_Bus_Simul_Util = 0.004319 
issued_two_Eff = 0.081764 
queue_avg = 1.518642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51864
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96933 n_act=614 n_pre=598 n_ref_event=0 n_req=4567 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04742
n_activity=14983 dram_eff=0.3246
bk0: 291a 97881i bk1: 278a 97750i bk2: 223a 100650i bk3: 221a 101024i bk4: 288a 100336i bk5: 296a 99977i bk6: 222a 100727i bk7: 227a 100537i bk8: 204a 99390i bk9: 220a 99042i bk10: 170a 101442i bk11: 151a 101586i bk12: 151a 98827i bk13: 148a 98961i bk14: 126a 101443i bk15: 127a 101585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865557
Row_Buffer_Locality_read = 0.850135
Row_Buffer_Locality_write = 0.907680
Bank_Level_Parallism = 3.920384
Bank_Level_Parallism_Col = 3.575215
Bank_Level_Parallism_Ready = 1.903988
write_to_read_ratio_blp_rw_average = 0.356404
GrpLevelPara = 2.072805 

BW Util details:
bwutil = 0.047423 
total_CMD = 102566 
util_bw = 4864 
Wasted_Col = 4848 
Wasted_Row = 1630 
Idle = 91224 

BW Util Bottlenecks: 
RCDc_limit = 3691 
RCDWRc_limit = 614 
WTRc_limit = 2634 
RTWc_limit = 3890 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1162 
WTRc_limit_alone = 2253 
RTWc_limit_alone = 3537 

Commands details: 
total_CMD = 102566 
n_nop = 96933 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 4567 
total_req = 4864 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 4864 
Row_Bus_Util =  0.011817 
CoL_Bus_Util = 0.047423 
Either_Row_CoL_Bus_Util = 0.054921 
Issued_on_Two_Bus_Simul_Util = 0.004319 
issued_two_Eff = 0.078644 
queue_avg = 1.620459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62046
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96933 n_act=632 n_pre=616 n_ref_event=0 n_req=4532 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1453 bw_util=0.04699
n_activity=14877 dram_eff=0.324
bk0: 289a 97277i bk1: 269a 98029i bk2: 225a 100619i bk3: 237a 100532i bk4: 293a 99897i bk5: 290a 99875i bk6: 219a 100647i bk7: 230a 100534i bk8: 228a 99128i bk9: 216a 98942i bk10: 151a 101579i bk11: 154a 101781i bk12: 155a 98868i bk13: 153a 98902i bk14: 132a 101028i bk15: 126a 101455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860547
Row_Buffer_Locality_read = 0.844075
Row_Buffer_Locality_write = 0.908154
Bank_Level_Parallism = 3.971895
Bank_Level_Parallism_Col = 3.661251
Bank_Level_Parallism_Ready = 1.934232
write_to_read_ratio_blp_rw_average = 0.346573
GrpLevelPara = 2.106683 

BW Util details:
bwutil = 0.046994 
total_CMD = 102566 
util_bw = 4820 
Wasted_Col = 5134 
Wasted_Row = 1752 
Idle = 90860 

BW Util Bottlenecks: 
RCDc_limit = 4025 
RCDWRc_limit = 545 
WTRc_limit = 3059 
RTWc_limit = 4297 
CCDLc_limit = 1949 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 4023 

Commands details: 
total_CMD = 102566 
n_nop = 96933 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1453 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 4532 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 4820 
Row_Bus_Util =  0.012168 
CoL_Bus_Util = 0.046994 
Either_Row_CoL_Bus_Util = 0.054921 
Issued_on_Two_Bus_Simul_Util = 0.004241 
issued_two_Eff = 0.077224 
queue_avg = 1.705136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70514
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97066 n_act=601 n_pre=585 n_ref_event=0 n_req=4470 n_rd=3330 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.04653
n_activity=13898 dram_eff=0.3434
bk0: 288a 97878i bk1: 284a 98230i bk2: 216a 100759i bk3: 216a 100853i bk4: 300a 99840i bk5: 273a 100198i bk6: 218a 100948i bk7: 230a 100301i bk8: 212a 99288i bk9: 200a 99270i bk10: 158a 101610i bk11: 164a 101388i bk12: 153a 99188i bk13: 160a 98620i bk14: 131a 101716i bk15: 127a 101684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865548
Row_Buffer_Locality_read = 0.849249
Row_Buffer_Locality_write = 0.913158
Bank_Level_Parallism = 3.998812
Bank_Level_Parallism_Col = 3.635192
Bank_Level_Parallism_Ready = 1.928122
write_to_read_ratio_blp_rw_average = 0.342425
GrpLevelPara = 2.116080 

BW Util details:
bwutil = 0.046526 
total_CMD = 102566 
util_bw = 4772 
Wasted_Col = 4619 
Wasted_Row = 1551 
Idle = 91624 

BW Util Bottlenecks: 
RCDc_limit = 3643 
RCDWRc_limit = 498 
WTRc_limit = 2342 
RTWc_limit = 3952 
CCDLc_limit = 1813 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 3651 

Commands details: 
total_CMD = 102566 
n_nop = 97066 
Read = 3330 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4470 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4772 
Row_Bus_Util =  0.011563 
CoL_Bus_Util = 0.046526 
Either_Row_CoL_Bus_Util = 0.053624 
Issued_on_Two_Bus_Simul_Util = 0.004465 
issued_two_Eff = 0.083273 
queue_avg = 1.630219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63022
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97028 n_act=576 n_pre=560 n_ref_event=0 n_req=4525 n_rd=3346 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.04728
n_activity=14279 dram_eff=0.3396
bk0: 291a 98442i bk1: 287a 98278i bk2: 230a 100699i bk3: 226a 100673i bk4: 293a 100025i bk5: 286a 100011i bk6: 214a 100502i bk7: 220a 100600i bk8: 204a 99122i bk9: 216a 99492i bk10: 159a 101613i bk11: 160a 101796i bk12: 153a 99140i bk13: 147a 98697i bk14: 132a 101378i bk15: 128a 101396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872707
Row_Buffer_Locality_read = 0.853258
Row_Buffer_Locality_write = 0.927905
Bank_Level_Parallism = 3.999726
Bank_Level_Parallism_Col = 3.704717
Bank_Level_Parallism_Ready = 1.893174
write_to_read_ratio_blp_rw_average = 0.333302
GrpLevelPara = 2.200086 

BW Util details:
bwutil = 0.047277 
total_CMD = 102566 
util_bw = 4849 
Wasted_Col = 4588 
Wasted_Row = 1493 
Idle = 91636 

BW Util Bottlenecks: 
RCDc_limit = 3579 
RCDWRc_limit = 418 
WTRc_limit = 3212 
RTWc_limit = 3702 
CCDLc_limit = 2018 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 2667 
RTWc_limit_alone = 3375 

Commands details: 
total_CMD = 102566 
n_nop = 97028 
Read = 3346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4525 
total_req = 4849 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4849 
Row_Bus_Util =  0.011076 
CoL_Bus_Util = 0.047277 
Either_Row_CoL_Bus_Util = 0.053995 
Issued_on_Two_Bus_Simul_Util = 0.004358 
issued_two_Eff = 0.080715 
queue_avg = 1.629429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62943
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96908 n_act=599 n_pre=583 n_ref_event=0 n_req=4601 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.04813
n_activity=15097 dram_eff=0.327
bk0: 284a 97802i bk1: 276a 97650i bk2: 226a 100801i bk3: 228a 100809i bk4: 303a 100218i bk5: 288a 100401i bk6: 227a 100711i bk7: 216a 100123i bk8: 220a 98812i bk9: 212a 99440i bk10: 158a 101240i bk11: 151a 101633i bk12: 157a 99009i bk13: 145a 99313i bk14: 134a 101582i bk15: 133a 101621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869811
Row_Buffer_Locality_read = 0.855569
Row_Buffer_Locality_write = 0.908286
Bank_Level_Parallism = 3.894267
Bank_Level_Parallism_Col = 3.575213
Bank_Level_Parallism_Ready = 1.949960
write_to_read_ratio_blp_rw_average = 0.361063
GrpLevelPara = 2.130480 

BW Util details:
bwutil = 0.048125 
total_CMD = 102566 
util_bw = 4936 
Wasted_Col = 4857 
Wasted_Row = 1632 
Idle = 91141 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 610 
WTRc_limit = 2754 
RTWc_limit = 4145 
CCDLc_limit = 1677 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 2465 
RTWc_limit_alone = 3867 

Commands details: 
total_CMD = 102566 
n_nop = 96908 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 4601 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 4936 
Row_Bus_Util =  0.011524 
CoL_Bus_Util = 0.048125 
Either_Row_CoL_Bus_Util = 0.055164 
Issued_on_Two_Bus_Simul_Util = 0.004485 
issued_two_Eff = 0.081301 
queue_avg = 1.597498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5975
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96935 n_act=590 n_pre=574 n_ref_event=0 n_req=4591 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.0479
n_activity=14894 dram_eff=0.3299
bk0: 276a 97789i bk1: 299a 97776i bk2: 225a 100477i bk3: 232a 100457i bk4: 276a 99706i bk5: 286a 100311i bk6: 229a 100307i bk7: 223a 99922i bk8: 216a 99381i bk9: 220a 99376i bk10: 157a 101402i bk11: 157a 101741i bk12: 154a 98851i bk13: 148a 98388i bk14: 130a 101140i bk15: 130a 101662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871488
Row_Buffer_Locality_read = 0.851400
Row_Buffer_Locality_write = 0.926196
Bank_Level_Parallism = 4.149231
Bank_Level_Parallism_Col = 3.867510
Bank_Level_Parallism_Ready = 1.866884
write_to_read_ratio_blp_rw_average = 0.313531
GrpLevelPara = 2.211754 

BW Util details:
bwutil = 0.047901 
total_CMD = 102566 
util_bw = 4913 
Wasted_Col = 4806 
Wasted_Row = 1599 
Idle = 91248 

BW Util Bottlenecks: 
RCDc_limit = 3812 
RCDWRc_limit = 470 
WTRc_limit = 4062 
RTWc_limit = 3513 
CCDLc_limit = 2219 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 3489 
RTWc_limit_alone = 3363 

Commands details: 
total_CMD = 102566 
n_nop = 96935 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4591 
total_req = 4913 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4913 
Row_Bus_Util =  0.011349 
CoL_Bus_Util = 0.047901 
Either_Row_CoL_Bus_Util = 0.054901 
Issued_on_Two_Bus_Simul_Util = 0.004348 
issued_two_Eff = 0.079204 
queue_avg = 1.946269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94627
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96924 n_act=607 n_pre=591 n_ref_event=0 n_req=4602 n_rd=3375 n_rd_L2_A=0 n_write=0 n_wr_bk=1513 bw_util=0.04766
n_activity=14062 dram_eff=0.3476
bk0: 295a 97452i bk1: 284a 97824i bk2: 216a 100808i bk3: 225a 100392i bk4: 305a 100234i bk5: 285a 100156i bk6: 224a 100577i bk7: 222a 100493i bk8: 232a 99243i bk9: 212a 98922i bk10: 149a 101341i bk11: 161a 101217i bk12: 148a 98514i bk13: 164a 98677i bk14: 122a 101329i bk15: 131a 101204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868101
Row_Buffer_Locality_read = 0.851259
Row_Buffer_Locality_write = 0.914425
Bank_Level_Parallism = 4.302029
Bank_Level_Parallism_Col = 3.960788
Bank_Level_Parallism_Ready = 1.959697
write_to_read_ratio_blp_rw_average = 0.342245
GrpLevelPara = 2.256910 

BW Util details:
bwutil = 0.047657 
total_CMD = 102566 
util_bw = 4888 
Wasted_Col = 4587 
Wasted_Row = 1514 
Idle = 91577 

BW Util Bottlenecks: 
RCDc_limit = 3715 
RCDWRc_limit = 516 
WTRc_limit = 3712 
RTWc_limit = 4114 
CCDLc_limit = 2202 
rwq = 0 
CCDLc_limit_alone = 1401 
WTRc_limit_alone = 3235 
RTWc_limit_alone = 3790 

Commands details: 
total_CMD = 102566 
n_nop = 96924 
Read = 3375 
Write = 0 
L2_Alloc = 0 
L2_WB = 1513 
n_act = 607 
n_pre = 591 
n_ref = 0 
n_req = 4602 
total_req = 4888 

Dual Bus Interface Util: 
issued_total_row = 1198 
issued_total_col = 4888 
Row_Bus_Util =  0.011680 
CoL_Bus_Util = 0.047657 
Either_Row_CoL_Bus_Util = 0.055008 
Issued_on_Two_Bus_Simul_Util = 0.004329 
issued_two_Eff = 0.078695 
queue_avg = 1.856102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8561
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96894 n_act=586 n_pre=570 n_ref_event=0 n_req=4624 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1571 bw_util=0.04825
n_activity=14394 dram_eff=0.3438
bk0: 300a 98484i bk1: 296a 98197i bk2: 223a 100708i bk3: 221a 100713i bk4: 291a 100150i bk5: 297a 99927i bk6: 220a 100330i bk7: 220a 100097i bk8: 216a 99484i bk9: 216a 99111i bk10: 147a 101502i bk11: 162a 101516i bk12: 156a 98876i bk13: 154a 98637i bk14: 124a 101439i bk15: 135a 101561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873270
Row_Buffer_Locality_read = 0.859384
Row_Buffer_Locality_write = 0.910915
Bank_Level_Parallism = 4.092506
Bank_Level_Parallism_Col = 3.763330
Bank_Level_Parallism_Ready = 1.910689
write_to_read_ratio_blp_rw_average = 0.331133
GrpLevelPara = 2.247035 

BW Util details:
bwutil = 0.048252 
total_CMD = 102566 
util_bw = 4949 
Wasted_Col = 4560 
Wasted_Row = 1474 
Idle = 91583 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 561 
WTRc_limit = 3226 
RTWc_limit = 3466 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1209 
WTRc_limit_alone = 2741 
RTWc_limit_alone = 3208 

Commands details: 
total_CMD = 102566 
n_nop = 96894 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1571 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4624 
total_req = 4949 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4949 
Row_Bus_Util =  0.011271 
CoL_Bus_Util = 0.048252 
Either_Row_CoL_Bus_Util = 0.055301 
Issued_on_Two_Bus_Simul_Util = 0.004222 
issued_two_Eff = 0.076340 
queue_avg = 1.653911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65391
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96927 n_act=612 n_pre=596 n_ref_event=0 n_req=4599 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.04792
n_activity=14427 dram_eff=0.3407
bk0: 311a 97923i bk1: 294a 98171i bk2: 221a 100767i bk3: 218a 100547i bk4: 292a 99894i bk5: 306a 99954i bk6: 224a 100529i bk7: 218a 100365i bk8: 224a 98959i bk9: 220a 99193i bk10: 154a 101445i bk11: 153a 101329i bk12: 155a 98504i bk13: 154a 99106i bk14: 120a 101495i bk15: 130a 101401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866928
Row_Buffer_Locality_read = 0.852681
Row_Buffer_Locality_write = 0.907054
Bank_Level_Parallism = 4.172901
Bank_Level_Parallism_Col = 3.800642
Bank_Level_Parallism_Ready = 1.990844
write_to_read_ratio_blp_rw_average = 0.347899
GrpLevelPara = 2.196470 

BW Util details:
bwutil = 0.047920 
total_CMD = 102566 
util_bw = 4915 
Wasted_Col = 4581 
Wasted_Row = 1545 
Idle = 91525 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 564 
WTRc_limit = 3233 
RTWc_limit = 4003 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 2711 
RTWc_limit_alone = 3720 

Commands details: 
total_CMD = 102566 
n_nop = 96927 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 4599 
total_req = 4915 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 4915 
Row_Bus_Util =  0.011778 
CoL_Bus_Util = 0.047920 
Either_Row_CoL_Bus_Util = 0.054979 
Issued_on_Two_Bus_Simul_Util = 0.004719 
issued_two_Eff = 0.085831 
queue_avg = 1.768139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76814
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97020 n_act=595 n_pre=579 n_ref_event=0 n_req=4545 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1427 bw_util=0.04699
n_activity=14081 dram_eff=0.3423
bk0: 295a 97634i bk1: 289a 97931i bk2: 227a 100460i bk3: 228a 100480i bk4: 286a 100202i bk5: 294a 100381i bk6: 220a 100669i bk7: 231a 100255i bk8: 216a 99179i bk9: 216a 99244i bk10: 152a 101589i bk11: 165a 101666i bk12: 156a 98960i bk13: 154a 99327i bk14: 130a 101395i bk15: 134a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869087
Row_Buffer_Locality_read = 0.857648
Row_Buffer_Locality_write = 0.902778
Bank_Level_Parallism = 4.032170
Bank_Level_Parallism_Col = 3.664854
Bank_Level_Parallism_Ready = 1.964938
write_to_read_ratio_blp_rw_average = 0.361245
GrpLevelPara = 2.123054 

BW Util details:
bwutil = 0.046994 
total_CMD = 102566 
util_bw = 4820 
Wasted_Col = 4708 
Wasted_Row = 1507 
Idle = 91531 

BW Util Bottlenecks: 
RCDc_limit = 3543 
RCDWRc_limit = 582 
WTRc_limit = 2575 
RTWc_limit = 4208 
CCDLc_limit = 1743 
rwq = 0 
CCDLc_limit_alone = 1098 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 3924 

Commands details: 
total_CMD = 102566 
n_nop = 97020 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1427 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4545 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4820 
Row_Bus_Util =  0.011446 
CoL_Bus_Util = 0.046994 
Either_Row_CoL_Bus_Util = 0.054072 
Issued_on_Two_Bus_Simul_Util = 0.004368 
issued_two_Eff = 0.080779 
queue_avg = 1.620254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62025
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96874 n_act=596 n_pre=580 n_ref_event=0 n_req=4633 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1575 bw_util=0.04842
n_activity=14644 dram_eff=0.3391
bk0: 297a 97781i bk1: 289a 97873i bk2: 223a 100577i bk3: 226a 100516i bk4: 301a 100341i bk5: 292a 100175i bk6: 219a 100455i bk7: 218a 100633i bk8: 220a 99192i bk9: 212a 99224i bk10: 163a 101458i bk11: 159a 101706i bk12: 160a 98590i bk13: 155a 98578i bk14: 126a 101485i bk15: 131a 101511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871358
Row_Buffer_Locality_read = 0.855795
Row_Buffer_Locality_write = 0.913849
Bank_Level_Parallism = 4.014263
Bank_Level_Parallism_Col = 3.684424
Bank_Level_Parallism_Ready = 1.945228
write_to_read_ratio_blp_rw_average = 0.362305
GrpLevelPara = 2.133181 

BW Util details:
bwutil = 0.048418 
total_CMD = 102566 
util_bw = 4966 
Wasted_Col = 4799 
Wasted_Row = 1593 
Idle = 91208 

BW Util Bottlenecks: 
RCDc_limit = 3488 
RCDWRc_limit = 569 
WTRc_limit = 2754 
RTWc_limit = 3859 
CCDLc_limit = 1888 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 2277 
RTWc_limit_alone = 3587 

Commands details: 
total_CMD = 102566 
n_nop = 96874 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1575 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 4633 
total_req = 4966 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 4966 
Row_Bus_Util =  0.011466 
CoL_Bus_Util = 0.048418 
Either_Row_CoL_Bus_Util = 0.055496 
Issued_on_Two_Bus_Simul_Util = 0.004387 
issued_two_Eff = 0.079058 
queue_avg = 1.686280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68628
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96952 n_act=608 n_pre=592 n_ref_event=0 n_req=4582 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.04725
n_activity=14472 dram_eff=0.3349
bk0: 276a 97618i bk1: 301a 98069i bk2: 224a 101055i bk3: 221a 100850i bk4: 293a 100304i bk5: 283a 99925i bk6: 223a 100543i bk7: 231a 100486i bk8: 216a 99044i bk9: 216a 99226i bk10: 153a 101565i bk11: 157a 101579i bk12: 160a 98779i bk13: 157a 98906i bk14: 129a 101324i bk15: 134a 101631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867307
Row_Buffer_Locality_read = 0.851512
Row_Buffer_Locality_write = 0.911424
Bank_Level_Parallism = 3.990544
Bank_Level_Parallism_Col = 3.671568
Bank_Level_Parallism_Ready = 1.911886
write_to_read_ratio_blp_rw_average = 0.334082
GrpLevelPara = 2.151153 

BW Util details:
bwutil = 0.047248 
total_CMD = 102566 
util_bw = 4846 
Wasted_Col = 4768 
Wasted_Row = 1596 
Idle = 91356 

BW Util Bottlenecks: 
RCDc_limit = 3735 
RCDWRc_limit = 518 
WTRc_limit = 2898 
RTWc_limit = 4145 
CCDLc_limit = 1914 
rwq = 0 
CCDLc_limit_alone = 1173 
WTRc_limit_alone = 2494 
RTWc_limit_alone = 3808 

Commands details: 
total_CMD = 102566 
n_nop = 96952 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4582 
total_req = 4846 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4846 
Row_Bus_Util =  0.011700 
CoL_Bus_Util = 0.047248 
Either_Row_CoL_Bus_Util = 0.054735 
Issued_on_Two_Bus_Simul_Util = 0.004212 
issued_two_Eff = 0.076950 
queue_avg = 1.702865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70286
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96891 n_act=593 n_pre=577 n_ref_event=0 n_req=4642 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.04819
n_activity=14288 dram_eff=0.346
bk0: 306a 97795i bk1: 292a 97384i bk2: 230a 100840i bk3: 233a 100616i bk4: 285a 100191i bk5: 289a 99976i bk6: 220a 100553i bk7: 218a 100002i bk8: 212a 99032i bk9: 208a 99026i bk10: 163a 101422i bk11: 160a 101502i bk12: 151a 98481i bk13: 163a 97991i bk14: 130a 101309i bk15: 124a 101558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872253
Row_Buffer_Locality_read = 0.854314
Row_Buffer_Locality_write = 0.920509
Bank_Level_Parallism = 4.361886
Bank_Level_Parallism_Col = 4.008759
Bank_Level_Parallism_Ready = 2.127251
write_to_read_ratio_blp_rw_average = 0.350268
GrpLevelPara = 2.219396 

BW Util details:
bwutil = 0.048193 
total_CMD = 102566 
util_bw = 4943 
Wasted_Col = 4674 
Wasted_Row = 1392 
Idle = 91557 

BW Util Bottlenecks: 
RCDc_limit = 3602 
RCDWRc_limit = 523 
WTRc_limit = 3364 
RTWc_limit = 4498 
CCDLc_limit = 2133 
rwq = 0 
CCDLc_limit_alone = 1202 
WTRc_limit_alone = 2797 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 102566 
n_nop = 96891 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4642 
total_req = 4943 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4943 
Row_Bus_Util =  0.011407 
CoL_Bus_Util = 0.048193 
Either_Row_CoL_Bus_Util = 0.055330 
Issued_on_Two_Bus_Simul_Util = 0.004270 
issued_two_Eff = 0.077181 
queue_avg = 2.010588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01059
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97019 n_act=593 n_pre=577 n_ref_event=0 n_req=4499 n_rd=3338 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.04686
n_activity=14634 dram_eff=0.3284
bk0: 282a 97951i bk1: 293a 98293i bk2: 223a 100615i bk3: 225a 100509i bk4: 303a 99752i bk5: 282a 99721i bk6: 222a 100568i bk7: 223a 100828i bk8: 224a 99183i bk9: 208a 99637i bk10: 148a 101239i bk11: 157a 101321i bk12: 150a 98927i bk13: 149a 99286i bk14: 121a 100974i bk15: 128a 101430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868193
Row_Buffer_Locality_read = 0.851708
Row_Buffer_Locality_write = 0.915590
Bank_Level_Parallism = 3.998324
Bank_Level_Parallism_Col = 3.743114
Bank_Level_Parallism_Ready = 1.884311
write_to_read_ratio_blp_rw_average = 0.315282
GrpLevelPara = 2.185381 

BW Util details:
bwutil = 0.046858 
total_CMD = 102566 
util_bw = 4806 
Wasted_Col = 4800 
Wasted_Row = 1729 
Idle = 91231 

BW Util Bottlenecks: 
RCDc_limit = 3684 
RCDWRc_limit = 500 
WTRc_limit = 4101 
RTWc_limit = 3466 
CCDLc_limit = 2210 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 3551 
RTWc_limit_alone = 3246 

Commands details: 
total_CMD = 102566 
n_nop = 97019 
Read = 3338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 4499 
total_req = 4806 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 4806 
Row_Bus_Util =  0.011407 
CoL_Bus_Util = 0.046858 
Either_Row_CoL_Bus_Util = 0.054082 
Issued_on_Two_Bus_Simul_Util = 0.004183 
issued_two_Eff = 0.077339 
queue_avg = 1.729160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72916
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=97093 n_act=603 n_pre=587 n_ref_event=0 n_req=4433 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.04618
n_activity=13896 dram_eff=0.3408
bk0: 292a 98325i bk1: 280a 98323i bk2: 222a 100860i bk3: 223a 100510i bk4: 281a 100273i bk5: 286a 99706i bk6: 226a 100604i bk7: 222a 100351i bk8: 208a 99554i bk9: 212a 99096i bk10: 155a 101725i bk11: 147a 101569i bk12: 145a 99039i bk13: 154a 98987i bk14: 128a 101556i bk15: 126a 101605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863975
Row_Buffer_Locality_read = 0.848201
Row_Buffer_Locality_write = 0.910302
Bank_Level_Parallism = 3.989522
Bank_Level_Parallism_Col = 3.591914
Bank_Level_Parallism_Ready = 1.863176
write_to_read_ratio_blp_rw_average = 0.360640
GrpLevelPara = 2.139299 

BW Util details:
bwutil = 0.046175 
total_CMD = 102566 
util_bw = 4736 
Wasted_Col = 4691 
Wasted_Row = 1453 
Idle = 91686 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 521 
WTRc_limit = 2535 
RTWc_limit = 4096 
CCDLc_limit = 1790 
rwq = 0 
CCDLc_limit_alone = 1240 
WTRc_limit_alone = 2259 
RTWc_limit_alone = 3822 

Commands details: 
total_CMD = 102566 
n_nop = 97093 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4433 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4736 
Row_Bus_Util =  0.011602 
CoL_Bus_Util = 0.046175 
Either_Row_CoL_Bus_Util = 0.053361 
Issued_on_Two_Bus_Simul_Util = 0.004417 
issued_two_Eff = 0.082770 
queue_avg = 1.537264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53726
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102566 n_nop=96971 n_act=604 n_pre=588 n_ref_event=0 n_req=4602 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1521 bw_util=0.0478
n_activity=14465 dram_eff=0.339
bk0: 288a 98030i bk1: 294a 97841i bk2: 225a 100873i bk3: 222a 100720i bk4: 298a 100205i bk5: 297a 100326i bk6: 220a 100813i bk7: 225a 100491i bk8: 220a 99263i bk9: 216a 99403i bk10: 159a 101046i bk11: 156a 101774i bk12: 158a 98853i bk13: 156a 99608i bk14: 127a 101792i bk15: 121a 101762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868753
Row_Buffer_Locality_read = 0.853046
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 3.866655
Bank_Level_Parallism_Col = 3.460795
Bank_Level_Parallism_Ready = 1.744238
write_to_read_ratio_blp_rw_average = 0.351219
GrpLevelPara = 2.107310 

BW Util details:
bwutil = 0.047803 
total_CMD = 102566 
util_bw = 4903 
Wasted_Col = 4650 
Wasted_Row = 1531 
Idle = 91482 

BW Util Bottlenecks: 
RCDc_limit = 3489 
RCDWRc_limit = 517 
WTRc_limit = 2544 
RTWc_limit = 3773 
CCDLc_limit = 1590 
rwq = 0 
CCDLc_limit_alone = 1056 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 3557 

Commands details: 
total_CMD = 102566 
n_nop = 96971 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1521 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4602 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4903 
Row_Bus_Util =  0.011622 
CoL_Bus_Util = 0.047803 
Either_Row_CoL_Bus_Util = 0.054550 
Issued_on_Two_Bus_Simul_Util = 0.004875 
issued_two_Eff = 0.089366 
queue_avg = 1.641343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8498, Miss = 2876, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8580, Miss = 2938, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8586, Miss = 2925, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8700, Miss = 3002, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8568, Miss = 2902, Miss_rate = 0.339, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8569, Miss = 2914, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8445, Miss = 2832, Miss_rate = 0.335, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8516, Miss = 3025, Miss_rate = 0.355, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8556, Miss = 2866, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8659, Miss = 3010, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8597, Miss = 2902, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8577, Miss = 2915, Miss_rate = 0.340, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 8611, Miss = 3010, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8505, Miss = 2923, Miss_rate = 0.344, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 8593, Miss = 2929, Miss_rate = 0.341, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8595, Miss = 2963, Miss_rate = 0.345, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 8629, Miss = 2941, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8543, Miss = 2947, Miss_rate = 0.345, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 8726, Miss = 2931, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8584, Miss = 2842, Miss_rate = 0.331, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8521, Miss = 2869, Miss_rate = 0.337, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8572, Miss = 2977, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8696, Miss = 2976, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8799, Miss = 2976, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8542, Miss = 2849, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8447, Miss = 2877, Miss_rate = 0.341, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8560, Miss = 2893, Miss_rate = 0.338, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8464, Miss = 2929, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8542, Miss = 2942, Miss_rate = 0.344, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8568, Miss = 2876, Miss_rate = 0.336, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8425, Miss = 2788, Miss_rate = 0.331, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8479, Miss = 2867, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[32]: Access = 8603, Miss = 2868, Miss_rate = 0.333, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 8616, Miss = 2961, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 8568, Miss = 2855, Miss_rate = 0.333, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8556, Miss = 2923, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8436, Miss = 2852, Miss_rate = 0.338, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8562, Miss = 2858, Miss_rate = 0.334, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8601, Miss = 2870, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8618, Miss = 2949, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8661, Miss = 3023, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8581, Miss = 2860, Miss_rate = 0.333, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8583, Miss = 2951, Miss_rate = 0.344, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 8681, Miss = 2946, Miss_rate = 0.339, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8674, Miss = 2973, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8562, Miss = 2897, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8597, Miss = 2934, Miss_rate = 0.341, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8568, Miss = 2960, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8678, Miss = 2990, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[49]: Access = 8463, Miss = 2905, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8525, Miss = 2885, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8634, Miss = 2899, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8693, Miss = 2976, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 44
L2_cache_bank[53]: Access = 8676, Miss = 2956, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8457, Miss = 2853, Miss_rate = 0.337, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[55]: Access = 8575, Miss = 2952, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8610, Miss = 2986, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 8703, Miss = 2914, Miss_rate = 0.335, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8452, Miss = 2895, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8463, Miss = 2843, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8622, Miss = 2900, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8593, Miss = 2807, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8547, Miss = 2911, Miss_rate = 0.341, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8536, Miss = 2904, Miss_rate = 0.340, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 548946
L2_total_cache_misses = 186668
L2_total_cache_miss_rate = 0.3400
L2_total_cache_pending_hits = 291
L2_total_cache_reservation_fails = 44
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 290
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3231
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64471
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14420
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 466823
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82123
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=466823
icnt_total_pkts_simt_to_mem=548946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 539254
Req_Network_cycles = 174603
Req_Network_injected_packets_per_cycle =       3.0885 
Req_Network_conflicts_per_cycle =       1.2226
Req_Network_conflicts_per_cycle_util =       6.4692
Req_Bank_Level_Parallism =      16.3415
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6234
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5672

Reply_Network_injected_packets_num = 466823
Reply_Network_cycles = 174603
Reply_Network_injected_packets_per_cycle =        2.6736
Reply_Network_conflicts_per_cycle =        1.1314
Reply_Network_conflicts_per_cycle_util =       6.0062
Reply_Bank_Level_Parallism =      14.1939
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2195
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0334
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 121477 (inst/sec)
gpgpu_simulation_rate = 959 (cycle/sec)
gpgpu_silicon_slowdown = 1508863x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
