

================================================================
== Vitis HLS Report for 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1'
================================================================
* Date:           Tue Apr  8 14:33:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.723 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      569|      569|  5.690 us|  5.690 us|  520|  520|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_positCos_fu_382  |positCos  |       51|       51|   0.510 us|   0.510 us|    1|    1|      yes|
        |grp_pNAngle_fu_394   |pNAngle   |       25|       25|   0.250 us|   0.250 us|    1|    1|      yes|
        |grp_positAdd_fu_406  |positAdd  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        |grp_positMul_fu_430  |positMul  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1345_1  |      567|      567|        64|          8|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     545|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|   26926|   27264|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     824|    -|
|Register         |        -|     -|     858|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|   27784|   28761|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|       6|      12|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+----+-------+-------+-----+
    |mul_30ns_30ns_60_1_1_U116  |mul_30ns_30ns_60_1_1  |        0|   4|      0|     24|    0|
    |grp_pNAngle_fu_394         |pNAngle               |        0|  10|   8597|   8360|    0|
    |grp_positAdd_fu_406        |positAdd              |        0|   0|   1750|   2359|    0|
    |grp_positCos_fu_382        |positCos              |        0|  22|  16579|  16278|    0|
    |grp_positMul_fu_430        |positMul              |        0|   4|      0|    243|    0|
    +---------------------------+----------------------+---------+----+-------+-------+-----+
    |Total                      |                      |        0|  40|  26926|  27264|    0|
    +---------------------------+----------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1345_fu_542_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln629_1_fu_697_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln629_2_fu_658_p2       |         +|   0|  0|  14|           7|           5|
    |add_ln629_fu_609_p2         |         +|   0|  0|  14|           7|           3|
    |add_ln757_4_fu_912_p2       |         +|   0|  0|  16|           7|           7|
    |add_ln757_fu_772_p2         |         +|   0|  0|  16|           7|           7|
    |sf_r_14_fu_801_p2           |         +|   0|  0|  13|           6|           1|
    |sf_r_16_fu_917_p2           |         +|   0|  0|  16|           7|           7|
    |sf_r_17_fu_941_p2           |         +|   0|  0|  13|           6|           1|
    |sf_r_fu_778_p2              |         +|   0|  0|  16|           7|           7|
    |sign_3_fu_875_p2            |       and|   0|  0|   2|           1|           1|
    |sign_5_fu_1015_p2           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1345_fu_536_p2       |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln631_2_fu_711_p2      |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln631_3_fu_672_p2      |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln631_fu_623_p2        |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln771_1_fu_935_p2      |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln771_fu_795_p2        |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln803_1_fu_1021_p2     |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln803_fu_1066_p2       |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln804_1_fu_1026_p2     |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln804_fu_1071_p2       |      icmp|   0|  0|  13|           6|           6|
    |isZero_1_fu_899_p2          |        or|   0|  0|   2|           1|           1|
    |isZero_fu_759_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln820_2_fu_1045_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln820_7_fu_855_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln820_8_fu_995_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln820_fu_1090_p2         |        or|   0|  0|   2|           1|           1|
    |mantissa_13_fu_831_p3       |    select|   0|  0|  29|           1|          30|
    |mantissa_18_fu_971_p3       |    select|   0|  0|  29|           1|          30|
    |mantissa_26_fu_861_p3       |    select|   0|  0|  29|           1|          30|
    |mantissa_29_fu_1001_p3      |    select|   0|  0|  29|           1|          30|
    |regime_13_fu_839_p3         |    select|   0|  0|   6|           1|           6|
    |regime_16_fu_979_p3         |    select|   0|  0|   6|           1|           6|
    |regime_20_fu_1095_p3        |    select|   0|  0|   6|           1|           6|
    |regime_22_fu_1050_p3        |    select|   0|  0|   6|           1|           6|
    |result_regime_23_fu_721_p3  |    select|   0|  0|   6|           1|           6|
    |result_regime_27_fu_633_p3  |    select|   0|  0|   6|           1|           6|
    |result_regime_28_fu_688_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln804_1_fu_1031_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln804_fu_1076_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln820_12_fu_847_p3   |    select|   0|  0|  30|           1|           1|
    |select_ln820_14_fu_1038_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln820_16_fu_987_p3   |    select|   0|  0|  30|           1|           1|
    |select_ln820_fu_1083_p3     |    select|   0|  0|   5|           1|           1|
    |sf_r_19_fu_823_p3           |    select|   0|  0|   6|           1|           6|
    |sf_r_20_fu_963_p3           |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |sign_4_fu_894_p2            |       xor|   0|  0|   2|           1|           1|
    |sign_fu_754_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln820_1_fu_1009_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln820_fu_869_p2         |       xor|   0|  0|   2|           1|           2|
    |y_sign_1_fu_640_p2          |       xor|   0|  0|   2|           1|           2|
    |y_sign_3_fu_682_p2          |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 545|         143|         298|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |angle_exponent_reg_268                                  |   9|          2|    1|          2|
    |angle_isZero_reg_280                                    |   9|          2|    1|          2|
    |angle_sign_reg_292                                      |   9|          2|    1|          2|
    |ap_NS_fsm                                               |  49|          9|    1|          9|
    |ap_done_int                                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                                 |   9|          2|    1|          2|
    |ap_phi_mux_angle_exponent_phi_fu_272_p4                 |   9|          2|    1|          2|
    |ap_phi_mux_angle_isZero_phi_fu_284_p4                   |   9|          2|    1|          2|
    |ap_phi_mux_angle_sign_phi_fu_296_p4                     |   9|          2|    1|          2|
    |ap_phi_mux_imagSum_exponent_write_assign_phi_fu_308_p4  |   9|          2|    1|          2|
    |ap_phi_mux_imagSum_isZero_write_assign_phi_fu_321_p4    |   9|          2|    1|          2|
    |ap_phi_mux_imagSum_sign_write_assign_phi_fu_334_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1                                    |   9|          2|    7|         14|
    |grp_fu_446_p0                                           |  14|          3|   30|         90|
    |grp_positAdd_fu_406_x_exponent2                         |  37|          7|    1|          7|
    |grp_positAdd_fu_406_x_isZero                            |  37|          7|    1|          7|
    |grp_positAdd_fu_406_x_mantissa3                         |  37|          7|   30|        210|
    |grp_positAdd_fu_406_x_regime1                           |  37|          7|    6|         42|
    |grp_positAdd_fu_406_x_sign                              |  37|          7|    1|          7|
    |grp_positAdd_fu_406_y_isZero_val                        |  37|          7|    1|          7|
    |grp_positAdd_fu_406_y_mantissa3_val                     |  37|          7|   30|        210|
    |grp_positAdd_fu_406_y_regime1_val                       |  37|          7|    6|         42|
    |grp_positAdd_fu_406_y_sign_val                          |  37|          7|    1|          7|
    |grp_positMul_fu_430_x_exponent2                         |  14|          3|    1|          3|
    |grp_positMul_fu_430_x_isZero                            |  14|          3|    1|          3|
    |grp_positMul_fu_430_x_mantissa                          |  14|          3|   30|         90|
    |grp_positMul_fu_430_x_regime1                           |  14|          3|    6|         18|
    |grp_positMul_fu_430_x_sign                              |  14|          3|    1|          3|
    |grp_positMul_fu_430_y_exponent2                         |  20|          4|    1|          4|
    |grp_positMul_fu_430_y_isZero                            |  26|          5|    1|          5|
    |grp_positMul_fu_430_y_mantissa3                         |  26|          5|   30|        150|
    |grp_positMul_fu_430_y_regime1                           |  26|          5|    6|         30|
    |grp_positMul_fu_430_y_sign                              |  26|          5|    1|          5|
    |imagSum_exponent_write_assign_reg_304                   |   9|          2|    1|          2|
    |imagSum_isZero_write_assign_reg_317                     |   9|          2|    1|          2|
    |imagSum_mantissa_write_assign_fu_142                    |   9|          2|   30|         60|
    |imagSum_regime_write_assign_fu_138                      |   9|          2|    6|         12|
    |imagSum_sign_write_assign_reg_330                       |   9|          2|    1|          2|
    |n_fu_146                                                |   9|          2|    7|         14|
    |realSum_exponent_write_assign_reg_343                   |   9|          2|    1|          2|
    |realSum_isZero_write_assign_reg_356                     |   9|          2|    1|          2|
    |realSum_mantissa_write_assign_fu_134                    |   9|          2|   30|         60|
    |realSum_regime_write_assign_fu_130                      |   9|          2|    6|         12|
    |realSum_sign_write_assign_reg_369                       |   9|          2|    1|          2|
    |x_mantissa_fu_126                                       |   9|          2|   30|         60|
    |x_regime_fu_122                                         |   9|          2|    6|         12|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 824|        166|  326|       1229|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |angle_exponent_reg_268                   |   1|   0|    1|          0|
    |angle_isZero_reg_280                     |   1|   0|    1|          0|
    |angle_sign_reg_292                       |   1|   0|    1|          0|
    |ap_CS_fsm                                |   8|   0|    8|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |conv3_i_i351_i_cast_reg_1238             |  30|   0|   60|         30|
    |grp_pNAngle_fu_394_ap_start_reg          |   1|   0|    1|          0|
    |grp_positAdd_fu_406_ap_start_reg         |   1|   0|    1|          0|
    |grp_positCos_fu_382_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln1345_reg_1243                     |   1|   0|    1|          0|
    |icmp_ln631_3_reg_1379                    |   1|   0|    1|          0|
    |icmp_ln631_reg_1335                      |   1|   0|    1|          0|
    |imagSum_exponent_write_assign_reg_304    |   1|   0|    1|          0|
    |imagSum_isZero_write_assign_reg_317      |   1|   0|    1|          0|
    |imagSum_mantissa_write_assign_fu_142     |  30|   0|   30|          0|
    |imagSum_regime_write_assign_fu_138       |   6|   0|    6|          0|
    |imagSum_sign_write_assign_reg_330        |   1|   0|    1|          0|
    |in_isZero_1_reg_1351                     |   1|   0|    1|          0|
    |in_isZero_1_reg_1351_pp0_iter4_reg       |   1|   0|    1|          0|
    |in_isZero_2_reg_1369                     |   1|   0|    1|          0|
    |in_isZero_reg_1318                       |   1|   0|    1|          0|
    |in_mantissa_1_reg_1363                   |  30|   0|   30|          0|
    |in_mantissa_1_reg_1363_pp0_iter4_reg     |  30|   0|   30|          0|
    |in_mantissa_2_reg_1374                   |  30|   0|   30|          0|
    |in_mantissa_reg_1329                     |  30|   0|   30|          0|
    |in_regime_1_reg_1357                     |   6|   0|    6|          0|
    |in_regime_reg_1324                       |   6|   0|    6|          0|
    |in_sign_1_reg_1345                       |   1|   0|    1|          0|
    |in_sign_1_reg_1345_pp0_iter4_reg         |   1|   0|    1|          0|
    |in_sign_reg_1312                         |   1|   0|    1|          0|
    |isZero_1_reg_1478                        |   1|   0|    1|          0|
    |isZero_reg_1454                          |   1|   0|    1|          0|
    |mantissa_26_reg_1468                     |  30|   0|   30|          0|
    |mantissa_29_reg_1492                     |  30|   0|   30|          0|
    |n_fu_146                                 |   7|   0|    7|          0|
    |newret11_reg_1247                        |   1|   0|    1|          0|
    |newret12_reg_1252                        |   1|   0|    1|          0|
    |newret14_reg_1257                        |   1|   0|    1|          0|
    |newret2_i_reg_1292                       |   1|   0|    1|          0|
    |newret4_i_reg_1297                       |   1|   0|    1|          0|
    |newret6_i_reg_1302                       |   6|   0|    6|          0|
    |newret6_reg_1512                         |   1|   0|    1|          0|
    |newret7_reg_1517                         |   1|   0|    1|          0|
    |newret8_i_reg_1307                       |  30|   0|   30|          0|
    |newret9_reg_1522                         |   1|   0|    1|          0|
    |realSum_exponent_write_assign_reg_343    |   1|   0|    1|          0|
    |realSum_isZero_write_assign_reg_356      |   1|   0|    1|          0|
    |realSum_mantissa_write_assign_fu_134     |  30|   0|   30|          0|
    |realSum_regime_write_assign_fu_130       |   6|   0|    6|          0|
    |realSum_sign_write_assign_reg_369        |   1|   0|    1|          0|
    |regime_13_reg_1461                       |   6|   0|    6|          0|
    |regime_16_reg_1485                       |   6|   0|    6|          0|
    |regime_20_reg_1507                       |   6|   0|    6|          0|
    |regime_22_reg_1502                       |   6|   0|    6|          0|
    |result_exponent_reg_1414                 |   1|   0|    1|          0|
    |result_isZero_reg_1404                   |   1|   0|    1|          0|
    |result_mantissa_reg_1419                 |  30|   0|   30|          0|
    |result_regime_19_reg_1340                |   6|   0|    6|          0|
    |result_regime_23_reg_1424                |   6|   0|    6|          0|
    |result_regime_25_reg_1384                |   6|   0|    6|          0|
    |result_regime_28_reg_1394                |   6|   0|    6|          0|
    |result_regime_28_reg_1394_pp0_iter4_reg  |   6|   0|    6|          0|
    |result_regime_reg_1409                   |   6|   0|    6|          0|
    |result_sign_reg_1399                     |   1|   0|    1|          0|
    |sign_3_reg_1473                          |   1|   0|    1|          0|
    |sign_5_reg_1497                          |   1|   0|    1|          0|
    |x_exponent_2_reg_1280                    |   1|   0|    1|          0|
    |x_exponent_3_reg_1444                    |   1|   0|    1|          0|
    |x_isZero_4_reg_1268                      |   1|   0|    1|          0|
    |x_isZero_5_reg_1434                      |   1|   0|    1|          0|
    |x_mantissa_4_reg_1286                    |  30|   0|   30|          0|
    |x_mantissa_5_reg_1449                    |  30|   0|   30|          0|
    |x_mantissa_fu_126                        |  30|   0|   30|          0|
    |x_regime_4_reg_1274                      |   6|   0|    6|          0|
    |x_regime_5_reg_1439                      |   6|   0|    6|          0|
    |x_regime_fu_122                          |   6|   0|    6|          0|
    |x_sign_1_reg_1262                        |   1|   0|    1|          0|
    |x_sign_2_reg_1429                        |   1|   0|    1|          0|
    |y_sign_3_reg_1389                        |   1|   0|    1|          0|
    |icmp_ln1345_reg_1243                     |  64|  32|    1|          0|
    |in_isZero_2_reg_1369                     |  64|  32|    1|          0|
    |in_mantissa_2_reg_1374                   |  64|  32|   30|          0|
    |y_sign_3_reg_1389                        |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 858| 128|  665|         30|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  pAccumulateFC_Pipeline_VITIS_LOOP_1345_1|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  pAccumulateFC_Pipeline_VITIS_LOOP_1345_1|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  pAccumulateFC_Pipeline_VITIS_LOOP_1345_1|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  pAccumulateFC_Pipeline_VITIS_LOOP_1345_1|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  pAccumulateFC_Pipeline_VITIS_LOOP_1345_1|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  pAccumulateFC_Pipeline_VITIS_LOOP_1345_1|  return value|
|empty_5                                   |   in|    1|     ap_none|                                   empty_5|        scalar|
|empty                                     |   in|    1|     ap_none|                                     empty|        scalar|
|add_i321_i                                |   in|    7|     ap_none|                                add_i321_i|        scalar|
|conv3_i_i351_i                            |   in|   30|     ap_none|                            conv3_i_i351_i|        scalar|
|deltaTheta_sign                           |   in|    1|     ap_none|                           deltaTheta_sign|        scalar|
|deltaTheta_isZero                         |   in|    1|     ap_none|                         deltaTheta_isZero|        scalar|
|deltaTheta_regime                         |   in|    6|     ap_none|                         deltaTheta_regime|        scalar|
|deltaTheta_mantissa                       |   in|   30|     ap_none|                       deltaTheta_mantissa|        scalar|
|imagSum_mantissa_write_assign_out         |  out|   30|      ap_vld|         imagSum_mantissa_write_assign_out|       pointer|
|imagSum_mantissa_write_assign_out_ap_vld  |  out|    1|      ap_vld|         imagSum_mantissa_write_assign_out|       pointer|
|imagSum_exponent_write_assign_out         |  out|    1|      ap_vld|         imagSum_exponent_write_assign_out|       pointer|
|imagSum_exponent_write_assign_out_ap_vld  |  out|    1|      ap_vld|         imagSum_exponent_write_assign_out|       pointer|
|imagSum_regime_write_assign_out           |  out|    6|      ap_vld|           imagSum_regime_write_assign_out|       pointer|
|imagSum_regime_write_assign_out_ap_vld    |  out|    1|      ap_vld|           imagSum_regime_write_assign_out|       pointer|
|imagSum_isZero_write_assign_out           |  out|    1|      ap_vld|           imagSum_isZero_write_assign_out|       pointer|
|imagSum_isZero_write_assign_out_ap_vld    |  out|    1|      ap_vld|           imagSum_isZero_write_assign_out|       pointer|
|imagSum_sign_write_assign_out             |  out|    1|      ap_vld|             imagSum_sign_write_assign_out|       pointer|
|imagSum_sign_write_assign_out_ap_vld      |  out|    1|      ap_vld|             imagSum_sign_write_assign_out|       pointer|
|realSum_mantissa_write_assign_out         |  out|   30|      ap_vld|         realSum_mantissa_write_assign_out|       pointer|
|realSum_mantissa_write_assign_out_ap_vld  |  out|    1|      ap_vld|         realSum_mantissa_write_assign_out|       pointer|
|realSum_exponent_write_assign_out         |  out|    1|      ap_vld|         realSum_exponent_write_assign_out|       pointer|
|realSum_exponent_write_assign_out_ap_vld  |  out|    1|      ap_vld|         realSum_exponent_write_assign_out|       pointer|
|realSum_regime_write_assign_out           |  out|    6|      ap_vld|           realSum_regime_write_assign_out|       pointer|
|realSum_regime_write_assign_out_ap_vld    |  out|    1|      ap_vld|           realSum_regime_write_assign_out|       pointer|
|realSum_isZero_write_assign_out           |  out|    1|      ap_vld|           realSum_isZero_write_assign_out|       pointer|
|realSum_isZero_write_assign_out_ap_vld    |  out|    1|      ap_vld|           realSum_isZero_write_assign_out|       pointer|
|realSum_sign_write_assign_out             |  out|    1|      ap_vld|             realSum_sign_write_assign_out|       pointer|
|realSum_sign_write_assign_out_ap_vld      |  out|    1|      ap_vld|             realSum_sign_write_assign_out|       pointer|
+------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 64


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 8, D = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_regime = alloca i32 1" [posit_lib.cpp:1232->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 67 'alloca' 'x_regime' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_mantissa = alloca i32 1" [posit_lib.cpp:1232->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 68 'alloca' 'x_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign = alloca i32 1"   --->   Operation 69 'alloca' 'realSum_regime_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign = alloca i32 1"   --->   Operation 70 'alloca' 'realSum_mantissa_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign = alloca i32 1"   --->   Operation 71 'alloca' 'imagSum_regime_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign = alloca i32 1"   --->   Operation 72 'alloca' 'imagSum_mantissa_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [posit_lib.cpp:1345]   --->   Operation 73 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%deltaTheta_mantissa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %deltaTheta_mantissa"   --->   Operation 74 'read' 'deltaTheta_mantissa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%deltaTheta_regime_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %deltaTheta_regime"   --->   Operation 75 'read' 'deltaTheta_regime_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%deltaTheta_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %deltaTheta_isZero"   --->   Operation 76 'read' 'deltaTheta_isZero_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%deltaTheta_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %deltaTheta_sign"   --->   Operation 77 'read' 'deltaTheta_sign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv3_i_i351_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %conv3_i_i351_i"   --->   Operation 78 'read' 'conv3_i_i351_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add_i321_i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %add_i321_i"   --->   Operation 79 'read' 'add_i321_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_55 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 80 'read' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_56 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_5"   --->   Operation 81 'read' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv3_i_i351_i_cast = zext i30 %conv3_i_i351_i_read"   --->   Operation 82 'zext' 'conv3_i_i351_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln1345 = store i7 0, i7 %n" [posit_lib.cpp:1345]   --->   Operation 83 'store' 'store_ln1345' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln0 = store i30 536870912, i30 %imagSum_mantissa_write_assign"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %imagSum_regime_write_assign"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln0 = store i30 536870912, i30 %realSum_mantissa_write_assign"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 87 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %realSum_regime_write_assign"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%store_ln1232 = store i30 0, i30 %x_mantissa" [posit_lib.cpp:1232->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 88 'store' 'store_ln1232' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln1232 = store i6 0, i6 %x_regime" [posit_lib.cpp:1232->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 89 'store' 'store_ln1232' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [posit_lib.cpp:1345]   --->   Operation 91 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.89ns)   --->   "%icmp_ln1345 = icmp_eq  i7 %n_1, i7 64" [posit_lib.cpp:1345]   --->   Operation 92 'icmp' 'icmp_ln1345' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.89ns)   --->   "%add_ln1345 = add i7 %n_1, i7 1" [posit_lib.cpp:1345]   --->   Operation 93 'add' 'add_ln1345' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.48ns)   --->   "%store_ln1345 = store i7 %add_ln1345, i7 %n" [posit_lib.cpp:1345]   --->   Operation 94 'store' 'store_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%angle_exponent = phi i1 0, void %newFuncRoot, i1 %newret14, void %for.inc.split_ifconv" [posit_lib.cpp:1357]   --->   Operation 95 'phi' 'angle_exponent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%angle_isZero = phi i1 1, void %newFuncRoot, i1 %newret12, void %for.inc.split_ifconv" [posit_lib.cpp:1357]   --->   Operation 96 'phi' 'angle_isZero' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%angle_sign = phi i1 0, void %newFuncRoot, i1 %newret11, void %for.inc.split_ifconv" [posit_lib.cpp:1357]   --->   Operation 97 'phi' 'angle_sign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%x_regime_load = load i6 %x_regime" [posit_lib.cpp:1357]   --->   Operation 98 'load' 'x_regime_load' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%x_mantissa_load = load i30 %x_mantissa" [posit_lib.cpp:1357]   --->   Operation 99 'load' 'x_mantissa_load' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_2 : Operation 100 [52/52] (0.54ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 100 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 101 [26/26] (5.04ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 101 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 102 [8/8] (7.28ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 102 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 103 [51/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 103 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 104 [25/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 104 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 105 [7/8] (7.14ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 105 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 106 [50/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 106 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 107 [24/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 107 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 108 [6/8] (7.14ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 108 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 109 [49/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 109 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 110 [23/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 110 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 111 [5/8] (7.14ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 111 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.28>
ST_6 : Operation 112 [48/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 112 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 113 [22/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 113 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 114 [4/8] (7.14ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 114 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 115 [47/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 115 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 116 [21/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 116 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 117 [3/8] (7.14ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 117 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 118 [46/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 118 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 119 [20/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 119 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 120 [2/8] (7.14ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 120 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 121 [45/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 121 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 122 [19/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 122 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 123 [1/8] (0.54ns)   --->   "%call_ret5 = call i39 @positAdd, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load, i1 %deltaTheta_sign_read, i1 %deltaTheta_isZero_read, i6 %deltaTheta_regime_read, i1 0, i30 %deltaTheta_mantissa_read" [posit_lib.cpp:1357]   --->   Operation 123 'call' 'call_ret5' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%newret11 = extractvalue i39 %call_ret5" [posit_lib.cpp:1357]   --->   Operation 124 'extractvalue' 'newret11' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%newret12 = extractvalue i39 %call_ret5" [posit_lib.cpp:1357]   --->   Operation 125 'extractvalue' 'newret12' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%newret13 = extractvalue i39 %call_ret5" [posit_lib.cpp:1357]   --->   Operation 126 'extractvalue' 'newret13' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%newret14 = extractvalue i39 %call_ret5" [posit_lib.cpp:1357]   --->   Operation 127 'extractvalue' 'newret14' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%newret = extractvalue i39 %call_ret5" [posit_lib.cpp:1357]   --->   Operation 128 'extractvalue' 'newret' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.48ns)   --->   "%store_ln1232 = store i30 %newret, i30 %x_mantissa" [posit_lib.cpp:1232->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 129 'store' 'store_ln1232' <Predicate = (!icmp_ln1345)> <Delay = 0.48>
ST_9 : Operation 130 [1/1] (0.48ns)   --->   "%store_ln1232 = store i6 %newret13, i6 %x_regime" [posit_lib.cpp:1232->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 130 'store' 'store_ln1232' <Predicate = (!icmp_ln1345)> <Delay = 0.48>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 131 [44/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 131 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 132 [18/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 132 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 133 [43/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 133 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 134 [17/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 134 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 135 [42/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 135 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 136 [16/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 136 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 137 [41/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 137 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 138 [15/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 138 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 139 [40/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 139 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 140 [14/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 140 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 141 [39/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 141 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 142 [13/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 142 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 143 [38/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 143 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 144 [12/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 144 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 145 [37/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 145 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 146 [11/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 146 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 147 [36/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 147 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 148 [10/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 148 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 149 [35/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 149 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 150 [9/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 150 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 151 [34/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 151 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 152 [8/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 152 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 153 [33/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 153 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 154 [7/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 154 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 155 [32/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 155 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 156 [6/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 156 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 157 [31/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 157 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 158 [5/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 158 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 159 [30/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 159 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 160 [4/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 160 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 161 [29/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 161 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 162 [3/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 162 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 163 [28/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 163 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_26 : Operation 164 [2/26] (7.28ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 164 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 165 [27/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 165 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 166 [1/26] (1.42ns)   --->   "%call_ret1_i = call i39 @pNAngle, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 166 'call' 'call_ret1_i' <Predicate = (!icmp_ln1345)> <Delay = 1.42> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%x_sign_1 = extractvalue i39 %call_ret1_i" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 167 'extractvalue' 'x_sign_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%x_isZero_4 = extractvalue i39 %call_ret1_i" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 168 'extractvalue' 'x_isZero_4' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%x_regime_4 = extractvalue i39 %call_ret1_i" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 169 'extractvalue' 'x_regime_4' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%x_exponent_2 = extractvalue i39 %call_ret1_i" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 170 'extractvalue' 'x_exponent_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%x_mantissa_4 = extractvalue i39 %call_ret1_i" [posit_lib.cpp:1235->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 171 'extractvalue' 'x_mantissa_4' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (5.52ns)   --->   "%call_ret2_i = call i38 @positMul, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4" [posit_lib.cpp:1237->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 172 'call' 'call_ret2_i' <Predicate = (!icmp_ln1345)> <Delay = 5.52> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%newret2_i = extractvalue i38 %call_ret2_i" [posit_lib.cpp:1237->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 173 'extractvalue' 'newret2_i' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%newret4_i = extractvalue i38 %call_ret2_i" [posit_lib.cpp:1237->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 174 'extractvalue' 'newret4_i' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%newret6_i = extractvalue i38 %call_ret2_i" [posit_lib.cpp:1237->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 175 'extractvalue' 'newret6_i' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%newret8_i = extractvalue i38 %call_ret2_i" [posit_lib.cpp:1237->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 176 'extractvalue' 'newret8_i' <Predicate = (!icmp_ln1345)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 177 [26/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 177 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 178 [1/1] (5.52ns)   --->   "%call_ret3_i = call i38 @positMul, i1 %newret2_i, i1 %newret4_i, i6 %newret6_i, i1 0, i30 %newret8_i, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4" [posit_lib.cpp:1238->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 178 'call' 'call_ret3_i' <Predicate = (!icmp_ln1345)> <Delay = 5.52> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%in_sign = extractvalue i38 %call_ret3_i" [posit_lib.cpp:1238->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 179 'extractvalue' 'in_sign' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%in_isZero = extractvalue i38 %call_ret3_i" [posit_lib.cpp:1238->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 180 'extractvalue' 'in_isZero' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%in_regime = extractvalue i38 %call_ret3_i" [posit_lib.cpp:1238->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 181 'extractvalue' 'in_regime' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%in_mantissa = extractvalue i38 %call_ret3_i" [posit_lib.cpp:1238->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 182 'extractvalue' 'in_mantissa' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln629 = sext i6 %in_regime" [posit_lib.cpp:629->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 183 'sext' 'sext_ln629' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (0.88ns)   --->   "%add_ln629 = add i7 %sext_ln629, i7 125" [posit_lib.cpp:629->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 184 'add' 'add_ln629' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_i = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %add_ln629, i32 5" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 185 'partselect' 'tmp_i' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.62ns)   --->   "%icmp_ln631 = icmp_eq  i2 %tmp_i, i2 2" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 186 'icmp' 'icmp_ln631' <Predicate = (!icmp_ln1345)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%result_regime_19 = trunc i7 %add_ln629" [posit_lib.cpp:635->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 187 'trunc' 'result_regime_19' <Predicate = (!icmp_ln1345)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.72>
ST_29 : Operation 188 [25/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 188 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 189 [1/1] (5.52ns)   --->   "%call_ret4_i = call i38 @positMul, i1 %newret2_i, i1 %newret4_i, i6 %newret6_i, i1 0, i30 %newret8_i, i1 %in_sign, i1 %in_isZero, i6 %in_regime, i1 0, i30 %in_mantissa" [posit_lib.cpp:1240->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 189 'call' 'call_ret4_i' <Predicate = (!icmp_ln1345)> <Delay = 5.52> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%in_sign_1 = extractvalue i38 %call_ret4_i" [posit_lib.cpp:1240->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 190 'extractvalue' 'in_sign_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%in_isZero_1 = extractvalue i38 %call_ret4_i" [posit_lib.cpp:1240->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 191 'extractvalue' 'in_isZero_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%in_regime_1 = extractvalue i38 %call_ret4_i" [posit_lib.cpp:1240->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 192 'extractvalue' 'in_regime_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%in_mantissa_1 = extractvalue i38 %call_ret4_i" [posit_lib.cpp:1240->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 193 'extractvalue' 'in_mantissa_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.44ns)   --->   "%result_regime_27 = select i1 %icmp_ln631, i6 34, i6 %result_regime_19" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 194 'select' 'result_regime_27' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.33ns)   --->   "%y_sign_1 = xor i1 %in_sign, i1 1" [posit_lib.cpp:851->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 195 'xor' 'y_sign_1' <Predicate = (!icmp_ln1345)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [8/8] (7.28ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 196 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 7.14>
ST_30 : Operation 197 [24/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 197 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_30 : Operation 198 [1/1] (5.52ns)   --->   "%call_ret_i = call i38 @positMul, i1 %newret2_i, i1 %newret4_i, i6 %newret6_i, i1 0, i30 %newret8_i, i1 %in_sign_1, i1 %in_isZero_1, i6 %in_regime_1, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1243->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 198 'call' 'call_ret_i' <Predicate = (!icmp_ln1345)> <Delay = 5.52> <CoreType = "Generic">   --->   Generic Core
ST_30 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node y_sign_3)   --->   "%in_sign_2 = extractvalue i38 %call_ret_i" [posit_lib.cpp:1243->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 199 'extractvalue' 'in_sign_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%in_isZero_2 = extractvalue i38 %call_ret_i" [posit_lib.cpp:1243->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 200 'extractvalue' 'in_isZero_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln629_2)   --->   "%in_regime_2 = extractvalue i38 %call_ret_i" [posit_lib.cpp:1243->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 201 'extractvalue' 'in_regime_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%in_mantissa_2 = extractvalue i38 %call_ret_i" [posit_lib.cpp:1243->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 202 'extractvalue' 'in_mantissa_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 203 [7/8] (7.14ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 203 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_30 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln629_2)   --->   "%sext_ln629_3 = sext i6 %in_regime_2" [posit_lib.cpp:629->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 204 'sext' 'sext_ln629_3' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln629_2 = add i7 %sext_ln629_3, i7 116" [posit_lib.cpp:629->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 205 'add' 'add_ln629_2' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_5_i = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %add_ln629_2, i32 5" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 206 'partselect' 'tmp_5_i' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.62ns)   --->   "%icmp_ln631_3 = icmp_eq  i2 %tmp_5_i, i2 2" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 207 'icmp' 'icmp_ln631_3' <Predicate = (!icmp_ln1345)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%result_regime_25 = trunc i7 %add_ln629_2" [posit_lib.cpp:635->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 208 'trunc' 'result_regime_25' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.33ns) (out node of the LUT)   --->   "%y_sign_3 = xor i1 %in_sign_2, i1 1" [posit_lib.cpp:851->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 209 'xor' 'y_sign_3' <Predicate = (!icmp_ln1345)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 210 [23/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 210 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_31 : Operation 211 [6/8] (7.14ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 211 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_31 : Operation 212 [1/1] (0.44ns)   --->   "%result_regime_28 = select i1 %icmp_ln631_3, i6 34, i6 %result_regime_25" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 212 'select' 'result_regime_28' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.14>
ST_32 : Operation 213 [22/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 213 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 214 [5/8] (7.14ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 214 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 7.14>
ST_33 : Operation 215 [21/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 215 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_33 : Operation 216 [4/8] (7.14ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 216 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 7.14>
ST_34 : Operation 217 [20/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 217 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_34 : Operation 218 [3/8] (7.14ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 218 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 7.14>
ST_35 : Operation 219 [19/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 219 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_35 : Operation 220 [2/8] (7.14ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 220 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 7.14>
ST_36 : Operation 221 [18/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 221 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_36 : Operation 222 [1/8] (0.54ns)   --->   "%call_ret5_i = call i39 @positAdd, i1 %x_sign_1, i1 %x_isZero_4, i6 %x_regime_4, i1 %x_exponent_2, i30 %x_mantissa_4, i1 %y_sign_1, i1 %in_isZero, i6 %result_regime_27, i1 0, i30 %in_mantissa" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 222 'call' 'call_ret5_i' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%result_sign = extractvalue i39 %call_ret5_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 223 'extractvalue' 'result_sign' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%result_isZero = extractvalue i39 %call_ret5_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 224 'extractvalue' 'result_isZero' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%result_regime = extractvalue i39 %call_ret5_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 225 'extractvalue' 'result_regime' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%result_exponent = extractvalue i39 %call_ret5_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 226 'extractvalue' 'result_exponent' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%result_mantissa = extractvalue i39 %call_ret5_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 227 'extractvalue' 'result_mantissa' <Predicate = (!icmp_ln1345)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.14>
ST_37 : Operation 228 [17/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 228 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_37 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln629_2 = sext i6 %in_regime_1" [posit_lib.cpp:629->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 229 'sext' 'sext_ln629_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_37 : Operation 230 [1/1] (0.88ns)   --->   "%add_ln629_1 = add i7 %sext_ln629_2, i7 121" [posit_lib.cpp:629->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 230 'add' 'add_ln629_1' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_i_77 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %add_ln629_1, i32 5" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 231 'partselect' 'tmp_i_77' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.62ns)   --->   "%icmp_ln631_2 = icmp_eq  i2 %tmp_i_77, i2 2" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 232 'icmp' 'icmp_ln631_2' <Predicate = (!icmp_ln1345)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%result_regime_22 = trunc i7 %add_ln629_1" [posit_lib.cpp:635->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 233 'trunc' 'result_regime_22' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.44ns)   --->   "%result_regime_23 = select i1 %icmp_ln631_2, i6 34, i6 %result_regime_22" [posit_lib.cpp:631->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 234 'select' 'result_regime_23' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.28>
ST_38 : Operation 235 [16/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 235 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_38 : Operation 236 [8/8] (7.28ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 236 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 7.14>
ST_39 : Operation 237 [15/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 237 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_39 : Operation 238 [7/8] (7.14ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 238 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 7.14>
ST_40 : Operation 239 [14/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 239 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_40 : Operation 240 [6/8] (7.14ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 240 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 7.14>
ST_41 : Operation 241 [13/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 241 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_41 : Operation 242 [5/8] (7.14ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 242 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 7.14>
ST_42 : Operation 243 [12/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 243 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 244 [4/8] (7.14ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 244 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 7.14>
ST_43 : Operation 245 [11/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 245 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_43 : Operation 246 [3/8] (7.14ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 246 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.14>
ST_44 : Operation 247 [10/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 247 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 248 [2/8] (7.14ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 248 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.14>
ST_45 : Operation 249 [9/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 249 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_45 : Operation 250 [1/8] (0.54ns)   --->   "%call_ret6_i = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime, i1 %result_exponent, i30 %result_mantissa, i1 %in_sign_1, i1 %in_isZero_1, i6 %result_regime_23, i1 0, i30 %in_mantissa_1" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 250 'call' 'call_ret6_i' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_45 : Operation 251 [1/1] (0.00ns)   --->   "%x_sign_2 = extractvalue i39 %call_ret6_i" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 251 'extractvalue' 'x_sign_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%x_isZero_5 = extractvalue i39 %call_ret6_i" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 252 'extractvalue' 'x_isZero_5' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (0.00ns)   --->   "%x_regime_5 = extractvalue i39 %call_ret6_i" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 253 'extractvalue' 'x_regime_5' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%x_exponent_3 = extractvalue i39 %call_ret6_i" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 254 'extractvalue' 'x_exponent_3' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_45 : Operation 255 [1/1] (0.00ns)   --->   "%x_mantissa_5 = extractvalue i39 %call_ret6_i" [posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 255 'extractvalue' 'x_mantissa_5' <Predicate = (!icmp_ln1345)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.14>
ST_46 : Operation 256 [8/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 256 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.28>
ST_47 : Operation 257 [7/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 257 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_47 : Operation 258 [8/8] (7.28ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 258 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.14>
ST_48 : Operation 259 [6/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 259 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_48 : Operation 260 [7/8] (7.14ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 260 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.14>
ST_49 : Operation 261 [5/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 261 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_49 : Operation 262 [6/8] (7.14ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 262 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.14>
ST_50 : Operation 263 [4/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 263 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_50 : Operation 264 [5/8] (7.14ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 264 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.14>
ST_51 : Operation 265 [3/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 265 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_51 : Operation 266 [4/8] (7.14ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 266 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.14>
ST_52 : Operation 267 [2/52] (7.14ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 267 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_52 : Operation 268 [3/8] (7.14ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 268 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.14>
ST_53 : Operation 269 [1/52] (1.42ns)   --->   "%call_ret2 = call i39 @positCos, i1 %angle_sign, i1 %angle_isZero, i6 %x_regime_load, i1 %angle_exponent, i30 %x_mantissa_load" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 269 'call' 'call_ret2' <Predicate = (!icmp_ln1345)> <Delay = 1.42> <CoreType = "Generic">   --->   Generic Core
ST_53 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%realPart_sign = extractvalue i39 %call_ret2" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 270 'extractvalue' 'realPart_sign' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node isZero)   --->   "%realPart_isZero = extractvalue i39 %call_ret2" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 271 'extractvalue' 'realPart_isZero' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 272 [1/1] (0.00ns)   --->   "%realPart_regime = extractvalue i39 %call_ret2" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 272 'extractvalue' 'realPart_regime' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 273 [1/1] (0.00ns)   --->   "%realPart_exponent = extractvalue i39 %call_ret2" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 273 'extractvalue' 'realPart_exponent' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 274 [1/1] (0.00ns)   --->   "%realPart_mantissa = extractvalue i39 %call_ret2" [posit_lib.cpp:1271->posit_lib.cpp:1351]   --->   Operation 274 'extractvalue' 'realPart_mantissa' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 275 [2/8] (7.14ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 275 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_53 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln748 = zext i30 %realPart_mantissa" [posit_lib.cpp:748->posit_lib.cpp:1354]   --->   Operation 276 'zext' 'zext_ln748' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%sign = xor i1 %tmp_56, i1 %realPart_sign" [posit_lib.cpp:751->posit_lib.cpp:1354]   --->   Operation 277 'xor' 'sign' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 278 [1/1] (0.33ns) (out node of the LUT)   --->   "%isZero = or i1 %realPart_isZero, i1 %tmp_55" [posit_lib.cpp:753->posit_lib.cpp:1354]   --->   Operation 278 'or' 'isZero' <Predicate = (!icmp_ln1345)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i6 %realPart_regime" [posit_lib.cpp:756->posit_lib.cpp:1354]   --->   Operation 279 'sext' 'sext_ln756' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln756 = zext i1 %realPart_exponent" [posit_lib.cpp:756->posit_lib.cpp:1354]   --->   Operation 280 'zext' 'zext_ln756' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln757 = add i7 %sext_ln756, i7 %zext_ln756" [posit_lib.cpp:757->posit_lib.cpp:1354]   --->   Operation 281 'add' 'add_ln757' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 282 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sf_r = add i7 %add_ln757, i7 %add_i321_i_read" [posit_lib.cpp:757->posit_lib.cpp:1354]   --->   Operation 282 'add' 'sf_r' <Predicate = (!icmp_ln1345)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln734 = trunc i7 %sf_r" [posit_lib.cpp:734->posit_lib.cpp:1354]   --->   Operation 283 'trunc' 'trunc_ln734' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 284 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r, i32 5" [posit_lib.cpp:771->posit_lib.cpp:1354]   --->   Operation 284 'partselect' 'tmp' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 285 [1/1] (0.62ns)   --->   "%icmp_ln771 = icmp_eq  i2 %tmp, i2 2" [posit_lib.cpp:771->posit_lib.cpp:1354]   --->   Operation 285 'icmp' 'icmp_ln771' <Predicate = (!icmp_ln1345)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 286 [1/1] (3.76ns)   --->   "%mant = mul i60 %zext_ln748, i60 %conv3_i_i351_i_cast" [posit_lib.cpp:778->posit_lib.cpp:1354]   --->   Operation 286 'mul' 'mant' <Predicate = (!icmp_ln1345)> <Delay = 3.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 287 [1/1] (0.00ns)   --->   "%ovf = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant, i32 59" [posit_lib.cpp:779->posit_lib.cpp:1354]   --->   Operation 287 'bitselect' 'ovf' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 288 [1/1] (0.88ns)   --->   "%sf_r_14 = add i6 %trunc_ln734, i6 1" [posit_lib.cpp:781->posit_lib.cpp:1354]   --->   Operation 288 'add' 'sf_r_14' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node mantissa_26)   --->   "%mantissa = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 30" [posit_lib.cpp:782->posit_lib.cpp:1354]   --->   Operation 289 'partselect' 'mantissa' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node mantissa_26)   --->   "%mantissa_25 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 29" [posit_lib.cpp:785->posit_lib.cpp:1354]   --->   Operation 290 'partselect' 'mantissa_25' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_53 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node regime_13)   --->   "%sf_r_19 = select i1 %ovf, i6 %sf_r_14, i6 %trunc_ln734" [posit_lib.cpp:800->posit_lib.cpp:1354]   --->   Operation 291 'select' 'sf_r_19' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node mantissa_26)   --->   "%mantissa_13 = select i1 %ovf, i30 %mantissa, i30 %mantissa_25" [posit_lib.cpp:779->posit_lib.cpp:1354]   --->   Operation 292 'select' 'mantissa_13' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (0.44ns) (out node of the LUT)   --->   "%regime_13 = select i1 %icmp_ln771, i6 34, i6 %sf_r_19" [posit_lib.cpp:771->posit_lib.cpp:1354]   --->   Operation 293 'select' 'regime_13' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node mantissa_26)   --->   "%select_ln820_12 = select i1 %isZero, i30 0, i30 536870912" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 294 'select' 'select_ln820_12' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node mantissa_26)   --->   "%or_ln820_7 = or i1 %isZero, i1 %icmp_ln771" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 295 'or' 'or_ln820_7' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 296 [1/1] (0.46ns) (out node of the LUT)   --->   "%mantissa_26 = select i1 %or_ln820_7, i30 %select_ln820_12, i30 %mantissa_13" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 296 'select' 'mantissa_26' <Predicate = (!icmp_ln1345)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln820 = xor i1 %isZero, i1 1" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 297 'xor' 'xor_ln820' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 298 [1/1] (0.33ns) (out node of the LUT)   --->   "%sign_3 = and i1 %sign, i1 %xor_ln820" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 298 'and' 'sign_3' <Predicate = (!icmp_ln1345)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.77>
ST_54 : Operation 299 [1/8] (0.54ns)   --->   "%call_ret7_i = call i39 @positAdd, i1 %x_sign_2, i1 %x_isZero_5, i6 %x_regime_5, i1 %x_exponent_3, i30 %x_mantissa_5, i1 %y_sign_3, i1 %in_isZero_2, i6 %result_regime_28, i1 0, i30 %in_mantissa_2" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 299 'call' 'call_ret7_i' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_54 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%imagPart_sign = extractvalue i39 %call_ret7_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 300 'extractvalue' 'imagPart_sign' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node isZero_1)   --->   "%imagPart_isZero = extractvalue i39 %call_ret7_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 301 'extractvalue' 'imagPart_isZero' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 302 [1/1] (0.00ns)   --->   "%imagPart_regime = extractvalue i39 %call_ret7_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 302 'extractvalue' 'imagPart_regime' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%imagPart_exponent = extractvalue i39 %call_ret7_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 303 'extractvalue' 'imagPart_exponent' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 304 [1/1] (0.00ns)   --->   "%imagPart_mantissa = extractvalue i39 %call_ret7_i" [posit_lib.cpp:852->posit_lib.cpp:1265->posit_lib.cpp:1272->posit_lib.cpp:1351]   --->   Operation 304 'extractvalue' 'imagPart_mantissa' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln748_4 = zext i30 %imagPart_mantissa" [posit_lib.cpp:748->posit_lib.cpp:1355]   --->   Operation 305 'zext' 'zext_ln748_4' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%sign_4 = xor i1 %tmp_56, i1 %imagPart_sign" [posit_lib.cpp:751->posit_lib.cpp:1355]   --->   Operation 306 'xor' 'sign_4' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [1/1] (0.33ns) (out node of the LUT)   --->   "%isZero_1 = or i1 %imagPart_isZero, i1 %tmp_55" [posit_lib.cpp:753->posit_lib.cpp:1355]   --->   Operation 307 'or' 'isZero_1' <Predicate = (!icmp_ln1345)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln756_1 = sext i6 %imagPart_regime" [posit_lib.cpp:756->posit_lib.cpp:1355]   --->   Operation 308 'sext' 'sext_ln756_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln756_1 = zext i1 %imagPart_exponent" [posit_lib.cpp:756->posit_lib.cpp:1355]   --->   Operation 309 'zext' 'zext_ln756_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln757_4 = add i7 %sext_ln756_1, i7 %add_i321_i_read" [posit_lib.cpp:757->posit_lib.cpp:1355]   --->   Operation 310 'add' 'add_ln757_4' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 311 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sf_r_16 = add i7 %add_ln757_4, i7 %zext_ln756_1" [posit_lib.cpp:757->posit_lib.cpp:1355]   --->   Operation 311 'add' 'sf_r_16' <Predicate = (!icmp_ln1345)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln734_2 = trunc i7 %sf_r_16" [posit_lib.cpp:734->posit_lib.cpp:1355]   --->   Operation 312 'trunc' 'trunc_ln734_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r_16, i32 5" [posit_lib.cpp:771->posit_lib.cpp:1355]   --->   Operation 313 'partselect' 'tmp_s' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 314 [1/1] (0.62ns)   --->   "%icmp_ln771_1 = icmp_eq  i2 %tmp_s, i2 2" [posit_lib.cpp:771->posit_lib.cpp:1355]   --->   Operation 314 'icmp' 'icmp_ln771_1' <Predicate = (!icmp_ln1345)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 315 [1/1] (3.76ns)   --->   "%mant_3 = mul i60 %zext_ln748_4, i60 %conv3_i_i351_i_cast" [posit_lib.cpp:778->posit_lib.cpp:1355]   --->   Operation 315 'mul' 'mant_3' <Predicate = (!icmp_ln1345)> <Delay = 3.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 316 [1/1] (0.00ns)   --->   "%ovf_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant_3, i32 59" [posit_lib.cpp:779->posit_lib.cpp:1355]   --->   Operation 316 'bitselect' 'ovf_3' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 317 [1/1] (0.88ns)   --->   "%sf_r_17 = add i6 %trunc_ln734_2, i6 1" [posit_lib.cpp:781->posit_lib.cpp:1355]   --->   Operation 317 'add' 'sf_r_17' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node mantissa_29)   --->   "%mantissa_27 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant_3, i32 30" [posit_lib.cpp:782->posit_lib.cpp:1355]   --->   Operation 318 'partselect' 'mantissa_27' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node mantissa_29)   --->   "%mantissa_28 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant_3, i32 29" [posit_lib.cpp:785->posit_lib.cpp:1355]   --->   Operation 319 'partselect' 'mantissa_28' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_54 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node regime_16)   --->   "%sf_r_20 = select i1 %ovf_3, i6 %sf_r_17, i6 %trunc_ln734_2" [posit_lib.cpp:800->posit_lib.cpp:1355]   --->   Operation 320 'select' 'sf_r_20' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node mantissa_29)   --->   "%mantissa_18 = select i1 %ovf_3, i30 %mantissa_27, i30 %mantissa_28" [posit_lib.cpp:779->posit_lib.cpp:1355]   --->   Operation 321 'select' 'mantissa_18' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%regime_16 = select i1 %icmp_ln771_1, i6 34, i6 %sf_r_20" [posit_lib.cpp:771->posit_lib.cpp:1355]   --->   Operation 322 'select' 'regime_16' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node mantissa_29)   --->   "%select_ln820_16 = select i1 %isZero_1, i30 0, i30 536870912" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 323 'select' 'select_ln820_16' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node mantissa_29)   --->   "%or_ln820_8 = or i1 %isZero_1, i1 %icmp_ln771_1" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 324 'or' 'or_ln820_8' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 325 [1/1] (0.46ns) (out node of the LUT)   --->   "%mantissa_29 = select i1 %or_ln820_8, i30 %select_ln820_16, i30 %mantissa_18" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 325 'select' 'mantissa_29' <Predicate = (!icmp_ln1345)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%xor_ln820_1 = xor i1 %isZero_1, i1 1" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 326 'xor' 'xor_ln820_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 327 [1/1] (0.33ns) (out node of the LUT)   --->   "%sign_5 = and i1 %sign_4, i1 %xor_ln820_1" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 327 'and' 'sign_5' <Predicate = (!icmp_ln1345)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.32>
ST_55 : Operation 328 [1/1] (0.88ns)   --->   "%icmp_ln803_1 = icmp_sgt  i6 %regime_16, i6 29" [posit_lib.cpp:803->posit_lib.cpp:1355]   --->   Operation 328 'icmp' 'icmp_ln803_1' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 329 [1/1] (0.88ns)   --->   "%icmp_ln804_1 = icmp_sgt  i6 %regime_16, i6 34" [posit_lib.cpp:804->posit_lib.cpp:1355]   --->   Operation 329 'icmp' 'icmp_ln804_1' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node regime_22)   --->   "%select_ln804_1 = select i1 %icmp_ln804_1, i6 %regime_16, i6 34" [posit_lib.cpp:804->posit_lib.cpp:1355]   --->   Operation 330 'select' 'select_ln804_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node regime_22)   --->   "%select_ln820_14 = select i1 %isZero_1, i6 0, i6 30" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 331 'select' 'select_ln820_14' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node regime_22)   --->   "%or_ln820_2 = or i1 %isZero_1, i1 %icmp_ln803_1" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 332 'or' 'or_ln820_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 333 [1/1] (0.44ns) (out node of the LUT)   --->   "%regime_22 = select i1 %or_ln820_2, i6 %select_ln820_14, i6 %select_ln804_1" [posit_lib.cpp:820->posit_lib.cpp:1355]   --->   Operation 333 'select' 'regime_22' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.28>
ST_56 : Operation 334 [1/1] (0.00ns)   --->   "%imagSum_exponent_write_assign = phi i1 0, void %newFuncRoot, i1 %newret9, void %for.inc.split_ifconv" [posit_lib.cpp:1355]   --->   Operation 334 'phi' 'imagSum_exponent_write_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 335 [1/1] (0.00ns)   --->   "%imagSum_isZero_write_assign = phi i1 1, void %newFuncRoot, i1 %newret7, void %for.inc.split_ifconv" [posit_lib.cpp:1355]   --->   Operation 335 'phi' 'imagSum_isZero_write_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 336 [1/1] (0.00ns)   --->   "%imagSum_sign_write_assign = phi i1 0, void %newFuncRoot, i1 %newret6, void %for.inc.split_ifconv" [posit_lib.cpp:1355]   --->   Operation 336 'phi' 'imagSum_sign_write_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 337 [1/1] (0.00ns)   --->   "%realSum_exponent_write_assign = phi i1 0, void %newFuncRoot, i1 %newret4, void %for.inc.split_ifconv" [posit_lib.cpp:1354]   --->   Operation 337 'phi' 'realSum_exponent_write_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 338 [1/1] (0.00ns)   --->   "%realSum_isZero_write_assign = phi i1 1, void %newFuncRoot, i1 %newret2, void %for.inc.split_ifconv" [posit_lib.cpp:1354]   --->   Operation 338 'phi' 'realSum_isZero_write_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 339 [1/1] (0.00ns)   --->   "%realSum_sign_write_assign = phi i1 0, void %newFuncRoot, i1 %newret1, void %for.inc.split_ifconv" [posit_lib.cpp:1354]   --->   Operation 339 'phi' 'realSum_sign_write_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln1345 = br i1 %icmp_ln1345, void %for.inc.split_ifconv, void %for.cond.cleanup.exitStub" [posit_lib.cpp:1345]   --->   Operation 340 'br' 'br_ln1345' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 341 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign_load_1 = load i6 %imagSum_regime_write_assign" [posit_lib.cpp:1355]   --->   Operation 341 'load' 'imagSum_regime_write_assign_load_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 342 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign_load_1 = load i30 %imagSum_mantissa_write_assign" [posit_lib.cpp:1355]   --->   Operation 342 'load' 'imagSum_mantissa_write_assign_load_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 343 [1/1] (0.88ns)   --->   "%icmp_ln803 = icmp_sgt  i6 %regime_13, i6 29" [posit_lib.cpp:803->posit_lib.cpp:1354]   --->   Operation 343 'icmp' 'icmp_ln803' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 344 [1/1] (0.88ns)   --->   "%icmp_ln804 = icmp_sgt  i6 %regime_13, i6 34" [posit_lib.cpp:804->posit_lib.cpp:1354]   --->   Operation 344 'icmp' 'icmp_ln804' <Predicate = (!icmp_ln1345)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node regime_20)   --->   "%select_ln804 = select i1 %icmp_ln804, i6 %regime_13, i6 34" [posit_lib.cpp:804->posit_lib.cpp:1354]   --->   Operation 345 'select' 'select_ln804' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node regime_20)   --->   "%select_ln820 = select i1 %isZero, i6 0, i6 30" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 346 'select' 'select_ln820' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node regime_20)   --->   "%or_ln820 = or i1 %isZero, i1 %icmp_ln803" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 347 'or' 'or_ln820' <Predicate = (!icmp_ln1345)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 348 [1/1] (0.44ns) (out node of the LUT)   --->   "%regime_20 = select i1 %or_ln820, i6 %select_ln820, i6 %select_ln804" [posit_lib.cpp:820->posit_lib.cpp:1354]   --->   Operation 348 'select' 'regime_20' <Predicate = (!icmp_ln1345)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 349 [8/8] (7.28ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 349 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_56 : Operation 385 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign_load = load i6 %realSum_regime_write_assign"   --->   Operation 385 'load' 'realSum_regime_write_assign_load' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 386 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign_load = load i30 %realSum_mantissa_write_assign"   --->   Operation 386 'load' 'realSum_mantissa_write_assign_load' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 387 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign_load = load i6 %imagSum_regime_write_assign"   --->   Operation 387 'load' 'imagSum_regime_write_assign_load' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 388 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign_load = load i30 %imagSum_mantissa_write_assign"   --->   Operation 388 'load' 'imagSum_mantissa_write_assign_load' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %imagSum_mantissa_write_assign_out, i30 %imagSum_mantissa_write_assign_load"   --->   Operation 389 'write' 'write_ln0' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln1355 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %imagSum_exponent_write_assign_out, i1 %imagSum_exponent_write_assign" [posit_lib.cpp:1355]   --->   Operation 390 'write' 'write_ln1355' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %imagSum_regime_write_assign_out, i6 %imagSum_regime_write_assign_load"   --->   Operation 391 'write' 'write_ln0' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln1355 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %imagSum_isZero_write_assign_out, i1 %imagSum_isZero_write_assign" [posit_lib.cpp:1355]   --->   Operation 392 'write' 'write_ln1355' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln1355 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %imagSum_sign_write_assign_out, i1 %imagSum_sign_write_assign" [posit_lib.cpp:1355]   --->   Operation 393 'write' 'write_ln1355' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %realSum_mantissa_write_assign_out, i30 %realSum_mantissa_write_assign_load"   --->   Operation 394 'write' 'write_ln0' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln1354 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %realSum_exponent_write_assign_out, i1 %realSum_exponent_write_assign" [posit_lib.cpp:1354]   --->   Operation 395 'write' 'write_ln1354' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %realSum_regime_write_assign_out, i6 %realSum_regime_write_assign_load"   --->   Operation 396 'write' 'write_ln0' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln1354 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %realSum_isZero_write_assign_out, i1 %realSum_isZero_write_assign" [posit_lib.cpp:1354]   --->   Operation 397 'write' 'write_ln1354' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln1354 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %realSum_sign_write_assign_out, i1 %realSum_sign_write_assign" [posit_lib.cpp:1354]   --->   Operation 398 'write' 'write_ln1354' <Predicate = (icmp_ln1345)> <Delay = 0.00>
ST_56 : Operation 399 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 399 'ret' 'ret_ln0' <Predicate = (icmp_ln1345)> <Delay = 0.48>

State 57 <SV = 56> <Delay = 7.28>
ST_57 : Operation 350 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign_load_1 = load i6 %realSum_regime_write_assign" [posit_lib.cpp:1354]   --->   Operation 350 'load' 'realSum_regime_write_assign_load_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_57 : Operation 351 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign_load_1 = load i30 %realSum_mantissa_write_assign" [posit_lib.cpp:1354]   --->   Operation 351 'load' 'realSum_mantissa_write_assign_load_1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_57 : Operation 352 [8/8] (7.28ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 352 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.28> <CoreType = "Generic">   --->   Generic Core
ST_57 : Operation 353 [7/8] (7.14ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 353 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 7.14>
ST_58 : Operation 354 [7/8] (7.14ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 354 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_58 : Operation 355 [6/8] (7.14ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 355 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 7.14>
ST_59 : Operation 356 [6/8] (7.14ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 356 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_59 : Operation 357 [5/8] (7.14ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 357 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 7.14>
ST_60 : Operation 358 [5/8] (7.14ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 358 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_60 : Operation 359 [4/8] (7.14ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 359 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 7.14>
ST_61 : Operation 360 [4/8] (7.14ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 360 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_61 : Operation 361 [3/8] (7.14ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 361 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 7.14>
ST_62 : Operation 362 [3/8] (7.14ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 362 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_62 : Operation 363 [2/8] (7.14ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 363 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 7.14>
ST_63 : Operation 364 [2/8] (7.14ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 364 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 7.14> <CoreType = "Generic">   --->   Generic Core
ST_63 : Operation 365 [1/8] (0.54ns)   --->   "%call_ret4 = call i39 @positAdd, i1 %imagSum_sign_write_assign, i1 %imagSum_isZero_write_assign, i6 %imagSum_regime_write_assign_load_1, i1 %imagSum_exponent_write_assign, i30 %imagSum_mantissa_write_assign_load_1, i1 %sign_5, i1 %isZero_1, i6 %regime_22, i1 0, i30 %mantissa_29" [posit_lib.cpp:1355]   --->   Operation 365 'call' 'call_ret4' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_63 : Operation 366 [1/1] (0.00ns)   --->   "%newret6 = extractvalue i39 %call_ret4" [posit_lib.cpp:1355]   --->   Operation 366 'extractvalue' 'newret6' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_63 : Operation 367 [1/1] (0.00ns)   --->   "%newret7 = extractvalue i39 %call_ret4" [posit_lib.cpp:1355]   --->   Operation 367 'extractvalue' 'newret7' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_63 : Operation 368 [1/1] (0.00ns)   --->   "%newret8 = extractvalue i39 %call_ret4" [posit_lib.cpp:1355]   --->   Operation 368 'extractvalue' 'newret8' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_63 : Operation 369 [1/1] (0.00ns)   --->   "%newret9 = extractvalue i39 %call_ret4" [posit_lib.cpp:1355]   --->   Operation 369 'extractvalue' 'newret9' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_63 : Operation 370 [1/1] (0.00ns)   --->   "%newret10 = extractvalue i39 %call_ret4" [posit_lib.cpp:1355]   --->   Operation 370 'extractvalue' 'newret10' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_63 : Operation 371 [1/1] (0.48ns)   --->   "%store_ln1355 = store i30 %newret10, i30 %imagSum_mantissa_write_assign" [posit_lib.cpp:1355]   --->   Operation 371 'store' 'store_ln1355' <Predicate = (!icmp_ln1345)> <Delay = 0.48>
ST_63 : Operation 372 [1/1] (0.48ns)   --->   "%store_ln1355 = store i6 %newret8, i6 %imagSum_regime_write_assign" [posit_lib.cpp:1355]   --->   Operation 372 'store' 'store_ln1355' <Predicate = (!icmp_ln1345)> <Delay = 0.48>

State 64 <SV = 63> <Delay = 1.03>
ST_64 : Operation 373 [1/1] (0.00ns)   --->   "%specpipeline_ln1345 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [posit_lib.cpp:1345]   --->   Operation 373 'specpipeline' 'specpipeline_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1345 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1345]   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 375 [1/1] (0.00ns)   --->   "%specloopname_ln1345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [posit_lib.cpp:1345]   --->   Operation 375 'specloopname' 'specloopname_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 376 [1/8] (0.54ns)   --->   "%call_ret3 = call i39 @positAdd, i1 %realSum_sign_write_assign, i1 %realSum_isZero_write_assign, i6 %realSum_regime_write_assign_load_1, i1 %realSum_exponent_write_assign, i30 %realSum_mantissa_write_assign_load_1, i1 %sign_3, i1 %isZero, i6 %regime_20, i1 0, i30 %mantissa_26" [posit_lib.cpp:1354]   --->   Operation 376 'call' 'call_ret3' <Predicate = (!icmp_ln1345)> <Delay = 0.54> <CoreType = "Generic">   --->   Generic Core
ST_64 : Operation 377 [1/1] (0.00ns)   --->   "%newret1 = extractvalue i39 %call_ret3" [posit_lib.cpp:1354]   --->   Operation 377 'extractvalue' 'newret1' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 378 [1/1] (0.00ns)   --->   "%newret2 = extractvalue i39 %call_ret3" [posit_lib.cpp:1354]   --->   Operation 378 'extractvalue' 'newret2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 379 [1/1] (0.00ns)   --->   "%newret3 = extractvalue i39 %call_ret3" [posit_lib.cpp:1354]   --->   Operation 379 'extractvalue' 'newret3' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 380 [1/1] (0.00ns)   --->   "%newret4 = extractvalue i39 %call_ret3" [posit_lib.cpp:1354]   --->   Operation 380 'extractvalue' 'newret4' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 381 [1/1] (0.00ns)   --->   "%newret5 = extractvalue i39 %call_ret3" [posit_lib.cpp:1354]   --->   Operation 381 'extractvalue' 'newret5' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_64 : Operation 382 [1/1] (0.48ns)   --->   "%store_ln1354 = store i30 %newret5, i30 %realSum_mantissa_write_assign" [posit_lib.cpp:1354]   --->   Operation 382 'store' 'store_ln1354' <Predicate = (!icmp_ln1345)> <Delay = 0.48>
ST_64 : Operation 383 [1/1] (0.48ns)   --->   "%store_ln1354 = store i6 %newret3, i6 %realSum_regime_write_assign" [posit_lib.cpp:1354]   --->   Operation 383 'store' 'store_ln1354' <Predicate = (!icmp_ln1345)> <Delay = 0.48>
ST_64 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln1345 = br void %for.inc" [posit_lib.cpp:1345]   --->   Operation 384 'br' 'br_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_i321_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i351_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deltaTheta_sign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deltaTheta_isZero]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deltaTheta_regime]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deltaTheta_mantissa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imagSum_mantissa_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imagSum_exponent_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imagSum_regime_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imagSum_isZero_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ imagSum_sign_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ realSum_mantissa_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ realSum_exponent_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ realSum_regime_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ realSum_isZero_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ realSum_sign_write_assign_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_regime                             (alloca           ) [ 01111111110000000000000000000000000000000000000000000000000000000]
x_mantissa                           (alloca           ) [ 01111111110000000000000000000000000000000000000000000000000000000]
realSum_regime_write_assign          (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111]
realSum_mantissa_write_assign        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111]
imagSum_regime_write_assign          (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111110]
imagSum_mantissa_write_assign        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111110]
n                                    (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000]
deltaTheta_mantissa_read             (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000]
deltaTheta_regime_read               (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000]
deltaTheta_isZero_read               (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000]
deltaTheta_sign_read                 (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000]
conv3_i_i351_i_read                  (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
add_i321_i_read                      (read             ) [ 01111111111111111111111111111111111111111111111111111110000000000]
tmp_55                               (read             ) [ 01111111111111111111111111111111111111111111111111111110000000000]
tmp_56                               (read             ) [ 01111111111111111111111111111111111111111111111111111110000000000]
conv3_i_i351_i_cast                  (zext             ) [ 01111111111111111111111111111111111111111111111111111110000000000]
store_ln1345                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln0                            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln0                            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln0                            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln0                            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1232                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1232                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
br_ln0                               (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111]
n_1                                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1345                          (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111]
add_ln1345                           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1345                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
angle_exponent                       (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000]
angle_isZero                         (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000]
angle_sign                           (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000]
x_regime_load                        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
x_mantissa_load                      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
call_ret5                            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret11                             (extractvalue     ) [ 01111111101111111111111111111111111111111111111111111111111111111]
newret12                             (extractvalue     ) [ 01111111101111111111111111111111111111111111111111111111111111111]
newret13                             (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret14                             (extractvalue     ) [ 01111111101111111111111111111111111111111111111111111111111111111]
newret                               (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1232                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1232                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
call_ret1_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
x_sign_1                             (extractvalue     ) [ 00001100000000000000000000001100000000000000000000000000000000000]
x_isZero_4                           (extractvalue     ) [ 00001100000000000000000000001100000000000000000000000000000000000]
x_regime_4                           (extractvalue     ) [ 00001100000000000000000000001100000000000000000000000000000000000]
x_exponent_2                         (extractvalue     ) [ 00001100000000000000000000001100000000000000000000000000000000000]
x_mantissa_4                         (extractvalue     ) [ 00001100000000000000000000001100000000000000000000000000000000000]
call_ret2_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret2_i                            (extractvalue     ) [ 00001110000000000000000000001110000000000000000000000000000000000]
newret4_i                            (extractvalue     ) [ 00001110000000000000000000001110000000000000000000000000000000000]
newret6_i                            (extractvalue     ) [ 00001110000000000000000000001110000000000000000000000000000000000]
newret8_i                            (extractvalue     ) [ 00001110000000000000000000001110000000000000000000000000000000000]
call_ret3_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
in_sign                              (extractvalue     ) [ 00000100000000000000000000000100000000000000000000000000000000000]
in_isZero                            (extractvalue     ) [ 00000100000000000000000000000100000000000000000000000000000000000]
in_regime                            (extractvalue     ) [ 00000100000000000000000000000100000000000000000000000000000000000]
in_mantissa                          (extractvalue     ) [ 00000100000000000000000000000100000000000000000000000000000000000]
sext_ln629                           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
add_ln629                            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_i                                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln631                           (icmp             ) [ 00000100000000000000000000000100000000000000000000000000000000000]
result_regime_19                     (trunc            ) [ 00000100000000000000000000000100000000000000000000000000000000000]
call_ret4_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
in_sign_1                            (extractvalue     ) [ 01111111100000000000000000000011111111100000000000000000000000000]
in_isZero_1                          (extractvalue     ) [ 01111111100000000000000000000011111111100000000000000000000000000]
in_regime_1                          (extractvalue     ) [ 01111111100000000000000000000011111111000000000000000000000000000]
in_mantissa_1                        (extractvalue     ) [ 01111111100000000000000000000011111111100000000000000000000000000]
result_regime_27                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
y_sign_1                             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
call_ret_i                           (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
in_sign_2                            (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
in_isZero_2                          (extractvalue     ) [ 01111111100000000000000000000001111111111111111100000000000000000]
in_regime_2                          (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
in_mantissa_2                        (extractvalue     ) [ 01111111100000000000000000000001111111111111111100000000000000000]
sext_ln629_3                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
add_ln629_2                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i                              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln631_3                         (icmp             ) [ 00000001000000000000000000000001000000000000000000000000000000000]
result_regime_25                     (trunc            ) [ 00000001000000000000000000000001000000000000000000000000000000000]
y_sign_3                             (xor              ) [ 01111111100000000000000000000001111111111111111100000000000000000]
result_regime_28                     (select           ) [ 01111111100000000000000000000000111111111111111100000000000000000]
call_ret5_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
result_sign                          (extractvalue     ) [ 00000110000000000000000000000000000001100000000000000000000000000]
result_isZero                        (extractvalue     ) [ 00000110000000000000000000000000000001100000000000000000000000000]
result_regime                        (extractvalue     ) [ 00000110000000000000000000000000000001100000000000000000000000000]
result_exponent                      (extractvalue     ) [ 00000110000000000000000000000000000001100000000000000000000000000]
result_mantissa                      (extractvalue     ) [ 00000110000000000000000000000000000001100000000000000000000000000]
sext_ln629_2                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
add_ln629_1                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_i_77                             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln631_2                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
result_regime_22                     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
result_regime_23                     (select           ) [ 00000010000000000000000000000000000000100000000000000000000000000]
call_ret6_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
x_sign_2                             (extractvalue     ) [ 00000011000000000000000000000000000000000000001100000000000000000]
x_isZero_5                           (extractvalue     ) [ 00000011000000000000000000000000000000000000001100000000000000000]
x_regime_5                           (extractvalue     ) [ 00000011000000000000000000000000000000000000001100000000000000000]
x_exponent_3                         (extractvalue     ) [ 00000011000000000000000000000000000000000000001100000000000000000]
x_mantissa_5                         (extractvalue     ) [ 00000011000000000000000000000000000000000000001100000000000000000]
call_ret2                            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realPart_sign                        (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realPart_isZero                      (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realPart_regime                      (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realPart_exponent                    (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realPart_mantissa                    (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
zext_ln748                           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sign                                 (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
isZero                               (or               ) [ 01000011100000000000000000000000000000000000000000000011110000000]
sext_ln756                           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
zext_ln756                           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
add_ln757                            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sf_r                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
trunc_ln734                          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp                                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln771                           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mant                                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ovf                                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sf_r_14                              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa                             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_25                          (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sf_r_19                              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_13                          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
regime_13                            (select           ) [ 00000011100000000000000000000000000000000000000000000011100000000]
select_ln820_12                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
or_ln820_7                           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_26                          (select           ) [ 01000011100000000000000000000000000000000000000000000011110000000]
xor_ln820                            (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sign_3                               (and              ) [ 01000011100000000000000000000000000000000000000000000011110000000]
call_ret7_i                          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagPart_sign                        (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagPart_isZero                      (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagPart_regime                      (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagPart_exponent                    (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagPart_mantissa                    (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
zext_ln748_4                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sign_4                               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
isZero_1                             (or               ) [ 00000001100000000000000000000000000000000000000000000001100000000]
sext_ln756_1                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
zext_ln756_1                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
add_ln757_4                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sf_r_16                              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
trunc_ln734_2                        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_s                                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln771_1                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mant_3                               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ovf_3                                (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sf_r_17                              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_27                          (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_28                          (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sf_r_20                              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_18                          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
regime_16                            (select           ) [ 00000001000000000000000000000000000000000000000000000001000000000]
select_ln820_16                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
or_ln820_8                           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
mantissa_29                          (select           ) [ 00000001100000000000000000000000000000000000000000000001100000000]
xor_ln820_1                          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sign_5                               (and              ) [ 00000001100000000000000000000000000000000000000000000001100000000]
icmp_ln803_1                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln804_1                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
select_ln804_1                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
select_ln820_14                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
or_ln820_2                           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
regime_22                            (select           ) [ 00000000100000000000000000000000000000000000000000000000100000000]
imagSum_exponent_write_assign        (phi              ) [ 01111111111111111111111111111111111111111111111111111111100000000]
imagSum_isZero_write_assign          (phi              ) [ 01111111111111111111111111111111111111111111111111111111100000000]
imagSum_sign_write_assign            (phi              ) [ 01111111111111111111111111111111111111111111111111111111100000000]
realSum_exponent_write_assign        (phi              ) [ 01111111111111111111111111111111111111111111111111111111110000000]
realSum_isZero_write_assign          (phi              ) [ 01111111111111111111111111111111111111111111111111111111110000000]
realSum_sign_write_assign            (phi              ) [ 01111111111111111111111111111111111111111111111111111111110000000]
br_ln1345                            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagSum_regime_write_assign_load_1   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagSum_mantissa_write_assign_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln803                           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
icmp_ln804                           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
select_ln804                         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
select_ln820                         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
or_ln820                             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
regime_20                            (select           ) [ 01000000000000000000000000000000000000000000000000000000010000000]
realSum_regime_write_assign_load_1   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realSum_mantissa_write_assign_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
call_ret4                            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret6                              (extractvalue     ) [ 01000000100000000000000000000000000000000000000000000000100000001]
newret7                              (extractvalue     ) [ 01000000100000000000000000000000000000000000000000000000100000001]
newret8                              (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret9                              (extractvalue     ) [ 01000000100000000000000000000000000000000000000000000000100000001]
newret10                             (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1355                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1355                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln1345                  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln1345             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln1345                  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
call_ret3                            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret1                              (extractvalue     ) [ 01000000100000000000000000000000000000000000000000000000100000001]
newret2                              (extractvalue     ) [ 01000000100000000000000000000000000000000000000000000000100000001]
newret3                              (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
newret4                              (extractvalue     ) [ 01000000100000000000000000000000000000000000000000000000100000001]
newret5                              (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1354                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
store_ln1354                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
br_ln1345                            (br               ) [ 01100000100000000000000000000000000000000000000000000000100000001]
realSum_regime_write_assign_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
realSum_mantissa_write_assign_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagSum_regime_write_assign_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imagSum_mantissa_write_assign_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln0                            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln1355                         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln0                            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln1355                         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln1355                         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln0                            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln1354                         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln0                            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln1354                         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
write_ln1354                         (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                              (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_i321_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i321_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_i_i351_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i351_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="deltaTheta_sign">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deltaTheta_sign"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="deltaTheta_isZero">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deltaTheta_isZero"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="deltaTheta_regime">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deltaTheta_regime"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="deltaTheta_mantissa">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deltaTheta_mantissa"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="imagSum_mantissa_write_assign_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSum_mantissa_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="imagSum_exponent_write_assign_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSum_exponent_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="imagSum_regime_write_assign_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSum_regime_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="imagSum_isZero_write_assign_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSum_isZero_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="imagSum_sign_write_assign_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSum_sign_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="realSum_mantissa_write_assign_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="realSum_mantissa_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="realSum_exponent_write_assign_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="realSum_exponent_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="realSum_regime_write_assign_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="realSum_regime_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="realSum_isZero_write_assign_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="realSum_isZero_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="realSum_sign_write_assign_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="realSum_sign_write_assign_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="positCos"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pNAngle"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="positAdd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="positMul"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i60.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i60.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="x_regime_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_regime/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_mantissa_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_mantissa/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="realSum_regime_write_assign_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_regime_write_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="realSum_mantissa_write_assign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_mantissa_write_assign/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="imagSum_regime_write_assign_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_regime_write_assign/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="imagSum_mantissa_write_assign_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_mantissa_write_assign/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="n_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="deltaTheta_mantissa_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deltaTheta_mantissa_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="deltaTheta_regime_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deltaTheta_regime_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="deltaTheta_isZero_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deltaTheta_isZero_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="deltaTheta_sign_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deltaTheta_sign_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv3_i_i351_i_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="30" slack="0"/>
<pin id="176" dir="0" index="1" bw="30" slack="0"/>
<pin id="177" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i351_i_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_i321_i_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="7" slack="52"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_i321_i_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_55_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="52"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_56_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="52"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="30" slack="0"/>
<pin id="201" dir="0" index="2" bw="30" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/56 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln1355_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1355/56 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln0_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/56 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln1355_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1355/56 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln1355_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1355/56 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln0_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="30" slack="0"/>
<pin id="236" dir="0" index="2" bw="30" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/56 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln1354_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1354/56 "/>
</bind>
</comp>

<comp id="247" class="1004" name="write_ln0_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/56 "/>
</bind>
</comp>

<comp id="254" class="1004" name="write_ln1354_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1354/56 "/>
</bind>
</comp>

<comp id="261" class="1004" name="write_ln1354_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1354/56 "/>
</bind>
</comp>

<comp id="268" class="1005" name="angle_exponent_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="angle_exponent (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="angle_exponent_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_exponent/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="angle_isZero_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="angle_isZero (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="angle_isZero_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_isZero/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="angle_sign_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="angle_sign (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="angle_sign_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_sign/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="imagSum_exponent_write_assign_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="55"/>
</pin_list>
<bind>
<opset="imagSum_exponent_write_assign (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="imagSum_exponent_write_assign_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="55"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imagSum_exponent_write_assign/56 "/>
</bind>
</comp>

<comp id="317" class="1005" name="imagSum_isZero_write_assign_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="55"/>
</pin_list>
<bind>
<opset="imagSum_isZero_write_assign (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="imagSum_isZero_write_assign_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="55"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imagSum_isZero_write_assign/56 "/>
</bind>
</comp>

<comp id="330" class="1005" name="imagSum_sign_write_assign_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="55"/>
</pin_list>
<bind>
<opset="imagSum_sign_write_assign (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="imagSum_sign_write_assign_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="55"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imagSum_sign_write_assign/56 "/>
</bind>
</comp>

<comp id="343" class="1005" name="realSum_exponent_write_assign_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="realSum_exponent_write_assign (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="realSum_exponent_write_assign_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="55"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="realSum_exponent_write_assign/56 "/>
</bind>
</comp>

<comp id="356" class="1005" name="realSum_isZero_write_assign_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="realSum_isZero_write_assign (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="realSum_isZero_write_assign_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="55"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="realSum_isZero_write_assign/56 "/>
</bind>
</comp>

<comp id="369" class="1005" name="realSum_sign_write_assign_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="realSum_sign_write_assign (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="realSum_sign_write_assign_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="55"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="realSum_sign_write_assign/56 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_positCos_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="39" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="0" index="4" bw="1" slack="0"/>
<pin id="388" dir="0" index="5" bw="30" slack="0"/>
<pin id="389" dir="1" index="6" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_pNAngle_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="39" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="0" index="4" bw="1" slack="0"/>
<pin id="400" dir="0" index="5" bw="30" slack="0"/>
<pin id="401" dir="1" index="6" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_positAdd_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="39" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="0" index="3" bw="6" slack="0"/>
<pin id="411" dir="0" index="4" bw="1" slack="0"/>
<pin id="412" dir="0" index="5" bw="30" slack="0"/>
<pin id="413" dir="0" index="6" bw="1" slack="0"/>
<pin id="414" dir="0" index="7" bw="1" slack="1"/>
<pin id="415" dir="0" index="8" bw="6" slack="0"/>
<pin id="416" dir="0" index="9" bw="1" slack="0"/>
<pin id="417" dir="0" index="10" bw="30" slack="1"/>
<pin id="418" dir="1" index="11" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/2 call_ret5_i/29 call_ret6_i/38 call_ret7_i/47 call_ret4/56 call_ret3/57 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_positMul_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="38" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="0" index="4" bw="1" slack="0"/>
<pin id="436" dir="0" index="5" bw="30" slack="0"/>
<pin id="437" dir="0" index="6" bw="1" slack="0"/>
<pin id="438" dir="0" index="7" bw="1" slack="0"/>
<pin id="439" dir="0" index="8" bw="6" slack="0"/>
<pin id="440" dir="0" index="9" bw="1" slack="0"/>
<pin id="441" dir="0" index="10" bw="30" slack="0"/>
<pin id="442" dir="1" index="11" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2_i/27 call_ret3_i/28 call_ret4_i/29 call_ret_i/30 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="30" slack="0"/>
<pin id="448" dir="0" index="1" bw="30" slack="52"/>
<pin id="449" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mant/53 mant_3/54 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="39" slack="0"/>
<pin id="452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret11/9 result_sign/36 x_sign_2/45 newret6/63 newret1/64 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="39" slack="0"/>
<pin id="456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret12/9 result_isZero/36 x_isZero_5/45 newret7/63 newret2/64 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="39" slack="0"/>
<pin id="460" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret13/9 result_regime/36 x_regime_5/45 imagPart_regime/54 newret8/63 newret3/64 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="39" slack="0"/>
<pin id="464" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret14/9 result_exponent/36 x_exponent_3/45 imagPart_exponent/54 newret9/63 newret4/64 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="39" slack="0"/>
<pin id="468" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret/9 result_mantissa/36 x_mantissa_5/45 imagPart_mantissa/54 newret10/63 newret5/64 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="38" slack="0"/>
<pin id="472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret2_i/27 in_sign/28 in_sign_1/29 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="38" slack="0"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret4_i/27 in_isZero/28 in_isZero_1/29 in_isZero_2/30 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="38" slack="0"/>
<pin id="480" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret6_i/27 in_regime/28 in_regime_1/29 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="38" slack="0"/>
<pin id="484" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret8_i/27 in_mantissa/28 in_mantissa_1/29 in_mantissa_2/30 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="60" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ovf/53 ovf_3/54 "/>
</bind>
</comp>

<comp id="494" class="1004" name="conv3_i_i351_i_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="30" slack="0"/>
<pin id="496" dir="1" index="1" bw="60" slack="52"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i_i351_i_cast/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln1345_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1345/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln0_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="0"/>
<pin id="505" dir="0" index="1" bw="30" slack="0"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln0_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln0_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="30" slack="0"/>
<pin id="515" dir="0" index="1" bw="30" slack="0"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln0_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln1232_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="30" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1232/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln1232_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1232/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="n_1_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln1345_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1345/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1345_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1345/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln1345_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1345/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="x_regime_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="1"/>
<pin id="555" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_regime_load/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="x_mantissa_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="30" slack="1"/>
<pin id="561" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_mantissa_load/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln1232_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="30" slack="0"/>
<pin id="567" dir="0" index="1" bw="30" slack="8"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1232/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln1232_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="8"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1232/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="x_sign_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="39" slack="0"/>
<pin id="577" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_sign_1/27 "/>
</bind>
</comp>

<comp id="581" class="1004" name="x_isZero_4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="39" slack="0"/>
<pin id="583" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_isZero_4/27 "/>
</bind>
</comp>

<comp id="587" class="1004" name="x_regime_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="39" slack="0"/>
<pin id="589" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_regime_4/27 "/>
</bind>
</comp>

<comp id="593" class="1004" name="x_exponent_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="39" slack="0"/>
<pin id="595" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_exponent_2/27 "/>
</bind>
</comp>

<comp id="599" class="1004" name="x_mantissa_4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="39" slack="0"/>
<pin id="601" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_mantissa_4/27 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln629_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln629/28 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln629_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="3" slack="0"/>
<pin id="612" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln629/28 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="7" slack="0"/>
<pin id="618" dir="0" index="2" bw="4" slack="0"/>
<pin id="619" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/28 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln631_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln631/28 "/>
</bind>
</comp>

<comp id="629" class="1004" name="result_regime_19_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result_regime_19/28 "/>
</bind>
</comp>

<comp id="633" class="1004" name="result_regime_27_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="0" index="1" bw="6" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="1"/>
<pin id="637" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_regime_27/29 "/>
</bind>
</comp>

<comp id="640" class="1004" name="y_sign_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_sign_1/29 "/>
</bind>
</comp>

<comp id="646" class="1004" name="in_sign_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="38" slack="0"/>
<pin id="648" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_sign_2/30 "/>
</bind>
</comp>

<comp id="650" class="1004" name="in_regime_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="38" slack="0"/>
<pin id="652" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_regime_2/30 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln629_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln629_3/30 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln629_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln629_2/30 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_5_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="0"/>
<pin id="666" dir="0" index="1" bw="7" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i/30 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln631_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln631_3/30 "/>
</bind>
</comp>

<comp id="678" class="1004" name="result_regime_25_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result_regime_25/30 "/>
</bind>
</comp>

<comp id="682" class="1004" name="y_sign_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_sign_3/30 "/>
</bind>
</comp>

<comp id="688" class="1004" name="result_regime_28_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="6" slack="0"/>
<pin id="691" dir="0" index="2" bw="6" slack="1"/>
<pin id="692" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_regime_28/31 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln629_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="8"/>
<pin id="696" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln629_2/37 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln629_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="4" slack="0"/>
<pin id="700" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln629_1/37 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_i_77_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="0" index="2" bw="4" slack="0"/>
<pin id="707" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_77/37 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln631_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln631_2/37 "/>
</bind>
</comp>

<comp id="717" class="1004" name="result_regime_22_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result_regime_22/37 "/>
</bind>
</comp>

<comp id="721" class="1004" name="result_regime_23_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="6" slack="0"/>
<pin id="724" dir="0" index="2" bw="6" slack="0"/>
<pin id="725" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_regime_23/37 "/>
</bind>
</comp>

<comp id="729" class="1004" name="realPart_sign_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="39" slack="0"/>
<pin id="731" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realPart_sign/53 "/>
</bind>
</comp>

<comp id="733" class="1004" name="realPart_isZero_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="39" slack="0"/>
<pin id="735" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realPart_isZero/53 "/>
</bind>
</comp>

<comp id="737" class="1004" name="realPart_regime_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="39" slack="0"/>
<pin id="739" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realPart_regime/53 "/>
</bind>
</comp>

<comp id="741" class="1004" name="realPart_exponent_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="39" slack="0"/>
<pin id="743" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realPart_exponent/53 "/>
</bind>
</comp>

<comp id="745" class="1004" name="realPart_mantissa_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="39" slack="0"/>
<pin id="747" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="realPart_mantissa/53 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln748_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="30" slack="0"/>
<pin id="751" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln748/53 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sign_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="52"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sign/53 "/>
</bind>
</comp>

<comp id="759" class="1004" name="isZero_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="52"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="isZero/53 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sext_ln756_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="0"/>
<pin id="766" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln756/53 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln756_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln756/53 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln757_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757/53 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sf_r_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="0" index="1" bw="7" slack="52"/>
<pin id="781" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_r/53 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln734_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln734/53 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="0" index="1" bw="7" slack="0"/>
<pin id="790" dir="0" index="2" bw="4" slack="0"/>
<pin id="791" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/53 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln771_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="2" slack="0"/>
<pin id="797" dir="0" index="1" bw="2" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln771/53 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sf_r_14_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_r_14/53 "/>
</bind>
</comp>

<comp id="807" class="1004" name="mantissa_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="30" slack="0"/>
<pin id="809" dir="0" index="1" bw="60" slack="0"/>
<pin id="810" dir="0" index="2" bw="6" slack="0"/>
<pin id="811" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mantissa/53 "/>
</bind>
</comp>

<comp id="815" class="1004" name="mantissa_25_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="30" slack="0"/>
<pin id="817" dir="0" index="1" bw="60" slack="0"/>
<pin id="818" dir="0" index="2" bw="6" slack="0"/>
<pin id="819" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mantissa_25/53 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sf_r_19_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="0" index="2" bw="6" slack="0"/>
<pin id="827" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_r_19/53 "/>
</bind>
</comp>

<comp id="831" class="1004" name="mantissa_13_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="30" slack="0"/>
<pin id="834" dir="0" index="2" bw="30" slack="0"/>
<pin id="835" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_13/53 "/>
</bind>
</comp>

<comp id="839" class="1004" name="regime_13_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="6" slack="0"/>
<pin id="842" dir="0" index="2" bw="6" slack="0"/>
<pin id="843" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="regime_13/53 "/>
</bind>
</comp>

<comp id="847" class="1004" name="select_ln820_12_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="30" slack="0"/>
<pin id="850" dir="0" index="2" bw="30" slack="0"/>
<pin id="851" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820_12/53 "/>
</bind>
</comp>

<comp id="855" class="1004" name="or_ln820_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln820_7/53 "/>
</bind>
</comp>

<comp id="861" class="1004" name="mantissa_26_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="30" slack="0"/>
<pin id="864" dir="0" index="2" bw="30" slack="0"/>
<pin id="865" dir="1" index="3" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_26/53 "/>
</bind>
</comp>

<comp id="869" class="1004" name="xor_ln820_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln820/53 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sign_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sign_3/53 "/>
</bind>
</comp>

<comp id="881" class="1004" name="imagPart_sign_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="39" slack="0"/>
<pin id="883" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagPart_sign/54 "/>
</bind>
</comp>

<comp id="885" class="1004" name="imagPart_isZero_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="39" slack="0"/>
<pin id="887" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imagPart_isZero/54 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln748_4_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="30" slack="0"/>
<pin id="891" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln748_4/54 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sign_4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="53"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sign_4/54 "/>
</bind>
</comp>

<comp id="899" class="1004" name="isZero_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="53"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="isZero_1/54 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln756_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="0"/>
<pin id="906" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln756_1/54 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln756_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln756_1/54 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln757_4_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="6" slack="0"/>
<pin id="914" dir="0" index="1" bw="7" slack="53"/>
<pin id="915" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757_4/54 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sf_r_16_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="7" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_r_16/54 "/>
</bind>
</comp>

<comp id="923" class="1004" name="trunc_ln734_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln734_2/54 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_s_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="2" slack="0"/>
<pin id="929" dir="0" index="1" bw="7" slack="0"/>
<pin id="930" dir="0" index="2" bw="4" slack="0"/>
<pin id="931" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/54 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln771_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="2" slack="0"/>
<pin id="937" dir="0" index="1" bw="2" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln771_1/54 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sf_r_17_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_r_17/54 "/>
</bind>
</comp>

<comp id="947" class="1004" name="mantissa_27_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="30" slack="0"/>
<pin id="949" dir="0" index="1" bw="60" slack="0"/>
<pin id="950" dir="0" index="2" bw="6" slack="0"/>
<pin id="951" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mantissa_27/54 "/>
</bind>
</comp>

<comp id="955" class="1004" name="mantissa_28_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="30" slack="0"/>
<pin id="957" dir="0" index="1" bw="60" slack="0"/>
<pin id="958" dir="0" index="2" bw="6" slack="0"/>
<pin id="959" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mantissa_28/54 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sf_r_20_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="6" slack="0"/>
<pin id="966" dir="0" index="2" bw="6" slack="0"/>
<pin id="967" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_r_20/54 "/>
</bind>
</comp>

<comp id="971" class="1004" name="mantissa_18_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="30" slack="0"/>
<pin id="974" dir="0" index="2" bw="30" slack="0"/>
<pin id="975" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_18/54 "/>
</bind>
</comp>

<comp id="979" class="1004" name="regime_16_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="6" slack="0"/>
<pin id="982" dir="0" index="2" bw="6" slack="0"/>
<pin id="983" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="regime_16/54 "/>
</bind>
</comp>

<comp id="987" class="1004" name="select_ln820_16_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="30" slack="0"/>
<pin id="990" dir="0" index="2" bw="30" slack="0"/>
<pin id="991" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820_16/54 "/>
</bind>
</comp>

<comp id="995" class="1004" name="or_ln820_8_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln820_8/54 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="mantissa_29_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="30" slack="0"/>
<pin id="1004" dir="0" index="2" bw="30" slack="0"/>
<pin id="1005" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_29/54 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="xor_ln820_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln820_1/54 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sign_5_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sign_5/54 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_ln803_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="1"/>
<pin id="1023" dir="0" index="1" bw="6" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln803_1/55 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="icmp_ln804_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="6" slack="1"/>
<pin id="1028" dir="0" index="1" bw="6" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln804_1/55 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln804_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="6" slack="1"/>
<pin id="1034" dir="0" index="2" bw="6" slack="0"/>
<pin id="1035" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804_1/55 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="select_ln820_14_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="6" slack="0"/>
<pin id="1041" dir="0" index="2" bw="6" slack="0"/>
<pin id="1042" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820_14/55 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="or_ln820_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln820_2/55 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="regime_22_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="6" slack="0"/>
<pin id="1053" dir="0" index="2" bw="6" slack="0"/>
<pin id="1054" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="regime_22/55 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="imagSum_regime_write_assign_load_1_load_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="55"/>
<pin id="1060" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_regime_write_assign_load_1/56 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="imagSum_mantissa_write_assign_load_1_load_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="30" slack="55"/>
<pin id="1064" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_mantissa_write_assign_load_1/56 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="icmp_ln803_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="3"/>
<pin id="1068" dir="0" index="1" bw="6" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln803/56 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="icmp_ln804_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="3"/>
<pin id="1073" dir="0" index="1" bw="6" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln804/56 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="select_ln804_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="6" slack="3"/>
<pin id="1079" dir="0" index="2" bw="6" slack="0"/>
<pin id="1080" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/56 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="select_ln820_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="3"/>
<pin id="1085" dir="0" index="1" bw="6" slack="0"/>
<pin id="1086" dir="0" index="2" bw="6" slack="0"/>
<pin id="1087" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820/56 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="or_ln820_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="3"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln820/56 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="regime_20_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="6" slack="0"/>
<pin id="1098" dir="0" index="2" bw="6" slack="0"/>
<pin id="1099" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="regime_20/56 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="realSum_regime_write_assign_load_1_load_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="6" slack="56"/>
<pin id="1105" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_regime_write_assign_load_1/57 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="realSum_mantissa_write_assign_load_1_load_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="30" slack="56"/>
<pin id="1109" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_mantissa_write_assign_load_1/57 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="store_ln1355_store_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="30" slack="0"/>
<pin id="1113" dir="0" index="1" bw="30" slack="62"/>
<pin id="1114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1355/63 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="store_ln1355_store_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="0"/>
<pin id="1118" dir="0" index="1" bw="6" slack="62"/>
<pin id="1119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1355/63 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="store_ln1354_store_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="30" slack="0"/>
<pin id="1123" dir="0" index="1" bw="30" slack="63"/>
<pin id="1124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1354/64 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="store_ln1354_store_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="0"/>
<pin id="1128" dir="0" index="1" bw="6" slack="63"/>
<pin id="1129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1354/64 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="realSum_regime_write_assign_load_load_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="6" slack="55"/>
<pin id="1133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_regime_write_assign_load/56 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="realSum_mantissa_write_assign_load_load_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="30" slack="55"/>
<pin id="1137" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_mantissa_write_assign_load/56 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="imagSum_regime_write_assign_load_load_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="55"/>
<pin id="1141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_regime_write_assign_load/56 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="imagSum_mantissa_write_assign_load_load_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="30" slack="55"/>
<pin id="1145" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_mantissa_write_assign_load/56 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="x_regime_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="6" slack="0"/>
<pin id="1149" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x_regime "/>
</bind>
</comp>

<comp id="1154" class="1005" name="x_mantissa_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="30" slack="0"/>
<pin id="1156" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="x_mantissa "/>
</bind>
</comp>

<comp id="1161" class="1005" name="realSum_regime_write_assign_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="6" slack="0"/>
<pin id="1163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="realSum_regime_write_assign "/>
</bind>
</comp>

<comp id="1169" class="1005" name="realSum_mantissa_write_assign_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="30" slack="0"/>
<pin id="1171" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="realSum_mantissa_write_assign "/>
</bind>
</comp>

<comp id="1177" class="1005" name="imagSum_regime_write_assign_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="6" slack="0"/>
<pin id="1179" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="imagSum_regime_write_assign "/>
</bind>
</comp>

<comp id="1185" class="1005" name="imagSum_mantissa_write_assign_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="30" slack="0"/>
<pin id="1187" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="imagSum_mantissa_write_assign "/>
</bind>
</comp>

<comp id="1193" class="1005" name="n_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="7" slack="0"/>
<pin id="1195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1200" class="1005" name="deltaTheta_mantissa_read_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="30" slack="1"/>
<pin id="1202" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_mantissa_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="deltaTheta_regime_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="6" slack="1"/>
<pin id="1207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_regime_read "/>
</bind>
</comp>

<comp id="1210" class="1005" name="deltaTheta_isZero_read_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_isZero_read "/>
</bind>
</comp>

<comp id="1215" class="1005" name="deltaTheta_sign_read_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_sign_read "/>
</bind>
</comp>

<comp id="1220" class="1005" name="add_i321_i_read_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="7" slack="52"/>
<pin id="1222" dir="1" index="1" bw="7" slack="52"/>
</pin_list>
<bind>
<opset="add_i321_i_read "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_55_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="52"/>
<pin id="1228" dir="1" index="1" bw="1" slack="52"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_56_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="52"/>
<pin id="1234" dir="1" index="1" bw="1" slack="52"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="conv3_i_i351_i_cast_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="60" slack="52"/>
<pin id="1240" dir="1" index="1" bw="60" slack="52"/>
</pin_list>
<bind>
<opset="conv3_i_i351_i_cast "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln1345_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1345 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="newret11_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret11 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="newret12_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret12 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="newret14_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret14 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="x_sign_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="1"/>
<pin id="1264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_sign_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="x_isZero_4_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_isZero_4 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="x_regime_4_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="6" slack="1"/>
<pin id="1276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_regime_4 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="x_exponent_2_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_exponent_2 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="x_mantissa_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="30" slack="1"/>
<pin id="1288" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="x_mantissa_4 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="newret2_i_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret2_i "/>
</bind>
</comp>

<comp id="1297" class="1005" name="newret4_i_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret4_i "/>
</bind>
</comp>

<comp id="1302" class="1005" name="newret6_i_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="6" slack="1"/>
<pin id="1304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="newret6_i "/>
</bind>
</comp>

<comp id="1307" class="1005" name="newret8_i_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="30" slack="1"/>
<pin id="1309" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newret8_i "/>
</bind>
</comp>

<comp id="1312" class="1005" name="in_sign_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_sign "/>
</bind>
</comp>

<comp id="1318" class="1005" name="in_isZero_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_isZero "/>
</bind>
</comp>

<comp id="1324" class="1005" name="in_regime_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="6" slack="1"/>
<pin id="1326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_regime "/>
</bind>
</comp>

<comp id="1329" class="1005" name="in_mantissa_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="30" slack="1"/>
<pin id="1331" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="in_mantissa "/>
</bind>
</comp>

<comp id="1335" class="1005" name="icmp_ln631_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="1"/>
<pin id="1337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln631 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="result_regime_19_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="6" slack="1"/>
<pin id="1342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="result_regime_19 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="in_sign_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_sign_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="in_isZero_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_isZero_1 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="in_regime_1_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="1"/>
<pin id="1359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_regime_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="in_mantissa_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="30" slack="1"/>
<pin id="1365" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="in_mantissa_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="in_isZero_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="17"/>
<pin id="1371" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="in_isZero_2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="in_mantissa_2_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="30" slack="17"/>
<pin id="1376" dir="1" index="1" bw="30" slack="17"/>
</pin_list>
<bind>
<opset="in_mantissa_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="icmp_ln631_3_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln631_3 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="result_regime_25_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="6" slack="1"/>
<pin id="1386" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="result_regime_25 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="y_sign_3_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="17"/>
<pin id="1391" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="y_sign_3 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="result_regime_28_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="6" slack="16"/>
<pin id="1396" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="result_regime_28 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="result_sign_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="2"/>
<pin id="1401" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_sign "/>
</bind>
</comp>

<comp id="1404" class="1005" name="result_isZero_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="2"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_isZero "/>
</bind>
</comp>

<comp id="1409" class="1005" name="result_regime_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="2"/>
<pin id="1411" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="result_regime "/>
</bind>
</comp>

<comp id="1414" class="1005" name="result_exponent_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="2"/>
<pin id="1416" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_exponent "/>
</bind>
</comp>

<comp id="1419" class="1005" name="result_mantissa_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="30" slack="2"/>
<pin id="1421" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="result_mantissa "/>
</bind>
</comp>

<comp id="1424" class="1005" name="result_regime_23_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="6" slack="1"/>
<pin id="1426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="result_regime_23 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="x_sign_2_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="2"/>
<pin id="1431" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="x_sign_2 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="x_isZero_5_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="2"/>
<pin id="1436" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="x_isZero_5 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="x_regime_5_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="6" slack="2"/>
<pin id="1441" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="x_regime_5 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="x_exponent_3_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="2"/>
<pin id="1446" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="x_exponent_3 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="x_mantissa_5_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="30" slack="2"/>
<pin id="1451" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="x_mantissa_5 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="isZero_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="3"/>
<pin id="1456" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="isZero "/>
</bind>
</comp>

<comp id="1461" class="1005" name="regime_13_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="6" slack="3"/>
<pin id="1463" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="regime_13 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="mantissa_26_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="30" slack="4"/>
<pin id="1470" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mantissa_26 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="sign_3_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="4"/>
<pin id="1475" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sign_3 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="isZero_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isZero_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="regime_16_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="6" slack="1"/>
<pin id="1487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="regime_16 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="mantissa_29_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="30" slack="2"/>
<pin id="1494" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mantissa_29 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="sign_5_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="2"/>
<pin id="1499" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sign_5 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="regime_22_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="6" slack="1"/>
<pin id="1504" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="regime_22 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="regime_20_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="6" slack="1"/>
<pin id="1509" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="regime_20 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="newret6_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret6 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="newret7_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret7 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="newret9_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret9 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="newret1_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret1 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="newret2_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret2 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="newret4_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="1"/>
<pin id="1539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newret4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="116" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="118" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="120" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="118" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="116" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="118" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="120" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="118" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="118" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="308" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="321" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="334" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="347" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="360" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="373" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="296" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="284" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="272" pin="4"/><net_sink comp="382" pin=4"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="296" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="284" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="272" pin="4"/><net_sink comp="394" pin=4"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="420"><net_src comp="296" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="421"><net_src comp="284" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="422"><net_src comp="272" pin="4"/><net_sink comp="406" pin=4"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="406" pin=9"/></net>

<net id="424"><net_src comp="334" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="425"><net_src comp="321" pin="4"/><net_sink comp="406" pin=2"/></net>

<net id="426"><net_src comp="308" pin="4"/><net_sink comp="406" pin=4"/></net>

<net id="427"><net_src comp="369" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="428"><net_src comp="356" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="429"><net_src comp="343" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="430" pin=4"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="430" pin=9"/></net>

<net id="453"><net_src comp="406" pin="11"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="406" pin="11"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="406" pin="11"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="406" pin="11"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="406" pin="11"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="430" pin="11"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="430" pin="11"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="430" pin="11"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="430" pin="11"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="446" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="174" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="50" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="50" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="50" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="533" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="382" pin=5"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="394" pin=5"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="406" pin=5"/></net>

<net id="569"><net_src comp="466" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="458" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="394" pin="6"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="430" pin=6"/></net>

<net id="584"><net_src comp="394" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="430" pin=7"/></net>

<net id="590"><net_src comp="394" pin="6"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="430" pin=8"/></net>

<net id="596"><net_src comp="394" pin="6"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="430" pin=4"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="430" pin=9"/></net>

<net id="602"><net_src comp="394" pin="6"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="430" pin=5"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="430" pin=10"/></net>

<net id="608"><net_src comp="478" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="70" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="74" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="609" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="78" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="639"><net_src comp="633" pin="3"/><net_sink comp="406" pin=8"/></net>

<net id="644"><net_src comp="60" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="645"><net_src comp="640" pin="2"/><net_sink comp="406" pin=6"/></net>

<net id="649"><net_src comp="430" pin="11"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="430" pin="11"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="80" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="74" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="76" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="658" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="646" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="60" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="82" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="72" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="74" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="703" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="76" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="697" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="711" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="78" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="717" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="382" pin="6"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="382" pin="6"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="382" pin="6"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="382" pin="6"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="382" pin="6"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="758"><net_src comp="729" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="733" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="737" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="741" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="764" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="72" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="778" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="74" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="76" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="783" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="88" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="90" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="446" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="92" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="820"><net_src comp="90" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="446" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="94" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="828"><net_src comp="486" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="801" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="783" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="836"><net_src comp="486" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="807" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="815" pin="3"/><net_sink comp="831" pin=2"/></net>

<net id="844"><net_src comp="795" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="78" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="823" pin="3"/><net_sink comp="839" pin=2"/></net>

<net id="852"><net_src comp="759" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="52" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="48" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="759" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="795" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="847" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="831" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="759" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="60" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="754" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="406" pin="11"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="406" pin="11"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="466" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="898"><net_src comp="881" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="885" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="458" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="462" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="912" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="908" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="72" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="917" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="74" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="939"><net_src comp="927" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="76" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="923" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="88" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="90" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="446" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="92" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="960"><net_src comp="90" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="446" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="94" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="968"><net_src comp="486" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="941" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="923" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="976"><net_src comp="486" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="947" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="955" pin="3"/><net_sink comp="971" pin=2"/></net>

<net id="984"><net_src comp="935" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="78" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="963" pin="3"/><net_sink comp="979" pin=2"/></net>

<net id="992"><net_src comp="899" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="52" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="48" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="999"><net_src comp="899" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="935" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1006"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1007"><net_src comp="987" pin="3"/><net_sink comp="1001" pin=1"/></net>

<net id="1008"><net_src comp="971" pin="3"/><net_sink comp="1001" pin=2"/></net>

<net id="1013"><net_src comp="899" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="60" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="894" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="96" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="78" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="78" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="50" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1044"><net_src comp="98" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1049"><net_src comp="1021" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1045" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1038" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1031" pin="3"/><net_sink comp="1050" pin=2"/></net>

<net id="1061"><net_src comp="1058" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="1065"><net_src comp="1062" pin="1"/><net_sink comp="406" pin=5"/></net>

<net id="1070"><net_src comp="96" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="78" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="78" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1088"><net_src comp="50" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1089"><net_src comp="98" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1094"><net_src comp="1066" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1083" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="1076" pin="3"/><net_sink comp="1095" pin=2"/></net>

<net id="1106"><net_src comp="1103" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="1110"><net_src comp="1107" pin="1"/><net_sink comp="406" pin=5"/></net>

<net id="1115"><net_src comp="466" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="458" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="466" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="458" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1131" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1138"><net_src comp="1135" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1142"><net_src comp="1139" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1146"><net_src comp="1143" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1150"><net_src comp="122" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1153"><net_src comp="1147" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1157"><net_src comp="126" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1160"><net_src comp="1154" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1164"><net_src comp="130" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1168"><net_src comp="1161" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1172"><net_src comp="134" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1175"><net_src comp="1169" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1176"><net_src comp="1169" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1180"><net_src comp="138" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1184"><net_src comp="1177" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1188"><net_src comp="142" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1192"><net_src comp="1185" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1196"><net_src comp="146" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1199"><net_src comp="1193" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1203"><net_src comp="150" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="406" pin=10"/></net>

<net id="1208"><net_src comp="156" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="406" pin=8"/></net>

<net id="1213"><net_src comp="162" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="406" pin=7"/></net>

<net id="1218"><net_src comp="168" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="406" pin=6"/></net>

<net id="1223"><net_src comp="180" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1229"><net_src comp="186" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1235"><net_src comp="192" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1241"><net_src comp="494" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1246"><net_src comp="536" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="450" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1255"><net_src comp="454" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1260"><net_src comp="462" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1265"><net_src comp="575" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="430" pin=6"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1271"><net_src comp="581" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="430" pin=7"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1277"><net_src comp="587" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="430" pin=8"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="1283"><net_src comp="593" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="430" pin=9"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="1289"><net_src comp="599" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="430" pin=10"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="406" pin=5"/></net>

<net id="1295"><net_src comp="470" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1300"><net_src comp="474" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1305"><net_src comp="478" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="1310"><net_src comp="482" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="430" pin=5"/></net>

<net id="1315"><net_src comp="470" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="430" pin=6"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1321"><net_src comp="474" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="430" pin=7"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="406" pin=7"/></net>

<net id="1327"><net_src comp="478" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="430" pin=8"/></net>

<net id="1332"><net_src comp="482" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="430" pin=10"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="406" pin=10"/></net>

<net id="1338"><net_src comp="623" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1343"><net_src comp="629" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1348"><net_src comp="470" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="430" pin=6"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="406" pin=6"/></net>

<net id="1354"><net_src comp="474" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="430" pin=7"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="406" pin=7"/></net>

<net id="1360"><net_src comp="478" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="430" pin=8"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1366"><net_src comp="482" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="430" pin=10"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="406" pin=10"/></net>

<net id="1372"><net_src comp="474" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="406" pin=7"/></net>

<net id="1377"><net_src comp="482" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="406" pin=10"/></net>

<net id="1382"><net_src comp="672" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1387"><net_src comp="678" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1392"><net_src comp="682" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="406" pin=6"/></net>

<net id="1397"><net_src comp="688" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="406" pin=8"/></net>

<net id="1402"><net_src comp="450" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1407"><net_src comp="454" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1412"><net_src comp="458" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="1417"><net_src comp="462" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="1422"><net_src comp="466" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="406" pin=5"/></net>

<net id="1427"><net_src comp="721" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="406" pin=8"/></net>

<net id="1432"><net_src comp="450" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1437"><net_src comp="454" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1442"><net_src comp="458" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="406" pin=3"/></net>

<net id="1447"><net_src comp="462" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="1452"><net_src comp="466" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="406" pin=5"/></net>

<net id="1457"><net_src comp="759" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="406" pin=7"/></net>

<net id="1464"><net_src comp="839" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1467"><net_src comp="1461" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1471"><net_src comp="861" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="406" pin=10"/></net>

<net id="1476"><net_src comp="875" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="406" pin=6"/></net>

<net id="1481"><net_src comp="899" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="406" pin=7"/></net>

<net id="1488"><net_src comp="979" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1491"><net_src comp="1485" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1495"><net_src comp="1001" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="406" pin=10"/></net>

<net id="1500"><net_src comp="1015" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="406" pin=6"/></net>

<net id="1505"><net_src comp="1050" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="406" pin=8"/></net>

<net id="1510"><net_src comp="1095" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="406" pin=8"/></net>

<net id="1515"><net_src comp="450" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1520"><net_src comp="454" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1525"><net_src comp="462" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1530"><net_src comp="450" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1535"><net_src comp="454" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1540"><net_src comp="462" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="347" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imagSum_mantissa_write_assign_out | {56 }
	Port: imagSum_exponent_write_assign_out | {56 }
	Port: imagSum_regime_write_assign_out | {56 }
	Port: imagSum_isZero_write_assign_out | {56 }
	Port: imagSum_sign_write_assign_out | {56 }
	Port: realSum_mantissa_write_assign_out | {56 }
	Port: realSum_exponent_write_assign_out | {56 }
	Port: realSum_regime_write_assign_out | {56 }
	Port: realSum_isZero_write_assign_out | {56 }
	Port: realSum_sign_write_assign_out | {56 }
 - Input state : 
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : empty_5 | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : empty | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : add_i321_i | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : conv3_i_i351_i | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : deltaTheta_sign | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : deltaTheta_isZero | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : deltaTheta_regime | {1 }
	Port: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 : deltaTheta_mantissa | {1 }
  - Chain level:
	State 1
		store_ln1345 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln1232 : 1
		store_ln1232 : 1
		n_1 : 1
		icmp_ln1345 : 2
		add_ln1345 : 2
		store_ln1345 : 3
	State 2
		call_ret2 : 1
		call_ret1_i : 1
		call_ret5 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		newret11 : 1
		newret12 : 1
		newret13 : 1
		newret14 : 1
		newret : 1
		store_ln1232 : 2
		store_ln1232 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		x_sign_1 : 1
		x_isZero_4 : 1
		x_regime_4 : 1
		x_exponent_2 : 1
		x_mantissa_4 : 1
		call_ret2_i : 2
		newret2_i : 3
		newret4_i : 3
		newret6_i : 3
		newret8_i : 3
	State 28
		in_sign : 1
		in_isZero : 1
		in_regime : 1
		in_mantissa : 1
		sext_ln629 : 2
		add_ln629 : 3
		tmp_i : 4
		icmp_ln631 : 5
		result_regime_19 : 4
	State 29
		in_sign_1 : 1
		in_isZero_1 : 1
		in_regime_1 : 1
		in_mantissa_1 : 1
	State 30
		in_sign_2 : 1
		in_isZero_2 : 1
		in_regime_2 : 1
		in_mantissa_2 : 1
		sext_ln629_3 : 2
		add_ln629_2 : 3
		tmp_5_i : 4
		icmp_ln631_3 : 5
		result_regime_25 : 4
		y_sign_3 : 2
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		result_sign : 1
		result_isZero : 1
		result_regime : 1
		result_exponent : 1
		result_mantissa : 1
	State 37
		add_ln629_1 : 1
		tmp_i_77 : 2
		icmp_ln631_2 : 3
		result_regime_22 : 2
		result_regime_23 : 4
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		x_sign_2 : 1
		x_isZero_5 : 1
		x_regime_5 : 1
		x_exponent_3 : 1
		x_mantissa_5 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		realPart_sign : 1
		realPart_isZero : 1
		realPart_regime : 1
		realPart_exponent : 1
		realPart_mantissa : 1
		zext_ln748 : 2
		sign : 2
		isZero : 2
		sext_ln756 : 2
		zext_ln756 : 2
		add_ln757 : 3
		sf_r : 4
		trunc_ln734 : 5
		tmp : 5
		icmp_ln771 : 6
		mant : 3
		ovf : 4
		sf_r_14 : 6
		mantissa : 4
		mantissa_25 : 4
		sf_r_19 : 7
		mantissa_13 : 5
		regime_13 : 8
		select_ln820_12 : 2
		or_ln820_7 : 7
		mantissa_26 : 7
		xor_ln820 : 2
		sign_3 : 2
	State 54
		imagPart_sign : 1
		imagPart_isZero : 1
		imagPart_regime : 1
		imagPart_exponent : 1
		imagPart_mantissa : 1
		zext_ln748_4 : 2
		sign_4 : 2
		isZero_1 : 2
		sext_ln756_1 : 2
		zext_ln756_1 : 2
		add_ln757_4 : 3
		sf_r_16 : 4
		trunc_ln734_2 : 5
		tmp_s : 5
		icmp_ln771_1 : 6
		mant_3 : 3
		ovf_3 : 4
		sf_r_17 : 6
		mantissa_27 : 4
		mantissa_28 : 4
		sf_r_20 : 7
		mantissa_18 : 5
		regime_16 : 8
		select_ln820_16 : 2
		or_ln820_8 : 7
		mantissa_29 : 7
		xor_ln820_1 : 2
		sign_5 : 2
	State 55
		select_ln804_1 : 1
		or_ln820_2 : 1
		regime_22 : 2
	State 56
		select_ln804 : 1
		or_ln820 : 1
		regime_20 : 2
		call_ret4 : 1
		write_ln0 : 1
		write_ln1355 : 1
		write_ln0 : 1
		write_ln1355 : 1
		write_ln1355 : 1
		write_ln0 : 1
		write_ln1354 : 1
		write_ln0 : 1
		write_ln1354 : 1
		write_ln1354 : 1
	State 57
		call_ret3 : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		newret6 : 1
		newret7 : 1
		newret8 : 1
		newret9 : 1
		newret10 : 1
		store_ln1355 : 2
		store_ln1355 : 2
	State 64
		newret1 : 1
		newret2 : 1
		newret3 : 1
		newret4 : 1
		newret5 : 1
		store_ln1354 : 2
		store_ln1354 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |          grp_positCos_fu_382         |    22   |  5.868  |   2328  |  10685  |
|   call   |          grp_pNAngle_fu_394          |    10   |  5.868  |   1157  |   5365  |
|          |          grp_positAdd_fu_406         |    0    |    0    |   266   |   1589  |
|          |          grp_positMul_fu_430         |    4    |    0    |    0    |   239   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |        result_regime_27_fu_633       |    0    |    0    |    0    |    6    |
|          |        result_regime_28_fu_688       |    0    |    0    |    0    |    6    |
|          |        result_regime_23_fu_721       |    0    |    0    |    0    |    6    |
|          |            sf_r_19_fu_823            |    0    |    0    |    0    |    6    |
|          |          mantissa_13_fu_831          |    0    |    0    |    0    |    29   |
|          |           regime_13_fu_839           |    0    |    0    |    0    |    6    |
|          |        select_ln820_12_fu_847        |    0    |    0    |    0    |    29   |
|          |          mantissa_26_fu_861          |    0    |    0    |    0    |    29   |
|          |            sf_r_20_fu_963            |    0    |    0    |    0    |    6    |
|  select  |          mantissa_18_fu_971          |    0    |    0    |    0    |    29   |
|          |           regime_16_fu_979           |    0    |    0    |    0    |    6    |
|          |        select_ln820_16_fu_987        |    0    |    0    |    0    |    29   |
|          |          mantissa_29_fu_1001         |    0    |    0    |    0    |    29   |
|          |        select_ln804_1_fu_1031        |    0    |    0    |    0    |    6    |
|          |        select_ln820_14_fu_1038       |    0    |    0    |    0    |    6    |
|          |           regime_22_fu_1050          |    0    |    0    |    0    |    6    |
|          |         select_ln804_fu_1076         |    0    |    0    |    0    |    6    |
|          |         select_ln820_fu_1083         |    0    |    0    |    0    |    6    |
|          |           regime_20_fu_1095          |    0    |    0    |    0    |    6    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           add_ln1345_fu_542          |    0    |    0    |    0    |    14   |
|          |           add_ln629_fu_609           |    0    |    0    |    0    |    13   |
|          |          add_ln629_2_fu_658          |    0    |    0    |    0    |    13   |
|          |          add_ln629_1_fu_697          |    0    |    0    |    0    |    13   |
|    add   |           add_ln757_fu_772           |    0    |    0    |    0    |    13   |
|          |              sf_r_fu_778             |    0    |    0    |    0    |    16   |
|          |            sf_r_14_fu_801            |    0    |    0    |    0    |    13   |
|          |          add_ln757_4_fu_912          |    0    |    0    |    0    |    16   |
|          |            sf_r_16_fu_917            |    0    |    0    |    0    |    16   |
|          |            sf_r_17_fu_941            |    0    |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |          icmp_ln1345_fu_536          |    0    |    0    |    0    |    14   |
|          |           icmp_ln631_fu_623          |    0    |    0    |    0    |    9    |
|          |          icmp_ln631_3_fu_672         |    0    |    0    |    0    |    9    |
|          |          icmp_ln631_2_fu_711         |    0    |    0    |    0    |    9    |
|   icmp   |           icmp_ln771_fu_795          |    0    |    0    |    0    |    9    |
|          |          icmp_ln771_1_fu_935         |    0    |    0    |    0    |    9    |
|          |         icmp_ln803_1_fu_1021         |    0    |    0    |    0    |    13   |
|          |         icmp_ln804_1_fu_1026         |    0    |    0    |    0    |    13   |
|          |          icmp_ln803_fu_1066          |    0    |    0    |    0    |    13   |
|          |          icmp_ln804_fu_1071          |    0    |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    mul   |              grp_fu_446              |    4    |    0    |    0    |    24   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            y_sign_1_fu_640           |    0    |    0    |    0    |    2    |
|          |            y_sign_3_fu_682           |    0    |    0    |    0    |    2    |
|    xor   |              sign_fu_754             |    0    |    0    |    0    |    2    |
|          |           xor_ln820_fu_869           |    0    |    0    |    0    |    2    |
|          |             sign_4_fu_894            |    0    |    0    |    0    |    2    |
|          |          xor_ln820_1_fu_1009         |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             isZero_fu_759            |    0    |    0    |    0    |    2    |
|          |           or_ln820_7_fu_855          |    0    |    0    |    0    |    2    |
|    or    |            isZero_1_fu_899           |    0    |    0    |    0    |    2    |
|          |           or_ln820_8_fu_995          |    0    |    0    |    0    |    2    |
|          |          or_ln820_2_fu_1045          |    0    |    0    |    0    |    2    |
|          |           or_ln820_fu_1090           |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|    and   |             sign_3_fu_875            |    0    |    0    |    0    |    2    |
|          |            sign_5_fu_1015            |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          | deltaTheta_mantissa_read_read_fu_150 |    0    |    0    |    0    |    0    |
|          |  deltaTheta_regime_read_read_fu_156  |    0    |    0    |    0    |    0    |
|          |  deltaTheta_isZero_read_read_fu_162  |    0    |    0    |    0    |    0    |
|   read   |   deltaTheta_sign_read_read_fu_168   |    0    |    0    |    0    |    0    |
|          |    conv3_i_i351_i_read_read_fu_174   |    0    |    0    |    0    |    0    |
|          |      add_i321_i_read_read_fu_180     |    0    |    0    |    0    |    0    |
|          |          tmp_55_read_fu_186          |    0    |    0    |    0    |    0    |
|          |          tmp_56_read_fu_192          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |        write_ln0_write_fu_198        |    0    |    0    |    0    |    0    |
|          |       write_ln1355_write_fu_205      |    0    |    0    |    0    |    0    |
|          |        write_ln0_write_fu_212        |    0    |    0    |    0    |    0    |
|          |       write_ln1355_write_fu_219      |    0    |    0    |    0    |    0    |
|   write  |       write_ln1355_write_fu_226      |    0    |    0    |    0    |    0    |
|          |        write_ln0_write_fu_233        |    0    |    0    |    0    |    0    |
|          |       write_ln1354_write_fu_240      |    0    |    0    |    0    |    0    |
|          |        write_ln0_write_fu_247        |    0    |    0    |    0    |    0    |
|          |       write_ln1354_write_fu_254      |    0    |    0    |    0    |    0    |
|          |       write_ln1354_write_fu_261      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_450              |    0    |    0    |    0    |    0    |
|          |              grp_fu_454              |    0    |    0    |    0    |    0    |
|          |              grp_fu_458              |    0    |    0    |    0    |    0    |
|          |              grp_fu_462              |    0    |    0    |    0    |    0    |
|          |              grp_fu_466              |    0    |    0    |    0    |    0    |
|          |              grp_fu_470              |    0    |    0    |    0    |    0    |
|          |              grp_fu_474              |    0    |    0    |    0    |    0    |
|          |              grp_fu_478              |    0    |    0    |    0    |    0    |
|          |              grp_fu_482              |    0    |    0    |    0    |    0    |
|          |            x_sign_1_fu_575           |    0    |    0    |    0    |    0    |
|          |           x_isZero_4_fu_581          |    0    |    0    |    0    |    0    |
|extractvalue|           x_regime_4_fu_587          |    0    |    0    |    0    |    0    |
|          |          x_exponent_2_fu_593         |    0    |    0    |    0    |    0    |
|          |          x_mantissa_4_fu_599         |    0    |    0    |    0    |    0    |
|          |           in_sign_2_fu_646           |    0    |    0    |    0    |    0    |
|          |          in_regime_2_fu_650          |    0    |    0    |    0    |    0    |
|          |         realPart_sign_fu_729         |    0    |    0    |    0    |    0    |
|          |        realPart_isZero_fu_733        |    0    |    0    |    0    |    0    |
|          |        realPart_regime_fu_737        |    0    |    0    |    0    |    0    |
|          |       realPart_exponent_fu_741       |    0    |    0    |    0    |    0    |
|          |       realPart_mantissa_fu_745       |    0    |    0    |    0    |    0    |
|          |         imagPart_sign_fu_881         |    0    |    0    |    0    |    0    |
|          |        imagPart_isZero_fu_885        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
| bitselect|              grp_fu_486              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |      conv3_i_i351_i_cast_fu_494      |    0    |    0    |    0    |    0    |
|          |           zext_ln748_fu_749          |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln756_fu_768          |    0    |    0    |    0    |    0    |
|          |          zext_ln748_4_fu_889         |    0    |    0    |    0    |    0    |
|          |          zext_ln756_1_fu_908         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           sext_ln629_fu_605          |    0    |    0    |    0    |    0    |
|          |          sext_ln629_3_fu_654         |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln629_2_fu_694         |    0    |    0    |    0    |    0    |
|          |           sext_ln756_fu_764          |    0    |    0    |    0    |    0    |
|          |          sext_ln756_1_fu_904         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             tmp_i_fu_615             |    0    |    0    |    0    |    0    |
|          |            tmp_5_i_fu_664            |    0    |    0    |    0    |    0    |
|          |            tmp_i_77_fu_703           |    0    |    0    |    0    |    0    |
|          |              tmp_fu_787              |    0    |    0    |    0    |    0    |
|partselect|            mantissa_fu_807           |    0    |    0    |    0    |    0    |
|          |          mantissa_25_fu_815          |    0    |    0    |    0    |    0    |
|          |             tmp_s_fu_927             |    0    |    0    |    0    |    0    |
|          |          mantissa_27_fu_947          |    0    |    0    |    0    |    0    |
|          |          mantissa_28_fu_955          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |        result_regime_19_fu_629       |    0    |    0    |    0    |    0    |
|          |        result_regime_25_fu_678       |    0    |    0    |    0    |    0    |
|   trunc  |        result_regime_22_fu_717       |    0    |    0    |    0    |    0    |
|          |          trunc_ln734_fu_783          |    0    |    0    |    0    |    0    |
|          |         trunc_ln734_2_fu_923         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    40   |  11.736 |   3751  |  18433  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|       add_i321_i_read_reg_1220       |    7   |
|        angle_exponent_reg_268        |    1   |
|         angle_isZero_reg_280         |    1   |
|          angle_sign_reg_292          |    1   |
|     conv3_i_i351_i_cast_reg_1238     |   60   |
|    deltaTheta_isZero_read_reg_1210   |    1   |
|   deltaTheta_mantissa_read_reg_1200  |   30   |
|    deltaTheta_regime_read_reg_1205   |    6   |
|     deltaTheta_sign_read_reg_1215    |    1   |
|         icmp_ln1345_reg_1243         |    1   |
|         icmp_ln631_3_reg_1379        |    1   |
|          icmp_ln631_reg_1335         |    1   |
| imagSum_exponent_write_assign_reg_304|    1   |
|  imagSum_isZero_write_assign_reg_317 |    1   |
|imagSum_mantissa_write_assign_reg_1185|   30   |
| imagSum_regime_write_assign_reg_1177 |    6   |
|   imagSum_sign_write_assign_reg_330  |    1   |
|         in_isZero_1_reg_1351         |    1   |
|         in_isZero_2_reg_1369         |    1   |
|          in_isZero_reg_1318          |    1   |
|        in_mantissa_1_reg_1363        |   30   |
|        in_mantissa_2_reg_1374        |   30   |
|         in_mantissa_reg_1329         |   30   |
|         in_regime_1_reg_1357         |    6   |
|          in_regime_reg_1324          |    6   |
|          in_sign_1_reg_1345          |    1   |
|           in_sign_reg_1312           |    1   |
|           isZero_1_reg_1478          |    1   |
|            isZero_reg_1454           |    1   |
|         mantissa_26_reg_1468         |   30   |
|         mantissa_29_reg_1492         |   30   |
|              n_reg_1193              |    7   |
|           newret11_reg_1247          |    1   |
|           newret12_reg_1252          |    1   |
|           newret14_reg_1257          |    1   |
|           newret1_reg_1527           |    1   |
|          newret2_i_reg_1292          |    1   |
|           newret2_reg_1532           |    1   |
|          newret4_i_reg_1297          |    1   |
|           newret4_reg_1537           |    1   |
|          newret6_i_reg_1302          |    6   |
|           newret6_reg_1512           |    1   |
|           newret7_reg_1517           |    1   |
|          newret8_i_reg_1307          |   30   |
|           newret9_reg_1522           |    1   |
| realSum_exponent_write_assign_reg_343|    1   |
|  realSum_isZero_write_assign_reg_356 |    1   |
|realSum_mantissa_write_assign_reg_1169|   30   |
| realSum_regime_write_assign_reg_1161 |    6   |
|   realSum_sign_write_assign_reg_369  |    1   |
|          regime_13_reg_1461          |    6   |
|          regime_16_reg_1485          |    6   |
|          regime_20_reg_1507          |    6   |
|          regime_22_reg_1502          |    6   |
|       result_exponent_reg_1414       |    1   |
|        result_isZero_reg_1404        |    1   |
|       result_mantissa_reg_1419       |   30   |
|       result_regime_19_reg_1340      |    6   |
|       result_regime_23_reg_1424      |    6   |
|       result_regime_25_reg_1384      |    6   |
|       result_regime_28_reg_1394      |    6   |
|        result_regime_reg_1409        |    6   |
|         result_sign_reg_1399         |    1   |
|            sign_3_reg_1473           |    1   |
|            sign_5_reg_1497           |    1   |
|            tmp_55_reg_1226           |    1   |
|            tmp_56_reg_1232           |    1   |
|         x_exponent_2_reg_1280        |    1   |
|         x_exponent_3_reg_1444        |    1   |
|          x_isZero_4_reg_1268         |    1   |
|          x_isZero_5_reg_1434         |    1   |
|         x_mantissa_4_reg_1286        |   30   |
|         x_mantissa_5_reg_1449        |   30   |
|          x_mantissa_reg_1154         |   30   |
|          x_regime_4_reg_1274         |    6   |
|          x_regime_5_reg_1439         |    6   |
|           x_regime_reg_1147          |    6   |
|           x_sign_1_reg_1262          |    1   |
|           x_sign_2_reg_1429          |    1   |
|           y_sign_3_reg_1389          |    1   |
+--------------------------------------+--------+
|                 Total                |   618  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|         angle_exponent_reg_268        |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|          angle_isZero_reg_280         |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|           angle_sign_reg_292          |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| imagSum_exponent_write_assign_reg_304 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|  imagSum_isZero_write_assign_reg_317  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|   imagSum_sign_write_assign_reg_330   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| realSum_exponent_write_assign_reg_343 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|  realSum_isZero_write_assign_reg_356  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|   realSum_sign_write_assign_reg_369   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|          grp_positAdd_fu_406          |  p1  |   6  |   1  |    6   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p2  |   6  |   1  |    6   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p3  |   6  |   6  |   36   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p4  |   6  |   1  |    6   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p5  |   6  |  30  |   180  ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p6  |   6  |   1  |    6   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p7  |   6  |   1  |    6   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p8  |   6  |   6  |   36   ||    0    ||    31   |
|          grp_positAdd_fu_406          |  p10 |   6  |  30  |   180  ||    0    ||    31   |
|          grp_positMul_fu_430          |  p1  |   2  |   1  |    2   ||    0    ||    9    |
|          grp_positMul_fu_430          |  p2  |   2  |   1  |    2   ||    0    ||    9    |
|          grp_positMul_fu_430          |  p3  |   2  |   6  |   12   ||    0    ||    9    |
|          grp_positMul_fu_430          |  p4  |   2  |   1  |    2   ||    0    ||    9    |
|          grp_positMul_fu_430          |  p5  |   2  |  30  |   60   ||    0    ||    9    |
|          grp_positMul_fu_430          |  p6  |   4  |   1  |    4   ||    0    ||    20   |
|          grp_positMul_fu_430          |  p7  |   4  |   1  |    4   ||    0    ||    20   |
|          grp_positMul_fu_430          |  p8  |   4  |   6  |   24   ||    0    ||    20   |
|          grp_positMul_fu_430          |  p9  |   3  |   1  |    3   ||    0    ||    14   |
|          grp_positMul_fu_430          |  p10 |   4  |  30  |   120  ||    0    ||    20   |
|               grp_fu_446              |  p0  |   2  |  30  |   60   ||    0    ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                 |      |      |      |   773  ||  16.791 ||    0    ||   508   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |   11   |  3751  |  18433 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    0   |   508  |
|  Register |    -   |    -   |   618  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   28   |  4369  |  18941 |
+-----------+--------+--------+--------+--------+
