-- Project:   Bootloadable
-- Generated: 03/29/2016 02:38:47
-- PSoC Creator  3.3

ENTITY Bootloadable IS
    PORT(
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic;
        Esp_Rx(0)_PAD : IN std_ulogic;
        Esp_Tx(0)_PAD : OUT std_ulogic;
        Debug_Rx(0)_PAD : IN std_ulogic;
        Debug_Tx(0)_PAD : OUT std_ulogic;
        Esp_Rst(0)_PAD : OUT std_ulogic;
        Slp_1(0)_PAD : OUT std_ulogic;
        Stp_1(0)_PAD : OUT std_ulogic;
        Dir_1(0)_PAD : OUT std_ulogic;
        Slp_2(0)_PAD : OUT std_ulogic;
        Stp_2(0)_PAD : OUT std_ulogic;
        Dir_2(0)_PAD : OUT std_ulogic;
        Lim_1(0)_PAD : IN std_ulogic;
        Lim_2(0)_PAD : IN std_ulogic;
        En_A(0)_PAD : IN std_ulogic;
        En_Sw(0)_PAD : IN std_ulogic;
        Em(0)_PAD : OUT std_ulogic;
        En_B(0)_PAD : IN std_ulogic;
        Row(0)_PAD : OUT std_ulogic;
        Row(1)_PAD : OUT std_ulogic;
        Row(2)_PAD : OUT std_ulogic;
        Row(3)_PAD : OUT std_ulogic;
        Row(4)_PAD : OUT std_ulogic;
        Row(5)_PAD : OUT std_ulogic;
        Row(6)_PAD : OUT std_ulogic;
        Row(7)_PAD : OUT std_ulogic;
        Col_0(0)_PAD : IN std_ulogic;
        Col_1(0)_PAD : IN std_ulogic;
        Col_2(0)_PAD : IN std_ulogic;
        Col_3(0)_PAD : IN std_ulogic;
        Col_4(0)_PAD : IN std_ulogic;
        Col_5(0)_PAD : IN std_ulogic;
        Col_6(0)_PAD : IN std_ulogic;
        Col_7(0)_PAD : IN std_ulogic;
        Col_8(0)_PAD : IN std_ulogic;
        Col_9(0)_PAD : IN std_ulogic;
        Col_10(0)_PAD : IN std_ulogic;
        Col_11(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Bootloadable;

ARCHITECTURE __DEFAULT__ OF Bootloadable IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Col_0(0)__PA : bit;
    SIGNAL Col_1(0)__PA : bit;
    SIGNAL Col_10(0)__PA : bit;
    SIGNAL Col_11(0)__PA : bit;
    SIGNAL Col_2(0)__PA : bit;
    SIGNAL Col_3(0)__PA : bit;
    SIGNAL Col_4(0)__PA : bit;
    SIGNAL Col_5(0)__PA : bit;
    SIGNAL Col_6(0)__PA : bit;
    SIGNAL Col_7(0)__PA : bit;
    SIGNAL Col_8(0)__PA : bit;
    SIGNAL Col_9(0)__PA : bit;
    SIGNAL Debug_Rx(0)__PA : bit;
    SIGNAL Debug_Tx(0)__PA : bit;
    SIGNAL Dir_1(0)__PA : bit;
    SIGNAL Dir_2(0)__PA : bit;
    SIGNAL Em(0)__PA : bit;
    SIGNAL En_A(0)__PA : bit;
    SIGNAL En_B(0)__PA : bit;
    SIGNAL En_Sw(0)__PA : bit;
    SIGNAL Esp_Rst(0)__PA : bit;
    SIGNAL Esp_Rx(0)__PA : bit;
    SIGNAL Esp_Tx(0)__PA : bit;
    SIGNAL Lim_1(0)__PA : bit;
    SIGNAL Lim_2(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(1,3,A)2";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(1,3,A)0";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL Net_108 : bit;
    SIGNAL Net_109 : bit;
    SIGNAL Net_12 : bit;
    ATTRIBUTE placement_force OF Net_12 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_17 : bit;
    SIGNAL Net_17_SYNCOUT : bit;
    SIGNAL Net_25 : bit;
    ATTRIBUTE placement_force OF Net_25 : SIGNAL IS "U(0,2,A)1";
    SIGNAL Net_30 : bit;
    SIGNAL Net_30_SYNCOUT : bit;
    SIGNAL Net_75 : bit;
    SIGNAL Net_76 : bit;
    SIGNAL Row(0)__PA : bit;
    SIGNAL Row(1)__PA : bit;
    SIGNAL Row(2)__PA : bit;
    SIGNAL Row(3)__PA : bit;
    SIGNAL Row(4)__PA : bit;
    SIGNAL Row(5)__PA : bit;
    SIGNAL Row(6)__PA : bit;
    SIGNAL Row(7)__PA : bit;
    SIGNAL Slp_1(0)__PA : bit;
    SIGNAL Slp_2(0)__PA : bit;
    SIGNAL Stp_1(0)__PA : bit;
    SIGNAL Stp_2(0)__PA : bit;
    SIGNAL \Debug_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:counter_load_not\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Debug_UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:pollcount_0\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \Debug_UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:pollcount_1\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \Debug_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \Debug_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_0\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_1\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_2\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_3\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_4\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_5\ : bit;
    SIGNAL \Debug_UART:BUART:rx_count_6\ : bit;
    SIGNAL \Debug_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \Debug_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \Debug_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Debug_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_last\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \Debug_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \Debug_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_postpoll\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \Debug_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \Debug_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_state_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \Debug_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_state_3\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \Debug_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \Debug_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_status_3\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \Debug_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_status_4\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \Debug_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:rx_status_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \Debug_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_bitclk\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Debug_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Debug_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \Debug_UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \Debug_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Debug_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Debug_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \Debug_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_state_0\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Debug_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_state_1\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Debug_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_state_2\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \Debug_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_status_0\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \Debug_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:tx_status_2\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \Debug_UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Debug_UART:BUART:txn\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \Debug_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Debug_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Debug_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \Debug_UART:Net_9_local\ : bit;
    SIGNAL \Esp_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:counter_load_not\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \Esp_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \Esp_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \Esp_UART:BUART:rx_count_0\ : bit;
    SIGNAL \Esp_UART:BUART:rx_count_1\ : bit;
    SIGNAL \Esp_UART:BUART:rx_count_2\ : bit;
    SIGNAL \Esp_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \Esp_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \Esp_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Esp_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_last\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \Esp_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \Esp_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_postpoll\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \Esp_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_state_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \Esp_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Esp_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_state_3\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \Esp_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \Esp_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_status_3\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \Esp_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_status_4\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \Esp_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:rx_status_5\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \Esp_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_bitclk\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \Esp_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Esp_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \Esp_UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \Esp_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Esp_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Esp_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \Esp_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_state_0\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \Esp_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_state_1\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \Esp_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_state_2\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \Esp_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_status_0\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \Esp_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:tx_status_2\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Esp_UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Esp_UART:BUART:txn\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \Esp_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Esp_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Esp_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \Esp_UART:Net_9_local\ : bit;
    SIGNAL \\\LCD:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(6)\\__PA\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF \LCD:LCDPort(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(1)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(2)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(3)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(4)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(5)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(6)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Esp_Rx(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Esp_Rx(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Esp_Tx(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Esp_Tx(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Debug_Rx(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Debug_Rx(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Debug_Tx(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Debug_Tx(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Esp_Rst(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Esp_Rst(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Slp_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Slp_1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF Stp_1(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Stp_1(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF Dir_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Dir_1(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF Slp_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Slp_2(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF Stp_2(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Stp_2(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF Dir_2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Dir_2(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF Lim_1(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Lim_1(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF Lim_2(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Lim_2(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF En_A(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF En_A(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF En_Sw(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF En_Sw(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Em(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Em(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF En_B(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF En_B(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Row(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Row(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Row(1) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Row(1) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Row(2) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Row(2) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Row(3) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Row(3) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Row(4) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Row(4) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Row(5) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Row(5) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Row(6) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Row(6) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Row(7) : LABEL IS "iocell32";
    ATTRIBUTE Location OF Row(7) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Col_0(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF Col_0(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Col_1(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF Col_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Col_2(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF Col_2(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Col_3(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF Col_3(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Col_4(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF Col_4(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Col_5(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF Col_5(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Col_6(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF Col_6(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Col_7(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF Col_7(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Col_8(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF Col_8(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Col_9(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF Col_9(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF Col_10(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF Col_10(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Col_11(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF Col_11(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Net_12 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_12 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Esp_UART:BUART:counter_load_not\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF Debug_Rx(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_counter_load\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_postpoll\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_status_4\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_status_5\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_25 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:counter_load_not\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Debug_UART:BUART:counter_load_not\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF Esp_Rx(0)_SYNC : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_counter_load\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_postpoll\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_postpoll\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_status_4\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_status_5\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \Esp_UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \Esp_UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Esp_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Esp_UART:BUART:sTX:TxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Esp_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \Esp_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Esp_UART:BUART:sRX:RxSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \Debug_UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \Debug_UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Debug_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Debug_UART:BUART:sTX:TxSts\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Debug_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \Debug_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Debug_UART:BUART:sRX:RxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:txn\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Esp_UART:BUART:txn\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_state_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_state_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_state_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_bitclk\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_bitclk\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Esp_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_state_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_state_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_load_fifo\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_state_3\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_state_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_state_2\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_status_3\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_status_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Esp_UART:BUART:rx_last\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Esp_UART:BUART:rx_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:txn\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Debug_UART:BUART:txn\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_state_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_state_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_state_2\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_bitclk\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_bitclk\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Debug_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_state_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_state_3\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_state_2\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:pollcount_1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Debug_UART:BUART:pollcount_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:pollcount_0\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Debug_UART:BUART:pollcount_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_status_3\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Debug_UART:BUART:rx_last\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Debug_UART:BUART:rx_last\ : LABEL IS "U(0,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \Esp_UART:Net_9\,
            dclk_0 => \Esp_UART:Net_9_local\,
            dclk_glb_1 => \Debug_UART:Net_9\,
            dclk_1 => \Debug_UART:Net_9_local\);

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "aa991659-e288-4c5e-84c2-3108da0c874f/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Esp_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Esp_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Esp_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Esp_Rx(0)__PA,
            oe => open,
            fb => Net_17,
            pad_in => Esp_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Esp_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Esp_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Esp_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Esp_Tx(0)__PA,
            oe => open,
            pin_input => Net_12,
            pad_out => Esp_Tx(0)_PAD,
            pad_in => Esp_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Debug_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ef495f86-1329-4827-b604-c60fc1fcc8ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Debug_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Debug_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Debug_Rx(0)__PA,
            oe => open,
            fb => Net_30,
            pad_in => Debug_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Debug_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f874da6b-6766-4067-ad17-2f116a62959a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Debug_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Debug_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Debug_Tx(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => Debug_Tx(0)_PAD,
            pad_in => Debug_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Esp_Rst:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "27a8ab12-f30c-4615-bec8-9bb45916502f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Esp_Rst(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Esp_Rst",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Esp_Rst(0)__PA,
            oe => open,
            pad_in => Esp_Rst(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Slp_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "89ed833c-4d6d-42d2-84c2-0480c873b359",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Slp_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Slp_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Slp_1(0)__PA,
            oe => open,
            pad_in => Slp_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Stp_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "26c1636d-2ffa-4449-86c1-77e123956d51",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Stp_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Stp_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Stp_1(0)__PA,
            oe => open,
            pad_in => Stp_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dir_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "868851a5-8e3a-4e5a-9fb5-57b11ed8ed2b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dir_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dir_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Dir_1(0)__PA,
            oe => open,
            pad_in => Dir_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Slp_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "008e3425-9afe-473e-b228-326be6857bec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Slp_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Slp_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Slp_2(0)__PA,
            oe => open,
            pad_in => Slp_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Stp_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2408c3c5-bde2-432b-8f4c-1b4c3dd373c3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Stp_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Stp_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Stp_2(0)__PA,
            oe => open,
            pad_in => Stp_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dir_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "98f90f5d-5c23-4f3d-90c0-4137fe3b7f63",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dir_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dir_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Dir_2(0)__PA,
            oe => open,
            pad_in => Dir_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Lim_1:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "7bf878fc-5cef-443c-aef8-301124eaaeb1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Lim_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Lim_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Lim_1(0)__PA,
            oe => open,
            pad_in => Lim_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Lim_2:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "d673371e-4439-4e60-bf96-3ee9b0f5203d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Lim_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Lim_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Lim_2(0)__PA,
            oe => open,
            pad_in => Lim_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    En_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f96ece2f-2b51-4bd1-8433-bcc96bc363df",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    En_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "En_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => En_A(0)__PA,
            oe => open,
            pad_in => En_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    En_Sw:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ca9bcfdf-59f1-4f3d-bf62-b66012cb044b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    En_Sw(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "En_Sw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => En_Sw(0)__PA,
            oe => open,
            pad_in => En_Sw(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Em:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "68bc9296-1cb3-4b53-b322-846db9da7fcb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Em(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Em",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Em(0)__PA,
            oe => open,
            pad_in => Em(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    En_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ad54e2ad-71cf-4dea-a965-3b201876473f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    En_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "En_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => En_B(0)__PA,
            oe => open,
            pad_in => En_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110110",
            ibuf_enabled => "11111111",
            id => "ac72788f-1ec2-4112-a7af-017742b8acd1",
            init_dr_st => "00000000",
            input_buffer_sel => "0000000000000000",
            input_clk_en => 0,
            input_sync => "11111111",
            input_sync_mode => "00000000",
            intr_mode => "0000000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00000000",
            oe_reset => 0,
            oe_sync => "00000000",
            output_clk_en => 0,
            output_clock_mode => "00000000",
            output_conn => "00000000",
            output_mode => "00000000",
            output_reset => 0,
            output_sync => "00000000",
            ovt_hyst_trim => "00000000",
            ovt_needed => "00000000",
            ovt_slew_control => "0000000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,,",
            pin_mode => "OOOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "11111111",
            sio_ibuf => "00000000",
            sio_info => "0000000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "00000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00000000",
            vtrip => "1010101010101010",
            width => 8,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Row(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(0)__PA,
            oe => open,
            pad_in => Row(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(1)__PA,
            oe => open,
            pad_in => Row(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(2)__PA,
            oe => open,
            pad_in => Row(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(3)__PA,
            oe => open,
            pad_in => Row(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(4):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(4)__PA,
            oe => open,
            pad_in => Row(4)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(5):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(5)__PA,
            oe => open,
            pad_in => Row(5)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(6):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(6)__PA,
            oe => open,
            pad_in => Row(6)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Row(7):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Row",
            logicalport_pin_id => 7,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Row(7)__PA,
            oe => open,
            pad_in => Row(7)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_0:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_0(0)__PA,
            oe => open,
            pad_in => Col_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "90b22623-82d5-43f5-9674-7a576834e012",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_1(0)__PA,
            oe => open,
            pad_in => Col_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6cdb0c10-f8a9-4dbb-b04a-fb30757f1d16",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_2(0)__PA,
            oe => open,
            pad_in => Col_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "bea388ae-d575-4803-ab1e-ff44527c82a7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_3(0)__PA,
            oe => open,
            pad_in => Col_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d3f2aa21-62a5-488a-be1b-9d54c0904852",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_4(0)__PA,
            oe => open,
            pad_in => Col_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "bf981545-c25e-4385-a246-475505adb9a7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_5(0)__PA,
            oe => open,
            pad_in => Col_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_6:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1997a9b9-e351-4045-bc75-2345b1420725",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_6(0)__PA,
            oe => open,
            pad_in => Col_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_7:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f6b8865d-4247-44c7-b4ea-b9c3e65ac25c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_7(0)__PA,
            oe => open,
            pad_in => Col_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_8:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6230a6a1-dd03-4d0c-a29b-4e15554c047d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_8(0)__PA,
            oe => open,
            pad_in => Col_8(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_9:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1d6ad434-e083-47e4-8380-ac11d8034952",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_9(0)__PA,
            oe => open,
            pad_in => Col_9(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_10:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0c86e61c-8654-459b-8c98-c3b04a1cf4d2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_10(0)__PA,
            oe => open,
            pad_in => Col_10(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Col_11:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c5150fa0-4257-42b2-a787-2a371cde4419",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Col_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Col_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Col_11(0)__PA,
            oe => open,
            pad_in => Col_11(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_12:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_12,
            main_0 => \Esp_UART:BUART:txn\);

    \Esp_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:counter_load_not\,
            main_0 => \Esp_UART:BUART:tx_state_1\,
            main_1 => \Esp_UART:BUART:tx_state_0\,
            main_2 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Esp_UART:BUART:tx_state_2\);

    \Esp_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_status_0\,
            main_0 => \Esp_UART:BUART:tx_state_1\,
            main_1 => \Esp_UART:BUART:tx_state_0\,
            main_2 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Esp_UART:BUART:tx_fifo_empty\,
            main_4 => \Esp_UART:BUART:tx_state_2\);

    \Esp_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_status_2\,
            main_0 => \Esp_UART:BUART:tx_fifo_notfull\);

    Debug_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_30,
            out => Net_30_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Esp_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_counter_load\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_state_3\,
            main_3 => \Esp_UART:BUART:rx_state_2\);

    \Esp_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_postpoll\,
            main_0 => MODIN1_1,
            main_1 => MODIN1_0,
            main_2 => Net_17_SYNCOUT);

    \Esp_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_status_4\,
            main_0 => \Esp_UART:BUART:rx_load_fifo\,
            main_1 => \Esp_UART:BUART:rx_fifofull\);

    \Esp_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_status_5\,
            main_0 => \Esp_UART:BUART:rx_fifonotempty\,
            main_1 => \Esp_UART:BUART:rx_state_stop1_reg\);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            main_0 => \Debug_UART:BUART:txn\);

    \Debug_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:counter_load_not\,
            main_0 => \Debug_UART:BUART:tx_state_1\,
            main_1 => \Debug_UART:BUART:tx_state_0\,
            main_2 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Debug_UART:BUART:tx_state_2\);

    \Debug_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_status_0\,
            main_0 => \Debug_UART:BUART:tx_state_1\,
            main_1 => \Debug_UART:BUART:tx_state_0\,
            main_2 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Debug_UART:BUART:tx_fifo_empty\,
            main_4 => \Debug_UART:BUART:tx_state_2\);

    \Debug_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_status_2\,
            main_0 => \Debug_UART:BUART:tx_fifo_notfull\);

    Esp_Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_17,
            out => Net_17_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Debug_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_counter_load\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_state_3\,
            main_3 => \Debug_UART:BUART:rx_state_2\);

    \Debug_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_postpoll\,
            main_0 => \Debug_UART:BUART:pollcount_1\,
            main_1 => \Debug_UART:BUART:pollcount_0\,
            main_2 => Net_30_SYNCOUT);

    \Debug_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_status_4\,
            main_0 => \Debug_UART:BUART:rx_load_fifo\,
            main_1 => \Debug_UART:BUART:rx_fifofull\);

    \Debug_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_status_5\,
            main_0 => \Debug_UART:BUART:rx_fifonotempty\,
            main_1 => \Debug_UART:BUART:rx_state_stop1_reg\);

    \Esp_UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_108,
            clock => ClockBlock_BUS_CLK);

    \Esp_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_109,
            clock => ClockBlock_BUS_CLK);

    \Esp_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Esp_UART:Net_9\,
            cs_addr_2 => \Esp_UART:BUART:tx_state_1\,
            cs_addr_1 => \Esp_UART:BUART:tx_state_0\,
            cs_addr_0 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \Esp_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Esp_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Esp_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Esp_UART:Net_9\,
            cs_addr_0 => \Esp_UART:BUART:counter_load_not\,
            ce0_reg => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Esp_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Esp_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Esp_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Esp_UART:BUART:tx_fifo_notfull\,
            status_2 => \Esp_UART:BUART:tx_status_2\,
            status_1 => \Esp_UART:BUART:tx_fifo_empty\,
            status_0 => \Esp_UART:BUART:tx_status_0\,
            interrupt => Net_108);

    \Esp_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Esp_UART:Net_9\,
            cs_addr_2 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Esp_UART:BUART:rx_state_0\,
            cs_addr_0 => \Esp_UART:BUART:rx_bitclk_enable\,
            route_si => \Esp_UART:BUART:rx_postpoll\,
            f0_load => \Esp_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Esp_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Esp_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Esp_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Esp_UART:Net_9\,
            reset => open,
            load => \Esp_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \Esp_UART:BUART:rx_count_2\,
            count_1 => \Esp_UART:BUART:rx_count_1\,
            count_0 => \Esp_UART:BUART:rx_count_0\,
            tc => \Esp_UART:BUART:rx_count7_tc\);

    \Esp_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Esp_UART:Net_9\,
            status_6 => open,
            status_5 => \Esp_UART:BUART:rx_status_5\,
            status_4 => \Esp_UART:BUART:rx_status_4\,
            status_3 => \Esp_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_109);

    \Debug_UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_75,
            clock => ClockBlock_BUS_CLK);

    \Debug_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_76,
            clock => ClockBlock_BUS_CLK);

    \Debug_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Debug_UART:Net_9\,
            cs_addr_2 => \Debug_UART:BUART:tx_state_1\,
            cs_addr_1 => \Debug_UART:BUART:tx_state_0\,
            cs_addr_0 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \Debug_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Debug_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Debug_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Debug_UART:Net_9\,
            cs_addr_0 => \Debug_UART:BUART:counter_load_not\,
            ce0_reg => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Debug_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Debug_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Debug_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Debug_UART:BUART:tx_fifo_notfull\,
            status_2 => \Debug_UART:BUART:tx_status_2\,
            status_1 => \Debug_UART:BUART:tx_fifo_empty\,
            status_0 => \Debug_UART:BUART:tx_status_0\,
            interrupt => Net_75);

    \Debug_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Debug_UART:Net_9\,
            cs_addr_2 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Debug_UART:BUART:rx_state_0\,
            cs_addr_0 => \Debug_UART:BUART:rx_bitclk_enable\,
            route_si => \Debug_UART:BUART:rx_postpoll\,
            f0_load => \Debug_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Debug_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Debug_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Debug_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Debug_UART:Net_9\,
            reset => open,
            load => \Debug_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \Debug_UART:BUART:rx_count_6\,
            count_5 => \Debug_UART:BUART:rx_count_5\,
            count_4 => \Debug_UART:BUART:rx_count_4\,
            count_3 => \Debug_UART:BUART:rx_count_3\,
            count_2 => \Debug_UART:BUART:rx_count_2\,
            count_1 => \Debug_UART:BUART:rx_count_1\,
            count_0 => \Debug_UART:BUART:rx_count_0\,
            tc => \Debug_UART:BUART:rx_count7_tc\);

    \Debug_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Debug_UART:Net_9\,
            status_6 => open,
            status_5 => \Debug_UART:BUART:rx_status_5\,
            status_4 => \Debug_UART:BUART:rx_status_4\,
            status_3 => \Debug_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_76);

    \Esp_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:txn\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:txn\,
            main_1 => \Esp_UART:BUART:tx_state_1\,
            main_2 => \Esp_UART:BUART:tx_state_0\,
            main_3 => \Esp_UART:BUART:tx_shift_out\,
            main_4 => \Esp_UART:BUART:tx_state_2\,
            main_5 => \Esp_UART:BUART:tx_counter_dp\,
            main_6 => \Esp_UART:BUART:tx_bitclk\);

    \Esp_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_state_1\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_state_1\,
            main_1 => \Esp_UART:BUART:tx_state_0\,
            main_2 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Esp_UART:BUART:tx_state_2\,
            main_4 => \Esp_UART:BUART:tx_counter_dp\,
            main_5 => \Esp_UART:BUART:tx_bitclk\);

    \Esp_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_state_0\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_state_1\,
            main_1 => \Esp_UART:BUART:tx_state_0\,
            main_2 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Esp_UART:BUART:tx_fifo_empty\,
            main_4 => \Esp_UART:BUART:tx_state_2\,
            main_5 => \Esp_UART:BUART:tx_bitclk\);

    \Esp_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_state_2\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_state_1\,
            main_1 => \Esp_UART:BUART:tx_state_0\,
            main_2 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Esp_UART:BUART:tx_state_2\,
            main_4 => \Esp_UART:BUART:tx_counter_dp\,
            main_5 => \Esp_UART:BUART:tx_bitclk\);

    \Esp_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_bitclk\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_state_1\,
            main_1 => \Esp_UART:BUART:tx_state_0\,
            main_2 => \Esp_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Esp_UART:BUART:tx_state_2\);

    \Esp_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \Esp_UART:Net_9\);

    \Esp_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_state_0\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_bitclk_enable\,
            main_3 => \Esp_UART:BUART:rx_state_3\,
            main_4 => \Esp_UART:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4,
            main_10 => Net_17_SYNCOUT);

    \Esp_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_load_fifo\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_bitclk_enable\,
            main_3 => \Esp_UART:BUART:rx_state_3\,
            main_4 => \Esp_UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Esp_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_state_3\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_bitclk_enable\,
            main_3 => \Esp_UART:BUART:rx_state_3\,
            main_4 => \Esp_UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Esp_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_state_2\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_bitclk_enable\,
            main_3 => \Esp_UART:BUART:rx_state_3\,
            main_4 => \Esp_UART:BUART:rx_state_2\,
            main_5 => \Esp_UART:BUART:rx_last\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4,
            main_9 => Net_17_SYNCOUT);

    \Esp_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_bitclk_enable\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:rx_count_2\,
            main_1 => \Esp_UART:BUART:rx_count_1\,
            main_2 => \Esp_UART:BUART:rx_count_0\);

    \Esp_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_state_3\,
            main_3 => \Esp_UART:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:rx_count_2\,
            main_1 => \Esp_UART:BUART:rx_count_1\,
            main_2 => MODIN1_1,
            main_3 => MODIN1_0,
            main_4 => Net_17_SYNCOUT);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:rx_count_2\,
            main_1 => \Esp_UART:BUART:rx_count_1\,
            main_2 => MODIN1_0,
            main_3 => Net_17_SYNCOUT);

    \Esp_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_status_3\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => \Esp_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Esp_UART:BUART:rx_state_0\,
            main_2 => \Esp_UART:BUART:rx_bitclk_enable\,
            main_3 => \Esp_UART:BUART:rx_state_3\,
            main_4 => \Esp_UART:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => Net_17_SYNCOUT);

    \Esp_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Esp_UART:BUART:rx_last\,
            clock_0 => \Esp_UART:Net_9\,
            main_0 => Net_17_SYNCOUT);

    \Debug_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:txn\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:txn\,
            main_1 => \Debug_UART:BUART:tx_state_1\,
            main_2 => \Debug_UART:BUART:tx_state_0\,
            main_3 => \Debug_UART:BUART:tx_shift_out\,
            main_4 => \Debug_UART:BUART:tx_state_2\,
            main_5 => \Debug_UART:BUART:tx_counter_dp\,
            main_6 => \Debug_UART:BUART:tx_bitclk\);

    \Debug_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_state_1\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_state_1\,
            main_1 => \Debug_UART:BUART:tx_state_0\,
            main_2 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Debug_UART:BUART:tx_state_2\,
            main_4 => \Debug_UART:BUART:tx_counter_dp\,
            main_5 => \Debug_UART:BUART:tx_bitclk\);

    \Debug_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_state_0\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_state_1\,
            main_1 => \Debug_UART:BUART:tx_state_0\,
            main_2 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Debug_UART:BUART:tx_fifo_empty\,
            main_4 => \Debug_UART:BUART:tx_state_2\,
            main_5 => \Debug_UART:BUART:tx_bitclk\);

    \Debug_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_state_2\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_state_1\,
            main_1 => \Debug_UART:BUART:tx_state_0\,
            main_2 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Debug_UART:BUART:tx_state_2\,
            main_4 => \Debug_UART:BUART:tx_counter_dp\,
            main_5 => \Debug_UART:BUART:tx_bitclk\);

    \Debug_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_bitclk\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_state_1\,
            main_1 => \Debug_UART:BUART:tx_state_0\,
            main_2 => \Debug_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \Debug_UART:BUART:tx_state_2\);

    \Debug_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \Debug_UART:Net_9\);

    \Debug_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_state_0\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_bitclk_enable\,
            main_3 => \Debug_UART:BUART:rx_state_3\,
            main_4 => \Debug_UART:BUART:rx_state_2\,
            main_5 => \Debug_UART:BUART:rx_count_6\,
            main_6 => \Debug_UART:BUART:rx_count_5\,
            main_7 => \Debug_UART:BUART:rx_count_4\,
            main_8 => \Debug_UART:BUART:pollcount_1\,
            main_9 => \Debug_UART:BUART:pollcount_0\,
            main_10 => Net_30_SYNCOUT);

    \Debug_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_load_fifo\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_bitclk_enable\,
            main_3 => \Debug_UART:BUART:rx_state_3\,
            main_4 => \Debug_UART:BUART:rx_state_2\,
            main_5 => \Debug_UART:BUART:rx_count_6\,
            main_6 => \Debug_UART:BUART:rx_count_5\,
            main_7 => \Debug_UART:BUART:rx_count_4\);

    \Debug_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_state_3\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_bitclk_enable\,
            main_3 => \Debug_UART:BUART:rx_state_3\,
            main_4 => \Debug_UART:BUART:rx_state_2\,
            main_5 => \Debug_UART:BUART:rx_count_6\,
            main_6 => \Debug_UART:BUART:rx_count_5\,
            main_7 => \Debug_UART:BUART:rx_count_4\);

    \Debug_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_state_2\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_bitclk_enable\,
            main_3 => \Debug_UART:BUART:rx_state_3\,
            main_4 => \Debug_UART:BUART:rx_state_2\,
            main_5 => \Debug_UART:BUART:rx_count_6\,
            main_6 => \Debug_UART:BUART:rx_count_5\,
            main_7 => \Debug_UART:BUART:rx_count_4\,
            main_8 => \Debug_UART:BUART:rx_last\,
            main_9 => Net_30_SYNCOUT);

    \Debug_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_bitclk_enable\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:rx_count_2\,
            main_1 => \Debug_UART:BUART:rx_count_1\,
            main_2 => \Debug_UART:BUART:rx_count_0\);

    \Debug_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_state_3\,
            main_3 => \Debug_UART:BUART:rx_state_2\);

    \Debug_UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:pollcount_1\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:rx_count_2\,
            main_1 => \Debug_UART:BUART:rx_count_1\,
            main_2 => \Debug_UART:BUART:pollcount_1\,
            main_3 => \Debug_UART:BUART:pollcount_0\,
            main_4 => Net_30_SYNCOUT);

    \Debug_UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:pollcount_0\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:rx_count_2\,
            main_1 => \Debug_UART:BUART:rx_count_1\,
            main_2 => \Debug_UART:BUART:pollcount_0\,
            main_3 => Net_30_SYNCOUT);

    \Debug_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_status_3\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => \Debug_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \Debug_UART:BUART:rx_state_0\,
            main_2 => \Debug_UART:BUART:rx_bitclk_enable\,
            main_3 => \Debug_UART:BUART:rx_state_3\,
            main_4 => \Debug_UART:BUART:rx_state_2\,
            main_5 => \Debug_UART:BUART:pollcount_1\,
            main_6 => \Debug_UART:BUART:pollcount_0\,
            main_7 => Net_30_SYNCOUT);

    \Debug_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debug_UART:BUART:rx_last\,
            clock_0 => \Debug_UART:Net_9\,
            main_0 => Net_30_SYNCOUT);

END __DEFAULT__;
