{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646937190447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646937190452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 11:33:10 2022 " "Processing started: Thu Mar 10 11:33:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646937190452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937190452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937190452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646937191318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646937191318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-behavioral " "Found design unit 1: Memory-behavioral" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamemory-SYN " "Found design unit 1: datamemory-SYN" {  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199747 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavioral " "Found design unit 1: Execute-behavioral" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199777 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-behavioral " "Found design unit 1: Fetch-behavioral" {  } { { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-behavioral " "Found design unit 1: Decode-behavioral" {  } { { "Decode.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Decode.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Decode.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX-behavioral " "Found design unit 1: DLX-behavioral" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199821 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX " "Found entity 1: DLX" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "Common.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Common.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "Common.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Common.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937199839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937199839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX " "Elaborating entity \"DLX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646937200071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fet " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fet\"" {  } { { "DLX.vhd" "fet" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Fetch:fet\|InstructionMemory:im " "Elaborating entity \"InstructionMemory\" for hierarchy \"Fetch:fet\|InstructionMemory:im\"" {  } { { "Fetch.vhd" "im" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/factorial_code.mif " "Parameter \"init_file\" = \"./Programs/factorial_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200243 ""}  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646937200243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fes3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fes3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fes3 " "Found entity 1: altsyncram_fes3" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937200335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937200335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fes3 Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated " "Elaborating entity \"altsyncram_fes3\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:dec " "Elaborating entity \"Decode\" for hierarchy \"Decode:dec\"" {  } { { "DLX.vhd" "dec" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:exc " "Elaborating entity \"Execute\" for hierarchy \"Execute:exc\"" {  } { { "DLX.vhd" "exc" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memwr_OP Execute.vhd(41) " "Verilog HDL or VHDL warning at Execute.vhd(41): object \"memwr_OP\" assigned a value but never read" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646937200567 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exmem_rd Execute.vhd(62) " "VHDL Process Statement warning at Execute.vhd(62): signal \"exmem_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_new Execute.vhd(62) " "VHDL Process Statement warning at Execute.vhd(62): signal \"rs1_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_readback Execute.vhd(63) " "VHDL Process Statement warning at Execute.vhd(63): signal \"ALU_readback\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memwr_rd Execute.vhd(64) " "VHDL Process Statement warning at Execute.vhd(64): signal \"memwr_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_new Execute.vhd(64) " "VHDL Process Statement warning at Execute.vhd(64): signal \"rs1_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_MW Execute.vhd(65) " "VHDL Process Statement warning at Execute.vhd(65): signal \"ALU_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exmem_rd Execute.vhd(75) " "VHDL Process Statement warning at Execute.vhd(75): signal \"exmem_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_new Execute.vhd(75) " "VHDL Process Statement warning at Execute.vhd(75): signal \"rs1_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_readback Execute.vhd(76) " "VHDL Process Statement warning at Execute.vhd(76): signal \"ALU_readback\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memwr_rd Execute.vhd(77) " "VHDL Process Statement warning at Execute.vhd(77): signal \"memwr_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_new Execute.vhd(77) " "VHDL Process Statement warning at Execute.vhd(77): signal \"rs1_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_MW Execute.vhd(78) " "VHDL Process Statement warning at Execute.vhd(78): signal \"ALU_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS1 Execute.vhd(80) " "VHDL Process Statement warning at Execute.vhd(80): signal \"RS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200568 "|DLX|Execute:exc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "DLX.vhd" "mem" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200572 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_wb Memory.vhd(80) " "VHDL Process Statement warning at Memory.vhd(80): signal \"inst_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200576 "|DLX|Memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out Memory.vhd(81) " "VHDL Process Statement warning at Memory.vhd(81): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200576 "|DLX|Memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_out Memory.vhd(83) " "VHDL Process Statement warning at Memory.vhd(83): signal \"ALU_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646937200576 "|DLX|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Memory:mem\|DataMemory:dm " "Elaborating entity \"DataMemory\" for hierarchy \"Memory:mem\|DataMemory:dm\"" {  } { { "Memory.vhd" "dm" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.vhd" "altsyncram_component" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/factorial_data.mif " "Parameter \"init_file\" = \"./Programs/factorial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646937200652 ""}  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646937200652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4is3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4is3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4is3 " "Found entity 1: altsyncram_4is3" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646937200742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937200742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4is3 Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated " "Elaborating entity \"altsyncram_4is3\" for hierarchy \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937200743 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[8\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[9\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[10\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[11\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[12\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[13\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[14\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[15\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[16\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[17\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[18\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[19\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[20\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[21\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[22\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[23\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[24\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[25\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[26\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[27\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[28\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[29\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[30\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[31\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[0\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[1\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[2\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[3\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[4\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[5\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[6\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[7\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[8\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[9\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[10\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[11\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[12\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[13\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[14\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[15\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[16\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[17\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[18\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[19\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[20\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[21\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[22\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[23\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[24\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[25\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[26\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[27\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[28\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[29\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[30\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[31\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_fes3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_fes3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_fes3.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 41 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937201135 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_fes3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1646937201135 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1646937201135 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646937201454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1305 " "1305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646937201573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646937202090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646937202090 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937202382 "|DLX|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_L " "No output dependent on input pin \"RST_L\"" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646937202382 "|DLX|RST_L"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646937202382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646937202382 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646937202382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646937202382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646937202487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 11:33:22 2022 " "Processing ended: Thu Mar 10 11:33:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646937202487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646937202487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646937202487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646937202487 ""}
