<profile>

<section name = "Vivado HLS Report for 'blockControl'" level="0">
<item name = "Date">Thu Jan  9 23:44:26 2020
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">solution</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.00, 4.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 49990003, 11, 49990003, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_getConductances_fu_90">getConductances, 5, 49984999, 5, 49984999, none</column>
<column name="grp_getVoltages_fu_106">getVoltages, 3, 5001, 3, 5001, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 294, 177</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 16</column>
<column name="Register">-, -, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_getConductances_fu_90">getConductances, 0, 0, 173, 105</column>
<column name="grp_getVoltages_fu_106">getVoltages, 0, 0, 121, 72</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="start_write">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_128">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_data_V_data_0_write">1, 2, 1, 2</column>
<column name="C_data_V_data_1_write">1, 2, 1, 2</column>
<column name="C_data_V_data_2_write">1, 2, 1, 2</column>
<column name="C_data_V_data_3_write">1, 2, 1, 2</column>
<column name="V_SIZE_blk_n">1, 2, 1, 2</column>
<column name="V_data_V_data_0_write">1, 2, 1, 2</column>
<column name="V_data_V_data_1_write">1, 2, 1, 2</column>
<column name="V_data_V_data_2_write">1, 2, 1, 2</column>
<column name="V_data_V_data_3_write">1, 2, 1, 2</column>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="input_V_data_TREADY">1, 3, 1, 3</column>
<column name="real_start">1, 2, 1, 2</column>
<column name="simConfig_BLOCK_NUMBERS_V_blk_n">1, 2, 1, 2</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_blk_n">1, 2, 1, 2</column>
<column name="simConfig_rowsToSimulate_V_blk_n">1, 2, 1, 2</column>
<column name="simConfig_rowsToSimulate_V_out_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_SIZE_read_reg_132">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_grp_getConductances_fu_90_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_getVoltages_fu_106_ap_start">1, 0, 1, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="simConfig_BLOCK_NUMB_reg_127">27, 0, 27, 0</column>
<column name="simConfig_rowsToSimu_reg_122">27, 0, 27, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, blockControl, return value</column>
<column name="input_V_data_TDATA">in, 64, axis, input_V_data, pointer</column>
<column name="input_V_data_TVALID">in, 1, axis, input_V_data, pointer</column>
<column name="input_V_data_TREADY">out, 1, axis, input_V_data, pointer</column>
<column name="simConfig_rowsToSimulate_V_dout">in, 27, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_empty_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_read">out, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_dout">in, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_empty_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_read">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="V_SIZE_dout">in, 32, ap_fifo, V_SIZE, pointer</column>
<column name="V_SIZE_empty_n">in, 1, ap_fifo, V_SIZE, pointer</column>
<column name="V_SIZE_read">out, 1, ap_fifo, V_SIZE, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_din">out, 27, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_full_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_write">out, 1, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_din">out, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_full_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_write">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="V_data_V_data_0_din">out, 32, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_0_full_n">in, 1, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_0_write">out, 1, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_1_din">out, 32, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_1_full_n">in, 1, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_1_write">out, 1, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_2_din">out, 32, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_2_full_n">in, 1, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_2_write">out, 1, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_3_din">out, 32, ap_fifo, V_data_V_data_3, pointer</column>
<column name="V_data_V_data_3_full_n">in, 1, ap_fifo, V_data_V_data_3, pointer</column>
<column name="V_data_V_data_3_write">out, 1, ap_fifo, V_data_V_data_3, pointer</column>
<column name="C_data_V_data_0_din">out, 32, ap_fifo, C_data_V_data_0, pointer</column>
<column name="C_data_V_data_0_full_n">in, 1, ap_fifo, C_data_V_data_0, pointer</column>
<column name="C_data_V_data_0_write">out, 1, ap_fifo, C_data_V_data_0, pointer</column>
<column name="C_data_V_data_1_din">out, 32, ap_fifo, C_data_V_data_1, pointer</column>
<column name="C_data_V_data_1_full_n">in, 1, ap_fifo, C_data_V_data_1, pointer</column>
<column name="C_data_V_data_1_write">out, 1, ap_fifo, C_data_V_data_1, pointer</column>
<column name="C_data_V_data_2_din">out, 32, ap_fifo, C_data_V_data_2, pointer</column>
<column name="C_data_V_data_2_full_n">in, 1, ap_fifo, C_data_V_data_2, pointer</column>
<column name="C_data_V_data_2_write">out, 1, ap_fifo, C_data_V_data_2, pointer</column>
<column name="C_data_V_data_3_din">out, 32, ap_fifo, C_data_V_data_3, pointer</column>
<column name="C_data_V_data_3_full_n">in, 1, ap_fifo, C_data_V_data_3, pointer</column>
<column name="C_data_V_data_3_write">out, 1, ap_fifo, C_data_V_data_3, pointer</column>
</table>
</item>
</section>
</profile>
