<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="sort_C" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="lenEdgeListPtr" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="lenEdgeListPtr" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="fifoEdgeListPtr_i" src_type="stream&lt;int, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoEdgeListPtr_i_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="fifoMatrixCIdx_i" src_type="stream&lt;ap_uint&lt;16&gt;, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_0_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_1_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_2_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_3_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_4_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_5_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_6_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoMatrixCIdx_i_7_V" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="fifoCalcMatrixC_i" src_type="stream&lt;float, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_0_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_1_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_2_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_3_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_4_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_5_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_6_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoCalcMatrixC_i_7_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="fifoSortMatrixC_o" src_type="stream&lt;float, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_0_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_1_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_2_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_3_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_4_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_5_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_6_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="fifoSortMatrixC_o_7_V" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
