# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.gen/sources_1/ip/or_bit_32_0/src/or_bit_32.v" \
"../../../../ALU.gen/sources_1/ip/or_bit_32_0/sim/or_bit_32_0.v" \
"../../../../ALU.gen/sources_1/ip/MUX8T1_32_0/src/MUX8T1_32.v" \
"../../../../ALU.gen/sources_1/ip/MUX8T1_32_0/sim/MUX8T1_32_0.v" \
"../../../../ALU.gen/sources_1/ip/xor32_0/src/xor32.v" \
"../../../../ALU.gen/sources_1/ip/xor32_0/sim/xor32_0.v" \
"../../../../ALU.gen/sources_1/ip/srl32_0/src/srl32.v" \
"../../../../ALU.gen/sources_1/ip/srl32_0/sim/srl32_0.v" \
"../../../../ALU.gen/sources_1/ip/nor32_0/src/nor32.v" \
"../../../../ALU.gen/sources_1/ip/nor32_0/sim/nor32_0.v" \
"../../../../ALU.gen/sources_1/ip/or32_0/src/or32.v" \
"../../../../ALU.gen/sources_1/ip/or32_0/sim/or32_0.v" \
"../../../../ALU.gen/sources_1/ip/and32_0/src/and32.v" \
"../../../../ALU.gen/sources_1/ip/and32_0/sim/and32_0.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/adc1.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/add16.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/add4.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/clu4.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/adc32.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/sim/adc32_0.v" \
"../../../../ALU.srcs/sources_1/new/ALU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
