/*
 * 2015-xxx by YuJie Chen
 * email:    YuJieChen_hust@163.com
 * function: extend zsim-nvmain with some other simulation,such as tlb,page table,page table,etc.  
 */
#ifndef COMMON_TLB_H_
#define COMMON_TLB_H_
#include <set>

#include "memory_hierarchy.h"
#include "common/common_functions.h"
#include "common/common_structures.h"
#include "common/trie.h"
#include "common/global_const.h"
#include "g_std/g_string.h"
#include "g_std/g_unordered_map.h"
#include "g_std/g_list.h"
//#include "tlb/page_table_walker.h"
#include "locks.h"
#include "zsim.h"

template <class T>
class CommonTlb: public BaseTlb
{
	public:
		CommonTlb(const g_string& name , unsigned tlb_size , unsigned hit_lat , 
				unsigned res_lat , EVICTSTYLE policy=LRU):tlb_entry_num(tlb_size),
				hit_latency(hit_lat),response_latency(res_lat),tlb_access_time(0),
				tlb_hit_time(0),tlb_evict_time(0),tlb_name_(name), evict_policy(policy)
		{
			assert(tlb_size>0);
			std::cout<<"new tlb"<<std::endl;
			tlb = gm_memalign<T*>(CACHE_LINE_BYTES,tlb_size);
			tlb_trie.clear();
			tlb_trie_pa.clear();
			for( unsigned i=0; i<tlb_size ; i++)
			{
				tlb[i] = new T;
				free_entry_list.push_back( tlb[i]);
			}
			insert_num = 0;
		}

		 ~CommonTlb()
		 {
			tlb_trie.clear();
			tlb_trie_pa.clear();
		 }
		/*-------------drive simulation related---------*/
		uint64_t access( MemReq& req )
		{
			tlb_access_time++;
			Address virt_addr = req.lineAddr; 
			Address offset = virt_addr &(zinfo->page_size-1);
			Address vpn = virt_addr >> (zinfo->page_shift);
			T* entry = look_up(vpn);
			Address ppn;
			//TLB miss
			if(!entry)
			{
				debug_printf("tlb miss: vaddr:%llx , cycle: %d ",virt_addr,req.cycle);
				//page table walker
				ppn = page_table_walker->access(req);
				//update TLB
				T new_entry( vpn , ppn, false);
				insert_num++;
				new_entry.set_valid();
				insert(vpn, new_entry);
			}
			else	//TLB hit
			{
				req.cycle += hit_latency;
				debug_printf("tlb hit: vaddr:%llx , cycle: %d ",virt_addr,req.cycle);
				tlb_hit_time++;
				ppn = entry->p_page_no;
			}
			req.cycle += response_latency;
			Address paddr = (ppn<<(zinfo->page_shift))|offset;
			return paddr;
		}

		const char* getName()
		{ 
			return tlb_name_.c_str();
		}
		/*-------------TLB hierarchy related------------*/
		void set_parent(BasePageTableWalker* pg_table_walker)
		{
			page_table_walker = pg_table_walker;
		}
		uint64_t get_access_time()
		{
			return tlb_access_time; 
		}
		BasePageTableWalker* get_page_table_walker()
		{
			return page_table_walker;
		}

		/*-------------TLB operation related------------*/
		//TLB look up
		/*
		 *@function: look up TLB entry from tlb according to virtual page NO. and update lru_sequence then
		 *@param vpage_no: vpage_no of entry searched;
		 *@param update_lru: default is true; when tlb hit/miss,whether update lru_sequence or not
		 *@return: poniter of found TLB entry; NULL represents that TLB miss
		*/
		T* look_up(Address vpage_no , bool update_lru=true)
		{
			debug_printf("look up tlb vpage_no: %llx",vpage_no);
			//TLB hit,update lru_seq of tlb entry to the newest lru_seq
			T* result_node = NULL;
			if( tlb_trie.count(vpage_no))
			{
				result_node = tlb_trie[vpage_no];
			}
			if( result_node && result_node->is_valid() && update_lru)
			{
				result_node->lru_seq = ++lru_seq;
			}
			return result_node;
		}

	    T* insert( Address vpage_no , T& entry)
		{
			//whether entry is already exists
			debug_printf("insert tlb of vpage no %llx",vpage_no);
			assert( !tlb_trie.count(vpage_no));
			//no free TLB entry
			if( free_entry_list.empty())
			{
				tlb_evict_time++;
				evict();	//default is LRU
			}
			if(free_entry_list.empty()==false)
			{
				T* new_entry = free_entry_list.front();
				free_entry_list.pop_front(); 
				*new_entry = entry;
				new_entry->set_valid();
				new_entry->lru_seq = ++lru_seq;
				tlb_trie[vpage_no] = new_entry;
				tlb_trie_pa[new_entry->p_page_no] = new_entry;
				return new_entry;
			}	
			return NULL;
		}

		bool is_full()
		{
			if( free_entry_list->is_empty())
				return true;
			return false;
		}

		//flush all entry of TLB out
		bool flush_all()
		{
			free_entry_list.clear();
			tlb_trie_pa.clear();
			tlb_trie.clear();
			//get cleared tlb entry to free_entry_list
			for( unsigned i=0 ; i<tlb_entry_num ; i++)
			{
				tlb[i]->set_invalid();
				free_entry_list.push_back(tlb[i]);
			}
			return true;
		}

		//default is LRU
		virtual T* evict()
		{
			T* tlb_entry = NULL;
			if( evict_policy == LRU)
			{
				unsigned entry_num = lru_evict();
				tlb_entry = tlb[entry_num];
			}
			if( evict_policy == HotMonitorTLBLRU)
			{
				tlb_entry = hot_monitor_tlb_evict( );
			}
			//evict entry in position of min_lru_entry
			//remove handle from tlb_trie
			assert(tlb_trie.count(tlb_entry->v_page_no));
			tlb_trie.erase(tlb_entry->v_page_no);
			tlb_trie_pa.erase(tlb_entry->p_page_no);
		
			tlb_entry->set_invalid();
			free_entry_list.push_back(tlb_entry);
			return tlb_entry;//return physical address recorded in this tlb entry
		}

		//evict entry according to lru sequence
		unsigned lru_evict()
		{
			assert( free_entry_list.empty());
			uint64_t min_lru_entry = 0;	
			//find the smallest lru_seq by accessing all TLB Entries' lru_seq
			for( unsigned i=1;i<tlb_entry_num;i++)
			{
				if( (tlb[i]->is_valid())&&
					(tlb[i]->lru_seq < tlb[min_lru_entry]->lru_seq) )
					min_lru_entry = i;
			}
			return min_lru_entry;	//return physical address recorded in this tlb entry
		}

		T* hot_monitor_tlb_evict()
		{
			unsigned entry_num = lru_evict();
			T* entry = tlb[entry_num];
			if( zinfo->multi_queue )
			{
				if( !entry->is_in_dram())
				{
					MemReq wb_req;
					wb_req.lineAddr = entry->v_page_no<<(zinfo->page_shift);
					wb_req.cycle = 0;
					//use childId as counter field 
					wb_req.childId = (uint32_t)((double)entry->get_counter()*0.5);
					wb_req.type = WRITEBACK;
					page_table_walker->write_through(wb_req);
				}
			}
			return entry;
		}

		bool delete_entry(Address vpage_no)
		{
			bool deleted = false;
			//look up tlb entry first
			T* delete_entry=look_up(vpage_no);
			if(delete_entry)
			{
				tlb_trie.erase( delete_entry->v_page_no);
				tlb_trie_pa.erase( delete_entry->p_page_no);
				delete_entry->set_invalid();
				free_entry_list.push_back(delete_entry);
				deleted = true;
			}
			else
				warning("there has no entry whose virtual page num is %ld",tlb);
			return deleted;
		}

		void flush_all_noglobal()
		{
			for( unsigned i=0 ; i<tlb_entry_num; i++)
			{
				if( !tlb[i]->global)
				{
					if( tlb_trie.count(tlb[i]->v_page_no) )
						tlb_trie.erase(tlb[i]->v_page_no);
					if( tlb_trie_pa.count(tlb[i]->p_page_no))
						tlb_trie_pa.erase(tlb[i]->p_page_no);
				}
			}
		}

		uint64_t calculate_stats()
		{
			double tlb_hit_rate = (double)tlb_hit_time/(double)tlb_access_time;
			info("%s access time:%lu \t hit time: %lu \t miss time: %lu \t evict time:%lu \t hit rate:%.3f",tlb_name_.c_str() , tlb_access_time, tlb_hit_time, (tlb_access_time - tlb_hit_time),tlb_evict_time, tlb_hit_rate);
			return tlb_access_time;
		}

		//lock_t tlb_access_lock;
		//lock_t tlb_lookup_lock;
		//static lock_t pa_insert_lock;
		typedef Trie<Address , T> CommonTlbEntryTrie;
			
		//number of tlb entries 
		unsigned tlb_entry_num;
		unsigned hit_latency;
		unsigned response_latency;
		unsigned insert_num;
		//statistic data
		uint64_t tlb_access_time;
		uint64_t tlb_hit_time;
		uint64_t tlb_evict_time;

		T** tlb;
		g_list<T*> free_entry_list;
		std::set<unsigned> dram_index_list;
		std::set<unsigned> pcm_index_list;

		int lru_seq;
		//tlb trie tree
		g_unordered_map<Address, T*> tlb_trie;
		g_unordered_map<Address , T*> tlb_trie_pa;

		g_string tlb_name_;
		//page table walker
		BasePageTableWalker* page_table_walker;
		//eviction policy
		EVICTSTYLE evict_policy;
};
#endif
