// Seed: 1368027633
macromodule module_0 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_4;
  tri0 id_5;
  assign id_5 = id_4;
  module_0();
  logic [7:0] id_6;
  assign id_5 = id_6[1];
  assign id_5 = 1;
  tri id_7, id_8;
  initial begin
    id_4 = id_2++;
  end
  assign id_2 = id_8;
endmodule
