INFO: [VRFC 10-163] Analyzing VHDL file "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.sim/sim_1/impl/func/xsim/Processor_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-3107] analyzing entity 'Rg'
INFO: [VRFC 10-3107] analyzing entity 'Rg_0'
INFO: [VRFC 10-3107] analyzing entity 'Rg_1'
INFO: [VRFC 10-3107] analyzing entity 'Rg_2'
INFO: [VRFC 10-3107] analyzing entity 'Rg_3'
INFO: [VRFC 10-3107] analyzing entity 'Rg_4'
INFO: [VRFC 10-3107] analyzing entity 'Rg_5'
INFO: [VRFC 10-3107] analyzing entity 'Rg_6'
INFO: [VRFC 10-3107] analyzing entity '\Rg__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\Rg__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-3107] analyzing entity 'adder_p4'
INFO: [VRFC 10-3107] analyzing entity 'regfile_core'
INFO: [VRFC 10-3107] analyzing entity 'ADD_SUB'
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/MSc_Control_and_Computing-UoA/PROJECTS/Project_2/Processor_Multicycle/Processor_Multicycle.srcs/sim_1/new/Processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor_tb'
