;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <20
	DJN <1, 0
	ADD 380, 90
	JMP 1, 23
	ADD @0, @2
	MOV @10, 359
	SUB @827, 1
	ADD #0, <-2
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	SPL <-167, #-120
	DJN <-127, #100
	SUB @121, 106
	MOV 7, <20
	SUB @827, 1
	SLT <300, 90
	ADD 270, 62
	MOV 7, <20
	JMN <27, 6
	SLT <300, 90
	JMZ 7, @20
	DJN <102, -100
	SUB @27, 6
	SPL 100, 60
	SUB @27, 6
	SUB #0, -33
	JMN 0, -33
	ADD #176, @202
	SPL 100, -100
	ADD #176, @202
	SPL 100, -100
	MOV -1, <-20
	SUB 100, 60
	ADD 270, 62
	MOV -1, <-20
	MOV 7, <20
	ADD -100, -100
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
	DJN -500, -609
	MOV -1, <-20
	MOV -7, <-20
	JMN -1, -900
	ADD #10, 10
	ADD #10, 10
	ADD #10, 10
	ADD 59, 27
	ADD 59, 27
	CMP <5, @1
	ADD 270, 60
	CMP <5, @1
	ADD 270, 60
	CMP @127, 106
	SUB @0, @2
	JMN -7, @-20
	SLT 121, 50
	DAT #-101, #101
	DAT #-101, #101
	SPL -100, -158
	SUB #61, <-1
	JMP -7, @-20
	SLT <-30, 9
	SPL -100, -158
	SUB @127, 106
	SPL 0, <332
	DAT <-100, #-109
	MOV -7, <-20
	SUB @0, @2
	CMP #0, @90
	MOV -7, <-20
	SLT <-30, -1
	SPL 0, <332
	SLT <-30, -1
	SPL 0, <332
	CMP @127, 106
	CMP @127, 106
	CMP @121, 106
	SPL 0, <332
	SUB #10, 10
	CMP #0, @90
	SUB 900, 332
	ADD 270, 60
	MOV -1, <-20
	CMP #0, @90
	CMP #0, @90
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
