$comment
	File created using the following command:
		vcd file 234.msim.vcd -direction
$end
$date
	Wed Jul 20 00:00:33 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module UNLIMITED_REGISTER_vlg_vec_tst $end
$var reg 2 ! a_sel [1:0] $end
$var reg 2 " b_sel [1:0] $end
$var reg 1 # clk $end
$var reg 4 $ d [3:0] $end
$var reg 2 % dest_sel [1:0] $end
$var reg 1 & loat_en $end
$var wire 1 ' A [3] $end
$var wire 1 ( A [2] $end
$var wire 1 ) A [1] $end
$var wire 1 * A [0] $end
$var wire 1 + B [3] $end
$var wire 1 , B [2] $end
$var wire 1 - B [1] $end
$var wire 1 . B [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 A[0]~output_o $end
$var wire 1 6 A[1]~output_o $end
$var wire 1 7 A[2]~output_o $end
$var wire 1 8 A[3]~output_o $end
$var wire 1 9 B[0]~output_o $end
$var wire 1 : B[1]~output_o $end
$var wire 1 ; B[2]~output_o $end
$var wire 1 < B[3]~output_o $end
$var wire 1 = clk~input_o $end
$var wire 1 > d[0]~input_o $end
$var wire 1 ? dest_sel[1]~input_o $end
$var wire 1 @ loat_en~input_o $end
$var wire 1 A dest_sel[0]~input_o $end
$var wire 1 B d1|Decoder0~0_combout $end
$var wire 1 C d1|Decoder0~1_combout $end
$var wire 1 D d1|Decoder0~2_combout $end
$var wire 1 E d1|Decoder0~3_combout $end
$var wire 1 F a_sel[0]~input_o $end
$var wire 1 G a_sel[1]~input_o $end
$var wire 1 H a1|Mux3~0_combout $end
$var wire 1 I d[1]~input_o $end
$var wire 1 J a1|Mux2~0_combout $end
$var wire 1 K d[2]~input_o $end
$var wire 1 L a1|Mux1~0_combout $end
$var wire 1 M d[3]~input_o $end
$var wire 1 N a1|Mux0~0_combout $end
$var wire 1 O b_sel[0]~input_o $end
$var wire 1 P b_sel[1]~input_o $end
$var wire 1 Q b1|Mux3~0_combout $end
$var wire 1 R b1|Mux2~0_combout $end
$var wire 1 S b1|Mux1~0_combout $end
$var wire 1 T b1|Mux0~0_combout $end
$var wire 1 U reg0|q [3] $end
$var wire 1 V reg0|q [2] $end
$var wire 1 W reg0|q [1] $end
$var wire 1 X reg0|q [0] $end
$var wire 1 Y reg1|q [3] $end
$var wire 1 Z reg1|q [2] $end
$var wire 1 [ reg1|q [1] $end
$var wire 1 \ reg1|q [0] $end
$var wire 1 ] reg2|q [3] $end
$var wire 1 ^ reg2|q [2] $end
$var wire 1 _ reg2|q [1] $end
$var wire 1 ` reg2|q [0] $end
$var wire 1 a reg3|q [3] $end
$var wire 1 b reg3|q [2] $end
$var wire 1 c reg3|q [1] $end
$var wire 1 d reg3|q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
b0 $
b0 %
0&
0*
0)
0(
0'
0.
0-
0,
0+
0/
10
x1
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0X
0W
0V
0U
0\
0[
0Z
0Y
0`
0_
0^
0]
0d
0c
0b
0a
$end
#20000
b10 !
1G
#30000
b1 "
b1000 $
b10 %
1&
1?
1O
1@
1M
1D
#40000
1#
1=
1]
1N
18
1'
#70000
0#
0=
#200000
0&
0@
0D
#210000
b0 !
b0 "
b0 $
b0 %
0?
0O
0G
0M
0N
08
0'
#1000000
