Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov 13 22:18:11 2022
| Host         : dhd running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.706        0.000                      0                41687        0.076        0.000                      0                41687        3.750        0.000                       0                  4568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.706        0.000                      0                41687        0.076        0.000                      0                41687        3.750        0.000                       0                  4568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.077ns  (logic 0.606ns (4.019%)  route 14.471ns (95.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 24.861 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    20.152    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520    24.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X64Y2          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.858    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -20.152    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.077ns  (logic 0.606ns (4.019%)  route 14.471ns (95.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 24.861 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    20.152    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520    24.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B/CLK
                         clock pessimism              0.180    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X64Y2          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.858    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -20.152    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.077ns  (logic 0.606ns (4.019%)  route 14.471ns (95.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 24.861 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    20.152    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520    24.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C/CLK
                         clock pessimism              0.180    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X64Y2          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.858    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -20.152    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.077ns  (logic 0.606ns (4.019%)  route 14.471ns (95.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 24.861 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    20.152    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520    24.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D/CLK
                         clock pessimism              0.180    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X64Y2          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.858    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -20.152    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.074ns  (logic 0.606ns (4.020%)  route 14.468ns (95.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    20.149    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519    24.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X64Y3          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -20.149    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.074ns  (logic 0.606ns (4.020%)  route 14.468ns (95.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    20.149    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519    24.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/CLK
                         clock pessimism              0.180    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X64Y3          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -20.149    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.074ns  (logic 0.606ns (4.020%)  route 14.468ns (95.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    20.149    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519    24.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C/CLK
                         clock pessimism              0.180    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X64Y3          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -20.149    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.074ns  (logic 0.606ns (4.020%)  route 14.468ns (95.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    20.149    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519    24.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D/CLK
                         clock pessimism              0.180    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X64Y3          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -20.149    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.059ns  (logic 0.606ns (4.024%)  route 14.453ns (95.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.745    20.134    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/A0
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519    24.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/WCLK
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X60Y1          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -20.134    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.059ns  (logic 0.606ns (4.024%)  route 14.453ns (95.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.745    20.134    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/A0
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519    24.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/WCLK
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B/CLK
                         clock pessimism              0.180    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X60Y1          RAMS64E (Setup_rams64e_CLK_ADR0)
                                                     -0.148    24.857    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                         -20.134    
  -------------------------------------------------------------------
                         slack                                  4.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.158%)  route 0.343ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[9]/Q
                         net (fo=256, routed)         0.343     1.931    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/D
    SLICE_X34Y57         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.827     1.955    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/WCLK
    SLICE_X34Y57         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.711    
    SLICE_X34Y57         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.855    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.029%)  route 0.362ns (71.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[9]/Q
                         net (fo=256, routed)         0.362     1.950    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/D
    SLICE_X34Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.956    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/WCLK
    SLICE_X34Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.712    
    SLICE_X34Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.856    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.600%)  route 0.143ns (50.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.562     1.445    mainMAC/CLK
    SLICE_X29Y42         FDRE                                         r  mainMAC/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mainMAC/dout_reg[3]/Q
                         net (fo=256, routed)         0.143     1.729    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/D
    SLICE_X30Y42         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.831     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/WCLK
    SLICE_X30Y42         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y42         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.624    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.158%)  route 0.343ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[9]/Q
                         net (fo=256, routed)         0.343     1.931    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/D
    SLICE_X34Y57         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.827     1.955    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/WCLK
    SLICE_X34Y57         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.244     1.711    
    SLICE_X34Y57         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.816    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.793%)  route 0.385ns (73.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[15]/Q
                         net (fo=256, routed)         0.385     1.973    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_15_15/D
    SLICE_X34Y58         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.827     1.955    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_15_15/WCLK
    SLICE_X34Y58         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.711    
    SLICE_X34Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.855    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.158%)  route 0.343ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[9]/Q
                         net (fo=256, routed)         0.343     1.931    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/D
    SLICE_X34Y57         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.827     1.955    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/WCLK
    SLICE_X34Y57         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.244     1.711    
    SLICE_X34Y57         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.812    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.029%)  route 0.362ns (71.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[9]/Q
                         net (fo=256, routed)         0.362     1.950    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/D
    SLICE_X34Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.956    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/WCLK
    SLICE_X34Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.244     1.712    
    SLICE_X34Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.817    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.029%)  route 0.362ns (71.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainMAC/CLK
    SLICE_X29Y47         FDRE                                         r  mainMAC/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainMAC/dout_reg[9]/Q
                         net (fo=256, routed)         0.362     1.950    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/D
    SLICE_X34Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.828     1.956    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/WCLK
    SLICE_X34Y56         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.244     1.712    
    SLICE_X34Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.813    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.600%)  route 0.143ns (50.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.562     1.445    mainMAC/CLK
    SLICE_X29Y42         FDRE                                         r  mainMAC/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mainMAC/dout_reg[3]/Q
                         net (fo=256, routed)         0.143     1.729    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/D
    SLICE_X30Y42         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.831     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/WCLK
    SLICE_X30Y42         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y42         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.585    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mainMAC/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.439%)  route 0.413ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.563     1.446    mainMAC/CLK
    SLICE_X29Y45         FDRE                                         r  mainMAC/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mainMAC/dout_reg[11]/Q
                         net (fo=256, routed)         0.413     2.000    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/D
    SLICE_X30Y60         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.827     1.955    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/WCLK
    SLICE_X30Y60         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D/CLK
                         clock pessimism             -0.244     1.711    
    SLICE_X30Y60         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.855    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y78   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y74   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y82   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y79   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y85   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__10/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y69   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__11/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y86   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__12/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y81   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__13/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y86   ROM1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__2/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X34Y45   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         15.000      13.750     SLICE_X34Y45   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y45   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y45   RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.898ns  (logic 7.439ns (23.322%)  route 24.459ns (76.678%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    17.099    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    17.672 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.672    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    17.886 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    17.886    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    17.974 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    19.581    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    19.900 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.900    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    20.117 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.117    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    20.211 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    22.085    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    22.401 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    24.251    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.375 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.698    25.073    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.152    25.225 r  mainfsm/dp/ck/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.935    28.161    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    31.898 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.898    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.870ns  (logic 7.205ns (22.608%)  route 24.665ns (77.392%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    17.099    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    17.672 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.672    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    17.886 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    17.886    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    17.974 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    19.581    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    19.900 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.900    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    20.117 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.117    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    20.211 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    22.085    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    22.401 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    24.251    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.375 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.698    25.073    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.124    25.197 r  mainfsm/dp/ck/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.142    28.339    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    31.870 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.870    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.759ns  (logic 7.232ns (22.772%)  route 24.527ns (77.228%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.561    17.360    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/A0
    SLICE_X52Y118        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.692 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.692    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/OD
    SLICE_X52Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    17.933 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.933    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/O0
    SLICE_X52Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    18.031 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F8/O
                         net (fo=1, routed)           1.361    19.392    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.319    19.711 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.711    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16_n_0
    SLICE_X55Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    19.928 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    19.928    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6_n_0
    SLICE_X55Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    20.022 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1/O
                         net (fo=1, routed)           2.209    22.231    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.316    22.547 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.355    23.902    mainfsm/dp/ck/spo[8]
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.026 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.079    25.105    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.154    25.259 r  mainfsm/dp/ck/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.768    28.027    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    31.759 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.759    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.668ns  (logic 7.420ns (23.432%)  route 24.247ns (76.568%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    17.099    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    17.672 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.672    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    17.886 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    17.886    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    17.974 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    19.581    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    19.900 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.900    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    20.117 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.117    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    20.211 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    22.085    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    22.401 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    24.251    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.375 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700    25.075    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.152    25.227 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.722    27.949    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719    31.668 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.668    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.540ns  (logic 7.005ns (22.210%)  route 24.535ns (77.790%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.561    17.360    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/A0
    SLICE_X52Y118        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.692 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.692    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/OD
    SLICE_X52Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    17.933 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.933    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/O0
    SLICE_X52Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    18.031 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F8/O
                         net (fo=1, routed)           1.361    19.392    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.319    19.711 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.711    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16_n_0
    SLICE_X55Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    19.928 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    19.928    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6_n_0
    SLICE_X55Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    20.022 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1/O
                         net (fo=1, routed)           2.209    22.231    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.316    22.547 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.355    23.902    mainfsm/dp/ck/spo[8]
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.026 f  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.079    25.105    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.124    25.229 r  mainfsm/dp/ck/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.776    28.005    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    31.540 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.540    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.534ns  (logic 7.178ns (22.763%)  route 24.356ns (77.237%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    17.099    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    17.672 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.672    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    17.886 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    17.886    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    17.974 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    19.581    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    19.900 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.900    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    20.117 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.117    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    20.211 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    22.085    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    22.401 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    24.251    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.375 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700    25.075    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.124    25.199 r  mainfsm/dp/ck/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.830    28.029    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    31.534 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.534    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.491ns  (logic 7.194ns (22.844%)  route 24.297ns (77.156%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    17.099    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    17.672 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.672    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    17.886 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    17.886    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    17.974 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    19.581    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    19.900 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    19.900    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    20.117 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.117    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    20.211 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    22.085    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    22.401 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    24.251    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.375 f  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.528    24.903    mainfsm/dp/ck/temp[1]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    25.027 r  mainfsm/dp/ck/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.944    27.971    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    31.491 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.491    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.826ns  (logic 4.959ns (45.802%)  route 5.868ns (54.198%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  an1[0] (IN)
                         net (fo=0)                   0.000     0.000    an1[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  an1_IBUF[0]_inst/O
                         net (fo=2, routed)           5.868     7.322    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.826 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.826    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an0[0]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 4.987ns (61.657%)  route 3.101ns (38.343%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  an0[0] (IN)
                         net (fo=0)                   0.000     0.000    an0[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  an0_IBUF[0]_inst/O
                         net (fo=2, routed)           3.101     4.570    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.088 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.088    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an0[3]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 4.978ns (61.996%)  route 3.051ns (38.004%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  an0[3] (IN)
                         net (fo=0)                   0.000     0.000    an0[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  an0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.051     4.507    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.029 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.029    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an2[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.425ns (75.455%)  route 0.464ns (24.545%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  an2[2] (IN)
                         net (fo=0)                   0.000     0.000    an2[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  an2_IBUF[2]_inst/O
                         net (fo=2, routed)           0.464     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.889 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.889    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1[1]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.430ns (75.673%)  route 0.460ns (24.327%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  an1[1] (IN)
                         net (fo=0)                   0.000     0.000    an1[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  an1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.460     0.680    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.889 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.889    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an2[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  an2[1] (IN)
                         net (fo=0)                   0.000     0.000    an2[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  an2_IBUF[1]_inst/O
                         net (fo=2, routed)           0.441     0.675    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an2[3]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.542%)  route 0.463ns (24.458%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  an2[3] (IN)
                         net (fo=0)                   0.000     0.000    an2[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  an2_IBUF[3]_inst/O
                         net (fo=2, routed)           0.463     0.690    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.427ns (74.662%)  route 0.484ns (25.338%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  an3[3] (IN)
                         net (fo=0)                   0.000     0.000    an3[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  an3_IBUF[3]_inst/O
                         net (fo=2, routed)           0.484     0.701    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.911 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.911    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  an3[2] (IN)
                         net (fo=0)                   0.000     0.000    an3[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  an3_IBUF[2]_inst/O
                         net (fo=2, routed)           0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.429ns (74.062%)  route 0.500ns (25.938%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           0.500     0.719    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.929 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.929    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1[2]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.452ns (74.859%)  route 0.488ns (25.141%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  an1[2] (IN)
                         net (fo=0)                   0.000     0.000    an1[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  an1_IBUF[2]_inst/O
                         net (fo=2, routed)           0.488     0.714    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.940 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.940    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1[3]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.437ns (72.177%)  route 0.554ns (27.823%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  an1[3] (IN)
                         net (fo=0)                   0.000     0.000    an1[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  an1_IBUF[3]_inst/O
                         net (fo=2, routed)           0.554     0.786    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.990 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.990    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.414ns  (logic 6.441ns (21.896%)  route 22.973ns (78.104%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    19.690    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    20.263 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.263    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    20.477 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    20.477    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    20.565 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    22.171    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    22.490 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.490    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    22.707 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.707    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    22.801 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    24.675    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    24.991 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    26.842    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.966 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.698    27.663    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.152    27.815 r  mainfsm/dp/ck/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.935    30.751    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    34.488 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.488    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.386ns  (logic 6.206ns (21.121%)  route 23.179ns (78.879%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    19.690    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    20.263 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.263    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    20.477 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    20.477    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    20.565 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    22.171    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    22.490 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.490    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    22.707 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.707    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    22.801 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    24.675    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    24.991 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    26.842    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.966 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.698    27.663    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.124    27.787 r  mainfsm/dp/ck/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.142    30.929    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    34.461 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.461    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.274ns  (logic 6.233ns (21.292%)  route 23.041ns (78.708%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.561    19.950    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/A0
    SLICE_X52Y118        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    20.282 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.282    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/OD
    SLICE_X52Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    20.523 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F7.B/O
                         net (fo=1, routed)           0.000    20.523    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/O0
    SLICE_X52Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    20.621 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F8/O
                         net (fo=1, routed)           1.361    21.983    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.319    22.302 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.302    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16_n_0
    SLICE_X55Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    22.519 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.519    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6_n_0
    SLICE_X55Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    22.613 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1/O
                         net (fo=1, routed)           2.209    24.821    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.316    25.137 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.355    26.492    mainfsm/dp/ck/spo[8]
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.616 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.079    27.695    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.154    27.849 r  mainfsm/dp/ck/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.768    30.617    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    34.349 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.349    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.183ns  (logic 6.422ns (22.005%)  route 22.762ns (77.995%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    19.690    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    20.263 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.263    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    20.477 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    20.477    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    20.565 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    22.171    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    22.490 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.490    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    22.707 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.707    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    22.801 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    24.675    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    24.991 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    26.842    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.966 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700    27.665    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.152    27.817 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.722    30.539    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719    34.258 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.258    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.055ns  (logic 6.006ns (20.671%)  route 23.049ns (79.329%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.561    19.950    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/A0
    SLICE_X52Y118        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    20.282 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.282    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/OD
    SLICE_X52Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    20.523 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F7.B/O
                         net (fo=1, routed)           0.000    20.523    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/O0
    SLICE_X52Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    20.621 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8/F8/O
                         net (fo=1, routed)           1.361    21.983    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_8_8_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.319    22.302 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.302    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16_n_0
    SLICE_X55Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    22.519 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.519    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6_n_0
    SLICE_X55Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    22.613 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1/O
                         net (fo=1, routed)           2.209    24.821    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.316    25.137 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.355    26.492    mainfsm/dp/ck/spo[8]
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.616 f  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.079    27.695    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.124    27.819 r  mainfsm/dp/ck/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.776    30.595    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    34.130 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.130    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.049ns  (logic 6.179ns (21.272%)  route 22.870ns (78.728%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    19.690    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    20.263 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.263    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    20.477 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    20.477    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    20.565 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    22.171    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    22.490 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.490    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    22.707 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.707    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    22.801 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    24.675    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    24.991 r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    26.842    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.966 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700    27.665    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.124    27.789 r  mainfsm/dp/ck/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.830    30.620    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    34.124 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.124    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.006ns  (logic 6.195ns (21.357%)  route 22.811ns (78.643%))
  Logic Levels:           11  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.554     5.075    mainfsm/CLK
    SLICE_X29Y56         FDRE                                         r  mainfsm/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mainfsm/curr_state_reg[2]/Q
                         net (fo=58, routed)          1.708     7.239    mainfsm/curr_state[2]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.389 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.301    19.690    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/A0
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.573    20.263 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.263    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    20.477 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F7.A/O
                         net (fo=1, routed)           0.000    20.477    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    20.565 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9/F8/O
                         net (fo=1, routed)           1.606    22.171    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_9_9_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.319    22.490 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    22.490    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    22.707 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.707    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X51Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    22.801 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.874    24.675    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.316    24.991 f  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.850    26.842    mainfsm/dp/ck/spo[9]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    26.966 f  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.528    27.493    mainfsm/dp/ck/temp[1]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    27.617 r  mainfsm/dp/ck/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.944    30.561    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    34.081 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.081    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.315ns (55.230%)  route 3.498ns (44.770%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.568     5.089    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           1.200     6.745    mainfsm/dp/ck/s2temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.897 r  mainfsm/dp/ck/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.298     9.195    an_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         3.707    12.902 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.902    an[2]
    U4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.103ns (54.011%)  route 3.494ns (45.989%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.568     5.089    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           1.200     6.745    mainfsm/dp/ck/s2temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.869 r  mainfsm/dp/ck/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.294     9.163    an_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.686 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.686    an[1]
    V4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.311ns (57.810%)  route 3.146ns (42.190%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.568     5.089    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  mainfsm/dp/ck/s1_reg/Q
                         net (fo=9, routed)           1.029     6.574    mainfsm/dp/ck/s1temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.150     6.724 r  mainfsm/dp/ck/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.117     8.841    an_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.546 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.546    an[3]
    U2                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.453ns (60.816%)  route 0.936ns (39.184%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.369     1.957    mainfsm/dp/ck/s2temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.046     2.003 r  mainfsm/dp/ck/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.567     2.570    an_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.836 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.836    an[3]
    U2                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.397ns (58.188%)  route 1.004ns (41.812%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.369     1.957    mainfsm/dp/ck/s2temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.002 r  mainfsm/dp/ck/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.637    an_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.849 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.849    an[0]
    W4                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.410ns (58.133%)  route 1.015ns (41.868%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s1_reg/Q
                         net (fo=9, routed)           0.383     1.971    mainfsm/dp/ck/s1temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  mainfsm/dp/ck/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.649    an_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.873 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.873    an[1]
    V4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.451ns (58.782%)  route 1.018ns (41.218%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mainfsm/dp/ck/s1_reg/Q
                         net (fo=9, routed)           0.383     1.971    mainfsm/dp/ck/s1temp
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.043     2.014 r  mainfsm/dp/ck/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.649    an_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.267     3.916 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.916    an[2]
    U4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.467ns (55.985%)  route 1.153ns (44.015%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.162     1.751    mainfsm/dp/ck/s2temp
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.115     1.910    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.955 r  mainfsm/dp/ck/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.876     2.831    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.067 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.067    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.532ns (57.121%)  route 1.150ns (42.879%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.162     1.751    mainfsm/dp/ck/s2temp
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.115     1.910    mainfsm/dp/ck/temp[1]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.051     1.961 r  mainfsm/dp/ck/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.873     2.834    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     4.129 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.129    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.452ns (53.428%)  route 1.266ns (46.572%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.169     1.757    mainfsm/dp/ck/s2temp
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.148     1.950    mainfsm/dp/ck/temp[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.995 r  mainfsm/dp/ck/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.949     2.944    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.165 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.165    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.437ns (52.447%)  route 1.302ns (47.553%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.169     1.757    mainfsm/dp/ck/s2temp
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     2.031    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.076 r  mainfsm/dp/ck/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.904     2.981    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.186 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.186    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.510ns (54.842%)  route 1.243ns (45.158%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.169     1.757    mainfsm/dp/ck/s2temp
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     2.031    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.076 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.845     2.921    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.200 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.200    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainfsm/dp/ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.530ns (53.249%)  route 1.344ns (46.751%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.564     1.447    mainfsm/dp/ck/CLK
    SLICE_X48Y39         FDRE                                         r  mainfsm/dp/ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mainfsm/dp/ck/s2_reg/Q
                         net (fo=9, routed)           0.169     1.757    mainfsm/dp/ck/s2temp
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  mainfsm/dp/ck/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     2.031    mainfsm/dp/ck/temp[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.046     2.077 r  mainfsm/dp/ck/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.945     3.023    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.321 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.321    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         36864 Endpoints
Min Delay         36864 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.562ns  (logic 1.605ns (9.138%)  route 15.957ns (90.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    17.562    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520     4.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_A/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.562ns  (logic 1.605ns (9.138%)  route 15.957ns (90.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    17.562    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520     4.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_B/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.562ns  (logic 1.605ns (9.138%)  route 15.957ns (90.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    17.562    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520     4.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_C/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.562ns  (logic 1.605ns (9.138%)  route 15.957ns (90.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.763    17.562    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/A0
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.520     4.861    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/WCLK
    SLICE_X64Y2          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_5_5/RAMS64E_D/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.558ns  (logic 1.605ns (9.140%)  route 15.954ns (90.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    17.558    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519     4.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.558ns  (logic 1.605ns (9.140%)  route 15.954ns (90.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    17.558    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519     4.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.558ns  (logic 1.605ns (9.140%)  route 15.954ns (90.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    17.558    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519     4.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_C/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.558ns  (logic 1.605ns (9.140%)  route 15.954ns (90.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.760    17.558    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/A0
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519     4.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/WCLK
    SLICE_X64Y3          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_D/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.543ns  (logic 1.605ns (9.148%)  route 15.938ns (90.852%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.745    17.543    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/A0
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519     4.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/WCLK
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_A/CLK

Slack:                    inf
  Source:                 an3[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.543ns  (logic 1.605ns (9.148%)  route 15.938ns (90.852%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an3[0] (IN)
                         net (fo=0)                   0.000     0.000    an3[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  an3_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    mainfsm/led_OBUF[0]
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.799 r  mainfsm/RAM_i_14/O
                         net (fo=4096, routed)       12.745    17.543    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/A0
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        1.519     4.860    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/WCLK
    SLICE_X60Y1          RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_5_5/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.264ns (15.058%)  route 1.489ns (84.942%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.282     1.752    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/A4
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/WCLK
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_A/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.264ns (15.058%)  route 1.489ns (84.942%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.282     1.752    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/A4
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/WCLK
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_B/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.264ns (15.058%)  route 1.489ns (84.942%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.282     1.752    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/A4
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/WCLK
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_C/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.264ns (15.058%)  route 1.489ns (84.942%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.282     1.752    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/A4
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/WCLK
    SLICE_X30Y50         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_8_8/RAMS64E_D/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.264ns (14.354%)  route 1.575ns (85.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.368     1.838    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/A4
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/WCLK
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_A/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.264ns (14.354%)  route 1.575ns (85.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.368     1.838    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/A4
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/WCLK
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_B/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.264ns (14.354%)  route 1.575ns (85.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.368     1.838    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/A4
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/WCLK
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_C/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.264ns (14.354%)  route 1.575ns (85.646%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.368     1.838    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/A4
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.830     1.958    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/WCLK
    SLICE_X30Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_D/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.264ns (14.334%)  route 1.577ns (85.666%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.371     1.841    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/A4
    SLICE_X34Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.829     1.957    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/WCLK
    SLICE_X34Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/RAMS64E_A/CLK

Slack:                    inf
  Source:                 an2[0]
                            (input port)
  Destination:            RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.264ns (14.334%)  route 1.577ns (85.666%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  an2[0] (IN)
                         net (fo=0)                   0.000     0.000    an2[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  an2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.206     1.425    mainfsm/led_OBUF[4]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.470 r  mainfsm/RAM_i_10/O
                         net (fo=4096, routed)        0.371     1.841    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/A4
    SLICE_X34Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4567, routed)        0.829     1.957    RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/WCLK
    SLICE_X34Y51         RAMS64E                                      r  RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_13_13/RAMS64E_B/CLK





