// Seed: 1941586559
module module_0;
  wire id_1[-1 : 1 'h0];
  ;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2
    , id_4
);
  logic id_5, id_6;
  module_0 modCall_1 ();
endmodule
program module_2 #(
    parameter id_3 = 32'd65,
    parameter id_4 = 32'd86
);
  wire id_1;
  logic [7:0] id_2;
  module_0 modCall_1 ();
  parameter id_3 = 1;
  wire [id_3 : -1] _id_4;
  reg [1 : id_4] id_5, id_6, id_7, id_8, id_9;
  assign id_6 = id_2[id_4];
  parameter id_10 = -1'b0;
  wire id_11;
  initial begin : LABEL_0
    id_7 = id_4;
    id_6 <= id_5;
  end
endprogram
