#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000019871eb79a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000019871f37e00_0 .net "PC", 31 0, v0000019871f31e80_0;  1 drivers
v0000019871f372c0_0 .var "clk", 0 0;
v0000019871f38300_0 .net "clkout", 0 0, L_0000019871eac9a0;  1 drivers
v0000019871f37540_0 .net "cycles_consumed", 31 0, v0000019871f343c0_0;  1 drivers
v0000019871f37fe0_0 .net "regs0", 31 0, L_0000019871ead490;  1 drivers
v0000019871f384e0_0 .net "regs1", 31 0, L_0000019871ead650;  1 drivers
v0000019871f36b40_0 .net "regs2", 31 0, L_0000019871eacf50;  1 drivers
v0000019871f37220_0 .net "regs3", 31 0, L_0000019871ead7a0;  1 drivers
v0000019871f38260_0 .net "regs4", 31 0, L_0000019871ead730;  1 drivers
v0000019871f36d20_0 .net "regs5", 31 0, L_0000019871eacaf0;  1 drivers
v0000019871f37ea0_0 .var "rst", 0 0;
S_0000019871e35150 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000019871eb79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000019871eb7cc0 .param/l "RType" 0 4 2, C4<000000>;
P_0000019871eb7cf8 .param/l "add" 0 4 5, C4<100000>;
P_0000019871eb7d30 .param/l "addi" 0 4 8, C4<001000>;
P_0000019871eb7d68 .param/l "addu" 0 4 5, C4<100001>;
P_0000019871eb7da0 .param/l "and_" 0 4 5, C4<100100>;
P_0000019871eb7dd8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019871eb7e10 .param/l "beq" 0 4 10, C4<000100>;
P_0000019871eb7e48 .param/l "bne" 0 4 10, C4<000101>;
P_0000019871eb7e80 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000019871eb7eb8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019871eb7ef0 .param/l "j" 0 4 12, C4<000010>;
P_0000019871eb7f28 .param/l "jal" 0 4 12, C4<000011>;
P_0000019871eb7f60 .param/l "jr" 0 4 6, C4<001000>;
P_0000019871eb7f98 .param/l "lw" 0 4 8, C4<100011>;
P_0000019871eb7fd0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019871eb8008 .param/l "or_" 0 4 5, C4<100101>;
P_0000019871eb8040 .param/l "ori" 0 4 8, C4<001101>;
P_0000019871eb8078 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019871eb80b0 .param/l "sll" 0 4 6, C4<000000>;
P_0000019871eb80e8 .param/l "slt" 0 4 5, C4<101010>;
P_0000019871eb8120 .param/l "slti" 0 4 8, C4<101010>;
P_0000019871eb8158 .param/l "srl" 0 4 6, C4<000010>;
P_0000019871eb8190 .param/l "sub" 0 4 5, C4<100010>;
P_0000019871eb81c8 .param/l "subu" 0 4 5, C4<100011>;
P_0000019871eb8200 .param/l "sw" 0 4 8, C4<101011>;
P_0000019871eb8238 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019871eb8270 .param/l "xori" 0 4 8, C4<001110>;
L_0000019871ead810 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871ead0a0 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871ead110 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871ead340 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871eacee0 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871ead500 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871eace00 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871ead180 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871eac9a0 .functor OR 1, v0000019871f372c0_0, v0000019871ea59b0_0, C4<0>, C4<0>;
L_0000019871ead6c0 .functor OR 1, L_0000019871f37ae0, L_0000019871f37b80, C4<0>, C4<0>;
L_0000019871eaca80 .functor AND 1, L_0000019871f91e30, L_0000019871f92650, C4<1>, C4<1>;
L_0000019871eacc40 .functor NOT 1, v0000019871f37ea0_0, C4<0>, C4<0>, C4<0>;
L_0000019871eacb60 .functor OR 1, L_0000019871f92510, L_0000019871f90f30, C4<0>, C4<0>;
L_0000019871ead420 .functor OR 1, L_0000019871eacb60, L_0000019871f92150, C4<0>, C4<0>;
L_0000019871eacd20 .functor OR 1, L_0000019871f91110, L_0000019871f91ed0, C4<0>, C4<0>;
L_0000019871eacbd0 .functor AND 1, L_0000019871f90b70, L_0000019871eacd20, C4<1>, C4<1>;
L_0000019871f92ac0 .functor OR 1, L_0000019871f91930, L_0000019871f919d0, C4<0>, C4<0>;
L_0000019871f937e0 .functor AND 1, L_0000019871f91890, L_0000019871f92ac0, C4<1>, C4<1>;
v0000019871f308a0_0 .net "ALUOp", 3 0, v0000019871ea5af0_0;  1 drivers
v0000019871f31c00_0 .net "ALUResult", 31 0, v0000019871f2b640_0;  1 drivers
v0000019871f31840_0 .net "ALUSrc", 0 0, v0000019871ea63b0_0;  1 drivers
v0000019871f31480_0 .net "ALUin2", 31 0, L_0000019871f914d0;  1 drivers
v0000019871f31200_0 .net "MemReadEn", 0 0, v0000019871ea6130_0;  1 drivers
v0000019871f31020_0 .net "MemWriteEn", 0 0, v0000019871ea61d0_0;  1 drivers
v0000019871f31980_0 .net "MemtoReg", 0 0, v0000019871ea5410_0;  1 drivers
v0000019871f31ca0_0 .net "PC", 31 0, v0000019871f31e80_0;  alias, 1 drivers
v0000019871f30940_0 .net "PCPlus1", 31 0, L_0000019871f377c0;  1 drivers
v0000019871f315c0_0 .net "PCsrc", 1 0, v0000019871f2b5a0_0;  1 drivers
v0000019871f31de0_0 .net "RegDst", 0 0, v0000019871ea50f0_0;  1 drivers
v0000019871f301c0_0 .net "RegWriteEn", 0 0, v0000019871ea5870_0;  1 drivers
v0000019871f30580_0 .net "WriteRegister", 4 0, L_0000019871f90990;  1 drivers
v0000019871f30e40_0 .net *"_ivl_0", 0 0, L_0000019871ead810;  1 drivers
L_0000019871f388d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019871f31d40_0 .net/2u *"_ivl_10", 4 0, L_0000019871f388d0;  1 drivers
L_0000019871f38cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f31f20_0 .net *"_ivl_101", 15 0, L_0000019871f38cc0;  1 drivers
v0000019871f31660_0 .net *"_ivl_102", 31 0, L_0000019871f92790;  1 drivers
L_0000019871f38d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f310c0_0 .net *"_ivl_105", 25 0, L_0000019871f38d08;  1 drivers
L_0000019871f38d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f303a0_0 .net/2u *"_ivl_106", 31 0, L_0000019871f38d50;  1 drivers
v0000019871f30080_0 .net *"_ivl_108", 0 0, L_0000019871f91e30;  1 drivers
L_0000019871f38d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000019871f313e0_0 .net/2u *"_ivl_110", 5 0, L_0000019871f38d98;  1 drivers
v0000019871f30b20_0 .net *"_ivl_112", 0 0, L_0000019871f92650;  1 drivers
v0000019871f312a0_0 .net *"_ivl_115", 0 0, L_0000019871eaca80;  1 drivers
v0000019871f30c60_0 .net *"_ivl_116", 47 0, L_0000019871f926f0;  1 drivers
L_0000019871f38de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f317a0_0 .net *"_ivl_119", 15 0, L_0000019871f38de0;  1 drivers
L_0000019871f38918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019871f30120_0 .net/2u *"_ivl_12", 5 0, L_0000019871f38918;  1 drivers
v0000019871f309e0_0 .net *"_ivl_120", 47 0, L_0000019871f912f0;  1 drivers
L_0000019871f38e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f318e0_0 .net *"_ivl_123", 15 0, L_0000019871f38e28;  1 drivers
v0000019871f31a20_0 .net *"_ivl_125", 0 0, L_0000019871f91bb0;  1 drivers
v0000019871f30da0_0 .net *"_ivl_126", 31 0, L_0000019871f91d90;  1 drivers
v0000019871f31ac0_0 .net *"_ivl_128", 47 0, L_0000019871f91250;  1 drivers
v0000019871f31b60_0 .net *"_ivl_130", 47 0, L_0000019871f91610;  1 drivers
v0000019871f30440_0 .net *"_ivl_132", 47 0, L_0000019871f90e90;  1 drivers
v0000019871f31340_0 .net *"_ivl_134", 47 0, L_0000019871f911b0;  1 drivers
L_0000019871f38e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019871f30bc0_0 .net/2u *"_ivl_138", 1 0, L_0000019871f38e70;  1 drivers
v0000019871f30260_0 .net *"_ivl_14", 0 0, L_0000019871f379a0;  1 drivers
v0000019871f304e0_0 .net *"_ivl_140", 0 0, L_0000019871f91390;  1 drivers
L_0000019871f38eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019871f30620_0 .net/2u *"_ivl_142", 1 0, L_0000019871f38eb8;  1 drivers
v0000019871f30f80_0 .net *"_ivl_144", 0 0, L_0000019871f925b0;  1 drivers
L_0000019871f38f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000019871f306c0_0 .net/2u *"_ivl_146", 1 0, L_0000019871f38f00;  1 drivers
v0000019871f30760_0 .net *"_ivl_148", 0 0, L_0000019871f90c10;  1 drivers
L_0000019871f38f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000019871f30800_0 .net/2u *"_ivl_150", 31 0, L_0000019871f38f48;  1 drivers
L_0000019871f38f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000019871f30ee0_0 .net/2u *"_ivl_152", 31 0, L_0000019871f38f90;  1 drivers
v0000019871f33ad0_0 .net *"_ivl_154", 31 0, L_0000019871f91a70;  1 drivers
v0000019871f33670_0 .net *"_ivl_156", 31 0, L_0000019871f91570;  1 drivers
L_0000019871f38960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000019871f32090_0 .net/2u *"_ivl_16", 4 0, L_0000019871f38960;  1 drivers
v0000019871f32770_0 .net *"_ivl_160", 0 0, L_0000019871eacc40;  1 drivers
L_0000019871f39020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f32e50_0 .net/2u *"_ivl_162", 31 0, L_0000019871f39020;  1 drivers
L_0000019871f390f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000019871f32d10_0 .net/2u *"_ivl_166", 5 0, L_0000019871f390f8;  1 drivers
v0000019871f326d0_0 .net *"_ivl_168", 0 0, L_0000019871f92510;  1 drivers
L_0000019871f39140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000019871f32ef0_0 .net/2u *"_ivl_170", 5 0, L_0000019871f39140;  1 drivers
v0000019871f32db0_0 .net *"_ivl_172", 0 0, L_0000019871f90f30;  1 drivers
v0000019871f32810_0 .net *"_ivl_175", 0 0, L_0000019871eacb60;  1 drivers
L_0000019871f39188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000019871f32630_0 .net/2u *"_ivl_176", 5 0, L_0000019871f39188;  1 drivers
v0000019871f328b0_0 .net *"_ivl_178", 0 0, L_0000019871f92150;  1 drivers
v0000019871f33530_0 .net *"_ivl_181", 0 0, L_0000019871ead420;  1 drivers
L_0000019871f391d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f32f90_0 .net/2u *"_ivl_182", 15 0, L_0000019871f391d0;  1 drivers
v0000019871f32590_0 .net *"_ivl_184", 31 0, L_0000019871f908f0;  1 drivers
v0000019871f33710_0 .net *"_ivl_187", 0 0, L_0000019871f91750;  1 drivers
v0000019871f32450_0 .net *"_ivl_188", 15 0, L_0000019871f91070;  1 drivers
v0000019871f33490_0 .net *"_ivl_19", 4 0, L_0000019871f36fa0;  1 drivers
v0000019871f32950_0 .net *"_ivl_190", 31 0, L_0000019871f921f0;  1 drivers
v0000019871f337b0_0 .net *"_ivl_194", 31 0, L_0000019871f91c50;  1 drivers
L_0000019871f39218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f33e90_0 .net *"_ivl_197", 25 0, L_0000019871f39218;  1 drivers
L_0000019871f39260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f33170_0 .net/2u *"_ivl_198", 31 0, L_0000019871f39260;  1 drivers
L_0000019871f38888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019871f33210_0 .net/2u *"_ivl_2", 5 0, L_0000019871f38888;  1 drivers
v0000019871f33c10_0 .net *"_ivl_20", 4 0, L_0000019871f370e0;  1 drivers
v0000019871f33df0_0 .net *"_ivl_200", 0 0, L_0000019871f90b70;  1 drivers
L_0000019871f392a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019871f33850_0 .net/2u *"_ivl_202", 5 0, L_0000019871f392a8;  1 drivers
v0000019871f321d0_0 .net *"_ivl_204", 0 0, L_0000019871f91110;  1 drivers
L_0000019871f392f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019871f335d0_0 .net/2u *"_ivl_206", 5 0, L_0000019871f392f0;  1 drivers
v0000019871f32130_0 .net *"_ivl_208", 0 0, L_0000019871f91ed0;  1 drivers
v0000019871f324f0_0 .net *"_ivl_211", 0 0, L_0000019871eacd20;  1 drivers
v0000019871f33990_0 .net *"_ivl_213", 0 0, L_0000019871eacbd0;  1 drivers
L_0000019871f39338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019871f338f0_0 .net/2u *"_ivl_214", 5 0, L_0000019871f39338;  1 drivers
v0000019871f332b0_0 .net *"_ivl_216", 0 0, L_0000019871f90fd0;  1 drivers
L_0000019871f39380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019871f32c70_0 .net/2u *"_ivl_218", 31 0, L_0000019871f39380;  1 drivers
v0000019871f33a30_0 .net *"_ivl_220", 31 0, L_0000019871f91430;  1 drivers
v0000019871f33030_0 .net *"_ivl_224", 31 0, L_0000019871f917f0;  1 drivers
L_0000019871f393c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f33cb0_0 .net *"_ivl_227", 25 0, L_0000019871f393c8;  1 drivers
L_0000019871f39410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f330d0_0 .net/2u *"_ivl_228", 31 0, L_0000019871f39410;  1 drivers
v0000019871f33b70_0 .net *"_ivl_230", 0 0, L_0000019871f91890;  1 drivers
L_0000019871f39458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019871f33350_0 .net/2u *"_ivl_232", 5 0, L_0000019871f39458;  1 drivers
v0000019871f33d50_0 .net *"_ivl_234", 0 0, L_0000019871f91930;  1 drivers
L_0000019871f394a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019871f329f0_0 .net/2u *"_ivl_236", 5 0, L_0000019871f394a0;  1 drivers
v0000019871f32bd0_0 .net *"_ivl_238", 0 0, L_0000019871f919d0;  1 drivers
v0000019871f333f0_0 .net *"_ivl_24", 0 0, L_0000019871ead110;  1 drivers
v0000019871f33f30_0 .net *"_ivl_241", 0 0, L_0000019871f92ac0;  1 drivers
v0000019871f32a90_0 .net *"_ivl_243", 0 0, L_0000019871f937e0;  1 drivers
L_0000019871f394e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019871f32270_0 .net/2u *"_ivl_244", 5 0, L_0000019871f394e8;  1 drivers
v0000019871f32310_0 .net *"_ivl_246", 0 0, L_0000019871f92290;  1 drivers
v0000019871f323b0_0 .net *"_ivl_248", 31 0, L_0000019871f923d0;  1 drivers
L_0000019871f389a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019871f32b30_0 .net/2u *"_ivl_26", 4 0, L_0000019871f389a8;  1 drivers
v0000019871f34320_0 .net *"_ivl_29", 4 0, L_0000019871f37180;  1 drivers
v0000019871f35c20_0 .net *"_ivl_32", 0 0, L_0000019871ead340;  1 drivers
L_0000019871f389f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019871f34dc0_0 .net/2u *"_ivl_34", 4 0, L_0000019871f389f0;  1 drivers
v0000019871f35ea0_0 .net *"_ivl_37", 4 0, L_0000019871f37040;  1 drivers
v0000019871f35900_0 .net *"_ivl_40", 0 0, L_0000019871eacee0;  1 drivers
L_0000019871f38a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f354a0_0 .net/2u *"_ivl_42", 15 0, L_0000019871f38a38;  1 drivers
v0000019871f35720_0 .net *"_ivl_45", 15 0, L_0000019871f37400;  1 drivers
v0000019871f34500_0 .net *"_ivl_48", 0 0, L_0000019871ead500;  1 drivers
v0000019871f348c0_0 .net *"_ivl_5", 5 0, L_0000019871f37f40;  1 drivers
L_0000019871f38a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f35cc0_0 .net/2u *"_ivl_50", 36 0, L_0000019871f38a80;  1 drivers
L_0000019871f38ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f35860_0 .net/2u *"_ivl_52", 31 0, L_0000019871f38ac8;  1 drivers
v0000019871f35540_0 .net *"_ivl_55", 4 0, L_0000019871f37a40;  1 drivers
v0000019871f35a40_0 .net *"_ivl_56", 36 0, L_0000019871f36e60;  1 drivers
v0000019871f340a0_0 .net *"_ivl_58", 36 0, L_0000019871f38620;  1 drivers
v0000019871f35d60_0 .net *"_ivl_62", 0 0, L_0000019871eace00;  1 drivers
L_0000019871f38b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019871f34a00_0 .net/2u *"_ivl_64", 5 0, L_0000019871f38b10;  1 drivers
v0000019871f35680_0 .net *"_ivl_67", 5 0, L_0000019871f37900;  1 drivers
v0000019871f34820_0 .net *"_ivl_70", 0 0, L_0000019871ead180;  1 drivers
L_0000019871f38b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f34280_0 .net/2u *"_ivl_72", 57 0, L_0000019871f38b58;  1 drivers
L_0000019871f38ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f34960_0 .net/2u *"_ivl_74", 31 0, L_0000019871f38ba0;  1 drivers
v0000019871f34aa0_0 .net *"_ivl_77", 25 0, L_0000019871f374a0;  1 drivers
v0000019871f34460_0 .net *"_ivl_78", 57 0, L_0000019871f368c0;  1 drivers
v0000019871f34640_0 .net *"_ivl_8", 0 0, L_0000019871ead0a0;  1 drivers
v0000019871f35e00_0 .net *"_ivl_80", 57 0, L_0000019871f375e0;  1 drivers
L_0000019871f38be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019871f350e0_0 .net/2u *"_ivl_84", 31 0, L_0000019871f38be8;  1 drivers
L_0000019871f38c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019871f35f40_0 .net/2u *"_ivl_88", 5 0, L_0000019871f38c30;  1 drivers
v0000019871f359a0_0 .net *"_ivl_90", 0 0, L_0000019871f37ae0;  1 drivers
L_0000019871f38c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019871f346e0_0 .net/2u *"_ivl_92", 5 0, L_0000019871f38c78;  1 drivers
v0000019871f35b80_0 .net *"_ivl_94", 0 0, L_0000019871f37b80;  1 drivers
v0000019871f35400_0 .net *"_ivl_97", 0 0, L_0000019871ead6c0;  1 drivers
v0000019871f34140_0 .net *"_ivl_98", 47 0, L_0000019871f37c20;  1 drivers
v0000019871f341e0_0 .net "adderResult", 31 0, L_0000019871f90d50;  1 drivers
v0000019871f34f00_0 .net "address", 31 0, L_0000019871f37720;  1 drivers
v0000019871f34be0_0 .net "clk", 0 0, L_0000019871eac9a0;  alias, 1 drivers
v0000019871f343c0_0 .var "cycles_consumed", 31 0;
o0000019871ee1888 .functor BUFZ 1, C4<z>; HiZ drive
v0000019871f345a0_0 .net "excep_flag", 0 0, o0000019871ee1888;  0 drivers
v0000019871f35180_0 .net "extImm", 31 0, L_0000019871f90a30;  1 drivers
v0000019871f34780_0 .net "funct", 5 0, L_0000019871f37680;  1 drivers
v0000019871f34b40_0 .net "hlt", 0 0, v0000019871ea59b0_0;  1 drivers
v0000019871f34c80_0 .net "imm", 15 0, L_0000019871f38580;  1 drivers
v0000019871f34d20_0 .net "immediate", 31 0, L_0000019871f92330;  1 drivers
v0000019871f357c0_0 .net "input_clk", 0 0, v0000019871f372c0_0;  1 drivers
v0000019871f355e0_0 .net "instruction", 31 0, L_0000019871f91b10;  1 drivers
v0000019871f34e60_0 .net "memoryReadData", 31 0, v0000019871f31160_0;  1 drivers
v0000019871f34fa0_0 .net "nextPC", 31 0, L_0000019871f90ad0;  1 drivers
v0000019871f35ae0_0 .net "opcode", 5 0, L_0000019871f36be0;  1 drivers
v0000019871f35040_0 .net "rd", 4 0, L_0000019871f383a0;  1 drivers
v0000019871f35220_0 .net "readData1", 31 0, L_0000019871eaccb0;  1 drivers
v0000019871f352c0_0 .net "readData1_w", 31 0, L_0000019871f97200;  1 drivers
v0000019871f35360_0 .net "readData2", 31 0, L_0000019871eace70;  1 drivers
v0000019871f36960_0 .net "regs0", 31 0, L_0000019871ead490;  alias, 1 drivers
v0000019871f36f00_0 .net "regs1", 31 0, L_0000019871ead650;  alias, 1 drivers
v0000019871f381c0_0 .net "regs2", 31 0, L_0000019871eacf50;  alias, 1 drivers
v0000019871f38080_0 .net "regs3", 31 0, L_0000019871ead7a0;  alias, 1 drivers
v0000019871f37cc0_0 .net "regs4", 31 0, L_0000019871ead730;  alias, 1 drivers
v0000019871f37860_0 .net "regs5", 31 0, L_0000019871eacaf0;  alias, 1 drivers
v0000019871f386c0_0 .net "rs", 4 0, L_0000019871f38440;  1 drivers
v0000019871f36dc0_0 .net "rst", 0 0, v0000019871f37ea0_0;  1 drivers
v0000019871f38120_0 .net "rt", 4 0, L_0000019871f36c80;  1 drivers
v0000019871f36aa0_0 .net "shamt", 31 0, L_0000019871f37360;  1 drivers
v0000019871f36a00_0 .net "wire_instruction", 31 0, L_0000019871eacfc0;  1 drivers
v0000019871f37d60_0 .net "writeData", 31 0, L_0000019871f96120;  1 drivers
v0000019871f38760_0 .net "zero", 0 0, L_0000019871f972a0;  1 drivers
L_0000019871f37f40 .part L_0000019871f91b10, 26, 6;
L_0000019871f36be0 .functor MUXZ 6, L_0000019871f37f40, L_0000019871f38888, L_0000019871ead810, C4<>;
L_0000019871f379a0 .cmp/eq 6, L_0000019871f36be0, L_0000019871f38918;
L_0000019871f36fa0 .part L_0000019871f91b10, 11, 5;
L_0000019871f370e0 .functor MUXZ 5, L_0000019871f36fa0, L_0000019871f38960, L_0000019871f379a0, C4<>;
L_0000019871f383a0 .functor MUXZ 5, L_0000019871f370e0, L_0000019871f388d0, L_0000019871ead0a0, C4<>;
L_0000019871f37180 .part L_0000019871f91b10, 21, 5;
L_0000019871f38440 .functor MUXZ 5, L_0000019871f37180, L_0000019871f389a8, L_0000019871ead110, C4<>;
L_0000019871f37040 .part L_0000019871f91b10, 16, 5;
L_0000019871f36c80 .functor MUXZ 5, L_0000019871f37040, L_0000019871f389f0, L_0000019871ead340, C4<>;
L_0000019871f37400 .part L_0000019871f91b10, 0, 16;
L_0000019871f38580 .functor MUXZ 16, L_0000019871f37400, L_0000019871f38a38, L_0000019871eacee0, C4<>;
L_0000019871f37a40 .part L_0000019871f91b10, 6, 5;
L_0000019871f36e60 .concat [ 5 32 0 0], L_0000019871f37a40, L_0000019871f38ac8;
L_0000019871f38620 .functor MUXZ 37, L_0000019871f36e60, L_0000019871f38a80, L_0000019871ead500, C4<>;
L_0000019871f37360 .part L_0000019871f38620, 0, 32;
L_0000019871f37900 .part L_0000019871f91b10, 0, 6;
L_0000019871f37680 .functor MUXZ 6, L_0000019871f37900, L_0000019871f38b10, L_0000019871eace00, C4<>;
L_0000019871f374a0 .part L_0000019871f91b10, 0, 26;
L_0000019871f368c0 .concat [ 26 32 0 0], L_0000019871f374a0, L_0000019871f38ba0;
L_0000019871f375e0 .functor MUXZ 58, L_0000019871f368c0, L_0000019871f38b58, L_0000019871ead180, C4<>;
L_0000019871f37720 .part L_0000019871f375e0, 0, 32;
L_0000019871f377c0 .arith/sum 32, v0000019871f31e80_0, L_0000019871f38be8;
L_0000019871f37ae0 .cmp/eq 6, L_0000019871f36be0, L_0000019871f38c30;
L_0000019871f37b80 .cmp/eq 6, L_0000019871f36be0, L_0000019871f38c78;
L_0000019871f37c20 .concat [ 32 16 0 0], L_0000019871f37720, L_0000019871f38cc0;
L_0000019871f92790 .concat [ 6 26 0 0], L_0000019871f36be0, L_0000019871f38d08;
L_0000019871f91e30 .cmp/eq 32, L_0000019871f92790, L_0000019871f38d50;
L_0000019871f92650 .cmp/eq 6, L_0000019871f37680, L_0000019871f38d98;
L_0000019871f926f0 .concat [ 32 16 0 0], L_0000019871eaccb0, L_0000019871f38de0;
L_0000019871f912f0 .concat [ 32 16 0 0], v0000019871f31e80_0, L_0000019871f38e28;
L_0000019871f91bb0 .part L_0000019871f38580, 15, 1;
LS_0000019871f91d90_0_0 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_4 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_8 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_12 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_16 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_20 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_24 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_0_28 .concat [ 1 1 1 1], L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0, L_0000019871f91bb0;
LS_0000019871f91d90_1_0 .concat [ 4 4 4 4], LS_0000019871f91d90_0_0, LS_0000019871f91d90_0_4, LS_0000019871f91d90_0_8, LS_0000019871f91d90_0_12;
LS_0000019871f91d90_1_4 .concat [ 4 4 4 4], LS_0000019871f91d90_0_16, LS_0000019871f91d90_0_20, LS_0000019871f91d90_0_24, LS_0000019871f91d90_0_28;
L_0000019871f91d90 .concat [ 16 16 0 0], LS_0000019871f91d90_1_0, LS_0000019871f91d90_1_4;
L_0000019871f91250 .concat [ 16 32 0 0], L_0000019871f38580, L_0000019871f91d90;
L_0000019871f91610 .arith/sum 48, L_0000019871f912f0, L_0000019871f91250;
L_0000019871f90e90 .functor MUXZ 48, L_0000019871f91610, L_0000019871f926f0, L_0000019871eaca80, C4<>;
L_0000019871f911b0 .functor MUXZ 48, L_0000019871f90e90, L_0000019871f37c20, L_0000019871ead6c0, C4<>;
L_0000019871f90d50 .part L_0000019871f911b0, 0, 32;
L_0000019871f91390 .cmp/eq 2, v0000019871f2b5a0_0, L_0000019871f38e70;
L_0000019871f925b0 .cmp/eq 2, v0000019871f2b5a0_0, L_0000019871f38eb8;
L_0000019871f90c10 .cmp/eq 2, v0000019871f2b5a0_0, L_0000019871f38f00;
L_0000019871f91a70 .functor MUXZ 32, L_0000019871f38f90, L_0000019871f38f48, L_0000019871f90c10, C4<>;
L_0000019871f91570 .functor MUXZ 32, L_0000019871f91a70, L_0000019871f90d50, L_0000019871f925b0, C4<>;
L_0000019871f90ad0 .functor MUXZ 32, L_0000019871f91570, L_0000019871f377c0, L_0000019871f91390, C4<>;
L_0000019871f91b10 .functor MUXZ 32, L_0000019871eacfc0, L_0000019871f39020, L_0000019871eacc40, C4<>;
L_0000019871f92510 .cmp/eq 6, L_0000019871f36be0, L_0000019871f390f8;
L_0000019871f90f30 .cmp/eq 6, L_0000019871f36be0, L_0000019871f39140;
L_0000019871f92150 .cmp/eq 6, L_0000019871f36be0, L_0000019871f39188;
L_0000019871f908f0 .concat [ 16 16 0 0], L_0000019871f38580, L_0000019871f391d0;
L_0000019871f91750 .part L_0000019871f38580, 15, 1;
LS_0000019871f91070_0_0 .concat [ 1 1 1 1], L_0000019871f91750, L_0000019871f91750, L_0000019871f91750, L_0000019871f91750;
LS_0000019871f91070_0_4 .concat [ 1 1 1 1], L_0000019871f91750, L_0000019871f91750, L_0000019871f91750, L_0000019871f91750;
LS_0000019871f91070_0_8 .concat [ 1 1 1 1], L_0000019871f91750, L_0000019871f91750, L_0000019871f91750, L_0000019871f91750;
LS_0000019871f91070_0_12 .concat [ 1 1 1 1], L_0000019871f91750, L_0000019871f91750, L_0000019871f91750, L_0000019871f91750;
L_0000019871f91070 .concat [ 4 4 4 4], LS_0000019871f91070_0_0, LS_0000019871f91070_0_4, LS_0000019871f91070_0_8, LS_0000019871f91070_0_12;
L_0000019871f921f0 .concat [ 16 16 0 0], L_0000019871f38580, L_0000019871f91070;
L_0000019871f90a30 .functor MUXZ 32, L_0000019871f921f0, L_0000019871f908f0, L_0000019871ead420, C4<>;
L_0000019871f91c50 .concat [ 6 26 0 0], L_0000019871f36be0, L_0000019871f39218;
L_0000019871f90b70 .cmp/eq 32, L_0000019871f91c50, L_0000019871f39260;
L_0000019871f91110 .cmp/eq 6, L_0000019871f37680, L_0000019871f392a8;
L_0000019871f91ed0 .cmp/eq 6, L_0000019871f37680, L_0000019871f392f0;
L_0000019871f90fd0 .cmp/eq 6, L_0000019871f36be0, L_0000019871f39338;
L_0000019871f91430 .functor MUXZ 32, L_0000019871f90a30, L_0000019871f39380, L_0000019871f90fd0, C4<>;
L_0000019871f92330 .functor MUXZ 32, L_0000019871f91430, L_0000019871f37360, L_0000019871eacbd0, C4<>;
L_0000019871f917f0 .concat [ 6 26 0 0], L_0000019871f36be0, L_0000019871f393c8;
L_0000019871f91890 .cmp/eq 32, L_0000019871f917f0, L_0000019871f39410;
L_0000019871f91930 .cmp/eq 6, L_0000019871f37680, L_0000019871f39458;
L_0000019871f919d0 .cmp/eq 6, L_0000019871f37680, L_0000019871f394a0;
L_0000019871f92290 .cmp/eq 6, L_0000019871f36be0, L_0000019871f394e8;
L_0000019871f923d0 .functor MUXZ 32, L_0000019871eaccb0, v0000019871f31e80_0, L_0000019871f92290, C4<>;
L_0000019871f97200 .functor MUXZ 32, L_0000019871f923d0, L_0000019871eace70, L_0000019871f937e0, C4<>;
S_0000019871e352e0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019871e9bc90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019871e667d0 .functor NOT 1, v0000019871ea63b0_0, C4<0>, C4<0>, C4<0>;
v0000019871ea5c30_0 .net *"_ivl_0", 0 0, L_0000019871e667d0;  1 drivers
v0000019871ea6810_0 .net "in1", 31 0, L_0000019871eace70;  alias, 1 drivers
v0000019871ea5050_0 .net "in2", 31 0, L_0000019871f92330;  alias, 1 drivers
v0000019871ea6090_0 .net "out", 31 0, L_0000019871f914d0;  alias, 1 drivers
v0000019871ea4970_0 .net "s", 0 0, v0000019871ea63b0_0;  alias, 1 drivers
L_0000019871f914d0 .functor MUXZ 32, L_0000019871f92330, L_0000019871eace70, L_0000019871e667d0, C4<>;
S_0000019871e327f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000019871eccd80 .param/l "RType" 0 4 2, C4<000000>;
P_0000019871eccdb8 .param/l "add" 0 4 5, C4<100000>;
P_0000019871eccdf0 .param/l "addi" 0 4 8, C4<001000>;
P_0000019871ecce28 .param/l "addu" 0 4 5, C4<100001>;
P_0000019871ecce60 .param/l "and_" 0 4 5, C4<100100>;
P_0000019871ecce98 .param/l "andi" 0 4 8, C4<001100>;
P_0000019871ecced0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019871eccf08 .param/l "bne" 0 4 10, C4<000101>;
P_0000019871eccf40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019871eccf78 .param/l "j" 0 4 12, C4<000010>;
P_0000019871eccfb0 .param/l "jal" 0 4 12, C4<000011>;
P_0000019871eccfe8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019871ecd020 .param/l "lw" 0 4 8, C4<100011>;
P_0000019871ecd058 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019871ecd090 .param/l "or_" 0 4 5, C4<100101>;
P_0000019871ecd0c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019871ecd100 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019871ecd138 .param/l "sll" 0 4 6, C4<000000>;
P_0000019871ecd170 .param/l "slt" 0 4 5, C4<101010>;
P_0000019871ecd1a8 .param/l "slti" 0 4 8, C4<101010>;
P_0000019871ecd1e0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019871ecd218 .param/l "sub" 0 4 5, C4<100010>;
P_0000019871ecd250 .param/l "subu" 0 4 5, C4<100011>;
P_0000019871ecd288 .param/l "sw" 0 4 8, C4<101011>;
P_0000019871ecd2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019871ecd2f8 .param/l "xori" 0 4 8, C4<001110>;
v0000019871ea5af0_0 .var "ALUOp", 3 0;
v0000019871ea63b0_0 .var "ALUSrc", 0 0;
v0000019871ea6130_0 .var "MemReadEn", 0 0;
v0000019871ea61d0_0 .var "MemWriteEn", 0 0;
v0000019871ea5410_0 .var "MemtoReg", 0 0;
v0000019871ea50f0_0 .var "RegDst", 0 0;
v0000019871ea5870_0 .var "RegWriteEn", 0 0;
v0000019871ea4bf0_0 .net "funct", 5 0, L_0000019871f37680;  alias, 1 drivers
v0000019871ea59b0_0 .var "hlt", 0 0;
v0000019871ea6270_0 .net "opcode", 5 0, L_0000019871f36be0;  alias, 1 drivers
v0000019871ea4d30_0 .net "rst", 0 0, v0000019871f37ea0_0;  alias, 1 drivers
E_0000019871e9bad0 .event anyedge, v0000019871ea4d30_0, v0000019871ea6270_0, v0000019871ea4bf0_0;
S_0000019871e32980 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000019871eacfc0 .functor BUFZ 32, L_0000019871f91cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871ea5190 .array "InstMem", 0 1023, 31 0;
v0000019871ea6450_0 .net *"_ivl_0", 31 0, L_0000019871f91cf0;  1 drivers
v0000019871ea5230_0 .net *"_ivl_3", 9 0, L_0000019871f90df0;  1 drivers
v0000019871ea52d0_0 .net *"_ivl_4", 11 0, L_0000019871f92010;  1 drivers
L_0000019871f38fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019871ea5370_0 .net *"_ivl_7", 1 0, L_0000019871f38fd8;  1 drivers
v0000019871ea54b0_0 .net "address", 31 0, v0000019871f31e80_0;  alias, 1 drivers
v0000019871ea5730_0 .var/i "i", 31 0;
v0000019871ea57d0_0 .net "q", 31 0, L_0000019871eacfc0;  alias, 1 drivers
L_0000019871f91cf0 .array/port v0000019871ea5190, L_0000019871f92010;
L_0000019871f90df0 .part v0000019871f31e80_0, 0, 10;
L_0000019871f92010 .concat [ 10 2 0 0], L_0000019871f90df0, L_0000019871f38fd8;
S_0000019871e1d7f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000019871eaccb0 .functor BUFZ 32, L_0000019871f92470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019871eace70 .functor BUFZ 32, L_0000019871f90cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871f2b780_1 .array/port v0000019871f2b780, 1;
L_0000019871ead490 .functor BUFZ 32, v0000019871f2b780_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871f2b780_2 .array/port v0000019871f2b780, 2;
L_0000019871ead650 .functor BUFZ 32, v0000019871f2b780_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871f2b780_3 .array/port v0000019871f2b780, 3;
L_0000019871eacf50 .functor BUFZ 32, v0000019871f2b780_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871f2b780_4 .array/port v0000019871f2b780, 4;
L_0000019871ead7a0 .functor BUFZ 32, v0000019871f2b780_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871f2b780_5 .array/port v0000019871f2b780, 5;
L_0000019871ead730 .functor BUFZ 32, v0000019871f2b780_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871f2b780_6 .array/port v0000019871f2b780, 6;
L_0000019871eacaf0 .functor BUFZ 32, v0000019871f2b780_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019871e7c370_0 .net *"_ivl_0", 31 0, L_0000019871f92470;  1 drivers
v0000019871f2bd20_0 .net *"_ivl_10", 6 0, L_0000019871f91f70;  1 drivers
L_0000019871f390b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019871f2a100_0 .net *"_ivl_13", 1 0, L_0000019871f390b0;  1 drivers
v0000019871f2aa60_0 .net *"_ivl_2", 6 0, L_0000019871f916b0;  1 drivers
L_0000019871f39068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019871f2a560_0 .net *"_ivl_5", 1 0, L_0000019871f39068;  1 drivers
v0000019871f2b3c0_0 .net *"_ivl_8", 31 0, L_0000019871f90cb0;  1 drivers
v0000019871f2be60_0 .net "clk", 0 0, L_0000019871eac9a0;  alias, 1 drivers
v0000019871f2a9c0_0 .var/i "i", 31 0;
v0000019871f2b280_0 .net "readData1", 31 0, L_0000019871eaccb0;  alias, 1 drivers
v0000019871f2b8c0_0 .net "readData2", 31 0, L_0000019871eace70;  alias, 1 drivers
v0000019871f2baa0_0 .net "readRegister1", 4 0, L_0000019871f38440;  alias, 1 drivers
v0000019871f2ace0_0 .net "readRegister2", 4 0, L_0000019871f36c80;  alias, 1 drivers
v0000019871f2b780 .array "registers", 31 0, 31 0;
v0000019871f2a420_0 .net "regs0", 31 0, L_0000019871ead490;  alias, 1 drivers
v0000019871f2a600_0 .net "regs1", 31 0, L_0000019871ead650;  alias, 1 drivers
v0000019871f2b500_0 .net "regs2", 31 0, L_0000019871eacf50;  alias, 1 drivers
v0000019871f2b6e0_0 .net "regs3", 31 0, L_0000019871ead7a0;  alias, 1 drivers
v0000019871f2b460_0 .net "regs4", 31 0, L_0000019871ead730;  alias, 1 drivers
v0000019871f2ae20_0 .net "regs5", 31 0, L_0000019871eacaf0;  alias, 1 drivers
v0000019871f2b820_0 .net "rst", 0 0, v0000019871f37ea0_0;  alias, 1 drivers
v0000019871f2bdc0_0 .net "we", 0 0, v0000019871ea5870_0;  alias, 1 drivers
v0000019871f2bbe0_0 .net "writeData", 31 0, L_0000019871f96120;  alias, 1 drivers
v0000019871f2b960_0 .net "writeRegister", 4 0, L_0000019871f90990;  alias, 1 drivers
E_0000019871e9bfd0/0 .event negedge, v0000019871ea4d30_0;
E_0000019871e9bfd0/1 .event posedge, v0000019871f2be60_0;
E_0000019871e9bfd0 .event/or E_0000019871e9bfd0/0, E_0000019871e9bfd0/1;
L_0000019871f92470 .array/port v0000019871f2b780, L_0000019871f916b0;
L_0000019871f916b0 .concat [ 5 2 0 0], L_0000019871f38440, L_0000019871f39068;
L_0000019871f90cb0 .array/port v0000019871f2b780, L_0000019871f91f70;
L_0000019871f91f70 .concat [ 5 2 0 0], L_0000019871f36c80, L_0000019871f390b0;
S_0000019871e1d980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000019871e1d7f0;
 .timescale 0 0;
v0000019871e7b510_0 .var/i "i", 31 0;
S_0000019871e635d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000019871e9c090 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000019871ead3b0 .functor NOT 1, v0000019871ea50f0_0, C4<0>, C4<0>, C4<0>;
v0000019871f2a7e0_0 .net *"_ivl_0", 0 0, L_0000019871ead3b0;  1 drivers
v0000019871f2a060_0 .net "in1", 4 0, L_0000019871f36c80;  alias, 1 drivers
v0000019871f2a1a0_0 .net "in2", 4 0, L_0000019871f383a0;  alias, 1 drivers
v0000019871f2bf00_0 .net "out", 4 0, L_0000019871f90990;  alias, 1 drivers
v0000019871f2b1e0_0 .net "s", 0 0, v0000019871ea50f0_0;  alias, 1 drivers
L_0000019871f90990 .functor MUXZ 5, L_0000019871f383a0, L_0000019871f36c80, L_0000019871ead3b0, C4<>;
S_0000019871e63760 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019871e9d710 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019871f93150 .functor NOT 1, v0000019871ea5410_0, C4<0>, C4<0>, C4<0>;
v0000019871f2ad80_0 .net *"_ivl_0", 0 0, L_0000019871f93150;  1 drivers
v0000019871f2ab00_0 .net "in1", 31 0, v0000019871f2b640_0;  alias, 1 drivers
v0000019871f2b000_0 .net "in2", 31 0, v0000019871f31160_0;  alias, 1 drivers
v0000019871f2af60_0 .net "out", 31 0, L_0000019871f96120;  alias, 1 drivers
v0000019871f2a740_0 .net "s", 0 0, v0000019871ea5410_0;  alias, 1 drivers
L_0000019871f96120 .functor MUXZ 32, v0000019871f31160_0, v0000019871f2b640_0, L_0000019871f93150, C4<>;
S_0000019871e16af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000019871e16c80 .param/l "ADD" 0 9 12, C4<0000>;
P_0000019871e16cb8 .param/l "AND" 0 9 12, C4<0010>;
P_0000019871e16cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000019871e16d28 .param/l "OR" 0 9 12, C4<0011>;
P_0000019871e16d60 .param/l "SGT" 0 9 12, C4<0111>;
P_0000019871e16d98 .param/l "SLL" 0 9 12, C4<1000>;
P_0000019871e16dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000019871e16e08 .param/l "SRL" 0 9 12, C4<1001>;
P_0000019871e16e40 .param/l "SUB" 0 9 12, C4<0001>;
P_0000019871e16e78 .param/l "XOR" 0 9 12, C4<0100>;
P_0000019871e16eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000019871e16ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000019871f39530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019871f2a880_0 .net/2u *"_ivl_0", 31 0, L_0000019871f39530;  1 drivers
v0000019871f2b0a0_0 .net "opSel", 3 0, v0000019871ea5af0_0;  alias, 1 drivers
v0000019871f2a240_0 .net "operand1", 31 0, L_0000019871f97200;  alias, 1 drivers
v0000019871f2a920_0 .net "operand2", 31 0, L_0000019871f914d0;  alias, 1 drivers
v0000019871f2b640_0 .var "result", 31 0;
v0000019871f2aba0_0 .net "zero", 0 0, L_0000019871f972a0;  alias, 1 drivers
E_0000019871e9cdd0 .event anyedge, v0000019871ea5af0_0, v0000019871f2a240_0, v0000019871ea6090_0;
L_0000019871f972a0 .cmp/eq 32, v0000019871f2b640_0, L_0000019871f39530;
S_0000019871e49a10 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000019871ecd340 .param/l "RType" 0 4 2, C4<000000>;
P_0000019871ecd378 .param/l "add" 0 4 5, C4<100000>;
P_0000019871ecd3b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000019871ecd3e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000019871ecd420 .param/l "and_" 0 4 5, C4<100100>;
P_0000019871ecd458 .param/l "andi" 0 4 8, C4<001100>;
P_0000019871ecd490 .param/l "beq" 0 4 10, C4<000100>;
P_0000019871ecd4c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000019871ecd500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019871ecd538 .param/l "j" 0 4 12, C4<000010>;
P_0000019871ecd570 .param/l "jal" 0 4 12, C4<000011>;
P_0000019871ecd5a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019871ecd5e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000019871ecd618 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019871ecd650 .param/l "or_" 0 4 5, C4<100101>;
P_0000019871ecd688 .param/l "ori" 0 4 8, C4<001101>;
P_0000019871ecd6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019871ecd6f8 .param/l "sll" 0 4 6, C4<000000>;
P_0000019871ecd730 .param/l "slt" 0 4 5, C4<101010>;
P_0000019871ecd768 .param/l "slti" 0 4 8, C4<101010>;
P_0000019871ecd7a0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019871ecd7d8 .param/l "sub" 0 4 5, C4<100010>;
P_0000019871ecd810 .param/l "subu" 0 4 5, C4<100011>;
P_0000019871ecd848 .param/l "sw" 0 4 8, C4<101011>;
P_0000019871ecd880 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019871ecd8b8 .param/l "xori" 0 4 8, C4<001110>;
v0000019871f2b5a0_0 .var "PCsrc", 1 0;
v0000019871f2bb40_0 .net "excep_flag", 0 0, o0000019871ee1888;  alias, 0 drivers
v0000019871f2a4c0_0 .net "funct", 5 0, L_0000019871f37680;  alias, 1 drivers
v0000019871f2a380_0 .net "opcode", 5 0, L_0000019871f36be0;  alias, 1 drivers
v0000019871f2aec0_0 .net "operand1", 31 0, L_0000019871eaccb0;  alias, 1 drivers
v0000019871f2a6a0_0 .net "operand2", 31 0, L_0000019871f914d0;  alias, 1 drivers
v0000019871f2ba00_0 .net "rst", 0 0, v0000019871f37ea0_0;  alias, 1 drivers
E_0000019871e9d210/0 .event anyedge, v0000019871ea4d30_0, v0000019871f2bb40_0, v0000019871ea6270_0, v0000019871f2b280_0;
E_0000019871e9d210/1 .event anyedge, v0000019871ea6090_0, v0000019871ea4bf0_0;
E_0000019871e9d210 .event/or E_0000019871e9d210/0, E_0000019871e9d210/1;
S_0000019871e49ba0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000019871f2b140 .array "DataMem", 0 1023, 31 0;
v0000019871f2bc80_0 .net "address", 31 0, v0000019871f2b640_0;  alias, 1 drivers
v0000019871f2a2e0_0 .net "clock", 0 0, L_0000019871eac9a0;  alias, 1 drivers
v0000019871f2b320_0 .net "data", 31 0, L_0000019871eace70;  alias, 1 drivers
v0000019871f2ac40_0 .var/i "i", 31 0;
v0000019871f31160_0 .var "q", 31 0;
v0000019871f30300_0 .net "rden", 0 0, v0000019871ea6130_0;  alias, 1 drivers
v0000019871f31520_0 .net "wren", 0 0, v0000019871ea61d0_0;  alias, 1 drivers
E_0000019871e9d750 .event negedge, v0000019871f2be60_0;
S_0000019871e428a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000019871e35150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000019871e9d790 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000019871f30d00_0 .net "PCin", 31 0, L_0000019871f90ad0;  alias, 1 drivers
v0000019871f31e80_0 .var "PCout", 31 0;
v0000019871f31700_0 .net "clk", 0 0, L_0000019871eac9a0;  alias, 1 drivers
v0000019871f30a80_0 .net "rst", 0 0, v0000019871f37ea0_0;  alias, 1 drivers
    .scope S_0000019871e49a10;
T_0 ;
    %wait E_0000019871e9d210;
    %load/vec4 v0000019871f2ba00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019871f2b5a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019871f2bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000019871f2b5a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000019871f2a380_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000019871f2aec0_0;
    %load/vec4 v0000019871f2a6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000019871f2a380_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000019871f2aec0_0;
    %load/vec4 v0000019871f2a6a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000019871f2a380_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000019871f2a380_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000019871f2a380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000019871f2a4c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000019871f2b5a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019871f2b5a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019871e428a0;
T_1 ;
    %wait E_0000019871e9bfd0;
    %load/vec4 v0000019871f30a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019871f31e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019871f30d00_0;
    %assign/vec4 v0000019871f31e80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019871e32980;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019871ea5730_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000019871ea5730_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019871ea5730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %load/vec4 v0000019871ea5730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019871ea5730_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871ea5190, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000019871e327f0;
T_3 ;
    %wait E_0000019871e9bad0;
    %load/vec4 v0000019871ea4d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000019871ea59b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019871ea61d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019871ea5410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019871ea6130_0, 0;
    %assign/vec4 v0000019871ea50f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000019871ea59b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000019871ea5af0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000019871ea63b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019871ea5870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019871ea61d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019871ea5410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019871ea6130_0, 0, 1;
    %store/vec4 v0000019871ea50f0_0, 0, 1;
    %load/vec4 v0000019871ea6270_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea59b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %load/vec4 v0000019871ea4bf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019871ea50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea6130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea5410_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019871ea63b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019871ea5af0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019871e1d7f0;
T_4 ;
    %wait E_0000019871e9bfd0;
    %fork t_1, S_0000019871e1d980;
    %jmp t_0;
    .scope S_0000019871e1d980;
t_1 ;
    %load/vec4 v0000019871f2b820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019871e7b510_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000019871e7b510_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019871e7b510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871f2b780, 0, 4;
    %load/vec4 v0000019871e7b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019871e7b510_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019871f2bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000019871f2bbe0_0;
    %load/vec4 v0000019871f2b960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871f2b780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871f2b780, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000019871e1d7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019871e1d7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019871f2a9c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019871f2a9c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000019871f2a9c0_0;
    %ix/getv/s 4, v0000019871f2a9c0_0;
    %load/vec4a v0000019871f2b780, 4;
    %ix/getv/s 4, v0000019871f2a9c0_0;
    %load/vec4a v0000019871f2b780, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000019871f2a9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019871f2a9c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000019871e16af0;
T_6 ;
    %wait E_0000019871e9cdd0;
    %load/vec4 v0000019871f2b0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %add;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %sub;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %and;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %or;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %xor;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %or;
    %inv;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000019871f2a240_0;
    %load/vec4 v0000019871f2a920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000019871f2a920_0;
    %load/vec4 v0000019871f2a240_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000019871f2a240_0;
    %ix/getv 4, v0000019871f2a920_0;
    %shiftl 4;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000019871f2a240_0;
    %ix/getv 4, v0000019871f2a920_0;
    %shiftr 4;
    %assign/vec4 v0000019871f2b640_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019871e49ba0;
T_7 ;
    %wait E_0000019871e9d750;
    %load/vec4 v0000019871f30300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019871f2bc80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019871f2b140, 4;
    %assign/vec4 v0000019871f31160_0, 0;
T_7.0 ;
    %load/vec4 v0000019871f31520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019871f2b320_0;
    %ix/getv 3, v0000019871f2bc80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019871f2b140, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019871e49ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000019871e49ba0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019871f2ac40_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000019871f2ac40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000019871f2ac40_0;
    %load/vec4a v0000019871f2b140, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000019871f2ac40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000019871f2ac40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019871f2ac40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000019871e35150;
T_10 ;
    %wait E_0000019871e9bfd0;
    %load/vec4 v0000019871f36dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019871f343c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000019871f343c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019871f343c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000019871eb79a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019871f372c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019871f37ea0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000019871eb79a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000019871f372c0_0;
    %inv;
    %assign/vec4 v0000019871f372c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019871eb79a0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019871f37ea0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019871f37ea0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000019871f37540_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
