<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>8.000</TargetClockPeriod>
    <AchievedClockPeriod>2.617</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.617</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.617</CP_SYNTH>
    <CP_TARGET>8.000</CP_TARGET>
    <SLACK_FINAL>5.383</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>5.383</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>5.383</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>5.383</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>16</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>2660</FF>
      <LATCH>0</LATCH>
      <LUT>2932</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>2688</BRAM>
      <CLB>0</CLB>
      <DSP>5952</DSP>
      <FF>1743360</FF>
      <LUT>871680</LUT>
      <URAM>640</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sha_stream" DISPNAME="inst" RTLNAME="sha_stream">
      <SubModules count="7">grp_sha_final_fu_136 grp_sha_init_fu_126 grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118 grp_sha_update_fu_148 local_indata_U sha_info_data_U sha_info_digest_U</SubModules>
      <Resources BRAM="16" FF="2660" LUT="2932"/>
      <LocalResources FF="116" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_136" DEPTH="1" TYPE="function" MODULENAME="sha_final" DISPNAME="grp_sha_final_fu_136" RTLNAME="sha_stream_sha_final">
      <SubModules count="2">grp_local_memset_fu_64 grp_sha_transform_fu_74</SubModules>
      <Resources BRAM="2" FF="1194" LUT="1281"/>
      <LocalResources FF="32" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_136/grp_local_memset_fu_64" DEPTH="2" TYPE="function" MODULENAME="local_memset" DISPNAME="grp_local_memset_fu_64" RTLNAME="sha_stream_local_memset">
      <Resources FF="39" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_136/grp_sha_transform_fu_74" DEPTH="2" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_74" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1220"/>
      <LocalResources FF="1123" LUT="929"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_init_fu_126" DEPTH="1" TYPE="function" MODULENAME="sha_init" DISPNAME="grp_sha_init_fu_126" RTLNAME="sha_stream_sha_init">
      <Resources FF="3" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1" DISPNAME="grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118" RTLNAME="sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="47" LUT="56"/>
      <LocalResources FF="45" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_148" DEPTH="1" TYPE="function" MODULENAME="sha_update" DISPNAME="grp_sha_update_fu_148" RTLNAME="sha_stream_sha_update">
      <SubModules count="2">grp_local_memcpy_fu_88 grp_sha_transform_fu_100</SubModules>
      <Resources BRAM="2" FF="1300" LUT="1561"/>
      <LocalResources FF="92" LUT="152"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88" DEPTH="2" TYPE="function" MODULENAME="local_memcpy" DISPNAME="grp_local_memcpy_fu_88" RTLNAME="sha_stream_local_memcpy">
      <Resources FF="85" LUT="173"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_148/grp_sha_transform_fu_100" DEPTH="2" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_100" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1236"/>
      <LocalResources FF="1123" LUT="945"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/local_indata_U" BINDMODULE="sha_stream_local_indata_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="local_indata_RAM_AUTO_1R1W" DISPNAME="local_indata_U" RTLNAME="sha_stream_local_indata_RAM_AUTO_1R1W">
      <Resources BRAM="8" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_indata_U" SOURCE="" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="local_indata"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_data_U" BINDMODULE="sha_stream_sha_info_data_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_data_RAM_AUTO_1R1W" DISPNAME="sha_info_data_U" RTLNAME="sha_stream_sha_info_data_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_data_U" SOURCE="" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_data"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_digest_U" BINDMODULE="sha_stream_sha_info_digest_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_digest_RAM_AUTO_1R1W" DISPNAME="sha_info_digest_U" RTLNAME="sha_stream_sha_info_digest_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_digest_U" SOURCE="" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_digest"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.285" DATAPATH_LOGIC_DELAY="1.780" DATAPATH_NET_DELAY="0.505" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[25]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.383" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_13__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.126" DATAPATH_LOGIC_DELAY="1.728" DATAPATH_NET_DELAY="0.398" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[30]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.489" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_8__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.170" DATAPATH_LOGIC_DELAY="1.782" DATAPATH_NET_DELAY="0.388" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[16]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.497" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_22__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.146" DATAPATH_LOGIC_DELAY="1.767" DATAPATH_NET_DELAY="0.379" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[17]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.513" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_21__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.136" DATAPATH_LOGIC_DELAY="1.793" DATAPATH_NET_DELAY="0.343" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[24]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.527" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_14__3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/sha_stream_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/sha_stream_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/sha_stream_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/sha_stream_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/sha_stream_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha_stream_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Jul 09 04:14:47 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="SHA"/>
    <item NAME="Solution" VALUE="solution0 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="virtexuplusHBM"/>
    <item NAME="Target device" VALUE="xcu50-fsvh2104-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

