

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec 18 10:05:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  6436|  6436|  4506|  4506| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+------+------+------+------+---------+
        |                       |                    |   Latency   |   Interval  | Pipeline|
        |        Instance       |       Module       |  min |  max |  min |  max |   Type  |
        +-----------------------+--------------------+------+------+------+------+---------+
        |convolution_kernel_U0  |convolution_kernel  |  4505|  4505|  4505|  4505|   none  |
        |write_output_U0        |write_output        |   903|   903|   903|   903|   none  |
        |load_input_U0          |load_input          |  1026|  1026|  1026|  1026|   none  |
        +-----------------------+--------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      6|     559|    902|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      6|     565|    970|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+--------------------+---------+-------+-----+-----+
    |convolution_kernel_U0  |convolution_kernel  |        0|      6|  408|  534|
    |load_input_U0          |load_input          |        0|      0|   48|  178|
    |write_output_U0        |write_output        |        0|      0|  103|  190|
    +-----------------------+--------------------+---------+-------+-----+-----+
    |Total                  |                    |        0|      6|  559|  902|
    +-----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |conv2d_buffer  |        2|  0|   0|  1024|   32|     2|        65536|
    |output_U  |conv2d_output  |        2|  0|   0|   900|   32|     2|        57600|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |Total     |               |        4|  0|   0|  1924|   64|     4|       123136|
    +----------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |convolution_kernel_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |load_input_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                           |    and   |      0|  0|   2|           1|           1|
    |convolution_kernel_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |load_input_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_convolution_kernel_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  32|          10|           8|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_convolution_kernel_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready          |   9|          2|    1|          2|
    |convolution_kernel_U0_ap_ready_count        |   9|          2|    2|          4|
    |load_input_U0_ap_ready_count                |   9|          2|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  36|          8|    6|         12|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_convolution_kernel_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready          |  1|   0|    1|          0|
    |convolution_kernel_U0_ap_ready_count        |  2|   0|    2|          0|
    |load_input_U0_ap_ready_count                |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  6|   0|    6|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    conv2d    | return value |
|input_r_address0  | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1  | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q1        |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_we1       | out |    1|  ap_memory |    input_r   |     array    |
|kernel_address0   | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0        | out |    1|  ap_memory |    kernel    |     array    |
|kernel_d0         | out |   32|  ap_memory |    kernel    |     array    |
|kernel_q0         |  in |   32|  ap_memory |    kernel    |     array    |
|kernel_we0        | out |    1|  ap_memory |    kernel    |     array    |
|kernel_address1   | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce1        | out |    1|  ap_memory |    kernel    |     array    |
|kernel_d1         | out |   32|  ap_memory |    kernel    |     array    |
|kernel_q1         |  in |   32|  ap_memory |    kernel    |     array    |
|kernel_we1        | out |    1|  ap_memory |    kernel    |     array    |
|result_address0   | out |   10|  ap_memory |    result    |     array    |
|result_ce0        | out |    1|  ap_memory |    result    |     array    |
|result_d0         | out |   32|  ap_memory |    result    |     array    |
|result_q0         |  in |   32|  ap_memory |    result    |     array    |
|result_we0        | out |    1|  ap_memory |    result    |     array    |
|result_address1   | out |   10|  ap_memory |    result    |     array    |
|result_ce1        | out |    1|  ap_memory |    result    |     array    |
|result_d1         | out |   32|  ap_memory |    result    |     array    |
|result_q1         |  in |   32|  ap_memory |    result    |     array    |
|result_we1        | out |    1|  ap_memory |    result    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%buffer = alloca [1024 x i32], align 4" [conv2D.cpp:44]   --->   Operation 7 'alloca' 'buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%output = alloca [900 x i32], align 4" [conv2D.cpp:45]   --->   Operation 8 'alloca' 'output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @load_input([1024 x i32]* %input_r, [1024 x i32]* %buffer) nounwind" [conv2D.cpp:47]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @load_input([1024 x i32]* %input_r, [1024 x i32]* %buffer) nounwind" [conv2D.cpp:47]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind" [conv2D.cpp:48]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind" [conv2D.cpp:48]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @write_output([900 x i32]* %output, [900 x i32]* %result) nounwind" [conv2D.cpp:49]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [conv2D.cpp:43]   --->   Operation 14 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %input_r) nounwind, !map !18"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !24"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([900 x i32]* %result) nounwind, !map !30"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @write_output([900 x i32]* %output, [900 x i32]* %result) nounwind" [conv2D.cpp:49]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:50]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer      (alloca              ) [ 0011100]
output      (alloca              ) [ 0011111]
StgValue_10 (call                ) [ 0000000]
StgValue_12 (call                ) [ 0000000]
StgValue_14 (specdataflowpipeline) [ 0000000]
StgValue_15 (specbitsmap         ) [ 0000000]
StgValue_16 (specbitsmap         ) [ 0000000]
StgValue_17 (specbitsmap         ) [ 0000000]
StgValue_18 (spectopmodule       ) [ 0000000]
StgValue_19 (call                ) [ 0000000]
StgValue_20 (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_kernel"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_output"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="buffer_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="output_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_convolution_kernel_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="41" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_output_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/5 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_load_input_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="28" pin="1"/><net_sink comp="51" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {5 6 }
 - Input state : 
	Port: conv2d : input_r | {1 2 }
	Port: conv2d : kernel | {3 4 }
  - Chain level:
	State 1
		StgValue_9 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|          | grp_convolution_kernel_fu_36 |    6    | 9.58795 |   513   |   445   |
|   call   |    grp_write_output_fu_44    |    0    |  1.769  |   120   |   109   |
|          |     grp_load_input_fu_51     |    0    |  1.769  |   121   |   101   |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    6    | 13.1259 |   754   |   655   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
|output|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   13   |   754  |   655  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   13   |   754  |   655  |
+-----------+--------+--------+--------+--------+--------+
