<h1 align="center">Hi! I'm Sriram Ryali ðŸ‘‹</h1>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=36BCF7&center=true&vCenter=true&width=435&lines=Digital+Design+Student;Verilog+Developer;Hardware+Enthusiast" alt="Typing SVG" />
</p>

## What I'm Into

- Digital Design & Verilog HDL
- FPGA Development  
- Hardware Programming

## Languages & Tools

<p align="left">
  <img src="https://img.shields.io/badge/Verilog-007ACC?style=for-the-badge&logo=v&logoColor=white" alt="Verilog"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python"/>
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" alt="C++"/>
</p>

## Projects

**[Verilog HDLBits Solutions](https://github.com/sriramryali/verilog-hdlbits-solutions)**  

My solutions to digital design problems - organized and documented

## Currently Learning

Verilog hardware description language, Computer architecture and digital circuit design

<div align="center">

---

*Building circuits, one problem at a time*

</div>
