<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='240' u='c' c='_ZNK4llvm17MachineBasicBlock11terminatorsEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='554' ll='556' type='const_iterator llvm::MachineBasicBlock::getFirstTerminator() const'/>
<use f='llvm/llvm/lib/CodeGen/Analysis.cpp' l='748' u='c' c='_ZN4llvm20getEHScopeMembershipERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='344' u='c' c='_ZNK4llvm13RegBankSelect16tryAvoidingSplitERNS0_18RepairingPlacementERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='414' u='c' c='_ZNK4llvm13RegBankSelect16tryAvoidingSplitERNS0_18RepairingPlacementERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='90' u='c' c='_ZN4llvm19InsertPointAnalysis22computeLastInsertPointERKNS_12LiveIntervalERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='343' u='c' c='_ZL29hasTerminatorThatModifiesExecRKN4llvm17MachineBasicBlockERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='351' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion15hasUncondBranchEPKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='544' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion12isProfitableERKNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='346' u='c' c='_ZL9hasReturnRKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3023' u='c' c='_ZNK4llvm16HexagonInstrInfo15hasUncondBranchEPKNS_17MachineBasicBlockE'/>
