Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 21 10:47:50 2023
| Host         : LAPTOP-N0URHOHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file queue_block_timing_summary_routed.rpt -pb queue_block_timing_summary_routed.pb -rpx queue_block_timing_summary_routed.rpx -warn_on_violation
| Design       : queue_block
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.971        0.000                      0                  120        0.195        0.000                      0                  120        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.971        0.000                      0                  120        0.195        0.000                      0                  120        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.263ns (21.903%)  route 4.503ns (78.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 14.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.644    10.874    queue[31]_i_1_n_0
    SLICE_X3Y27          FDPE                                         r  queue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.642    14.589    clk_IBUF_BUFG
    SLICE_X3Y27          FDPE                                         r  queue_reg[4]/C
                         clock pessimism              0.496    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X3Y27          FDPE (Setup_fdpe_C_CE)      -0.205    14.845    queue_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.263ns (21.903%)  route 4.503ns (78.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 14.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.644    10.874    queue[31]_i_1_n_0
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.642    14.589    clk_IBUF_BUFG
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/C
                         clock pessimism              0.496    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X3Y27          FDPE (Setup_fdpe_C_CE)      -0.205    14.845    queue_reg[6]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.263ns (22.064%)  route 4.461ns (77.936%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.601    10.832    queue[31]_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.649    14.596    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/C
                         clock pessimism              0.496    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.169    14.888    queue_reg[14]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.263ns (22.064%)  route 4.461ns (77.936%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.601    10.832    queue[31]_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  queue_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.649    14.596    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[15]/C
                         clock pessimism              0.496    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.169    14.888    queue_reg[15]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[16]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 1.263ns (22.064%)  route 4.461ns (77.936%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.601    10.832    queue[31]_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.649    14.596    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/C
                         clock pessimism              0.496    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X2Y33          FDPE (Setup_fdpe_C_CE)      -0.169    14.888    queue_reg[16]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.263ns (22.625%)  route 4.319ns (77.375%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    10.690    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646    14.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/C
                         clock pessimism              0.496    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X3Y31          FDPE (Setup_fdpe_C_CE)      -0.205    14.849    queue_reg[10]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.263ns (22.625%)  route 4.319ns (77.375%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    10.690    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646    14.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[11]/C
                         clock pessimism              0.496    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X3Y31          FDPE (Setup_fdpe_C_CE)      -0.205    14.849    queue_reg[11]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.263ns (22.625%)  route 4.319ns (77.375%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    10.690    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646    14.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/C
                         clock pessimism              0.496    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X3Y31          FDPE (Setup_fdpe_C_CE)      -0.205    14.849    queue_reg[12]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.263ns (22.625%)  route 4.319ns (77.375%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    10.690    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646    14.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[13]/C
                         clock pessimism              0.496    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X3Y31          FDPE (Setup_fdpe_C_CE)      -0.205    14.849    queue_reg[13]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 queue_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            queue_reg[19]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.263ns (22.625%)  route 4.319ns (77.375%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.818     5.108    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.626 r  queue_reg[5]/Q
                         net (fo=3, routed)           1.176     6.801    to_queue_prev_OBUF[5]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  queue[31]_i_18/O
                         net (fo=1, routed)           0.000     6.925    queue[31]_i_18_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.305 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.305    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.106    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    10.690    queue[31]_i_1_n_0
    SLICE_X2Y31          FDPE                                         r  queue_reg[19]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646    14.593    clk_IBUF_BUFG
    SLICE_X2Y31          FDPE                                         r  queue_reg[19]_lopt_replica/C
                         clock pessimism              0.496    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y31          FDPE (Setup_fdpe_C_CE)      -0.169    14.885    queue_reg[19]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 queue_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[29]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.711%)  route 0.141ns (40.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X14Y30         FDPE                                         r  queue_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.662 r  queue_reg[29]/Q
                         net (fo=1, routed)           0.141     1.803    to_queue_prev_OBUF[29]
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  temp[29]_i_1/O
                         net (fo=2, routed)           0.000     1.848    p_0_in[29]
    SLICE_X16Y30         FDPE                                         r  temp_reg[29]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.853     2.014    clk_IBUF_BUFG
    SLICE_X16Y30         FDPE                                         r  temp_reg[29]_lopt_replica/C
                         clock pessimism             -0.482     1.532    
    SLICE_X16Y30         FDPE (Hold_fdpe_C_D)         0.121     1.653    temp_reg[29]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 queue_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.797%)  route 0.153ns (42.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.614     1.526    clk_IBUF_BUFG
    SLICE_X2Y29          FDPE                                         r  queue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.690 r  queue_reg[7]/Q
                         net (fo=3, routed)           0.153     1.843    to_queue_prev_OBUF[7]
    SLICE_X6Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  temp[7]_i_1/O
                         net (fo=2, routed)           0.000     1.888    p_0_in[7]
    SLICE_X6Y29          FDPE                                         r  temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.881     2.042    clk_IBUF_BUFG
    SLICE_X6Y29          FDPE                                         r  temp_reg[7]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X6Y29          FDPE (Hold_fdpe_C_D)         0.121     1.681    temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 queue_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[24]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.860%)  route 0.134ns (39.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X12Y30         FDPE                                         r  queue_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.662 r  queue_reg[24]/Q
                         net (fo=1, routed)           0.134     1.796    to_queue_prev_OBUF[24]
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.841 r  temp[24]_i_1/O
                         net (fo=2, routed)           0.000     1.841    p_0_in[24]
    SLICE_X14Y31         FDPE                                         r  temp_reg[24]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.854     2.015    clk_IBUF_BUFG
    SLICE_X14Y31         FDPE                                         r  temp_reg[24]_lopt_replica/C
                         clock pessimism             -0.502     1.513    
    SLICE_X14Y31         FDPE (Hold_fdpe_C_D)         0.121     1.634    temp_reg[24]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 queue_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.188%)  route 0.185ns (49.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.613     1.525    clk_IBUF_BUFG
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  queue_reg[6]/Q
                         net (fo=3, routed)           0.185     1.851    to_queue_prev_OBUF[6]
    SLICE_X6Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.896 r  temp[6]_i_1/O
                         net (fo=2, routed)           0.000     1.896    p_0_in[6]
    SLICE_X6Y29          FDPE                                         r  temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.881     2.042    clk_IBUF_BUFG
    SLICE_X6Y29          FDPE                                         r  temp_reg[6]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X6Y29          FDPE (Hold_fdpe_C_D)         0.121     1.681    temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 queue_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[22]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.500    clk_IBUF_BUFG
    SLICE_X13Y32         FDPE                                         r  queue_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  queue_reg[22]/Q
                         net (fo=1, routed)           0.185     1.826    to_queue_prev_OBUF[22]
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  temp[22]_i_1/O
                         net (fo=2, routed)           0.000     1.871    p_0_in[22]
    SLICE_X14Y32         FDPE                                         r  temp_reg[22]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.855     2.016    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  temp_reg[22]_lopt_replica/C
                         clock pessimism             -0.502     1.514    
    SLICE_X14Y32         FDPE (Hold_fdpe_C_D)         0.121     1.635    temp_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 queue_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[18]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.097%)  route 0.200ns (48.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.585     1.497    clk_IBUF_BUFG
    SLICE_X14Y29         FDPE                                         r  queue_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.661 r  queue_reg[18]/Q
                         net (fo=1, routed)           0.200     1.861    to_queue_prev_OBUF[18]
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  temp[18]_i_1/O
                         net (fo=2, routed)           0.000     1.906    p_0_in[18]
    SLICE_X16Y29         FDPE                                         r  temp_reg[18]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.852     2.013    clk_IBUF_BUFG
    SLICE_X16Y29         FDPE                                         r  temp_reg[18]_lopt_replica/C
                         clock pessimism             -0.482     1.531    
    SLICE_X16Y29         FDPE (Hold_fdpe_C_D)         0.121     1.652    temp_reg[18]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 queue_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.944%)  route 0.201ns (49.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.614     1.526    clk_IBUF_BUFG
    SLICE_X2Y29          FDPE                                         r  queue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.164     1.690 r  queue_reg[3]/Q
                         net (fo=3, routed)           0.201     1.891    to_queue_prev_OBUF[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.936 r  temp[3]_i_1/O
                         net (fo=2, routed)           0.000     1.936    p_0_in[3]
    SLICE_X6Y29          FDPE                                         r  temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.881     2.042    clk_IBUF_BUFG
    SLICE_X6Y29          FDPE                                         r  temp_reg[3]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X6Y29          FDPE (Hold_fdpe_C_D)         0.120     1.680    temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 queue_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.187%)  route 0.208ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.500    clk_IBUF_BUFG
    SLICE_X13Y32         FDPE                                         r  queue_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  queue_reg[23]/Q
                         net (fo=1, routed)           0.208     1.849    to_queue_prev_OBUF[23]
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  temp[23]_i_1/O
                         net (fo=2, routed)           0.000     1.894    p_0_in[23]
    SLICE_X14Y32         FDPE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.855     2.016    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  temp_reg[23]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X14Y32         FDPE (Hold_fdpe_C_D)         0.121     1.635    temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 queue_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.377%)  route 0.223ns (51.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.585     1.497    clk_IBUF_BUFG
    SLICE_X14Y29         FDPE                                         r  queue_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.661 r  queue_reg[19]/Q
                         net (fo=1, routed)           0.223     1.884    to_queue_prev_OBUF[19]
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.929 r  temp[19]_i_1/O
                         net (fo=2, routed)           0.000     1.929    p_0_in[19]
    SLICE_X16Y29         FDPE                                         r  temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.852     2.013    clk_IBUF_BUFG
    SLICE_X16Y29         FDPE                                         r  temp_reg[19]/C
                         clock pessimism             -0.482     1.531    
    SLICE_X16Y29         FDPE (Hold_fdpe_C_D)         0.121     1.652    temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 queue_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.371%)  route 0.190ns (45.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.616     1.528    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.128     1.656 r  queue_reg[13]/Q
                         net (fo=4, routed)           0.190     1.846    to_queue_prev_OBUF[13]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.098     1.944 r  temp[13]_i_1/O
                         net (fo=2, routed)           0.000     1.944    p_0_in[13]
    SLICE_X5Y33          FDPE                                         r  temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.885     2.046    clk_IBUF_BUFG
    SLICE_X5Y33          FDPE                                         r  temp_reg[13]/C
                         clock pessimism             -0.482     1.564    
    SLICE_X5Y33          FDPE (Hold_fdpe_C_D)         0.091     1.655    temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    queue_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    queue_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    queue_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    queue_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    queue_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    queue_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    queue_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    queue_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    queue_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    queue_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    queue_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    queue_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    queue_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    queue_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    queue_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    queue_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    queue_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    queue_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.003ns  (logic 3.148ns (28.613%)  route 7.855ns (71.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.031    clk_IBUF_BUFG
    SLICE_X16Y30         FDPE                                         r  temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.549 r  temp_reg[29]/Q
                         net (fo=1, routed)           7.855    13.403    temp_next_OBUF[29]
    D15                  OBUF (Prop_obuf_I_O)         2.630    16.034 r  to_temp_prev_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.034    to_temp_prev[29]
    D15                                                               r  to_temp_prev[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 3.119ns (28.716%)  route 7.742ns (71.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.743     5.033    clk_IBUF_BUFG
    SLICE_X14Y31         FDPE                                         r  temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.551 r  temp_reg[24]/Q
                         net (fo=1, routed)           7.742    13.293    temp_next_OBUF[24]
    G17                  OBUF (Prop_obuf_I_O)         2.601    15.894 r  to_temp_prev_OBUF[24]_inst/O
                         net (fo=0)                   0.000    15.894    to_temp_prev[24]
    G17                                                               r  to_temp_prev[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 3.137ns (28.989%)  route 7.684ns (71.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.031    clk_IBUF_BUFG
    SLICE_X16Y30         FDPE                                         r  temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.549 r  temp_reg[28]/Q
                         net (fo=1, routed)           7.684    13.232    temp_next_OBUF[28]
    G15                  OBUF (Prop_obuf_I_O)         2.619    15.851 r  to_temp_prev_OBUF[28]_inst/O
                         net (fo=0)                   0.000    15.851    to_temp_prev[28]
    G15                                                               r  to_temp_prev[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.783ns  (logic 3.147ns (29.188%)  route 7.636ns (70.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.739     5.029    clk_IBUF_BUFG
    SLICE_X16Y28         FDPE                                         r  temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDPE (Prop_fdpe_C_Q)         0.518     5.547 r  temp_reg[21]/Q
                         net (fo=1, routed)           7.636    13.182    temp_next_OBUF[21]
    B15                  OBUF (Prop_obuf_I_O)         2.629    15.811 r  to_temp_prev_OBUF[21]_inst/O
                         net (fo=0)                   0.000    15.811    to_temp_prev[21]
    B15                                                               r  to_temp_prev[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.757ns  (logic 3.107ns (28.887%)  route 7.650ns (71.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.743     5.033    clk_IBUF_BUFG
    SLICE_X14Y31         FDPE                                         r  temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.551 r  temp_reg[25]/Q
                         net (fo=1, routed)           7.650    13.200    temp_next_OBUF[25]
    E18                  OBUF (Prop_obuf_I_O)         2.589    15.790 r  to_temp_prev_OBUF[25]_inst/O
                         net (fo=0)                   0.000    15.790    to_temp_prev[25]
    E18                                                               r  to_temp_prev[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.727ns  (logic 3.144ns (29.304%)  route 7.584ns (70.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.745     5.035    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.553 r  temp_reg[22]/Q
                         net (fo=1, routed)           7.584    13.136    temp_next_OBUF[22]
    C15                  OBUF (Prop_obuf_I_O)         2.626    15.762 r  to_temp_prev_OBUF[22]_inst/O
                         net (fo=0)                   0.000    15.762    to_temp_prev[22]
    C15                                                               r  to_temp_prev[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.731ns  (logic 3.157ns (29.415%)  route 7.575ns (70.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.030    clk_IBUF_BUFG
    SLICE_X16Y29         FDPE                                         r  temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDPE (Prop_fdpe_C_Q)         0.518     5.548 r  temp_reg[18]/Q
                         net (fo=1, routed)           7.575    13.122    temp_next_OBUF[18]
    A16                  OBUF (Prop_obuf_I_O)         2.639    15.761 r  to_temp_prev_OBUF[18]_inst/O
                         net (fo=0)                   0.000    15.761    to_temp_prev[18]
    A16                                                               r  to_temp_prev[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.725ns  (logic 3.206ns (29.894%)  route 7.519ns (70.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.746     5.036    clk_IBUF_BUFG
    SLICE_X13Y33         FDPE                                         r  temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDPE (Prop_fdpe_C_Q)         0.419     5.455 r  temp_reg[27]/Q
                         net (fo=1, routed)           7.519    12.973    temp_next_OBUF[27]
    G16                  OBUF (Prop_obuf_I_O)         2.787    15.760 r  to_temp_prev_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.760    to_temp_prev[27]
    G16                                                               r  to_temp_prev[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 3.041ns (28.668%)  route 7.567ns (71.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.749     5.039    clk_IBUF_BUFG
    SLICE_X13Y35         FDPE                                         r  temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.495 r  temp_reg[31]/Q
                         net (fo=1, routed)           7.567    13.061    temp_next_OBUF[31]
    D17                  OBUF (Prop_obuf_I_O)         2.585    15.646 r  to_temp_prev_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.646    to_temp_prev[31]
    D17                                                               r  to_temp_prev[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_temp_prev[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.599ns  (logic 3.149ns (29.714%)  route 7.449ns (70.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.030    clk_IBUF_BUFG
    SLICE_X16Y29         FDPE                                         r  temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDPE (Prop_fdpe_C_Q)         0.518     5.548 r  temp_reg[19]/Q
                         net (fo=1, routed)           7.449    12.997    temp_next_OBUF[19]
    B17                  OBUF (Prop_obuf_I_O)         2.631    15.628 r  to_temp_prev_OBUF[19]_inst/O
                         net (fo=0)                   0.000    15.628    to_temp_prev[19]
    B17                                                               r  to_temp_prev[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 queue_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.290ns (76.587%)  route 0.394ns (23.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.613     1.525    clk_IBUF_BUFG
    SLICE_X1Y27          FDPE                                         r  queue_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  queue_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.394     2.060    queue_reg[6]_lopt_replica_1
    Y6                   OBUF (Prop_obuf_I_O)         1.149     3.209 r  to_queue_prev_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.209    to_queue_prev[6]
    Y6                                                                r  to_queue_prev[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.328ns (78.726%)  route 0.359ns (21.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.616     1.528    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.669 r  queue_reg[10]/Q
                         net (fo=4, routed)           0.359     2.028    to_queue_prev_OBUF[10]
    AA9                  OBUF (Prop_obuf_I_O)         1.187     3.215 r  to_queue_prev_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.215    to_queue_prev[10]
    AA9                                                               r  to_queue_prev[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.308ns (77.370%)  route 0.383ns (22.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.613     1.525    clk_IBUF_BUFG
    SLICE_X2Y27          FDPE                                         r  queue_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDPE (Prop_fdpe_C_Q)         0.164     1.689 r  queue_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.383     2.072    queue_reg[5]_lopt_replica_1
    Y5                   OBUF (Prop_obuf_I_O)         1.144     3.215 r  to_queue_prev_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.215    to_queue_prev[5]
    Y5                                                                r  to_queue_prev[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.996%)  route 0.338ns (20.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.616     1.528    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.669 r  queue_reg[12]/Q
                         net (fo=4, routed)           0.338     2.007    to_queue_prev_OBUF[12]
    Y11                  OBUF (Prop_obuf_I_O)         1.211     3.218 r  to_queue_prev_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.218    to_queue_prev[12]
    Y11                                                               r  to_queue_prev[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[17]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.372ns (80.802%)  route 0.326ns (19.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.619     1.531    clk_IBUF_BUFG
    SLICE_X2Y34          FDPE                                         r  queue_reg[17]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.695 r  queue_reg[17]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.021    queue_reg[17]_lopt_replica_1
    AB12                 OBUF (Prop_obuf_I_O)         1.208     3.229 r  to_queue_prev_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.229    to_queue_prev[17]
    AB12                                                              r  to_queue_prev[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.297ns (75.974%)  route 0.410ns (24.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.616     1.528    clk_IBUF_BUFG
    SLICE_X2Y31          FDPE                                         r  queue_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDPE (Prop_fdpe_C_Q)         0.164     1.692 r  queue_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.102    queue_reg[19]_lopt_replica_1
    U9                   OBUF (Prop_obuf_I_O)         1.133     3.235 r  to_queue_prev_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.235    to_queue_prev[19]
    U9                                                                r  to_queue_prev[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[16]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.389ns (81.002%)  route 0.326ns (18.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.618     1.530    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDPE (Prop_fdpe_C_Q)         0.164     1.694 r  queue_reg[16]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.020    queue_reg[16]_lopt_replica_1
    AA11                 OBUF (Prop_obuf_I_O)         1.225     3.244 r  to_queue_prev_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.244    to_queue_prev[16]
    AA11                                                              r  to_queue_prev[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.296ns (75.423%)  route 0.422ns (24.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.614     1.526    clk_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  queue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  queue_reg[8]/Q
                         net (fo=4, routed)           0.422     2.089    to_queue_prev_OBUF[8]
    Y9                   OBUF (Prop_obuf_I_O)         1.155     3.244 r  to_queue_prev_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.244    to_queue_prev[8]
    Y9                                                                r  to_queue_prev[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.363ns (79.031%)  route 0.362ns (20.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.614     1.526    clk_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  queue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.128     1.654 r  queue_reg[9]/Q
                         net (fo=4, routed)           0.362     2.016    to_queue_prev_OBUF[9]
    AA8                  OBUF (Prop_obuf_I_O)         1.235     3.251 r  to_queue_prev_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.251    to_queue_prev[9]
    AA8                                                               r  to_queue_prev[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 queue_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_queue_prev[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.371ns (79.666%)  route 0.350ns (20.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.618     1.530    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDPE (Prop_fdpe_C_Q)         0.164     1.694 r  queue_reg[14]/Q
                         net (fo=4, routed)           0.350     2.044    to_queue_prev_OBUF[14]
    AB10                 OBUF (Prop_obuf_I_O)         1.207     3.251 r  to_queue_prev_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.251    to_queue_prev[14]
    AB10                                                              r  to_queue_prev[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.642ns  (logic 1.853ns (15.913%)  route 9.789ns (84.087%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.644    11.642    queue[31]_i_1_n_0
    SLICE_X3Y27          FDPE                                         r  queue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.642     4.589    clk_IBUF_BUFG
    SLICE_X3Y27          FDPE                                         r  queue_reg[4]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.642ns  (logic 1.853ns (15.913%)  route 9.789ns (84.087%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.644    11.642    queue[31]_i_1_n_0
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.642     4.589    clk_IBUF_BUFG
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.600ns  (logic 1.853ns (15.971%)  route 9.747ns (84.029%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.601    11.600    queue[31]_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.649     4.596    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.600ns  (logic 1.853ns (15.971%)  route 9.747ns (84.029%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.601    11.600    queue[31]_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  queue_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.649     4.596    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[15]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[16]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.600ns  (logic 1.853ns (15.971%)  route 9.747ns (84.029%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.601    11.600    queue[31]_i_1_n_0
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.649     4.596    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.458ns  (logic 1.853ns (16.169%)  route 9.605ns (83.831%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    11.458    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     4.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.458ns  (logic 1.853ns (16.169%)  route 9.605ns (83.831%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    11.458    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     4.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[11]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.458ns  (logic 1.853ns (16.169%)  route 9.605ns (83.831%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    11.458    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     4.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.458ns  (logic 1.853ns (16.169%)  route 9.605ns (83.831%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    11.458    queue[31]_i_1_n_0
    SLICE_X3Y31          FDPE                                         r  queue_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     4.593    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[13]/C

Slack:                    inf
  Source:                 temp_prev[3]
                            (input port)
  Destination:            queue_reg[19]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.458ns  (logic 1.853ns (16.169%)  route 9.605ns (83.831%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  temp_prev[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_prev[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  temp_prev_IBUF[3]_inst/O
                         net (fo=4, routed)           6.462     7.416    temp_prev_IBUF[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  queue[31]_i_19/O
                         net (fo=1, routed)           0.000     7.540    queue[31]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.073 r  queue_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.073    queue_reg[31]_i_4_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  queue_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.684     9.874    ltOp
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.998 r  queue[31]_i_1/O
                         net (fo=56, routed)          1.459    11.458    queue[31]_i_1_n_0
    SLICE_X2Y31          FDPE                                         r  queue_reg[19]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     4.593    clk_IBUF_BUFG
    SLICE_X2Y31          FDPE                                         r  queue_reg[19]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 from_queue_next[16]
                            (input port)
  Destination:            queue_reg[16]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.254ns (27.600%)  route 0.666ns (72.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  from_queue_next[16] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[16]
    AB7                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  from_queue_next_IBUF[16]_inst/O
                         net (fo=1, routed)           0.666     0.875    from_queue_next_IBUF[16]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.045     0.920 r  queue[16]_i_1/O
                         net (fo=2, routed)           0.000     0.920    p_1_in[16]
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.886     2.047    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[16]_lopt_replica/C

Slack:                    inf
  Source:                 from_queue_next[14]
                            (input port)
  Destination:            queue_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.219ns (23.264%)  route 0.721ns (76.736%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  from_queue_next[14] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[14]
    Y4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  from_queue_next_IBUF[14]_inst/O
                         net (fo=1, routed)           0.721     0.895    from_queue_next_IBUF[14]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.045     0.940 r  queue[14]_i_1/O
                         net (fo=1, routed)           0.000     0.940    p_1_in[14]
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.886     2.047    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[14]/C

Slack:                    inf
  Source:                 from_queue_next[6]
                            (input port)
  Destination:            queue_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.191ns (20.304%)  route 0.750ns (79.696%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  from_queue_next[6] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[6]
    U6                   IBUF (Prop_ibuf_I_O)         0.146     0.146 r  from_queue_next_IBUF[6]_inst/O
                         net (fo=1, routed)           0.682     0.828    from_queue_next_IBUF[6]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.045     0.873 r  queue[6]_i_1/O
                         net (fo=2, routed)           0.068     0.941    p_1_in[6]
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.880     2.041    clk_IBUF_BUFG
    SLICE_X3Y27          FDPE                                         r  queue_reg[6]/C

Slack:                    inf
  Source:                 from_queue_next[11]
                            (input port)
  Destination:            queue_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.189ns (20.027%)  route 0.756ns (79.973%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  from_queue_next[11] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[11]
    T6                   IBUF (Prop_ibuf_I_O)         0.143     0.143 r  from_queue_next_IBUF[11]_inst/O
                         net (fo=1, routed)           0.756     0.899    from_queue_next_IBUF[11]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.046     0.945 r  queue[11]_i_1/O
                         net (fo=1, routed)           0.000     0.945    p_1_in[11]
    SLICE_X3Y31          FDPE                                         r  queue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.884     2.045    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[11]/C

Slack:                    inf
  Source:                 from_queue_next[15]
                            (input port)
  Destination:            queue_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.246ns (25.997%)  route 0.701ns (74.003%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  from_queue_next[15] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[15]
    AB6                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  from_queue_next_IBUF[15]_inst/O
                         net (fo=1, routed)           0.701     0.902    from_queue_next_IBUF[15]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.046     0.948 r  queue[15]_i_1/O
                         net (fo=1, routed)           0.000     0.948    p_1_in[15]
    SLICE_X2Y33          FDPE                                         r  queue_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.886     2.047    clk_IBUF_BUFG
    SLICE_X2Y33          FDPE                                         r  queue_reg[15]/C

Slack:                    inf
  Source:                 from_queue_next[10]
                            (input port)
  Destination:            queue_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.226ns (23.224%)  route 0.747ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  from_queue_next[10] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[10]
    T4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  from_queue_next_IBUF[10]_inst/O
                         net (fo=1, routed)           0.747     0.929    from_queue_next_IBUF[10]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.045     0.974 r  queue[10]_i_1/O
                         net (fo=1, routed)           0.000     0.974    p_1_in[10]
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.884     2.045    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[10]/C

Slack:                    inf
  Source:                 from_queue_next[12]
                            (input port)
  Destination:            queue_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.230ns (23.583%)  route 0.744ns (76.417%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  from_queue_next[12] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[12]
    R6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  from_queue_next_IBUF[12]_inst/O
                         net (fo=1, routed)           0.744     0.929    from_queue_next_IBUF[12]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.045     0.974 r  queue[12]_i_1/O
                         net (fo=1, routed)           0.000     0.974    p_1_in[12]
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.884     2.045    clk_IBUF_BUFG
    SLICE_X3Y31          FDPE                                         r  queue_reg[12]/C

Slack:                    inf
  Source:                 from_queue_next[8]
                            (input port)
  Destination:            queue_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.195ns (19.938%)  route 0.782ns (80.062%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  from_queue_next[8] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[8]
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 r  from_queue_next_IBUF[8]_inst/O
                         net (fo=1, routed)           0.782     0.932    from_queue_next_IBUF[8]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.977 r  queue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.977    p_1_in[8]
    SLICE_X1Y29          FDPE                                         r  queue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.882     2.043    clk_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  queue_reg[8]/C

Slack:                    inf
  Source:                 from_queue_next[6]
                            (input port)
  Destination:            queue_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.191ns (19.400%)  route 0.794ns (80.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  from_queue_next[6] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[6]
    U6                   IBUF (Prop_ibuf_I_O)         0.146     0.146 r  from_queue_next_IBUF[6]_inst/O
                         net (fo=1, routed)           0.682     0.828    from_queue_next_IBUF[6]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.045     0.873 r  queue[6]_i_1/O
                         net (fo=2, routed)           0.112     0.985    p_1_in[6]
    SLICE_X1Y27          FDPE                                         r  queue_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.880     2.041    clk_IBUF_BUFG
    SLICE_X1Y27          FDPE                                         r  queue_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 from_queue_next[3]
                            (input port)
  Destination:            queue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.198ns (19.502%)  route 0.817ns (80.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  from_queue_next[3] (IN)
                         net (fo=0)                   0.000     0.000    from_queue_next[3]
    W7                   IBUF (Prop_ibuf_I_O)         0.155     0.155 r  from_queue_next_IBUF[3]_inst/O
                         net (fo=1, routed)           0.817     0.972    from_queue_next_IBUF[3]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.043     1.015 r  queue[3]_i_1/O
                         net (fo=2, routed)           0.000     1.015    p_1_in[3]
    SLICE_X1Y29          FDPE                                         r  queue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.882     2.043    clk_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  queue_reg[3]_lopt_replica/C





