// Seed: 4043345435
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wor id_6,
    output tri0 id_7,
    output wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input tri id_17,
    input supply0 id_18,
    input tri1 id_19,
    output wand id_20
);
  wire id_22;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    output tri0 id_9,
    output wire id_10,
    output tri0 id_11,
    inout wire id_12,
    input wor id_13,
    output wire id_14
);
  wire id_16;
  xor primCall (id_0, id_5, id_16, id_12, id_2, id_13, id_6);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_10,
      id_5,
      id_3,
      id_8,
      id_4,
      id_14,
      id_3,
      id_12,
      id_0,
      id_9,
      id_13,
      id_1,
      id_8,
      id_12,
      id_3,
      id_8,
      id_12,
      id_0
  );
endmodule
