# ReTReO
This is a behavioral Verilog HDL design for a Register to Register architecture.
