Implementation of a 5-stage pipelined architecture for add,addc, shift and sub instructions in MIPS architecture with forwarding and hazard detection
units for data dependencies.
1)Datapath:
<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/apoorvgarg10/MIPS/blob/master/IMAGES/pipe_datapath.PNG">
</div> 
2)Output Waveform:

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/apoorvgarg10/MIPS/blob/master/IMAGES/pipe_waveform.PNG">
</div> 
