arch                                  	circuit   	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                      	vpr_compiler                               	vpr_compiled       	hostname                           	rundir                                                                                                                                                                             	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_frac_N10_frac_chain_mem32K_40nm.xml	LU8PEEng.v	common       	520.20               	     	4.48           	221420      	101      	63.11         	-1          	-1          	103832     	-1      	-1         	2196   	114   	44          	8       	success   	v8.0.0-2062-g497427a4c	release IPO VTR_ASSERT_LEVEL=2 gprof	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-10T16:04:07	betzgrp-wintermute.eecg.utoronto.ca	/home/hubingra/master/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_nightly/vtr_timing_update_diff/run006/k6_frac_N10_frac_chain_mem32K_40nm.xml/LU8PEEng.v/common	491376     	114               	102                	38222              	33863                	1                 	17915               	2464                  	57          	57           	3249             	clb                      	auto       	82.02    	236833               	100.23    	0.66             	70.3072       	-52452.5            	-70.3072            	70.3072                                                      	0.124767                         	0.0898768            	17.1378                         	12.3269             	-1            	342720           	22                                    	1.92089e+08           	1.45633e+08          	2.12617e+07                      	6544.09                             	18.85                    	24.7182                                  	18.4663                      	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      
