(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:03:40 MDT 2018
# Start time    : Thu May 23 13:43:40 +07 2019
# Command line  : sds++ -Wall -O0 -g -I../src -I/home/fallinlove/Downloads/zcu102-rv-ss-2018-2/petalinux/sdk/sysroots/aarch64-xilinx-linux/usr/include -I/home/fallinlove/workspace_2018/xfOpenCV/libs/xfopencv/include -c -fmessage-length=0 -MTsrc/xf_inrange_accel.o -Wno-overloaded-virtual -Wno-unused-label -Wno-strict-overflow -Wno-uninitialized -Wno-unused-function -Wno-unused-variable -Wno-unknown-attributes -Wno-unused-local-typedefs -Wno-sign-compare -mstrict-align -hls-target 1 -MMD -MP -MFsrc/xf_inrange_accel.d -MTsrc/xf_inrange_accel.o -o src/xf_inrange_accel.o ../src/xf_inrange_accel.cpp -sds-hw xf::inRange<0,2160,3840,1> xf_inrange_accel.cpp -files ../libs/xfopencv/include/imgproc/xf_inrange.hpp -clkid 0 -sds-end -sds-sys-config a53_linux -sds-proc a53_linux -sds-pf /home/fallinlove/Downloads/u96v1_avnet
# Log file      : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/reports/sds_xf_inrange_accel.log
# Journal file  : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/reports/sds_xf_inrange_accel.jou
# Report file   : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/reports/sds_xf_inrange_accel.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/fallinlove/workspace_2018/xfOpenCV/Debug/_sds/vhls/w0_xf_inRange/solution/syn/report/w0_xf_inRange_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.521|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8300882|  8300882|  8300882|  8300882|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+---------+---------+---------+
        |                   |         |      Latency      |      Interval     | Pipeline|
        |      Instance     |  Module |   min   |   max   |   min   |   max   |   Type  |
        +-------------------+---------+---------+---------+---------+---------+---------+
        |grp_inRange_fu_74  |inRange  |  8300881|  8300881|  8300881|  8300881|   none  |
        +-------------------+---------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      67|    180|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      70|    213|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+-------+----+-----+
    |      Instance     |  Module | BRAM_18K| DSP48E| FF | LUT |
    +-------------------+---------+---------+-------+----+-----+
    |grp_inRange_fu_74  |inRange  |        0|      0|  67|  180|
    +-------------------+---------+---------+-------+----+-----+
    |Total              |         |        0|      0|  67|  180|
    +-------------------+---------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|          3|    1|          3|
    |dst_data_V_write  |   9|          2|    1|          2|
    |src_data_V_read   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  33|          7|    3|          7|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  2|   0|    2|          0|
    |grp_inRange_fu_74_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  3|   0|    3|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   w0_xf_inRange   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   w0_xf_inRange   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   w0_xf_inRange   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   w0_xf_inRange   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   w0_xf_inRange   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   w0_xf_inRange   | return value |
|src_allocatedFlag   |  in |    8|   ap_none  | src_allocatedFlag |    pointer   |
|src_rows            |  in |   32|   ap_none  |      src_rows     |    pointer   |
|src_cols            |  in |   32|   ap_none  |      src_cols     |    pointer   |
|src_size            |  in |   32|   ap_none  |      src_size     |    pointer   |
|src_data_V_dout     |  in |    8|   ap_fifo  |     src_data_V    |    pointer   |
|src_data_V_empty_n  |  in |    1|   ap_fifo  |     src_data_V    |    pointer   |
|src_data_V_read     | out |    1|   ap_fifo  |     src_data_V    |    pointer   |
|lower_thresh        |  in |    8|   ap_none  |    lower_thresh   |    scalar    |
|upper_thresh        |  in |    8|   ap_none  |    upper_thresh   |    scalar    |
|dst_allocatedFlag   |  in |    8|   ap_none  | dst_allocatedFlag |    pointer   |
|dst_rows            |  in |   32|   ap_none  |      dst_rows     |    pointer   |
|dst_cols            |  in |   32|   ap_none  |      dst_cols     |    pointer   |
|dst_size            |  in |   32|   ap_none  |      dst_size     |    pointer   |
|dst_data_V_din      | out |    8|   ap_fifo  |     dst_data_V    |    pointer   |
|dst_data_V_full_n   |  in |    1|   ap_fifo  |     dst_data_V    |    pointer   |
|dst_data_V_write    | out |    1|   ap_fifo  |     dst_data_V    |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

