{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 19:35:47 2020 " "Info: Processing started: Mon Oct 05 19:35:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sr_latch -c sr_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sr_latch -c sr_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "q\$latch " "Warning: Node \"q\$latch\" is a latch" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "qb_33 " "Warning: Node \"qb_33\" is a latch" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "qb\$latch " "Warning: Node \"qb\$latch\" is a latch" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "enable " "Info: Assuming node \"enable\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s " "Info: Assuming node \"s\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "r " "Info: Assuming node \"r\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "qb~32 " "Info: Detected gated clock \"qb~32\" as buffer" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "qb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "qb_33 s enable 2.732 ns register " "Info: tsu for register \"qb_33\" (data pin = \"s\", clock pin = \"enable\") is 2.732 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.853 ns + Longest pin register " "Info: + Longest pin to register delay is 5.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns s 1 CLK PIN_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 3; CLK Node = 's'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.026 ns) + CELL(0.366 ns) 5.246 ns always0~4 2 COMB LCCOMB_X39_Y14_N0 1 " "Info: 2: + IC(4.026 ns) + CELL(0.366 ns) = 5.246 ns; Loc. = LCCOMB_X39_Y14_N0; Fanout = 1; COMB Node = 'always0~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { s always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.357 ns) 5.853 ns qb_33 3 REG LCCOMB_X39_Y14_N24 2 " "Info: 3: + IC(0.250 ns) + CELL(0.357 ns) = 5.853 ns; Loc. = LCCOMB_X39_Y14_N24; Fanout = 2; REG Node = 'qb_33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { always0~4 qb_33 } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.577 ns ( 26.94 % ) " "Info: Total cell delay = 1.577 ns ( 26.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.276 ns ( 73.06 % ) " "Info: Total interconnect delay = 4.276 ns ( 73.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { s always0~4 qb_33 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { s {} s~combout {} always0~4 {} qb_33 {} } { 0.000ns 0.000ns 4.026ns 0.250ns } { 0.000ns 0.854ns 0.366ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.668 ns + " "Info: + Micro setup delay of destination is 0.668 ns" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 3.789 ns - Shortest register " "Info: - Shortest clock path from clock \"enable\" to destination register is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns enable 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.053 ns) 1.705 ns qb~32 2 COMB LCCOMB_X39_Y14_N2 1 " "Info: 2: + IC(0.872 ns) + CELL(0.053 ns) = 1.705 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 1; COMB Node = 'qb~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { enable qb~32 } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.000 ns) 2.686 ns qb~32clkctrl 3 COMB CLKCTRL_G11 3 " "Info: 3: + IC(0.981 ns) + CELL(0.000 ns) = 2.686 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'qb~32clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { qb~32 qb~32clkctrl } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.154 ns) 3.789 ns qb_33 4 REG LCCOMB_X39_Y14_N24 2 " "Info: 4: + IC(0.949 ns) + CELL(0.154 ns) = 3.789 ns; Loc. = LCCOMB_X39_Y14_N24; Fanout = 2; REG Node = 'qb_33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { qb~32clkctrl qb_33 } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.987 ns ( 26.05 % ) " "Info: Total cell delay = 0.987 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 73.95 % ) " "Info: Total interconnect delay = 2.802 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { enable qb~32 qb~32clkctrl qb_33 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { enable {} enable~combout {} qb~32 {} qb~32clkctrl {} qb_33 {} } { 0.000ns 0.000ns 0.872ns 0.981ns 0.949ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { s always0~4 qb_33 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { s {} s~combout {} always0~4 {} qb_33 {} } { 0.000ns 0.000ns 4.026ns 0.250ns } { 0.000ns 0.854ns 0.366ns 0.357ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { enable qb~32 qb~32clkctrl qb_33 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { enable {} enable~combout {} qb~32 {} qb~32clkctrl {} qb_33 {} } { 0.000ns 0.000ns 0.872ns 0.981ns 0.949ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "r qb qb\$latch 7.132 ns register " "Info: tco from clock \"r\" to destination pin \"qb\" through register \"qb\$latch\" is 7.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r source 4.298 ns + Longest register " "Info: + Longest clock path from clock \"r\" to source register is 4.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns r 1 CLK PIN_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 3; CLK Node = 'r'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.228 ns) 2.209 ns qb~32 2 COMB LCCOMB_X39_Y14_N2 1 " "Info: 2: + IC(1.191 ns) + CELL(0.228 ns) = 2.209 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 1; COMB Node = 'qb~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { r qb~32 } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.000 ns) 3.190 ns qb~32clkctrl 3 COMB CLKCTRL_G11 3 " "Info: 3: + IC(0.981 ns) + CELL(0.000 ns) = 3.190 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'qb~32clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { qb~32 qb~32clkctrl } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.154 ns) 4.298 ns qb\$latch 4 REG LCCOMB_X39_Y14_N30 1 " "Info: 4: + IC(0.954 ns) + CELL(0.154 ns) = 4.298 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { qb~32clkctrl qb$latch } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 27.27 % ) " "Info: Total cell delay = 1.172 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.126 ns ( 72.73 % ) " "Info: Total interconnect delay = 3.126 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { r qb~32 qb~32clkctrl qb$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { r {} r~combout {} qb~32 {} qb~32clkctrl {} qb$latch {} } { 0.000ns 0.000ns 1.191ns 0.981ns 0.954ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.834 ns + Longest register pin " "Info: + Longest register to pin delay is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qb\$latch 1 REG LCCOMB_X39_Y14_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb$latch } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(2.144 ns) 2.834 ns qb 2 PIN PIN_N1 0 " "Info: 2: + IC(0.690 ns) + CELL(2.144 ns) = 2.834 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'qb'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { qb$latch qb } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 75.65 % ) " "Info: Total cell delay = 2.144 ns ( 75.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.690 ns ( 24.35 % ) " "Info: Total interconnect delay = 0.690 ns ( 24.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { qb$latch qb } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { qb$latch {} qb {} } { 0.000ns 0.690ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { r qb~32 qb~32clkctrl qb$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { r {} r~combout {} qb~32 {} qb~32clkctrl {} qb$latch {} } { 0.000ns 0.000ns 1.191ns 0.981ns 0.954ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { qb$latch qb } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { qb$latch {} qb {} } { 0.000ns 0.690ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "qb\$latch r r -0.833 ns register " "Info: th for register \"qb\$latch\" (data pin = \"r\", clock pin = \"r\") is -0.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r destination 4.298 ns + Longest register " "Info: + Longest clock path from clock \"r\" to destination register is 4.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns r 1 CLK PIN_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 3; CLK Node = 'r'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.228 ns) 2.209 ns qb~32 2 COMB LCCOMB_X39_Y14_N2 1 " "Info: 2: + IC(1.191 ns) + CELL(0.228 ns) = 2.209 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 1; COMB Node = 'qb~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { r qb~32 } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.000 ns) 3.190 ns qb~32clkctrl 3 COMB CLKCTRL_G11 3 " "Info: 3: + IC(0.981 ns) + CELL(0.000 ns) = 3.190 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'qb~32clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { qb~32 qb~32clkctrl } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.154 ns) 4.298 ns qb\$latch 4 REG LCCOMB_X39_Y14_N30 1 " "Info: 4: + IC(0.954 ns) + CELL(0.154 ns) = 4.298 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { qb~32clkctrl qb$latch } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 27.27 % ) " "Info: Total cell delay = 1.172 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.126 ns ( 72.73 % ) " "Info: Total interconnect delay = 3.126 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { r qb~32 qb~32clkctrl qb$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { r {} r~combout {} qb~32 {} qb~32clkctrl {} qb$latch {} } { 0.000ns 0.000ns 1.191ns 0.981ns 0.954ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.131 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns r 1 CLK PIN_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 3; CLK Node = 'r'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.069 ns) + CELL(0.272 ns) 5.131 ns qb\$latch 2 REG LCCOMB_X39_Y14_N30 1 " "Info: 2: + IC(4.069 ns) + CELL(0.272 ns) = 5.131 ns; Loc. = LCCOMB_X39_Y14_N30; Fanout = 1; REG Node = 'qb\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.341 ns" { r qb$latch } "NODE_NAME" } } { "sr_latch.v" "" { Text "D:/project/quartus/sr_latch.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 20.70 % ) " "Info: Total cell delay = 1.062 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.069 ns ( 79.30 % ) " "Info: Total interconnect delay = 4.069 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { r qb$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { r {} r~combout {} qb$latch {} } { 0.000ns 0.000ns 4.069ns } { 0.000ns 0.790ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { r qb~32 qb~32clkctrl qb$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { r {} r~combout {} qb~32 {} qb~32clkctrl {} qb$latch {} } { 0.000ns 0.000ns 1.191ns 0.981ns 0.954ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { r qb$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { r {} r~combout {} qb$latch {} } { 0.000ns 0.000ns 4.069ns } { 0.000ns 0.790ns 0.272ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 19:35:48 2020 " "Info: Processing ended: Mon Oct 05 19:35:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
