Mark de Berg , Marc van Kreveld , Mark Overmars , Otfried Schwarzkopf, Computational geometry: algorithms and applications, Springer-Verlag New York, Inc., Secaucus, NJ, 1997
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Dehkordi, P. and Bouldin, D. 1993. Design for package-ability: The impact of bonding technology on the size and layout of VLSI dies. In Proceedings of the Multi-Chip Module Conference. 153--159.
Jia-Wei Fang , Martin D. F. Wong , Yao-Wen Chang, Flip-chip routing with unified area-I/O pad assignments for package-board co-design, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630002]
Jia-Wei Fang , Yao-Wen Chang, Area-I/O flip-chip routing for chip-package co-design, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Jia-Wei Fang , Chin-Hsiung Hsu , Yao-Wen Chang, An integer linear programming based routing algorithm for flip-chip design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278633]
Jia-Wei Fang , I-Jye Lin , Ping-Hung Yuh , Yao-Wen Chang , Jyh-Herng Wang, A routing algorithm for flip-chip design, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.753-758, November 06-10, 2005, San Jose, CA
Chi-Ping Hsu, General river routing algorithm, Proceedings of the 20th Design Automation Conference, p.578-583, June 27-29, 1983, Miami Beach, Florida, USA
Po-Wei Lee , Chung-Wei Lin , Yao-Wen Chang , Chin-Fang Shen , Wei-Chih Tseng, An efficient pre-assignment routing algorithm for flip-chip designs, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687443]
Tan, C., Bouldin, D., and Dehkordi, P. 1997. An intrinsic area-array pad router for ICs. In Proceedings of the IEEE International Conference on ASIC. IEEE, Los Alamitos, CA, 265--269.
Yoichi Tomioka , Atsushi Takahashi, Monotonic parallel and orthogonal routing for single-layer ball grid array packages, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118449]
Jin-Tai Yan , Zhi-Wei Chen, RDL pre-assignment routing for flip-chip designs, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531633]
Jin-Tai Yan , Zhi-Wei Chen, IO connection assignment and RDL routing for flip-chip designs, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Yan, J. T., Huang, S. Q., and Chen, Z. W. 2007. Top-down-based timing-driven Steiner tree construction with wire sizing and buffer insertion. In Proceedings of the IEEE Region 10's International Conference. IEEE, Los Alamitos, CA, 41--44.
Yan, J. T. 2006. Dynamic tree reconstruction with application to timing-constrained congestion-driven global routing. In IEE Proc. E: Comput. Digital Techn. 117--129.
