{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478602309423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478602309425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 11:51:49 2016 " "Processing started: Tue Nov  8 11:51:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478602309425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602309425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602309425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478602309605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321478 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-main " "Found design unit 1: reg_file-main" {  } { { "reg_file.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321478 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-behave " "Found design unit 1: reg_3-behave" {  } { { "reg_3.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321479 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_16-behave " "Found design unit 1: nand_16-behave" {  } { { "nand_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/nand_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321479 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_16 " "Found entity 1: nand_16" {  } { { "nand_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/nand_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1_1-behave " "Found design unit 1: mux3_1_1-behave" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321480 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1_1 " "Found entity 1: mux3_1_1" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ex_16_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_ex_16_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_ex_16_9-behave " "Found design unit 1: zero_ex_16_9-behave" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/zero_ex_16_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321480 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_ex_16_9 " "Found entity 1: zero_ex_16_9" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/zero_ex_16_9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder " "Found design unit 1: fulladder-fulladder" {  } { { "fulladder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321481 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/fulladder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_reg-behave " "Found design unit 1: ir_reg-behave" {  } { { "ir_reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/ir_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321482 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_reg " "Found entity 1: ir_reg" {  } { { "ir_reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/ir_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-behave " "Found design unit 1: data_path-behave" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321483 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-halfadder " "Found design unit 1: halfadder-halfadder" {  } { { "halfadder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/halfadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321483 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/halfadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex_9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex_9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_9_16-behave " "Found design unit 1: sign_ex_9_16-behave" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321484 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_9_16 " "Found entity 1: sign_ex_9_16" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_9_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321484 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_2-behave " "Found design unit 1: mux2_1_2-behave" {  } { { "mux2_1_2.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321485 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_2 " "Found entity 1: mux2_1_2" {  } { { "mux2_1_2.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-behave " "Found design unit 1: reg_1-behave" {  } { { "reg_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321485 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-behave " "Found design unit 1: TopLevel-behave" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321486 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8-behave " "Found design unit 1: reg_8-behave" {  } { { "reg_8.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321487 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex_6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex_6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_6_16-behave " "Found design unit 1: sign_ex_6_16-behave" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321487 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_6_16 " "Found entity 1: sign_ex_6_16" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-logic " "Found design unit 1: control_path-logic" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321488 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-behave " "Found design unit 1: mux2_1-behave" {  } { { "mux2_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321489 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-behave " "Found design unit 1: mux3_1-behave" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321489 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components_project.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Components_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components_project " "Found design unit 1: Components_project" {  } { { "Components_project.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/Components_project.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-design " "Found design unit 1: memory-design" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321491 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_1-behave " "Found design unit 1: mux2_1_1-behave" {  } { { "mux2_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321491 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_1 " "Found entity 1: mux2_1_1" {  } { { "mux2_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16adder-bit16adder " "Found design unit 1: bit16adder-bit16adder" {  } { { "bit16adder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321492 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16adder " "Found entity 1: bit16adder" {  } { { "bit16adder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-behave " "Found design unit 1: mux4_1-behave" {  } { { "mux4_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux4_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321492 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux4_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_toplevel-Behave " "Found design unit 1: testbench_toplevel-Behave" {  } { { "testbench_toplevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/testbench_toplevel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321493 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_toplevel " "Found entity 1: testbench_toplevel" {  } { { "testbench_toplevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/testbench_toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equality.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality-behave " "Found design unit 1: equality-behave" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321493 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality " "Found entity 1: equality" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602321493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478602321570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DUT1 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DUT1\"" {  } { { "TopLevel.vhd" "DUT1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 data_path:DUT1\|mux3_1:muxmdr_d3 " "Elaborating entity \"mux3_1\" for hierarchy \"data_path:DUT1\|mux3_1:muxmdr_d3\"" {  } { { "data_path.vhd" "muxmdr_d3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321583 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 mux3_1.vhd(20) " "VHDL Process Statement warning at mux3_1.vhd(20): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321583 "|TopLevel|data_path:DUT1|mux3_1:muxmdr_d3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1_1 data_path:DUT1\|mux3_1_1:muxir_a1 " "Elaborating entity \"mux3_1_1\" for hierarchy \"data_path:DUT1\|mux3_1_1:muxir_a1\"" {  } { { "data_path.vhd" "muxir_a1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321585 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 mux3_1_1.vhd(18) " "VHDL Process Statement warning at mux3_1_1.vhd(18): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1_1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321585 "|TopLevel|data_path:DUT1|mux3_1_1:muxir_a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 data_path:DUT1\|mux4_1:muxb_alu_b " "Elaborating entity \"mux4_1\" for hierarchy \"data_path:DUT1\|mux4_1:muxb_alu_b\"" {  } { { "data_path.vhd" "muxb_alu_b" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 data_path:DUT1\|mux2_1:muxmem_dw " "Elaborating entity \"mux2_1\" for hierarchy \"data_path:DUT1\|mux2_1:muxmem_dw\"" {  } { { "data_path.vhd" "muxmem_dw" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_1 data_path:DUT1\|mux2_1_1:muxir_a3 " "Elaborating entity \"mux2_1_1\" for hierarchy \"data_path:DUT1\|mux2_1_1:muxir_a3\"" {  } { { "data_path.vhd" "muxir_a3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_2 data_path:DUT1\|mux2_1_2:muxpe " "Elaborating entity \"mux2_1_2\" for hierarchy \"data_path:DUT1\|mux2_1_2:muxpe\"" {  } { { "data_path.vhd" "muxpe" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:DUT1\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"data_path:DUT1\|ALU:alu1\"" {  } { { "data_path.vhd" "alu1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321590 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 "|TopLevel|data_path:DUT1|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 "|TopLevel|data_path:DUT1|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eqflag alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"eqflag\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 "|TopLevel|data_path:DUT1|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eqflag alu.vhd(25) " "Inferred latch for \"eqflag\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 "|TopLevel|data_path:DUT1|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu.vhd(25) " "Inferred latch for \"z\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 "|TopLevel|data_path:DUT1|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c alu.vhd(25) " "Inferred latch for \"c\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 "|TopLevel|data_path:DUT1|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16adder data_path:DUT1\|ALU:alu1\|bit16adder:i1 " "Elaborating entity \"bit16adder\" for hierarchy \"data_path:DUT1\|ALU:alu1\|bit16adder:i1\"" {  } { { "alu.vhd" "i1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder data_path:DUT1\|ALU:alu1\|bit16adder:i1\|halfadder:G1 " "Elaborating entity \"halfadder\" for hierarchy \"data_path:DUT1\|ALU:alu1\|bit16adder:i1\|halfadder:G1\"" {  } { { "bit16adder.vhd" "G1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder data_path:DUT1\|ALU:alu1\|bit16adder:i1\|fulladder:G2 " "Elaborating entity \"fulladder\" for hierarchy \"data_path:DUT1\|ALU:alu1\|bit16adder:i1\|fulladder:G2\"" {  } { { "bit16adder.vhd" "G2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16 data_path:DUT1\|ALU:alu1\|nand_16:i2 " "Elaborating entity \"nand_16\" for hierarchy \"data_path:DUT1\|ALU:alu1\|nand_16:i2\"" {  } { { "alu.vhd" "i2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality data_path:DUT1\|ALU:alu1\|equality:i3 " "Elaborating entity \"equality\" for hierarchy \"data_path:DUT1\|ALU:alu1\|equality:i3\"" {  } { { "alu.vhd" "i3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321619 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z equality.vhd(17) " "VHDL Process Statement warning at equality.vhd(17): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321620 "|TopLevel|data_path:DUT1|ALU:alu1|equality:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z equality.vhd(17) " "Inferred latch for \"z\" at equality.vhd(17)" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321620 "|TopLevel|data_path:DUT1|ALU:alu1|equality:i3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder data_path:DUT1\|PriorityEncoder:PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"data_path:DUT1\|PriorityEncoder:PE\"" {  } { { "data_path.vhd" "PE" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[0\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[1\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[2\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321621 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[0\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[1\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[2\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[3\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[4\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[5\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[6\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[7\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N PriorityEncoder.vhd(16) " "Inferred latch for \"N\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 data_path:DUT1\|reg_3:reg_peo " "Elaborating entity \"reg_3\" for hierarchy \"data_path:DUT1\|reg_3:reg_peo\"" {  } { { "data_path.vhd" "reg_peo" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 data_path:DUT1\|reg_1:reg_carry " "Elaborating entity \"reg_1\" for hierarchy \"data_path:DUT1\|reg_1:reg_carry\"" {  } { { "data_path.vhd" "reg_carry" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 data_path:DUT1\|reg_8:reg8_pein " "Elaborating entity \"reg_8\" for hierarchy \"data_path:DUT1\|reg_8:reg8_pein\"" {  } { { "data_path.vhd" "reg8_pein" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg data_path:DUT1\|reg:rega " "Elaborating entity \"reg\" for hierarchy \"data_path:DUT1\|reg:rega\"" {  } { { "data_path.vhd" "rega" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_reg data_path:DUT1\|ir_reg:ir_reg_1 " "Elaborating entity \"ir_reg\" for hierarchy \"data_path:DUT1\|ir_reg:ir_reg_1\"" {  } { { "data_path.vhd" "ir_reg_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file data_path:DUT1\|reg_file:reg_file_1 " "Elaborating entity \"reg_file\" for hierarchy \"data_path:DUT1\|reg_file:reg_file_1\"" {  } { { "data_path.vhd" "reg_file_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory data_path:DUT1\|memory:memory_1 " "Elaborating entity \"memory\" for hierarchy \"data_path:DUT1\|memory:memory_1\"" {  } { { "data_path.vhd" "memory_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321631 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(23) " "VHDL Process Statement warning at memory.vhd(23): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321631 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory.vhd(23) " "Inferred latch for \"data_out\[0\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory.vhd(23) " "Inferred latch for \"data_out\[1\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory.vhd(23) " "Inferred latch for \"data_out\[2\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory.vhd(23) " "Inferred latch for \"data_out\[3\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory.vhd(23) " "Inferred latch for \"data_out\[4\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory.vhd(23) " "Inferred latch for \"data_out\[5\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory.vhd(23) " "Inferred latch for \"data_out\[6\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory.vhd(23) " "Inferred latch for \"data_out\[7\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory.vhd(23) " "Inferred latch for \"data_out\[8\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory.vhd(23) " "Inferred latch for \"data_out\[9\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory.vhd(23) " "Inferred latch for \"data_out\[10\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory.vhd(23) " "Inferred latch for \"data_out\[11\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory.vhd(23) " "Inferred latch for \"data_out\[12\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory.vhd(23) " "Inferred latch for \"data_out\[13\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory.vhd(23) " "Inferred latch for \"data_out\[14\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory.vhd(23) " "Inferred latch for \"data_out\[15\]\" at memory.vhd(23)" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 "|TopLevel|data_path:DUT1|memory:memory_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_ex_16_9 data_path:DUT1\|zero_ex_16_9:zeroext " "Elaborating entity \"zero_ex_16_9\" for hierarchy \"data_path:DUT1\|zero_ex_16_9:zeroext\"" {  } { { "data_path.vhd" "zeroext" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_9_16 data_path:DUT1\|sign_ex_9_16:signext9 " "Elaborating entity \"sign_ex_9_16\" for hierarchy \"data_path:DUT1\|sign_ex_9_16:signext9\"" {  } { { "data_path.vhd" "signext9" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_6_16 data_path:DUT1\|sign_ex_6_16:signext6 " "Elaborating entity \"sign_ex_6_16\" for hierarchy \"data_path:DUT1\|sign_ex_6_16:signext6\"" {  } { { "data_path.vhd" "signext6" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321637 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out sign_ex_6_16.vhd(15) " "VHDL Process Statement warning at sign_ex_6_16.vhd(15): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[0\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[1\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[2\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[3\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[4\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[5\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[6\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[7\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[8\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[9\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[10\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[11\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[12\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[13\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[14\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[15\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321638 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:DUT2 " "Elaborating entity \"control_path\" for hierarchy \"control_path:DUT2\"" {  } { { "TopLevel.vhd" "DUT2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602321639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_Z_flag control_path.vhd(72) " "VHDL Process Statement warning at control_path.vhd(72): inferring latch(es) for signal or variable \"enable_Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321640 "|TopLevel|control_path:DUT2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_carry_flag control_path.vhd(72) " "VHDL Process Statement warning at control_path.vhd(72): inferring latch(es) for signal or variable \"enable_carry_flag\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321640 "|TopLevel|control_path:DUT2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_pe control_path.vhd(72) " "VHDL Process Statement warning at control_path.vhd(72): inferring latch(es) for signal or variable \"enable_pe\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602321640 "|TopLevel|control_path:DUT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_pe control_path.vhd(72) " "Inferred latch for \"enable_pe\" at control_path.vhd(72)" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321640 "|TopLevel|control_path:DUT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_carry_flag control_path.vhd(72) " "Inferred latch for \"enable_carry_flag\" at control_path.vhd(72)" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321641 "|TopLevel|control_path:DUT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_Z_flag control_path.vhd(72) " "Inferred latch for \"enable_Z_flag\" at control_path.vhd(72)" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602321641 "|TopLevel|control_path:DUT2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|s\[1\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|s\[1\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|s\[2\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|s\[2\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[1\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[1\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[2\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[2\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[3\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[3\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[4\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[4\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[5\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[5\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[6\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[6\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[7\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[7\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|N " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|N\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|s\[0\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|s\[0\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602321793 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1478602322158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478602322216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478602322317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602322317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602322366 "|TopLevel|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602322366 "|TopLevel|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478602322366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478602322366 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478602322366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478602322366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1239 " "Peak virtual memory: 1239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478602322383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 11:52:02 2016 " "Processing ended: Tue Nov  8 11:52:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478602322383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478602322383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478602322383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602322383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1478602323237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478602323237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 11:52:02 2016 " "Processing started: Tue Nov  8 11:52:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478602323237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1478602323237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1478602323238 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1478602323280 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1478602323281 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1478602323281 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1478602323332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1478602323337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478602323367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478602323367 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478602323532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478602323536 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478602323583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478602323583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1478602323583 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1478602323583 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/" { { 0 { 0 ""} 0 108 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478602323587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/" { { 0 { 0 ""} 0 110 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478602323587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/" { { 0 { 0 ""} 0 112 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478602323587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/" { { 0 { 0 ""} 0 114 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478602323587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1478602323587 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1478602323587 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478602323589 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1478602323762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1478602323852 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1478602323852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1478602323853 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1478602323853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1478602323854 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1478602323854 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1478602323854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478602323856 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478602323856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478602323856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478602323857 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478602323857 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478602323857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478602323857 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478602323857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478602323857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1478602323857 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478602323857 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1478602323858 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1478602323858 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1478602323858 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1478602323859 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1478602323859 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1478602323859 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478602323864 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1478602323875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478602324835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478602324864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478602324878 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478602324978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478602324978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478602325149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1478602325999 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478602325999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1478602326063 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1478602326063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478602326063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478602326064 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1478602326204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478602326208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478602326351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478602326351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478602326682 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478602326964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/output_files/TopLevel.fit.smsg " "Generated suppressed messages file /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478602327077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1391 " "Peak virtual memory: 1391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478602327333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 11:52:07 2016 " "Processing ended: Tue Nov  8 11:52:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478602327333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478602327333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478602327333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478602327333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1478602328218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478602328219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 11:52:08 2016 " "Processing started: Tue Nov  8 11:52:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478602328219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1478602328219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1478602328219 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1478602329039 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1478602329069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478602329163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 11:52:09 2016 " "Processing ended: Tue Nov  8 11:52:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478602329163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478602329163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478602329163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1478602329163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1478602329284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1478602329940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478602329941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 11:52:09 2016 " "Processing started: Tue Nov  8 11:52:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478602329941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602329941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602329941 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1478602330005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330103 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330275 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330275 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330276 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330276 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330276 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1478602330277 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478602330281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478602330287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330674 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330674 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330677 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478602330679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330745 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330745 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330745 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602330748 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602331072 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602331072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1093 " "Peak virtual memory: 1093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478602331148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 11:52:11 2016 " "Processing ended: Tue Nov  8 11:52:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478602331148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478602331148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478602331148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602331148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478602332366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478602332367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 11:52:11 2016 " "Processing started: Tue Nov  8 11:52:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478602332367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478602332367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1478602332368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_85c_slow.vo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_85c_slow.vo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_0c_slow.vo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_0c_slow.vo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_fast.vo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_fast.vo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel.vo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel.vo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_85c_v_slow.sdo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_85c_v_slow.sdo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_0c_v_slow.sdo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_0c_v_slow.sdo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_v_fast.sdo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_v_fast.sdo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_v.sdo /home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/ simulation " "Generated file TopLevel_v.sdo in folder \"/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1478602332744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1307 " "Peak virtual memory: 1307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478602332765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 11:52:12 2016 " "Processing ended: Tue Nov  8 11:52:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478602332765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478602332765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478602332765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1478602332765 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1478602332867 ""}
