verilog/inc2.v:1: 
verilog/inc2.v:1: `line 1 "verilog/inc1.v" 1
verilog/inc2.v:1: 
verilog/inc2.v:1: `line 1 "verilog/inc1.v" 0
verilog/inc2.v:1: 
verilog/inc2.v:1: `line 1 "verilog/inc2.v" 1
COMMENT: // DESCRIPTION: Verilog::Preproc: Example source code
verilog/inc2.v:1:  /*CMT*/ 
COMMENT: // This file ONLY is placed into the Public Domain, for any use,
verilog/inc2.v:2:  /*CMT*/ 
COMMENT: // without warranty, 2000-2004 by Wilson Snyder.
verilog/inc2.v:3:  /*CMT*/ 
verilog/inc2.v:4: At file verilog/inc2.v  line 4
verilog/inc3.v:1:  
verilog/inc3.v:1: `line 5 "verilog/inc2.v" 0
verilog/inc3.v:1: 
verilog/inc3.v:1: `line 1 "verilog/inc3.v" 1
COMMENT: // DESCRIPTION: Verilog::Preproc: Example source code
inc3_a_filename_from_line_directive:2:  /*CMT*/ 
COMMENT: // This file ONLY is placed into the Public Domain, for any use,
inc3_a_filename_from_line_directive:3:  /*CMT*/ 
COMMENT: // without warranty, 2000-2004 by Wilson Snyder.
inc3_a_filename_from_line_directive:4:  /*CMT*/ 
inc3_a_filename_from_line_directive:5: 
inc3_a_filename_from_line_directive:6:  
inc3_a_filename_from_line_directive:7:   
inc3_a_filename_from_line_directive:8:   
COMMENT: // FOO
inc3_a_filename_from_line_directive:9:    /*CMT*/ 
inc3_a_filename_from_line_directive:10:   At file inc3_a_filename_from_line_directive  line 10
inc3_a_filename_from_line_directive:11: 
inc3_a_filename_from_line_directive:12:    
inc3_a_filename_from_line_directive:13: 
inc3_a_filename_from_line_directive:13: `line 13 "inc3_a_filename_from_line_directive" 0
COMMENT: // guard
inc3_a_filename_from_line_directive:13:   /*CMT*/ 
inc3_a_filename_from_line_directive:14: 
inc3_a_filename_from_line_directive:15:  
inc3_a_filename_from_line_directive:16:   
inc3_a_filename_from_line_directive:17: 
inc3_a_filename_from_line_directive:17: `line 17 "inc3_a_filename_from_line_directive" 0
inc3_a_filename_from_line_directive:17: 
inc3_a_filename_from_line_directive:18: 
inc3_a_filename_from_line_directive:18: `line 18 "inc3_a_filename_from_line_directive" 2
inc3_a_filename_from_line_directive:18: 
inc3_a_filename_from_line_directive:18: `line 5 "verilog/inc2.v" 0
verilog/inc2.v:5: 
verilog/inc2.v:6:   
verilog/inc2.v:6: `line 6 "verilog/inc2.v" 2
verilog/inc2.v:6: 
verilog/inc2.v:6: `line 1 "verilog/inc1.v" 0
COMMENT: // DESCRIPTION: Verilog::Preproc: Example source code
verilog/inc1.v:1:  /*CMT*/ 
COMMENT: // This file ONLY is placed into the Public Domain, for any use,
verilog/inc1.v:2:  /*CMT*/ 
COMMENT: // without warranty, 2000-2004 by Wilson Snyder.
verilog/inc1.v:3:  /*CMT*/ 
verilog/inc1.v:4: text.
verilog/inc1.v:5: 
COMMENT: /*but not */
COMMENT: /* or this either */
verilog/inc1.v:6:  
COMMENT: // but not
verilog/inc1.v:7:  
verilog/inc1.v:8: 
verilog/inc1.v:9:  
verilog/inc1.v:11: 		  
COMMENT: //===========================================================================
verilog/inc1.v:12:  /*CMT*/ 
verilog/inc1.v:13: 
verilog/inc1.v:14:  
verilog/inc1.v:15: 
verilog/inc1.v:16:  
verilog/inc1.v:17:  
verilog/inc1.v:18: 
COMMENT: /*******COMMENT*****/
verilog/inc1.v:19:  /*CMT*/ 
verilog/inc1.v:20:  foo  /*CMT*/  bar    /*CMT*/ 
verilog/inc1.v:21:  foobar2  /*CMT*/ 
verilog/inc1.v:22:   deep   deep  
verilog/inc1.v:23:  first part    		second part 
verilog/inc1.v:24: 
verilog/inc1.v:25: 
verilog/inc1.v:26:   
