
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132564    0.001136    0.766149 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056758    0.082475    0.848624 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056758    0.000235    0.848859 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003875    0.053219    0.069687    0.918546 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053219    0.000155    0.918701 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006035    0.044431    0.055483    0.974184 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.044433    0.000632    0.974817 v _273_/A (sg13g2_nor2_1)
     1    0.005831    0.046634    0.052339    1.027156 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046635    0.000243    1.027400 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008544    0.057121    0.058141    1.085541 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.057142    0.000873    1.086414 v output15/A (sg13g2_buf_1)
     1    0.013749    0.035649    0.069798    1.156212 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035690    0.001073    1.157285 v sine_out[1] (out)
                                              1.157285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.157285   data arrival time
---------------------------------------------------------------------------------------------
                                              2.592715   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132564    0.001136    0.766149 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056758    0.082475    0.848624 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056758    0.000233    0.848857 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003533    0.053813    0.064264    0.913122 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.053813    0.000251    0.913373 ^ _239_/B (sg13g2_and3_1)
     1    0.007767    0.032867    0.094743    1.008115 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.032875    0.000485    1.008600 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007224    0.057305    0.057996    1.066596 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.057306    0.000485    1.067081 v output4/A (sg13g2_buf_1)
     1    0.011210    0.030542    0.066006    1.133087 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.030547    0.000423    1.133510 v sine_out[0] (out)
                                              1.133510   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.133510   data arrival time
---------------------------------------------------------------------------------------------
                                              2.616490   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.531880 v fanout69/A (sg13g2_buf_8)
     8    0.041815    0.021434    0.061801    0.593681 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022329    0.003193    0.596874 v _125_/A (sg13g2_inv_2)
     3    0.021600    0.033363    0.033551    0.630425 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033395    0.000842    0.631267 ^ fanout54/A (sg13g2_buf_8)
     8    0.041187    0.022420    0.055518    0.686785 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023302    0.003405    0.690190 ^ _161_/A (sg13g2_nand2_1)
     3    0.017744    0.079795    0.072634    0.762824 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079815    0.001058    0.763882 v _177_/B (sg13g2_nand2_1)
     3    0.012298    0.051807    0.061518    0.825401 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.051819    0.000660    0.826061 ^ _179_/A (sg13g2_nand2_1)
     2    0.012335    0.061502    0.066491    0.892552 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061514    0.000706    0.893258 v _281_/B (sg13g2_nor2_1)
     1    0.013149    0.084854    0.083381    0.976639 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084875    0.001095    0.977734 ^ output35/A (sg13g2_buf_1)
     1    0.009411    0.032439    0.072561    1.050294 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.032440    0.000238    1.050533 ^ sine_out[8] (out)
                                              1.050533   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.050533   data arrival time
---------------------------------------------------------------------------------------------
                                              2.699467   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001199    0.766213 ^ _185_/B (sg13g2_nor2_2)
     5    0.028710    0.059251    0.080549    0.846761 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.059295    0.001305    0.848066 v _189_/A2 (sg13g2_o21ai_1)
     1    0.013352    0.110398    0.111758    0.959824 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.110420    0.001248    0.961071 ^ output29/A (sg13g2_buf_1)
     1    0.013991    0.044043    0.087521    1.048593 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.044074    0.001068    1.049661 ^ sine_out[32] (out)
                                              1.049661   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.049661   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700339   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019596    0.000866    0.581048 ^ fanout73/A (sg13g2_buf_8)
     8    0.041216    0.021872    0.050634    0.631682 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022004    0.001113    0.632795 ^ _137_/B (sg13g2_nand3_1)
     5    0.030696    0.188086    0.162911    0.795706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188103    0.001476    0.797182 v _138_/B (sg13g2_nor2_1)
     2    0.010546    0.091758    0.102416    0.899598 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.091765    0.000650    0.900248 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006569    0.048082    0.069749    0.969997 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048083    0.000389    0.970386 v output8/A (sg13g2_buf_1)
     1    0.007645    0.023173    0.057217    1.027603 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.023174    0.000200    1.027803 v sine_out[13] (out)
                                              1.027803   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.027803   data arrival time
---------------------------------------------------------------------------------------------
                                              2.722197   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001199    0.766213 ^ _185_/B (sg13g2_nor2_2)
     5    0.028710    0.059251    0.080549    0.846761 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.059298    0.001346    0.848107 v _186_/A2 (sg13g2_a21oi_1)
     1    0.010850    0.075845    0.085818    0.933924 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.075860    0.000841    0.934765 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.035911    0.072288    1.007053 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.035983    0.001085    1.008138 ^ sine_out[30] (out)
                                              1.008138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.008138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.741862   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019596    0.000866    0.581048 ^ fanout73/A (sg13g2_buf_8)
     8    0.041216    0.021872    0.050634    0.631682 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022004    0.001113    0.632795 ^ _137_/B (sg13g2_nand3_1)
     5    0.030696    0.188086    0.162911    0.795706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188103    0.001476    0.797182 v _138_/B (sg13g2_nor2_1)
     2    0.010546    0.091758    0.102416    0.899598 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.091764    0.000616    0.900214 ^ _279_/B (sg13g2_nor2_1)
     1    0.005390    0.029896    0.041153    0.941367 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029904    0.000331    0.941698 v output34/A (sg13g2_buf_1)
     1    0.010740    0.028936    0.056237    0.997936 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.029011    0.001054    0.998989 v sine_out[7] (out)
                                              0.998989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.998989   data arrival time
---------------------------------------------------------------------------------------------
                                              2.751011   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019596    0.000866    0.581048 ^ fanout73/A (sg13g2_buf_8)
     8    0.041216    0.021872    0.050634    0.631682 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022004    0.001113    0.632795 ^ _137_/B (sg13g2_nand3_1)
     5    0.030696    0.188086    0.162911    0.795706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188127    0.002304    0.798010 v _156_/B (sg13g2_nand2b_1)
     2    0.008340    0.060741    0.072937    0.870948 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060741    0.000255    0.871203 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007977    0.045561    0.058676    0.929879 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.045598    0.000715    0.930593 v output23/A (sg13g2_buf_1)
     1    0.011721    0.031231    0.062818    0.993411 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.031308    0.001112    0.994523 v sine_out[27] (out)
                                              0.994523   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.994523   data arrival time
---------------------------------------------------------------------------------------------
                                              2.755477   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019596    0.000866    0.581048 ^ fanout73/A (sg13g2_buf_8)
     8    0.041216    0.021872    0.050634    0.631682 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022004    0.001113    0.632795 ^ _137_/B (sg13g2_nand3_1)
     5    0.030696    0.188086    0.162911    0.795706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188127    0.002304    0.798010 v _156_/B (sg13g2_nand2b_1)
     2    0.008340    0.060741    0.072937    0.870948 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060743    0.000394    0.871342 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006606    0.044830    0.060726    0.932068 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.044832    0.000484    0.932551 v output13/A (sg13g2_buf_1)
     1    0.007647    0.023072    0.056209    0.988761 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.023073    0.000200    0.988960 v sine_out[18] (out)
                                              0.988960   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.988960   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761039   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.531880 v fanout69/A (sg13g2_buf_8)
     8    0.041815    0.021434    0.061801    0.593681 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022329    0.003193    0.596874 v _125_/A (sg13g2_inv_2)
     3    0.021600    0.033363    0.033551    0.630425 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033395    0.000842    0.631267 ^ fanout54/A (sg13g2_buf_8)
     8    0.041187    0.022420    0.055518    0.686785 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023302    0.003405    0.690190 ^ _161_/A (sg13g2_nand2_1)
     3    0.017744    0.079795    0.072634    0.762824 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079815    0.001058    0.763882 v _177_/B (sg13g2_nand2_1)
     3    0.012298    0.051807    0.061518    0.825401 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.051819    0.000660    0.826061 ^ _179_/A (sg13g2_nand2_1)
     2    0.012335    0.061502    0.066491    0.892552 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061517    0.000796    0.893348 v _180_/B (sg13g2_nand2_1)
     1    0.003238    0.026745    0.034150    0.927499 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.026745    0.000223    0.927722 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.036113    0.057878    0.985599 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.036174    0.000988    0.986587 ^ sine_out[28] (out)
                                              0.986587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.986587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.763413   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132565    0.001153    0.766167 ^ _147_/B (sg13g2_nand2_1)
     2    0.008654    0.054756    0.075075    0.841242 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054787    0.000606    0.841847 v _275_/B (sg13g2_nor2_1)
     1    0.006615    0.051411    0.054793    0.896640 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.051423    0.000595    0.897235 ^ output30/A (sg13g2_buf_1)
     1    0.011554    0.036822    0.065527    0.962762 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.036902    0.001186    0.963948 ^ sine_out[3] (out)
                                              0.963948   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.963948   data arrival time
---------------------------------------------------------------------------------------------
                                              2.786052   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088478    0.002428    0.665042 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061310    0.067857    0.732899 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061314    0.000379    0.733278 ^ _144_/B (sg13g2_nand2_1)
     2    0.008778    0.050311    0.059258    0.792536 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.050319    0.000511    0.793047 v _212_/B (sg13g2_nor2_1)
     2    0.015842    0.096900    0.090473    0.883520 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096927    0.001336    0.884856 ^ output26/A (sg13g2_buf_1)
     1    0.009612    0.033357    0.076377    0.961232 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.033395    0.000990    0.962223 ^ sine_out[2] (out)
                                              0.962223   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.962223   data arrival time
---------------------------------------------------------------------------------------------
                                              2.787777   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019596    0.000866    0.581048 ^ fanout73/A (sg13g2_buf_8)
     8    0.041216    0.021872    0.050634    0.631682 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022004    0.001113    0.632795 ^ _137_/B (sg13g2_nand3_1)
     5    0.030696    0.188086    0.162911    0.795706 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188123    0.002180    0.797886 v _166_/A (sg13g2_nor2_1)
     1    0.004261    0.054552    0.067555    0.865442 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.054552    0.000297    0.865739 ^ _167_/B (sg13g2_nor2_1)
     1    0.006925    0.026368    0.035364    0.901103 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026378    0.000419    0.901522 v output19/A (sg13g2_buf_1)
     1    0.008811    0.024797    0.052219    0.953741 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.024811    0.000538    0.954279 v sine_out[23] (out)
                                              0.954279   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.954279   data arrival time
---------------------------------------------------------------------------------------------
                                              2.795721   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019650    0.001323    0.581505 ^ _132_/A (sg13g2_nand2_2)
     4    0.022092    0.053584    0.052369    0.633874 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053688    0.001922    0.635797 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023615    0.170875    0.158144    0.793941 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170903    0.001777    0.795718 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005282    0.060901    0.083478    0.879196 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.060902    0.000216    0.879412 v output25/A (sg13g2_buf_1)
     1    0.012265    0.032728    0.068652    0.948064 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.032757    0.000879    0.948943 v sine_out[29] (out)
                                              0.948943   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.948943   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801057   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001199    0.766213 ^ _185_/B (sg13g2_nor2_2)
     5    0.028710    0.059251    0.080549    0.846761 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.059283    0.001120    0.847881 v _278_/B (sg13g2_nor2_1)
     1    0.003178    0.036371    0.041833    0.889714 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036371    0.000224    0.889938 ^ output33/A (sg13g2_buf_1)
     1    0.009493    0.031175    0.057145    0.947083 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.031189    0.000612    0.947695 ^ sine_out[6] (out)
                                              0.947695   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.947695   data arrival time
---------------------------------------------------------------------------------------------
                                              2.802305   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019650    0.001323    0.581505 ^ _132_/A (sg13g2_nand2_2)
     4    0.022092    0.053584    0.052369    0.633874 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053688    0.001922    0.635797 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023615    0.170875    0.158144    0.793941 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170892    0.001377    0.795318 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004989    0.052832    0.080497    0.875815 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.052832    0.000308    0.876123 v output17/A (sg13g2_buf_1)
     1    0.008461    0.024921    0.059904    0.936027 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.024934    0.000516    0.936544 v sine_out[21] (out)
                                              0.936544   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.936544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.813456   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018250    0.000739    0.588628 v _141_/A (sg13g2_or2_1)
     3    0.013939    0.040003    0.086259    0.674887 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.040014    0.000615    0.675502 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013886    0.111437    0.106711    0.782213 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.111483    0.001809    0.784023 ^ _174_/B (sg13g2_nand2_1)
     1    0.004139    0.035825    0.054967    0.838989 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.035825    0.000162    0.839151 v _175_/B (sg13g2_nand2_1)
     1    0.006940    0.030228    0.035314    0.874465 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.030260    0.000610    0.875074 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.037602    0.060073    0.935147 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.037648    0.000850    0.935998 ^ sine_out[26] (out)
                                              0.935998   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.935998   data arrival time
---------------------------------------------------------------------------------------------
                                              2.814003   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132565    0.001153    0.766167 ^ _147_/B (sg13g2_nand2_1)
     2    0.008654    0.054756    0.075075    0.841242 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054786    0.000582    0.841824 v _149_/B (sg13g2_nand2_1)
     1    0.005418    0.030377    0.037406    0.879230 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.030378    0.000346    0.879576 ^ output10/A (sg13g2_buf_1)
     1    0.007645    0.026462    0.051945    0.931521 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.026463    0.000200    0.931721 ^ sine_out[15] (out)
                                              0.931721   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.931721   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818279   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020565    0.002255    0.643770 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132549    0.121243    0.765013 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132564    0.001145    0.766159 ^ _171_/A (sg13g2_nand2_1)
     1    0.003630    0.042038    0.054760    0.820919 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.042038    0.000144    0.821064 v _172_/B (sg13g2_nand2_1)
     1    0.010503    0.040068    0.044299    0.865363 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.040132    0.001258    0.866621 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.035669    0.061465    0.928086 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.035740    0.001086    0.929171 ^ sine_out[25] (out)
                                              0.929171   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.929171   data arrival time
---------------------------------------------------------------------------------------------
                                              2.820828   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019650    0.001323    0.581505 ^ _132_/A (sg13g2_nand2_2)
     4    0.022092    0.053584    0.052369    0.633874 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053688    0.001922    0.635797 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023615    0.170875    0.158144    0.793941 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170892    0.001389    0.795330 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003145    0.046620    0.073311    0.868641 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.046621    0.000240    0.868882 v output5/A (sg13g2_buf_1)
     1    0.008007    0.023856    0.057373    0.926254 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.023857    0.000187    0.926441 v sine_out[10] (out)
                                              0.926441   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.926441   data arrival time
---------------------------------------------------------------------------------------------
                                              2.823559   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020628    0.002448    0.643963 v _140_/A (sg13g2_nor2_2)
     5    0.021886    0.067199    0.066927    0.710890 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067226    0.001096    0.711986 ^ _152_/B (sg13g2_nor2_2)
     4    0.020965    0.039576    0.049670    0.761656 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039631    0.001300    0.762955 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004303    0.080564    0.086922    0.849877 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.080564    0.000306    0.850183 ^ output12/A (sg13g2_buf_1)
     1    0.007645    0.028133    0.067814    0.917997 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.028134    0.000200    0.918197 ^ sine_out[17] (out)
                                              0.918197   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.918197   data arrival time
---------------------------------------------------------------------------------------------
                                              2.831803   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107357    0.209963 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.210047 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.468149 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468930 ^ fanout75/A (sg13g2_buf_8)
     5    0.040454    0.022277    0.056693    0.525623 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023774    0.004252    0.529875 ^ fanout74/A (sg13g2_buf_8)
     5    0.032383    0.019568    0.050306    0.580182 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019650    0.001323    0.581505 ^ _132_/A (sg13g2_nand2_2)
     4    0.022092    0.053584    0.052369    0.633874 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.053688    0.001922    0.635797 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023615    0.170875    0.158144    0.793941 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170901    0.001700    0.795641 ^ _276_/B (sg13g2_nor2_1)
     1    0.006897    0.045434    0.058554    0.854195 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.045460    0.000488    0.854683 v output31/A (sg13g2_buf_1)
     1    0.011552    0.030877    0.062590    0.917273 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.030903    0.000821    0.918094 v sine_out[4] (out)
                                              0.918094   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.918094   data arrival time
---------------------------------------------------------------------------------------------
                                              2.831906   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020261    0.001053    0.642568 v _158_/B (sg13g2_nor2_1)
     3    0.017528    0.101017    0.086326    0.728895 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.101050    0.001519    0.730414 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003477    0.040671    0.061637    0.792051 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.040671    0.000138    0.792189 v _160_/B (sg13g2_nor2_1)
     1    0.005491    0.043755    0.046798    0.838987 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.043775    0.000377    0.839364 ^ output14/A (sg13g2_buf_1)
     1    0.007632    0.026872    0.056156    0.895520 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.026873    0.000199    0.895719 ^ sine_out[19] (out)
                                              0.895719   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.895719   data arrival time
---------------------------------------------------------------------------------------------
                                              2.854281   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.531880 v fanout69/A (sg13g2_buf_8)
     8    0.041815    0.021434    0.061801    0.593681 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022329    0.003193    0.596874 v _125_/A (sg13g2_inv_2)
     3    0.021600    0.033363    0.033551    0.630425 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033395    0.000842    0.631267 ^ fanout54/A (sg13g2_buf_8)
     8    0.041187    0.022420    0.055518    0.686785 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023302    0.003405    0.690190 ^ _161_/A (sg13g2_nand2_1)
     3    0.017744    0.079795    0.072634    0.762824 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079809    0.000891    0.763715 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004187    0.046451    0.065284    0.829000 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.046452    0.000264    0.829264 ^ output36/A (sg13g2_buf_1)
     1    0.008562    0.029200    0.058619    0.887883 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.029210    0.000524    0.888407 ^ sine_out[9] (out)
                                              0.888407   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.888407   data arrival time
---------------------------------------------------------------------------------------------
                                              2.861593   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088478    0.002428    0.665042 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061310    0.067857    0.732899 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061314    0.000379    0.733278 ^ _144_/B (sg13g2_nand2_1)
     2    0.008778    0.050311    0.059258    0.792536 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.050319    0.000519    0.793055 v _145_/B (sg13g2_nand2_1)
     1    0.005998    0.030838    0.037466    0.830520 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.030839    0.000389    0.830909 ^ output9/A (sg13g2_buf_1)
     1    0.007647    0.026483    0.052095    0.883005 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.026484    0.000200    0.883204 ^ sine_out[14] (out)
                                              0.883204   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.883204   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866796   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020628    0.002448    0.643963 v _140_/A (sg13g2_nor2_2)
     5    0.021886    0.067199    0.066927    0.710890 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067226    0.001096    0.711986 ^ _152_/B (sg13g2_nor2_2)
     4    0.020965    0.039576    0.049670    0.761656 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039630    0.001282    0.762937 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005386    0.049938    0.059410    0.822347 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.049939    0.000347    0.822694 ^ output18/A (sg13g2_buf_1)
     1    0.008209    0.028454    0.059070    0.881764 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.028464    0.000494    0.882258 ^ sine_out[22] (out)
                                              0.882258   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.882258   data arrival time
---------------------------------------------------------------------------------------------
                                              2.867741   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.531880 v fanout69/A (sg13g2_buf_8)
     8    0.041815    0.021434    0.061801    0.593681 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022329    0.003193    0.596874 v _125_/A (sg13g2_inv_2)
     3    0.021600    0.033363    0.033551    0.630425 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033395    0.000842    0.631267 ^ fanout54/A (sg13g2_buf_8)
     8    0.041187    0.022420    0.055518    0.686785 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023302    0.003405    0.690190 ^ _161_/A (sg13g2_nand2_1)
     3    0.017744    0.079795    0.072634    0.762824 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079815    0.001036    0.763860 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003058    0.040915    0.060793    0.824654 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040915    0.000120    0.824774 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.026888    0.055337    0.880112 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026889    0.000201    0.880313 ^ sine_out[20] (out)
                                              0.880313   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.880313   data arrival time
---------------------------------------------------------------------------------------------
                                              2.869688   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020628    0.002448    0.643963 v _140_/A (sg13g2_nor2_2)
     5    0.021886    0.067199    0.066927    0.710890 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067226    0.001096    0.711986 ^ _152_/B (sg13g2_nor2_2)
     4    0.020965    0.039576    0.049670    0.761656 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039614    0.001095    0.762750 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003837    0.044852    0.053543    0.816293 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.044852    0.000252    0.816546 ^ output6/A (sg13g2_buf_1)
     1    0.007988    0.027752    0.057031    0.873577 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.027762    0.000485    0.874062 ^ sine_out[11] (out)
                                              0.874062   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.874062   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875938   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    0.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107263    0.209869 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209954 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470933 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471695 v fanout75/A (sg13g2_buf_8)
     5    0.039871    0.020650    0.059523    0.531218 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022171    0.004172    0.535390 v fanout74/A (sg13g2_buf_8)
     5    0.031811    0.018237    0.052498    0.587888 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018258    0.000850    0.588738 v fanout73/A (sg13g2_buf_8)
     8    0.040781    0.020129    0.052777    0.641515 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020628    0.002448    0.643963 v _140_/A (sg13g2_nor2_2)
     5    0.021886    0.067199    0.066927    0.710890 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067226    0.001096    0.711986 ^ _152_/B (sg13g2_nor2_2)
     4    0.020965    0.039576    0.049670    0.761656 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039615    0.001104    0.762760 v _277_/B (sg13g2_nor2_1)
     1    0.004663    0.039700    0.043302    0.806062 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.039701    0.000317    0.806379 ^ output32/A (sg13g2_buf_1)
     1    0.011182    0.035452    0.061300    0.867679 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.035496    0.000787    0.868466 ^ sine_out[5] (out)
                                              0.868466   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.868466   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881534   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088474    0.002376    0.664990 v _168_/B (sg13g2_nor2_1)
     2    0.008796    0.067128    0.073085    0.738074 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.067135    0.000538    0.738612 ^ _169_/B (sg13g2_nand2_1)
     1    0.003615    0.031902    0.044184    0.782796 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.031903    0.000145    0.782941 v _170_/B (sg13g2_nand2_1)
     1    0.003346    0.021238    0.027148    0.810089 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.021239    0.000132    0.810221 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.037185    0.057002    0.867223 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.037236    0.000907    0.868130 ^ sine_out[24] (out)
                                              0.868130   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.868130   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881870   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088477    0.002416    0.665030 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011500    0.103053    0.113755    0.778785 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.103071    0.001072    0.779857 ^ output28/A (sg13g2_buf_1)
     1    0.014115    0.044280    0.086504    0.866362 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044288    0.000572    0.866934 ^ sine_out[31] (out)
                                              0.866934   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.866934   data arrival time
---------------------------------------------------------------------------------------------
                                              2.883066   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002780    0.015650    0.108342    0.211267 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.015650    0.000107    0.211374 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002951    0.022809    0.243525    0.454899 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.022809    0.000118    0.455017 ^ fanout70/A (sg13g2_buf_2)
     5    0.033479    0.050820    0.073380    0.528397 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.050948    0.002085    0.530483 ^ fanout69/A (sg13g2_buf_8)
     8    0.042377    0.023532    0.062184    0.592666 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024503    0.003549    0.596215 ^ _215_/B (sg13g2_nand3_1)
     2    0.012383    0.094826    0.087703    0.683918 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.094839    0.000915    0.684834 v _284_/B (sg13g2_and2_1)
     1    0.005589    0.021196    0.077781    0.762614 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.021198    0.000345    0.762959 v output7/A (sg13g2_buf_1)
     1    0.008038    0.023113    0.049513    0.812472 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.023114    0.000167    0.812639 v sine_out[12] (out)
                                              0.812639   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.812639   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937361   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088455    0.002127    0.664741 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002877    0.041072    0.062250    0.726992 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.041072    0.000112    0.727104 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.026815    0.055327    0.782431 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.026816    0.000200    0.782630 ^ sine_out[16] (out)
                                              0.782630   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.782630   data arrival time
---------------------------------------------------------------------------------------------
                                              2.967370   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    0.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108253    0.210875 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.211044 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.480099 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.480559 v fanout55/A (sg13g2_buf_8)
     8    0.043985    0.022064    0.063408    0.543967 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023296    0.003902    0.547869 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074493    0.622362 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.622950 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.737261 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.738160 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017698    0.098970    0.118414    0.856574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099017    0.001151    0.857725 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012260    0.105120    0.121259    0.978984 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105127    0.000698    0.979682 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014994    0.081373    0.101464    1.081146 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.081387    0.000858    1.082004 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006789    0.075624    0.088110    1.170113 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.075625    0.000522    1.170635 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001970    0.037503    0.069745    1.240380 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.037503    0.000074    1.240454 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001596    0.019757    0.249634    1.490088 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.019757    0.000063    1.490151 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.490151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000566    5.102941 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852941   clock uncertainty
                                  0.000000    4.852941   clock reconvergence pessimism
                                 -0.073878    4.779063   library setup time
                                              4.779063   data required time
---------------------------------------------------------------------------------------------
                                              4.779063   data required time
                                             -1.490151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.288912   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000537    0.102381 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012142    0.037729    0.125643    0.228023 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037742    0.000668    0.228691 ^ _127_/A (sg13g2_inv_1)
     1    0.010874    0.030976    0.036691    0.265382 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.030994    0.000610    0.265992 v output3/A (sg13g2_buf_1)
     1    0.008468    0.024258    0.053060    0.319052 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.024275    0.000583    0.319634 v signB (out)
                                              0.319634   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.319634   data arrival time
---------------------------------------------------------------------------------------------
                                              3.430365   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088478    0.002428    0.665042 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061310    0.067857    0.732899 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061314    0.000379    0.733278 ^ _144_/B (sg13g2_nand2_1)
     2    0.008778    0.050311    0.059258    0.792536 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.050319    0.000511    0.793047 v _212_/B (sg13g2_nor2_1)
     2    0.015842    0.096900    0.090473    0.883520 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096931    0.001432    0.884952 ^ _213_/C (sg13g2_nand3_1)
     2    0.011290    0.084043    0.104219    0.989170 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.084056    0.000854    0.990024 v _214_/B (sg13g2_xnor2_1)
     1    0.002354    0.026890    0.074418    1.064442 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026890    0.000155    1.064597 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001964    0.023657    0.250247    1.314844 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023657    0.000073    1.314918 v _300_/D (sg13g2_dfrbpq_1)
                                              1.314918   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000537    5.102381 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852381   clock uncertainty
                                  0.000000    4.852381   clock reconvergence pessimism
                                 -0.070224    4.782157   library setup time
                                              4.782157   data required time
---------------------------------------------------------------------------------------------
                                              4.782157   data required time
                                             -1.314918   data arrival time
---------------------------------------------------------------------------------------------
                                              3.467239   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000537    0.102381 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012142    0.037729    0.125643    0.228023 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037754    0.000886    0.228909 ^ output2/A (sg13g2_buf_1)
     1    0.006723    0.024452    0.052431    0.281340 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.024460    0.000403    0.281742 ^ sign (out)
                                              0.281742   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.281742   data arrival time
---------------------------------------------------------------------------------------------
                                              3.468258   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    0.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    0.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    0.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002803    0.013325    0.108121    0.211046 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013325    0.000108    0.211155 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245778    0.456933 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.457048 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.529842 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.531899 v _142_/B (sg13g2_or2_1)
     7    0.038342    0.088345    0.130715    0.662614 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088478    0.002428    0.665042 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061310    0.067857    0.732899 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061314    0.000379    0.733278 ^ _144_/B (sg13g2_nand2_1)
     2    0.008778    0.050311    0.059258    0.792536 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.050319    0.000511    0.793047 v _212_/B (sg13g2_nor2_1)
     2    0.015842    0.096900    0.090473    0.883520 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096931    0.001432    0.884952 ^ _213_/C (sg13g2_nand3_1)
     2    0.011290    0.084043    0.104219    0.989170 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.084053    0.000748    0.989918 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003479    0.048187    0.040654    1.030572 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048187    0.000233    1.030805 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003961    0.025052    0.259384    1.290189 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.025052    0.000155    1.290344 ^ _219_/A (sg13g2_inv_1)
     1    0.002026    0.011316    0.017737    1.308081 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011316    0.000138    1.308219 v _301_/D (sg13g2_dfrbpq_1)
                                              1.308219   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    5.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852623   clock uncertainty
                                  0.000000    4.852623   clock reconvergence pessimism
                                 -0.066914    4.785709   library setup time
                                              4.785709   data required time
---------------------------------------------------------------------------------------------
                                              4.785709   data required time
                                             -1.308219   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477490   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021446    0.003134    1.133602 v _288_/A (sg13g2_inv_1)
     1    0.007713    0.026020    0.028161    1.161764 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.026041    0.000589    1.162352 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.162352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000533    5.102908 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852908   clock uncertainty
                                  0.000000    4.852908   clock reconvergence pessimism
                                 -0.082674    4.770233   library recovery time
                                              4.770233   data required time
---------------------------------------------------------------------------------------------
                                              4.770233   data required time
                                             -1.162352   data arrival time
---------------------------------------------------------------------------------------------
                                              3.607881   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021296    0.002745    1.133213 v _289_/A (sg13g2_inv_1)
     1    0.007205    0.024750    0.027190    1.160404 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024768    0.000528    1.160932 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160932   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000549    5.102923 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852923   clock uncertainty
                                  0.000000    4.852923   clock reconvergence pessimism
                                 -0.082377    4.770546   library recovery time
                                              4.770546   data required time
---------------------------------------------------------------------------------------------
                                              4.770546   data required time
                                             -1.160932   data arrival time
---------------------------------------------------------------------------------------------
                                              3.609614   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021236    0.002574    1.133043 v _292_/A (sg13g2_inv_1)
     1    0.007093    0.024468    0.026960    1.160003 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024486    0.000533    1.160536 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160536   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    5.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852623   clock uncertainty
                                  0.000000    4.852623   clock reconvergence pessimism
                                 -0.082305    4.770317   library recovery time
                                              4.770317   data required time
---------------------------------------------------------------------------------------------
                                              4.770317   data required time
                                             -1.160536   data arrival time
---------------------------------------------------------------------------------------------
                                              3.609781   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020985    0.001751    1.132220 v _291_/A (sg13g2_inv_1)
     1    0.006680    0.023421    0.026125    1.158345 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023439    0.000495    1.158840 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158840   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000537    5.102381 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852381   clock uncertainty
                                  0.000000    4.852381   clock reconvergence pessimism
                                 -0.082061    4.770319   library recovery time
                                              4.770319   data required time
---------------------------------------------------------------------------------------------
                                              4.770319   data required time
                                             -1.158840   data arrival time
---------------------------------------------------------------------------------------------
                                              3.611480   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021379    0.002966    1.133435 v _287_/A (sg13g2_inv_1)
     1    0.006030    0.021919    0.025075    1.158510 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021924    0.000244    1.158754 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158754   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    5.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852925   clock uncertainty
                                  0.000000    4.852925   clock reconvergence pessimism
                                 -0.081713    4.771213   library recovery time
                                              4.771213   data required time
---------------------------------------------------------------------------------------------
                                              4.771213   data required time
                                             -1.158754   data arrival time
---------------------------------------------------------------------------------------------
                                              3.612458   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021328    0.002831    1.133300 v _286_/A (sg13g2_inv_1)
     1    0.006809    0.023797    0.026428    1.159728 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.023816    0.000524    1.160251 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.160251   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016455    0.000713    5.102556 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852556   clock uncertainty
                                  0.000000    4.852556   clock reconvergence pessimism
                                 -0.079693    4.772863   library recovery time
                                              4.772863   data required time
---------------------------------------------------------------------------------------------
                                              4.772863   data required time
                                             -1.160251   data arrival time
---------------------------------------------------------------------------------------------
                                              3.612612   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021032    0.001922    1.132390 v _285_/A (sg13g2_inv_1)
     1    0.006084    0.021995    0.024998    1.157388 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.022012    0.000469    1.157857 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.157857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    5.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852606   clock uncertainty
                                  0.000000    4.852606   clock reconvergence pessimism
                                 -0.081727    4.770878   library recovery time
                                              4.770878   data required time
---------------------------------------------------------------------------------------------
                                              4.770878   data required time
                                             -1.157857   data arrival time
---------------------------------------------------------------------------------------------
                                              3.613021   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067739 v fanout78/A (sg13g2_buf_8)
     8    0.038307    0.020700    0.062730    1.130469 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021361    0.002920    1.133388 v _290_/A (sg13g2_inv_1)
     1    0.006531    0.023116    0.026026    1.159414 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.023122    0.000269    1.159684 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159684   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000566    5.102941 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852941   clock uncertainty
                                  0.000000    4.852941   clock reconvergence pessimism
                                 -0.079536    4.773405   library recovery time
                                              4.773405   data required time
---------------------------------------------------------------------------------------------
                                              4.773405   data required time
                                             -1.159684   data arrival time
---------------------------------------------------------------------------------------------
                                              3.613721   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    0.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108253    0.210875 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.211044 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.480099 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.480559 v fanout55/A (sg13g2_buf_8)
     8    0.043985    0.022064    0.063408    0.543967 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023296    0.003902    0.547869 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074493    0.622362 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.622950 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.737261 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.738160 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017698    0.098970    0.118414    0.856574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099017    0.001151    0.857725 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012260    0.105120    0.121259    0.978984 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105127    0.000698    0.979682 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014994    0.081373    0.101464    1.081146 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.081392    0.001018    1.082163 v _208_/B (sg13g2_xor2_1)
     1    0.002774    0.042149    0.077253    1.159417 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.042149    0.000203    1.159620 v _298_/D (sg13g2_dfrbpq_1)
                                              1.159620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000549    5.102923 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852923   clock uncertainty
                                  0.000000    4.852923   clock reconvergence pessimism
                                 -0.075190    4.777733   library setup time
                                              4.777733   data required time
---------------------------------------------------------------------------------------------
                                              4.777733   data required time
                                             -1.159620   data arrival time
---------------------------------------------------------------------------------------------
                                              3.618114   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003157    0.011187    0.001621    1.001621 v rst (in)
                                                         rst (net)
                      0.011187    0.000000    1.001621 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046649    0.064576    1.066197 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046717    0.001330    1.067527 v _129_/A (sg13g2_inv_1)
     1    0.006384    0.027166    0.031547    1.099074 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.027170    0.000264    1.099338 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.099338   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000589    5.102433 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852433   clock uncertainty
                                  0.000000    4.852433   clock reconvergence pessimism
                                 -0.080476    4.771957   library recovery time
                                              4.771957   data required time
---------------------------------------------------------------------------------------------
                                              4.771957   data required time
                                             -1.099338   data arrival time
---------------------------------------------------------------------------------------------
                                              3.672619   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    0.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108253    0.210875 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.211044 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.480099 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.480559 v fanout55/A (sg13g2_buf_8)
     8    0.043985    0.022064    0.063408    0.543967 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023296    0.003902    0.547869 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074493    0.622362 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.622950 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.737261 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.738160 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017698    0.098970    0.118414    0.856574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099017    0.001151    0.857725 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012260    0.105120    0.121259    0.978984 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105130    0.000801    0.979786 ^ _204_/B (sg13g2_xor2_1)
     1    0.001988    0.035556    0.080859    1.060645 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.035556    0.000076    1.060721 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.060721   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000533    5.102908 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852908   clock uncertainty
                                  0.000000    4.852908   clock reconvergence pessimism
                                 -0.080174    4.772734   library setup time
                                              4.772734   data required time
---------------------------------------------------------------------------------------------
                                              4.772734   data required time
                                             -1.060721   data arrival time
---------------------------------------------------------------------------------------------
                                              3.712013   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    0.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108253    0.210875 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.211044 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.480099 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.480559 v fanout55/A (sg13g2_buf_8)
     8    0.043985    0.022064    0.063408    0.543967 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023296    0.003902    0.547869 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074493    0.622362 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050169    0.000474    0.622835 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005830    0.031030    0.270719    0.893554 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.031030    0.000453    0.894007 v _192_/B (sg13g2_xnor2_1)
     1    0.003135    0.028810    0.060396    0.954403 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028810    0.000208    0.954611 v _294_/D (sg13g2_dfrbpq_1)
                                              0.954611   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000763    5.102606 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852606   clock uncertainty
                                  0.000000    4.852606   clock reconvergence pessimism
                                 -0.071604    4.781003   library setup time
                                              4.781003   data required time
---------------------------------------------------------------------------------------------
                                              4.781003   data required time
                                             -0.954611   data arrival time
---------------------------------------------------------------------------------------------
                                              3.826391   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    0.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108253    0.210875 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.211044 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.480099 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.480559 v fanout55/A (sg13g2_buf_8)
     8    0.043985    0.022064    0.063408    0.543967 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023296    0.003902    0.547869 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074493    0.622362 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.622950 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.737261 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.738160 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017698    0.098970    0.118414    0.856574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099015    0.001077    0.857651 v _200_/A (sg13g2_xor2_1)
     1    0.003674    0.043076    0.084818    0.942469 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.043076    0.000240    0.942710 v _296_/D (sg13g2_dfrbpq_1)
                                              0.942710   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016969    0.001009    5.056968 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022240    0.016398    0.045406    5.102374 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016403    0.000551    5.102925 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852925   clock uncertainty
                                  0.000000    4.852925   clock reconvergence pessimism
                                 -0.075438    4.777486   library setup time
                                              4.777486   data required time
---------------------------------------------------------------------------------------------
                                              4.777486   data required time
                                             -0.942710   data arrival time
---------------------------------------------------------------------------------------------
                                              3.834777   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016457    0.000779    0.102623 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108253    0.210875 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.211044 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.480099 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.480559 v fanout55/A (sg13g2_buf_8)
     8    0.043985    0.022064    0.063408    0.543967 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023296    0.003902    0.547869 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074493    0.622362 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.622950 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.737261 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117132    0.000923    0.738184 ^ _196_/A (sg13g2_xor2_1)
     1    0.002243    0.040812    0.088493    0.826677 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.040812    0.000082    0.826759 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.826759   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016455    0.000713    5.102556 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852556   clock uncertainty
                                  0.000000    4.852556   clock reconvergence pessimism
                                 -0.079102    4.773455   library setup time
                                              4.773455   data required time
---------------------------------------------------------------------------------------------
                                              4.773455   data required time
                                             -0.826759   data arrival time
---------------------------------------------------------------------------------------------
                                              3.946696   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015053    0.020627    0.008864    0.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    0.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    0.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    0.056411 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    0.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000589    0.102433 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002184    0.012930    0.114779    0.217211 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.012930    0.000082    0.217294 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020011    0.064416    0.285105    0.502398 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.064454    0.001411    0.503809 v fanout77/A (sg13g2_buf_8)
     6    0.036296    0.021077    0.069009    0.572818 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.021092    0.000864    0.573682 v _128_/A (sg13g2_inv_2)
     5    0.032519    0.047515    0.041758    0.615441 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047635    0.002008    0.617449 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.617449   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015053    0.020627    0.008864    5.008864 ^ clk (in)
                                                         clk (net)
                      0.020645    0.000000    5.008864 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023547    0.016950    0.047094    5.055959 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016952    0.000452    5.056410 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016445    0.045433    5.101843 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000589    5.102433 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852433   clock uncertainty
                                  0.000000    4.852433   clock reconvergence pessimism
                                 -0.080797    4.771636   library setup time
                                              4.771636   data required time
---------------------------------------------------------------------------------------------
                                              4.771636   data required time
                                             -0.617449   data arrival time
---------------------------------------------------------------------------------------------
                                              4.154187   slack (MET)



