---
layout: default
---

# [](#header-1)Resume

### POSITIONS

- **MAY 2014 (Eindhoven - The Netherlands)** Beginning PhD in Electrical Engineering with emphasis in Embedded and Control Systems at Technische Universiteit Eindhoven.

- **SEP 2012 (Leonberg - Germany)** Worked at Robert Bosch GmbH on FPGA-based automotive video applications.

- **SEP 2011 (Juiz de Fora - Brazil)** Pursuing masters degree in Electrical Engineering with special research on Power Line Communications at Universidade Federal de Juiz de Fora.

- **JUN 2010 (Szczecin - Poland)** Research student in Electronics Engineering at Zachodniopomorski Uniwersytet Technologiczny w Szczecinie.

- **AUG 2005 (Cali - Colombia)** Studying Electronics Engineering at Universidad del Valle



### GRADUATION WORKS

- **Master's thesis in Electrical Engineering** Power Line Communications Channel Characterisation: Indoor-case. Supervisor: <span style="color:blue">Moises Ribeiro</span>.

- **Bachelor's thesis in Electronics Engineering** Emulation of the Quantum Grover's algorithm on FPGAs. Supervisors: <span style="color:blue">John Espinosa, Jaime Velasco</span>.



### PUBLICATIONS

- **NOC-based multi-processor architecture for mixed time-criticality applications**. <span style="color:blue">Kees Goossens, Martijn Koedam, Andrew Nelson, Shubhendu Sinha, Sven Goossens, Yonghui Li, Gabriela Breaban, Reinier van Kampenhout, Rasool Tavakoli, Juan Valencia, Hadi Ahmadi Balef, Benny Akesson, Sander Stuijk, Marc Geilen, Dip Goswami, Majid Nabi</span>. Handbook of Hardware/Software Codesign, Springer 2017.

- **Resource utilization and quality-of-control trade-off for a composable platform**. <span style="color:blue">Juan Valencia, Eelco van Horssen, Dip Goswami, Maurice Heemels, Kees Goossens</span>. Proceedings of the 2016 Conference on Design, Automation & Test in Europe 2016.

- **Composable platform-aware embedded control systems on a multi-core architecture**. <span style="color:blue">Juan Valencia, Dip Goswami, Kees Goossens</span>. Euromicro Conference on Digital System Design (DSD), 2015.

- **Cooperative power line communication: Analysis of brazilian in-home channels**. <span style="color:blue">Juan Valencia, Thiago Oliveira, Moises Ribeiro</span>. 18th IEEE International Symposium on Power Line Communications and its Applications (ISPLC), 2014.

- **Statistical analysis of Brazilian in-home PLC channels: First results**. <span style="color:blue">Juan Valencia, Thiago Oliveira, Fernando Andrade, Moises Ribeiro</span>. 18th IEEE International Symposium on Power Line Communications and its Applications (ISPLC), 2014.

- **Hardware emulation of quantum fourier transform**. <span style="color:blue">José Rivera, Álvaro Caicedo, Juan Valencia, John Espinosa, Jaime Velasco</span>. IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), 2011.

- **Diseño de un Procesador de Imágenes Comandado por Voz**. <span style="color:blue">Juan Valencia, Esteban Oliveros, Hernando Mosquera, John Espinosa, Humberto Loaiza</span>. XVI Simposio de Tratamiento de Señales, Imágenes y Visión Artificial – STSIVA 2011.




[back](./)
