#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 27 21:55:52 2018
# Process ID: 9748
# Current directory: H:/ENEL 384/Project/project_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9976 H:\ENEL 384\Project\project_new\project_new.xpr
# Log file: H:/ENEL 384/Project/project_new/vivado.log
# Journal file: H:/ENEL 384/Project/project_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/ENEL 384/Project/project_new/project_new.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'H:/ENEL 384/Project/project_new/project_new.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 21:56:48 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 21:56:48 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 21:58:48 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 805.590 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292745473A
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:02:35 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:02:35 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Nov 27 22:05:54 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 22:08:06 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:08:06 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_384' is not ideal for floorplanning, since the cellview 'project_display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/ENEL 384/Project/project_new/.Xil/Vivado-9748-ED434-ST07/dcp/project_384.xdc]
Finished Parsing XDC File [H:/ENEL 384/Project/project_new/.Xil/Vivado-9748-ED434-ST07/dcp/project_384.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1135.469 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1135.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.859 ; gain = 314.863
ERROR: [Common 17-165] Too many positional options when parsing '384/Project/project_new/project_new.runs/impl_1/project_384_power_routed.rpx', please type 'open_report -help' for usage info.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:30:05 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:30:05 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:30:44 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:30:44 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 22:32:32 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:41:17 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:41:17 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:42:21 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:42:21 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:43:50 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:43:51 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 22:45:43 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 22:50:27 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 22:50:27 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 22:52:26 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 23:35:44 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 23:35:44 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 23:37:37 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 23:44:20 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 23:44:20 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 23:46:15 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue Nov 27 23:48:01 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 23:48:01 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Nov 27 23:49:44 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Nov 27 23:50:35 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 27 23:51:54 2018] Launched synth_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/runme.log
[Tue Nov 27 23:51:54 2018] Launched impl_1...
Run output will be captured here: H:/ENEL 384/Project/project_new/project_new.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {H:/ENEL 384/Project/project_new/project_new.runs/impl_1/project_384.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 23:58:26 2018...
