{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664925503386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664925503386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 17:18:23 2022 " "Processing started: Tue Oct 04 17:18:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664925503386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925503386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925503386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664925504891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664925504891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador " "Found entity 1: Ganador" {  } { { "Ganador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Ganador.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover.sv 1 1 " "Found 1 design units, including 1 entities, in source file mover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mover " "Found entity 1: Mover" {  } { { "Mover.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Mover.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganadorblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganadorblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GanadorBlock " "Found entity 1: GanadorBlock" {  } { { "GanadorBlock.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GanadorBlock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Turnos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmover.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestMover " "Found entity 1: TestMover" {  } { { "TestMover.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestMover.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz " "Found entity 1: Matriz" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestMatriz " "Found entity 1: TestMatriz" {  } { { "TestMatriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatotop.sv 1 1 " "Found 1 design units, including 1 entities, in source file gatotop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GatoTop " "Found entity 1: GatoTop" {  } { { "GatoTop.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testgato.sv 1 1 " "Found 1 design units, including 1 entities, in source file testgato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestGato " "Found entity 1: TestGato" {  } { { "TestGato.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestGato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testturnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file testturnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestTurnos " "Found entity 1: TestTurnos" {  } { { "TestTurnos.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestTurnos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925530447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GatoTop " "Elaborating entity \"GatoTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664925530572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "winAux GatoTop.sv(5) " "Verilog HDL or VHDL warning at GatoTop.sv(5): object \"winAux\" assigned a value but never read" {  } { { "GatoTop.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664925530577 "|GatoTop"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "win GatoTop.sv(1) " "Output port \"win\" at GatoTop.sv(1) has no driver" {  } { { "GatoTop.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664925530582 "|GatoTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:temporizador " "Elaborating entity \"Contador\" for hierarchy \"Contador:temporizador\"" {  } { { "GatoTop.sv" "temporizador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664925530597 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Contador.sv(8) " "Verilog HDL warning at Contador.sv(8): assignments to clk create a combinational loop" {  } { { "Contador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Contador.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1664925530647 "|Test|Contador:contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Contador.sv(17) " "Verilog HDL assignment warning at Contador.sv(17): truncated value with size 32 to match size of target (5)" {  } { { "Contador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Contador.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664925530647 "|Test|Contador:contador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mover Mover:movimiento " "Elaborating entity \"Mover\" for hierarchy \"Mover:movimiento\"" {  } { { "GatoTop.sv" "movimiento" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664925530647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matriz Matriz:instMatriz " "Elaborating entity \"Matriz\" for hierarchy \"Matriz:instMatriz\"" {  } { { "GatoTop.sv" "instMatriz" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664925530667 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[0\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[0\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[0\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[0\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[1\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[1\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[1\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[1\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[2\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[2\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[2\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[2\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[3\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[3\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[3\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[3\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[4\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[4\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[4\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[4\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[5\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[5\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[5\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[5\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[6\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[6\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[6\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[6\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[7\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[7\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[7\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[7\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[8\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[8\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[8\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[8\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925530672 "|Matriz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turnos Turnos:turno " "Elaborating entity \"Turnos\" for hierarchy \"Turnos:turno\"" {  } { { "GatoTop.sv" "turno" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664925530677 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Matriz:instMatriz\|colocadoAux Matriz:instMatriz\|colocadoAux~_emulated Matriz:instMatriz\|colocadoAux~1 " "Register \"Matriz:instMatriz\|colocadoAux\" is converted into an equivalent circuit using register \"Matriz:instMatriz\|colocadoAux~_emulated\" and latch \"Matriz:instMatriz\|colocadoAux~1\"" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664925531757 "|GatoTop|Matriz:instMatriz|colocadoAux"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1664925531757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "win GND " "Pin \"win\" is stuck at GND" {  } { { "GatoTop.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664925531812 "|GatoTop|win"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664925531812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664925532042 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664925532467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664925532807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664925532807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664925532942 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664925532942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664925532942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664925532942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664925532987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 17:18:52 2022 " "Processing ended: Tue Oct 04 17:18:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664925532987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664925532987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664925532987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925532987 ""}
