\hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e}{}\doxysection{FLASH Option Bytes User NRST mode bit}
\label{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e}\index{FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_ga7ff0b17a4941e05fdf96ca57c3f25c80}{OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+INPUT\+\_\+\+ONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e92cad2f07f932b3a1767ff0287c848}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_gac4bb1195129bf8fe1b553675f1383b89}{OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+GPIO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e867995fac55bcb1af7446a9b9e9206}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_gaaf9ee67a3431c6ba88b8ba629288dc2d}{OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+INPUT\+\_\+\+OUTPUT}}~FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_gac4bb1195129bf8fe1b553675f1383b89}\label{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_gac4bb1195129bf8fe1b553675f1383b89}} 
\index{FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}!OB\_NRST\_MODE\_GPIO@{OB\_NRST\_MODE\_GPIO}}
\index{OB\_NRST\_MODE\_GPIO@{OB\_NRST\_MODE\_GPIO}!FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}}
\doxysubsubsection{\texorpdfstring{OB\_NRST\_MODE\_GPIO}{OB\_NRST\_MODE\_GPIO}}
{\footnotesize\ttfamily \#define OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+GPIO~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e867995fac55bcb1af7446a9b9e9206}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+1}}}

Reset pin is in GPIO mode only \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_ga7ff0b17a4941e05fdf96ca57c3f25c80}\label{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_ga7ff0b17a4941e05fdf96ca57c3f25c80}} 
\index{FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}!OB\_NRST\_MODE\_INPUT\_ONLY@{OB\_NRST\_MODE\_INPUT\_ONLY}}
\index{OB\_NRST\_MODE\_INPUT\_ONLY@{OB\_NRST\_MODE\_INPUT\_ONLY}!FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}}
\doxysubsubsection{\texorpdfstring{OB\_NRST\_MODE\_INPUT\_ONLY}{OB\_NRST\_MODE\_INPUT\_ONLY}}
{\footnotesize\ttfamily \#define OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+INPUT\+\_\+\+ONLY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e92cad2f07f932b3a1767ff0287c848}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+0}}}

Reset pin is in Reset input mode only \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_gaaf9ee67a3431c6ba88b8ba629288dc2d}\label{group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e_gaaf9ee67a3431c6ba88b8ba629288dc2d}} 
\index{FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}!OB\_NRST\_MODE\_INPUT\_OUTPUT@{OB\_NRST\_MODE\_INPUT\_OUTPUT}}
\index{OB\_NRST\_MODE\_INPUT\_OUTPUT@{OB\_NRST\_MODE\_INPUT\_OUTPUT}!FLASH Option Bytes User NRST mode bit@{FLASH Option Bytes User NRST mode bit}}
\doxysubsubsection{\texorpdfstring{OB\_NRST\_MODE\_INPUT\_OUTPUT}{OB\_NRST\_MODE\_INPUT\_OUTPUT}}
{\footnotesize\ttfamily \#define OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+INPUT\+\_\+\+OUTPUT~FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE}

Reset pin is in reset input and output mode 