// Seed: 1251414447
module module_0 (
    input wire id_0,
    output wand id_1,
    output uwire id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output wire id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14,
    input tri1 id_15,
    output supply0 id_16
);
  wire id_18;
  always id_1 = ~id_7;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output wor id_8,
    input wand id_9,
    output uwire id_10,
    output supply0 id_11,
    output tri1 id_12,
    output tri1 id_13,
    output wand id_14,
    input uwire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_1,
      id_9,
      id_8,
      id_1,
      id_1,
      id_13,
      id_9,
      id_14,
      id_3,
      id_12,
      id_1,
      id_0,
      id_2
  );
endmodule
