<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Simulating the Verilog (ASIC target) generated by Chisel &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Simulating the Verilog (ASIC target) generated by Chisel</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>Here we describe how to simulate the Verilog RTL generated by Chisel
using the Synopsys VCS tool. We do not currently support alternatives
to VCS.</p>

<p>To compile the RTL simulator:</p>

<pre><code># requirements: riscv-gnu-toolchain, riscv-fesvr
# set up the RISCV environment variables
# set up the VCS environment variables
cd $TOP/vsim
make
</code></pre>

<p>This will generate the executable simulator as
<code>simv-DefaultVLSIConfig</code> assuming the Default configuration is
used. As was the case for the Chisel emulator, for simulating a
different lowRISC configuration, <code>TAGW32S2T4</code> for example, you can
either change the CONFIG variable in the Makefile or temporarily run
make as:</p>

<pre><code>CONFIG=TAGW32S2T4 make
</code></pre>

<p>Note: if you temporarily redefine <code>CONFIG</code> as above, remember to do
this before all make commands (e.g. <code>make debug</code>, <code>make run-asm-tests-vpd</code>,
<code>make run-tag-tests-vpd</code>).</p>

<p>However, if you decide to the temporary CONFIG target, you need to add
the temporary target before all make commands, such as <code>make run</code>.</p>

<p>If the VCD/VPD waveform is needed, run the following instead.</p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
cd $TOP/vsim
make debug
</code></pre>

<p>There are multiple pre-build test cases to test the Rocket Core. To run the pre-built tests:</p>

<pre><code># set up the VCS environment variables
# build and run the basic ISA test cases
make run-asm-tests
# build and run the bench-mark tests
make run-bmarks-test
# build and run the tag cache tests
make run-tag-tests

# build and run all the above tests in a single run
make run

# when VCD is required
make run-asm-tests-vcd
make run-bmarks-test-vcd
make run-tag-tests-vcd

# all tests in a single run
make run-vcd

# when VPD is required
make run-asm-tests-vpd
make run-bmarks-test-vpd
make run-tag-tests-vpd

# all tests in a single run
make run-vpd
</code></pre>

<p>To simulate the hello program in the three different modes (assuming
the correct type of binary has been produced, i.e. <code>.bare</code>, <code>.pk</code> and <code>.linux</code>):</p>

<h3 id="bare-metal-mode:c63a39baae0497442ba73d6fc18dcafb">Bare metal mode</h3>

<p>Pre-requirement: riscv-isa-sim, riscv-fesvr, riscv-gnu-toolchain</p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# No VCD/VPD file
./simv-DefaultVLSIConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=100000000 $TOP/riscv-tools/hello/hello.bare \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./simv-DefaultVLSIConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdfile=hello.vcd +max-cycles=100000000 \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

 # VPD file
 ./simv-DefaultVLSIConfig-debug -q +ntb_random_seed_automatic \
   +dramsim +verbose +vcdplusfile=hello.vpd +max-cycles=100000000 \
   $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
   spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre>

<h3 id="with-proxy-kernel-and-newlib:c63a39baae0497442ba73d6fc18dcafb">With proxy kernel and newlib</h3>

<p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-pk</code>, <code>riscv-gnu-toolchain</code></p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables

# No VCD/VPD file
./simv-DefaultVLSIConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=100000000 pk $TOP/riscv-tools/hello/hello.pk \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./simv-DefaultVLSIConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdfile=hello.vcd +max-cycles=100000000 \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file
./simv-DefaultVLSIConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdplusfile=hello.vpd +max-cycles=100000000 \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre>

<h3 id="with-a-full-linux-os:c63a39baae0497442ba73d6fc18dcafb">With a full Linux OS</h3>

<p>Pre-requirement: riscv-isa-sim, riscv-fesvr, riscv-gcc, riscv-linux, root.bin</p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# boot the linux
./simv-DefaultVLSIConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=1000000000 \
  +disk=../riscv-tools/busybox-1.21.1/root.bin \
  ../riscv-tools/linux-3.14.13/vmlinux 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; vmlinux.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
# in the booted linux
# /hello
</code></pre>

<p>The full Linux test can take HOURS and use up MULTIPLE GB space for log files.</p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/emulator/"> Using the C&#43;&#43; emulator generated by Chisel</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-fpga-sim/"> Simulating the Verilog (FPGA target) generated by Chisel</a>
          
        </div>
      </div>
    </div>
    


        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a <a href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution ShareAlike 4.0 International License</a>
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

