|processor
clk => clk.IN8
proc_state << proc_state.DB_MAX_OUTPUT_PORT_TYPE


|processor|ins_mem:ins_mem
PC_address[0] => mem.RADDR
PC_address[1] => mem.RADDR1
PC_address[2] => mem.RADDR2
PC_address[3] => mem.RADDR3
PC_address[4] => mem.RADDR4
PC_address[5] => mem.RADDR5
PC_address[6] => mem.RADDR6
PC_address[7] => mem.RADDR7
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => instruction[2]~reg0.CLK
clk => instruction[3]~reg0.CLK
clk => instruction[4]~reg0.CLK
clk => instruction[5]~reg0.CLK
clk => instruction[6]~reg0.CLK
clk => instruction[7]~reg0.CLK
rEn => instruction[0]~reg0.ENA
rEn => instruction[1]~reg0.ENA
rEn => instruction[2]~reg0.ENA
rEn => instruction[3]~reg0.ENA
rEn => instruction[4]~reg0.ENA
rEn => instruction[5]~reg0.ENA
rEn => instruction[6]~reg0.ENA
rEn => instruction[7]~reg0.ENA
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|data_mem:dt_mem
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
addr[0] => addr_reg.DATAB
addr[0] => addr_reg.DATAB
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[1] => addr_reg.DATAB
addr[1] => addr_reg.DATAB
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[2] => addr_reg.DATAB
addr[2] => addr_reg.DATAB
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[3] => addr_reg.DATAB
addr[3] => addr_reg.DATAB
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[4] => addr_reg.DATAB
addr[4] => addr_reg.DATAB
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[5] => addr_reg.DATAB
addr[5] => addr_reg.DATAB
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[6] => addr_reg.DATAB
addr[6] => addr_reg.DATAB
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[7] => addr_reg.DATAB
addr[7] => addr_reg.DATAB
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => addr_reg.OUTPUTSELECT
wEn => ram.we_a.DATAIN
wEn => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => ram.CLK0
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
rEn => addr_reg.OUTPUTSELECT
mem_out[0] <= ram.DATAOUT
mem_out[1] <= ram.DATAOUT1
mem_out[2] <= ram.DATAOUT2
mem_out[3] <= ram.DATAOUT3
mem_out[4] <= ram.DATAOUT4
mem_out[5] <= ram.DATAOUT5
mem_out[6] <= ram.DATAOUT6
mem_out[7] <= ram.DATAOUT7


|processor|imem_controller:imem_c
Clk => INS_4[0]~reg0.CLK
Clk => INS_4[1]~reg0.CLK
Clk => INS_4[2]~reg0.CLK
Clk => INS_4[3]~reg0.CLK
Clk => INS_4[4]~reg0.CLK
Clk => INS_4[5]~reg0.CLK
Clk => INS_4[6]~reg0.CLK
Clk => INS_4[7]~reg0.CLK
Clk => INS_3[0]~reg0.CLK
Clk => INS_3[1]~reg0.CLK
Clk => INS_3[2]~reg0.CLK
Clk => INS_3[3]~reg0.CLK
Clk => INS_3[4]~reg0.CLK
Clk => INS_3[5]~reg0.CLK
Clk => INS_3[6]~reg0.CLK
Clk => INS_3[7]~reg0.CLK
Clk => INS_2[0]~reg0.CLK
Clk => INS_2[1]~reg0.CLK
Clk => INS_2[2]~reg0.CLK
Clk => INS_2[3]~reg0.CLK
Clk => INS_2[4]~reg0.CLK
Clk => INS_2[5]~reg0.CLK
Clk => INS_2[6]~reg0.CLK
Clk => INS_2[7]~reg0.CLK
Clk => INS_1[0]~reg0.CLK
Clk => INS_1[1]~reg0.CLK
Clk => INS_1[2]~reg0.CLK
Clk => INS_1[3]~reg0.CLK
Clk => INS_1[4]~reg0.CLK
Clk => INS_1[5]~reg0.CLK
Clk => INS_1[6]~reg0.CLK
Clk => INS_1[7]~reg0.CLK
Clk => imemAV4~reg0.CLK
Clk => imemAV3~reg0.CLK
Clk => imemAV2~reg0.CLK
Clk => imemAV1~reg0.CLK
Clk => PC_OUT[0]~reg0.CLK
Clk => PC_OUT[1]~reg0.CLK
Clk => PC_OUT[2]~reg0.CLK
Clk => PC_OUT[3]~reg0.CLK
Clk => PC_OUT[4]~reg0.CLK
Clk => PC_OUT[5]~reg0.CLK
Clk => PC_OUT[6]~reg0.CLK
Clk => PC_OUT[7]~reg0.CLK
Clk => rEN~reg0.CLK
Clk => NEXT_STATE_IC~3.DATAIN
Clk => STATE_IC~1.DATAIN
iROMREAD_1 => always0.IN0
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => PC_OUT.OUTPUTSELECT
iROMREAD_1 => rEN.DATAB
iROMREAD_1 => NEXT_STATE_IC.DATAB
iROMREAD_1 => imemAV1.DATAB
iROMREAD_1 => NEXT_STATE_IC.DATAB
iROMREAD_2 => always0.IN1
iROMREAD_3 => always0.IN1
iROMREAD_4 => always0.IN1
coreS_1 => always0.IN0
coreS_1 => always0.IN0
coreS_2 => always0.IN1
coreS_2 => always0.IN1
coreS_3 => always0.IN1
coreS_3 => always0.IN1
coreS_3 => always0.IN1
coreS_4 => always0.IN1
coreS_4 => always0.IN1
coreS_4 => always0.IN1
coreS_4 => always0.IN1
PC_1[0] => PC_OUT.DATAB
PC_1[0] => PC_OUT.DATAB
PC_1[0] => PC_OUT.DATAB
PC_1[0] => PC_OUT.DATAB
PC_1[1] => PC_OUT.DATAB
PC_1[1] => PC_OUT.DATAB
PC_1[1] => PC_OUT.DATAB
PC_1[1] => PC_OUT.DATAB
PC_1[2] => PC_OUT.DATAB
PC_1[2] => PC_OUT.DATAB
PC_1[2] => PC_OUT.DATAB
PC_1[2] => PC_OUT.DATAB
PC_1[3] => PC_OUT.DATAB
PC_1[3] => PC_OUT.DATAB
PC_1[3] => PC_OUT.DATAB
PC_1[3] => PC_OUT.DATAB
PC_1[4] => PC_OUT.DATAB
PC_1[4] => PC_OUT.DATAB
PC_1[4] => PC_OUT.DATAB
PC_1[4] => PC_OUT.DATAB
PC_1[5] => PC_OUT.DATAB
PC_1[5] => PC_OUT.DATAB
PC_1[5] => PC_OUT.DATAB
PC_1[5] => PC_OUT.DATAB
PC_1[6] => PC_OUT.DATAB
PC_1[6] => PC_OUT.DATAB
PC_1[6] => PC_OUT.DATAB
PC_1[6] => PC_OUT.DATAB
PC_1[7] => PC_OUT.DATAB
PC_1[7] => PC_OUT.DATAB
PC_1[7] => PC_OUT.DATAB
PC_1[7] => PC_OUT.DATAB
PC_2[0] => ~NO_FANOUT~
PC_2[1] => ~NO_FANOUT~
PC_2[2] => ~NO_FANOUT~
PC_2[3] => ~NO_FANOUT~
PC_2[4] => ~NO_FANOUT~
PC_2[5] => ~NO_FANOUT~
PC_2[6] => ~NO_FANOUT~
PC_2[7] => ~NO_FANOUT~
PC_3[0] => ~NO_FANOUT~
PC_3[1] => ~NO_FANOUT~
PC_3[2] => ~NO_FANOUT~
PC_3[3] => ~NO_FANOUT~
PC_3[4] => ~NO_FANOUT~
PC_3[5] => ~NO_FANOUT~
PC_3[6] => ~NO_FANOUT~
PC_3[7] => ~NO_FANOUT~
PC_4[0] => ~NO_FANOUT~
PC_4[1] => ~NO_FANOUT~
PC_4[2] => ~NO_FANOUT~
PC_4[3] => ~NO_FANOUT~
PC_4[4] => ~NO_FANOUT~
PC_4[5] => ~NO_FANOUT~
PC_4[6] => ~NO_FANOUT~
PC_4[7] => ~NO_FANOUT~
INS[0] => INS_1.DATAB
INS[0] => INS_1.DATAB
INS[0] => INS_2.DATAB
INS[0] => INS_1.DATAB
INS[0] => INS_2.DATAB
INS[0] => INS_3.DATAB
INS[0] => INS_1.DATAB
INS[0] => INS_2.DATAB
INS[0] => INS_3.DATAB
INS[0] => INS_4.DATAB
INS[1] => INS_1.DATAB
INS[1] => INS_1.DATAB
INS[1] => INS_2.DATAB
INS[1] => INS_1.DATAB
INS[1] => INS_2.DATAB
INS[1] => INS_3.DATAB
INS[1] => INS_1.DATAB
INS[1] => INS_2.DATAB
INS[1] => INS_3.DATAB
INS[1] => INS_4.DATAB
INS[2] => INS_1.DATAB
INS[2] => INS_1.DATAB
INS[2] => INS_2.DATAB
INS[2] => INS_1.DATAB
INS[2] => INS_2.DATAB
INS[2] => INS_3.DATAB
INS[2] => INS_1.DATAB
INS[2] => INS_2.DATAB
INS[2] => INS_3.DATAB
INS[2] => INS_4.DATAB
INS[3] => INS_1.DATAB
INS[3] => INS_1.DATAB
INS[3] => INS_2.DATAB
INS[3] => INS_1.DATAB
INS[3] => INS_2.DATAB
INS[3] => INS_3.DATAB
INS[3] => INS_1.DATAB
INS[3] => INS_2.DATAB
INS[3] => INS_3.DATAB
INS[3] => INS_4.DATAB
INS[4] => INS_1.DATAB
INS[4] => INS_1.DATAB
INS[4] => INS_2.DATAB
INS[4] => INS_1.DATAB
INS[4] => INS_2.DATAB
INS[4] => INS_3.DATAB
INS[4] => INS_1.DATAB
INS[4] => INS_2.DATAB
INS[4] => INS_3.DATAB
INS[4] => INS_4.DATAB
INS[5] => INS_1.DATAB
INS[5] => INS_1.DATAB
INS[5] => INS_2.DATAB
INS[5] => INS_1.DATAB
INS[5] => INS_2.DATAB
INS[5] => INS_3.DATAB
INS[5] => INS_1.DATAB
INS[5] => INS_2.DATAB
INS[5] => INS_3.DATAB
INS[5] => INS_4.DATAB
INS[6] => INS_1.DATAB
INS[6] => INS_1.DATAB
INS[6] => INS_2.DATAB
INS[6] => INS_1.DATAB
INS[6] => INS_2.DATAB
INS[6] => INS_3.DATAB
INS[6] => INS_1.DATAB
INS[6] => INS_2.DATAB
INS[6] => INS_3.DATAB
INS[6] => INS_4.DATAB
INS[7] => INS_1.DATAB
INS[7] => INS_1.DATAB
INS[7] => INS_2.DATAB
INS[7] => INS_1.DATAB
INS[7] => INS_2.DATAB
INS[7] => INS_3.DATAB
INS[7] => INS_1.DATAB
INS[7] => INS_2.DATAB
INS[7] => INS_3.DATAB
INS[7] => INS_4.DATAB
rEN <= rEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[0] <= PC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= PC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= PC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= PC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= PC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= PC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= PC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= PC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[0] <= INS_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[1] <= INS_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[2] <= INS_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[3] <= INS_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[4] <= INS_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[5] <= INS_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[6] <= INS_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_1[7] <= INS_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[0] <= INS_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[1] <= INS_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[2] <= INS_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[3] <= INS_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[4] <= INS_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[5] <= INS_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[6] <= INS_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_2[7] <= INS_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[0] <= INS_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[1] <= INS_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[2] <= INS_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[3] <= INS_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[4] <= INS_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[5] <= INS_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[6] <= INS_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_3[7] <= INS_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[0] <= INS_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[1] <= INS_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[2] <= INS_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[3] <= INS_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[4] <= INS_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[5] <= INS_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[6] <= INS_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INS_4[7] <= INS_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imemAV1 <= imemAV1~reg0.DB_MAX_OUTPUT_PORT_TYPE
imemAV2 <= imemAV2~reg0.DB_MAX_OUTPUT_PORT_TYPE
imemAV3 <= imemAV3~reg0.DB_MAX_OUTPUT_PORT_TYPE
imemAV4 <= imemAV4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dmem_controller:dmem_c
Clk => MEM_4[0]~reg0.CLK
Clk => MEM_4[1]~reg0.CLK
Clk => MEM_4[2]~reg0.CLK
Clk => MEM_4[3]~reg0.CLK
Clk => MEM_4[4]~reg0.CLK
Clk => MEM_4[5]~reg0.CLK
Clk => MEM_4[6]~reg0.CLK
Clk => MEM_4[7]~reg0.CLK
Clk => MEM_3[0]~reg0.CLK
Clk => MEM_3[1]~reg0.CLK
Clk => MEM_3[2]~reg0.CLK
Clk => MEM_3[3]~reg0.CLK
Clk => MEM_3[4]~reg0.CLK
Clk => MEM_3[5]~reg0.CLK
Clk => MEM_3[6]~reg0.CLK
Clk => MEM_3[7]~reg0.CLK
Clk => MEM_2[0]~reg0.CLK
Clk => MEM_2[1]~reg0.CLK
Clk => MEM_2[2]~reg0.CLK
Clk => MEM_2[3]~reg0.CLK
Clk => MEM_2[4]~reg0.CLK
Clk => MEM_2[5]~reg0.CLK
Clk => MEM_2[6]~reg0.CLK
Clk => MEM_2[7]~reg0.CLK
Clk => MEM_1[0]~reg0.CLK
Clk => MEM_1[1]~reg0.CLK
Clk => MEM_1[2]~reg0.CLK
Clk => MEM_1[3]~reg0.CLK
Clk => MEM_1[4]~reg0.CLK
Clk => MEM_1[5]~reg0.CLK
Clk => MEM_1[6]~reg0.CLK
Clk => MEM_1[7]~reg0.CLK
Clk => DR_OUT[0]~reg0.CLK
Clk => DR_OUT[1]~reg0.CLK
Clk => DR_OUT[2]~reg0.CLK
Clk => DR_OUT[3]~reg0.CLK
Clk => DR_OUT[4]~reg0.CLK
Clk => DR_OUT[5]~reg0.CLK
Clk => DR_OUT[6]~reg0.CLK
Clk => DR_OUT[7]~reg0.CLK
Clk => addr[0]~reg0.CLK
Clk => addr[1]~reg0.CLK
Clk => addr[2]~reg0.CLK
Clk => addr[3]~reg0.CLK
Clk => addr[4]~reg0.CLK
Clk => addr[5]~reg0.CLK
Clk => addr[6]~reg0.CLK
Clk => addr[7]~reg0.CLK
Clk => wEN~reg0.CLK
Clk => rEN~reg0.CLK
Clk => memAV4~reg0.CLK
Clk => memAV3~reg0.CLK
Clk => memAV2~reg0.CLK
Clk => memAV1~reg0.CLK
Clk => NEXT_STATE_DC~13.DATAIN
Clk => STATE_DC~1.DATAIN
coreS_1 => always0.IN0
coreS_1 => always0.IN0
coreS_2 => always0.IN1
coreS_2 => always0.IN1
coreS_3 => always0.IN1
coreS_3 => always0.IN1
coreS_3 => always0.IN1
coreS_4 => always0.IN1
coreS_4 => always0.IN1
coreS_4 => always0.IN1
coreS_4 => always0.IN1
AR_1[0] => addr.DATAB
AR_1[0] => addr.DATAB
AR_1[0] => addr.DATAB
AR_1[0] => addr.DATAB
AR_1[0] => Equal2.IN7
AR_1[0] => addr.DATAB
AR_1[0] => addr.DATAB
AR_1[0] => addr.DATAB
AR_1[0] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[1] => Equal2.IN6
AR_1[1] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[1] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[2] => Equal2.IN5
AR_1[2] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[2] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[3] => Equal2.IN4
AR_1[3] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[3] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[4] => Equal2.IN3
AR_1[4] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[4] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[5] => Equal2.IN2
AR_1[5] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[5] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[6] => Equal2.IN1
AR_1[6] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[6] => addr.DATAB
AR_1[7] => addr.DATAB
AR_1[7] => addr.DATAB
AR_1[7] => addr.DATAB
AR_1[7] => addr.DATAB
AR_1[7] => Equal2.IN0
AR_1[7] => addr.DATAB
AR_1[7] => addr.DATAB
AR_1[7] => addr.DATAB
AR_1[7] => addr.DATAB
AR_2[0] => Equal1.IN7
AR_2[0] => Equal2.IN15
AR_2[0] => addr.DATAB
AR_2[0] => addr.DATAB
AR_2[0] => addr.DATAB
AR_2[0] => Selector13.IN5
AR_2[1] => Equal1.IN6
AR_2[1] => Equal2.IN14
AR_2[1] => addr.DATAB
AR_2[1] => addr.DATAB
AR_2[1] => addr.DATAB
AR_2[1] => Selector12.IN5
AR_2[2] => Equal1.IN5
AR_2[2] => Equal2.IN13
AR_2[2] => addr.DATAB
AR_2[2] => addr.DATAB
AR_2[2] => addr.DATAB
AR_2[2] => Selector11.IN5
AR_2[3] => Equal1.IN4
AR_2[3] => Equal2.IN12
AR_2[3] => addr.DATAB
AR_2[3] => addr.DATAB
AR_2[3] => addr.DATAB
AR_2[3] => Selector10.IN5
AR_2[4] => Equal1.IN3
AR_2[4] => Equal2.IN11
AR_2[4] => addr.DATAB
AR_2[4] => addr.DATAB
AR_2[4] => addr.DATAB
AR_2[4] => Selector9.IN5
AR_2[5] => Equal1.IN2
AR_2[5] => Equal2.IN10
AR_2[5] => addr.DATAB
AR_2[5] => addr.DATAB
AR_2[5] => addr.DATAB
AR_2[5] => Selector8.IN5
AR_2[6] => Equal1.IN1
AR_2[6] => Equal2.IN9
AR_2[6] => addr.DATAB
AR_2[6] => addr.DATAB
AR_2[6] => addr.DATAB
AR_2[6] => Selector7.IN5
AR_2[7] => Equal1.IN0
AR_2[7] => Equal2.IN8
AR_2[7] => addr.DATAB
AR_2[7] => addr.DATAB
AR_2[7] => addr.DATAB
AR_2[7] => Selector6.IN5
AR_3[0] => Equal0.IN7
AR_3[0] => Equal1.IN15
AR_3[0] => addr.DATAB
AR_3[0] => addr.DATAB
AR_3[0] => Selector13.IN6
AR_3[1] => Equal0.IN6
AR_3[1] => Equal1.IN14
AR_3[1] => addr.DATAB
AR_3[1] => addr.DATAB
AR_3[1] => Selector12.IN6
AR_3[2] => Equal0.IN5
AR_3[2] => Equal1.IN13
AR_3[2] => addr.DATAB
AR_3[2] => addr.DATAB
AR_3[2] => Selector11.IN6
AR_3[3] => Equal0.IN4
AR_3[3] => Equal1.IN12
AR_3[3] => addr.DATAB
AR_3[3] => addr.DATAB
AR_3[3] => Selector10.IN6
AR_3[4] => Equal0.IN3
AR_3[4] => Equal1.IN11
AR_3[4] => addr.DATAB
AR_3[4] => addr.DATAB
AR_3[4] => Selector9.IN6
AR_3[5] => Equal0.IN2
AR_3[5] => Equal1.IN10
AR_3[5] => addr.DATAB
AR_3[5] => addr.DATAB
AR_3[5] => Selector8.IN6
AR_3[6] => Equal0.IN1
AR_3[6] => Equal1.IN9
AR_3[6] => addr.DATAB
AR_3[6] => addr.DATAB
AR_3[6] => Selector7.IN6
AR_3[7] => Equal0.IN0
AR_3[7] => Equal1.IN8
AR_3[7] => addr.DATAB
AR_3[7] => addr.DATAB
AR_3[7] => Selector6.IN6
AR_4[0] => Equal0.IN15
AR_4[0] => Selector13.IN7
AR_4[1] => Equal0.IN14
AR_4[1] => Selector12.IN7
AR_4[2] => Equal0.IN13
AR_4[2] => Selector11.IN7
AR_4[3] => Equal0.IN12
AR_4[3] => Selector10.IN7
AR_4[4] => Equal0.IN11
AR_4[4] => Selector9.IN7
AR_4[5] => Equal0.IN10
AR_4[5] => Selector8.IN7
AR_4[6] => Equal0.IN9
AR_4[6] => Selector7.IN7
AR_4[7] => Equal0.IN8
AR_4[7] => Selector6.IN7
DR_1[0] => DR_OUT.DATAB
DR_1[0] => DR_OUT.DATAB
DR_1[0] => DR_OUT.DATAB
DR_1[0] => DR_OUT.DATAB
DR_1[1] => DR_OUT.DATAB
DR_1[1] => DR_OUT.DATAB
DR_1[1] => DR_OUT.DATAB
DR_1[1] => DR_OUT.DATAB
DR_1[2] => DR_OUT.DATAB
DR_1[2] => DR_OUT.DATAB
DR_1[2] => DR_OUT.DATAB
DR_1[2] => DR_OUT.DATAB
DR_1[3] => DR_OUT.DATAB
DR_1[3] => DR_OUT.DATAB
DR_1[3] => DR_OUT.DATAB
DR_1[3] => DR_OUT.DATAB
DR_1[4] => DR_OUT.DATAB
DR_1[4] => DR_OUT.DATAB
DR_1[4] => DR_OUT.DATAB
DR_1[4] => DR_OUT.DATAB
DR_1[5] => DR_OUT.DATAB
DR_1[5] => DR_OUT.DATAB
DR_1[5] => DR_OUT.DATAB
DR_1[5] => DR_OUT.DATAB
DR_1[6] => DR_OUT.DATAB
DR_1[6] => DR_OUT.DATAB
DR_1[6] => DR_OUT.DATAB
DR_1[6] => DR_OUT.DATAB
DR_1[7] => DR_OUT.DATAB
DR_1[7] => DR_OUT.DATAB
DR_1[7] => DR_OUT.DATAB
DR_1[7] => DR_OUT.DATAB
DR_2[0] => DR_OUT.DATAB
DR_2[0] => DR_OUT.DATAB
DR_2[0] => DR_OUT.DATAB
DR_2[1] => DR_OUT.DATAB
DR_2[1] => DR_OUT.DATAB
DR_2[1] => DR_OUT.DATAB
DR_2[2] => DR_OUT.DATAB
DR_2[2] => DR_OUT.DATAB
DR_2[2] => DR_OUT.DATAB
DR_2[3] => DR_OUT.DATAB
DR_2[3] => DR_OUT.DATAB
DR_2[3] => DR_OUT.DATAB
DR_2[4] => DR_OUT.DATAB
DR_2[4] => DR_OUT.DATAB
DR_2[4] => DR_OUT.DATAB
DR_2[5] => DR_OUT.DATAB
DR_2[5] => DR_OUT.DATAB
DR_2[5] => DR_OUT.DATAB
DR_2[6] => DR_OUT.DATAB
DR_2[6] => DR_OUT.DATAB
DR_2[6] => DR_OUT.DATAB
DR_2[7] => DR_OUT.DATAB
DR_2[7] => DR_OUT.DATAB
DR_2[7] => DR_OUT.DATAB
DR_3[0] => DR_OUT.DATAB
DR_3[0] => DR_OUT.DATAB
DR_3[1] => DR_OUT.DATAB
DR_3[1] => DR_OUT.DATAB
DR_3[2] => DR_OUT.DATAB
DR_3[2] => DR_OUT.DATAB
DR_3[3] => DR_OUT.DATAB
DR_3[3] => DR_OUT.DATAB
DR_3[4] => DR_OUT.DATAB
DR_3[4] => DR_OUT.DATAB
DR_3[5] => DR_OUT.DATAB
DR_3[5] => DR_OUT.DATAB
DR_3[6] => DR_OUT.DATAB
DR_3[6] => DR_OUT.DATAB
DR_3[7] => DR_OUT.DATAB
DR_3[7] => DR_OUT.DATAB
DR_4[0] => Selector33.IN4
DR_4[1] => Selector32.IN4
DR_4[2] => Selector31.IN4
DR_4[3] => Selector30.IN4
DR_4[4] => Selector29.IN4
DR_4[5] => Selector28.IN4
DR_4[6] => Selector27.IN4
DR_4[7] => Selector26.IN4
MEM[0] => MEM_1.DATAB
MEM[0] => MEM_1.DATAB
MEM[0] => MEM_2.DATAB
MEM[0] => MEM_1.DATAB
MEM[0] => MEM_2.DATAB
MEM[0] => MEM_3.DATAB
MEM[0] => MEM_1.DATAB
MEM[0] => MEM_2.DATAB
MEM[0] => MEM_3.DATAB
MEM[0] => MEM_4.DATAB
MEM[0] => MEM_2.DATAB
MEM[0] => MEM_2.DATAB
MEM[0] => MEM_2.DATAB
MEM[0] => MEM_3.DATAB
MEM[0] => MEM_3.DATAB
MEM[0] => Selector65.IN2
MEM[1] => MEM_1.DATAB
MEM[1] => MEM_1.DATAB
MEM[1] => MEM_2.DATAB
MEM[1] => MEM_1.DATAB
MEM[1] => MEM_2.DATAB
MEM[1] => MEM_3.DATAB
MEM[1] => MEM_1.DATAB
MEM[1] => MEM_2.DATAB
MEM[1] => MEM_3.DATAB
MEM[1] => MEM_4.DATAB
MEM[1] => MEM_2.DATAB
MEM[1] => MEM_2.DATAB
MEM[1] => MEM_2.DATAB
MEM[1] => MEM_3.DATAB
MEM[1] => MEM_3.DATAB
MEM[1] => Selector64.IN2
MEM[2] => MEM_1.DATAB
MEM[2] => MEM_1.DATAB
MEM[2] => MEM_2.DATAB
MEM[2] => MEM_1.DATAB
MEM[2] => MEM_2.DATAB
MEM[2] => MEM_3.DATAB
MEM[2] => MEM_1.DATAB
MEM[2] => MEM_2.DATAB
MEM[2] => MEM_3.DATAB
MEM[2] => MEM_4.DATAB
MEM[2] => MEM_2.DATAB
MEM[2] => MEM_2.DATAB
MEM[2] => MEM_2.DATAB
MEM[2] => MEM_3.DATAB
MEM[2] => MEM_3.DATAB
MEM[2] => Selector63.IN2
MEM[3] => MEM_1.DATAB
MEM[3] => MEM_1.DATAB
MEM[3] => MEM_2.DATAB
MEM[3] => MEM_1.DATAB
MEM[3] => MEM_2.DATAB
MEM[3] => MEM_3.DATAB
MEM[3] => MEM_1.DATAB
MEM[3] => MEM_2.DATAB
MEM[3] => MEM_3.DATAB
MEM[3] => MEM_4.DATAB
MEM[3] => MEM_2.DATAB
MEM[3] => MEM_2.DATAB
MEM[3] => MEM_2.DATAB
MEM[3] => MEM_3.DATAB
MEM[3] => MEM_3.DATAB
MEM[3] => Selector62.IN2
MEM[4] => MEM_1.DATAB
MEM[4] => MEM_1.DATAB
MEM[4] => MEM_2.DATAB
MEM[4] => MEM_1.DATAB
MEM[4] => MEM_2.DATAB
MEM[4] => MEM_3.DATAB
MEM[4] => MEM_1.DATAB
MEM[4] => MEM_2.DATAB
MEM[4] => MEM_3.DATAB
MEM[4] => MEM_4.DATAB
MEM[4] => MEM_2.DATAB
MEM[4] => MEM_2.DATAB
MEM[4] => MEM_2.DATAB
MEM[4] => MEM_3.DATAB
MEM[4] => MEM_3.DATAB
MEM[4] => Selector61.IN2
MEM[5] => MEM_1.DATAB
MEM[5] => MEM_1.DATAB
MEM[5] => MEM_2.DATAB
MEM[5] => MEM_1.DATAB
MEM[5] => MEM_2.DATAB
MEM[5] => MEM_3.DATAB
MEM[5] => MEM_1.DATAB
MEM[5] => MEM_2.DATAB
MEM[5] => MEM_3.DATAB
MEM[5] => MEM_4.DATAB
MEM[5] => MEM_2.DATAB
MEM[5] => MEM_2.DATAB
MEM[5] => MEM_2.DATAB
MEM[5] => MEM_3.DATAB
MEM[5] => MEM_3.DATAB
MEM[5] => Selector60.IN2
MEM[6] => MEM_1.DATAB
MEM[6] => MEM_1.DATAB
MEM[6] => MEM_2.DATAB
MEM[6] => MEM_1.DATAB
MEM[6] => MEM_2.DATAB
MEM[6] => MEM_3.DATAB
MEM[6] => MEM_1.DATAB
MEM[6] => MEM_2.DATAB
MEM[6] => MEM_3.DATAB
MEM[6] => MEM_4.DATAB
MEM[6] => MEM_2.DATAB
MEM[6] => MEM_2.DATAB
MEM[6] => MEM_2.DATAB
MEM[6] => MEM_3.DATAB
MEM[6] => MEM_3.DATAB
MEM[6] => Selector59.IN2
MEM[7] => MEM_1.DATAB
MEM[7] => MEM_1.DATAB
MEM[7] => MEM_2.DATAB
MEM[7] => MEM_1.DATAB
MEM[7] => MEM_2.DATAB
MEM[7] => MEM_3.DATAB
MEM[7] => MEM_1.DATAB
MEM[7] => MEM_2.DATAB
MEM[7] => MEM_3.DATAB
MEM[7] => MEM_4.DATAB
MEM[7] => MEM_2.DATAB
MEM[7] => MEM_2.DATAB
MEM[7] => MEM_2.DATAB
MEM[7] => MEM_3.DATAB
MEM[7] => MEM_3.DATAB
MEM[7] => Selector58.IN2
memREAD_1 => always0.IN0
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => addr.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => NEXT_STATE_DC.OUTPUTSELECT
memREAD_1 => memAV1.OUTPUTSELECT
memREAD_1 => wEN.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => DR_OUT.OUTPUTSELECT
memREAD_1 => rEN.DATAB
memREAD_2 => always0.IN1
memREAD_3 => always0.IN1
memREAD_4 => always0.IN1
memWE_1 => always0.IN0
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => addr.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => DR_OUT.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => NEXT_STATE_DC.OUTPUTSELECT
memWE_1 => wEN.DATAA
memWE_1 => memAV1.DATAA
memWE_2 => always0.IN1
memWE_3 => always0.IN1
memWE_4 => always0.IN1
rEN <= rEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN <= wEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[0] <= MEM_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[1] <= MEM_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[2] <= MEM_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[3] <= MEM_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[4] <= MEM_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[5] <= MEM_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[6] <= MEM_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_1[7] <= MEM_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[0] <= MEM_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[1] <= MEM_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[2] <= MEM_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[3] <= MEM_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[4] <= MEM_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[5] <= MEM_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[6] <= MEM_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_2[7] <= MEM_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[0] <= MEM_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[1] <= MEM_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[2] <= MEM_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[3] <= MEM_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[4] <= MEM_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[5] <= MEM_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[6] <= MEM_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_3[7] <= MEM_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[0] <= MEM_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[1] <= MEM_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[2] <= MEM_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[3] <= MEM_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[4] <= MEM_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[5] <= MEM_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[6] <= MEM_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_4[7] <= MEM_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[0] <= DR_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[1] <= DR_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[2] <= DR_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[3] <= DR_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[4] <= DR_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[5] <= DR_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[6] <= DR_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DR_OUT[7] <= DR_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memAV1 <= memAV1~reg0.DB_MAX_OUTPUT_PORT_TYPE
memAV2 <= memAV2~reg0.DB_MAX_OUTPUT_PORT_TYPE
memAV3 <= memAV3~reg0.DB_MAX_OUTPUT_PORT_TYPE
memAV4 <= memAV4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0
Clk => Clk.IN19
IROM_dataIn[0] => IROM_dataIn[0].IN2
IROM_dataIn[1] => IROM_dataIn[1].IN2
IROM_dataIn[2] => IROM_dataIn[2].IN2
IROM_dataIn[3] => IROM_dataIn[3].IN2
IROM_dataIn[4] => IROM_dataIn[4].IN2
IROM_dataIn[5] => IROM_dataIn[5].IN2
IROM_dataIn[6] => IROM_dataIn[6].IN2
IROM_dataIn[7] => IROM_dataIn[7].IN2
DRAM_dataIn[0] => DRAM_dataIn[0].IN1
DRAM_dataIn[1] => DRAM_dataIn[1].IN1
DRAM_dataIn[2] => DRAM_dataIn[2].IN1
DRAM_dataIn[3] => DRAM_dataIn[3].IN1
DRAM_dataIn[4] => DRAM_dataIn[4].IN1
DRAM_dataIn[5] => DRAM_dataIn[5].IN1
DRAM_dataIn[6] => DRAM_dataIn[6].IN1
DRAM_dataIn[7] => DRAM_dataIn[7].IN1
MEM_ID[0] => MEM_ID[0].IN1
MEM_ID[1] => MEM_ID[1].IN1
MEM_ID[2] => MEM_ID[2].IN1
MEM_ID[3] => MEM_ID[3].IN1
MEM_ID[4] => MEM_ID[4].IN1
MEM_ID[5] => MEM_ID[5].IN1
MEM_ID[6] => MEM_ID[6].IN1
MEM_ID[7] => MEM_ID[7].IN1
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
imemAV => imemAV.IN1
memAV => memAV.IN1
DRAM_dataOut[0] <= DR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[1] <= DR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[2] <= DR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[3] <= DR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[4] <= DR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[5] <= DR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[6] <= DR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[7] <= DR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
IROM_addr[0] <= PC:PC.dout
IROM_addr[1] <= PC:PC.dout
IROM_addr[2] <= PC:PC.dout
IROM_addr[3] <= PC:PC.dout
IROM_addr[4] <= PC:PC.dout
IROM_addr[5] <= PC:PC.dout
IROM_addr[6] <= PC:PC.dout
IROM_addr[7] <= PC:PC.dout
DRAM_addr[0] <= AR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[1] <= AR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[2] <= AR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[3] <= AR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[4] <= AR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[5] <= AR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[6] <= AR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[7] <= AR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
memREAD <= controlunit:CU.memREAD
memWRITE <= controlunit:CU.memWRITE
iROMREAD <= controlunit:CU.iROMREAD
coreS <= controlunit:CU.coreS


|processor|core:CORE_0|PC:PC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:IR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|AR:AR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => always0.IN0
WEN => always0.IN0
selAR => always0.IN1
selAR => always0.IN1
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => always0.IN1
coreINC_AR => always0.IN1
IOut[0] => value.DATAB
IOut[1] => value.DATAB
IOut[2] => value.DATAB
IOut[3] => value.DATAB
IOut[4] => value.DATAB
IOut[5] => value.DATAB
IOut[6] => value.DATAB
IOut[7] => value.DATAB
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
coreID[0] => Add0.IN8
coreID[1] => Add0.IN7
coreID[2] => Add0.IN6
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:DR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RP
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_RW:RT
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RT4
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RM1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RK1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RN1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_RI:RM2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_RI:RK2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_RI:RN2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_W:RC1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_WI:RC2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_WI:RC3
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Reg_module_RW:AC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Alu:ALU
AC[0] => Mult0.IN7
AC[0] => Add0.IN8
AC[0] => Add1.IN8
AC[0] => Mux7.IN3
AC[0] => Mux7.IN4
AC[0] => Mux7.IN5
AC[0] => Mux7.IN6
AC[0] => Mux7.IN7
AC[0] => Mux7.IN8
AC[0] => Mux7.IN9
AC[0] => Mux7.IN10
AC[0] => Mux7.IN11
AC[0] => Mux7.IN12
AC[0] => Mux7.IN13
AC[0] => Mux7.IN14
AC[1] => Mult0.IN6
AC[1] => Add0.IN7
AC[1] => Add1.IN7
AC[1] => Mux6.IN3
AC[1] => Mux6.IN4
AC[1] => Mux6.IN5
AC[1] => Mux6.IN6
AC[1] => Mux6.IN7
AC[1] => Mux6.IN8
AC[1] => Mux6.IN9
AC[1] => Mux6.IN10
AC[1] => Mux6.IN11
AC[1] => Mux6.IN12
AC[1] => Mux6.IN13
AC[1] => Mux6.IN14
AC[2] => Mult0.IN5
AC[2] => Add0.IN6
AC[2] => Add1.IN6
AC[2] => Mux5.IN3
AC[2] => Mux5.IN4
AC[2] => Mux5.IN5
AC[2] => Mux5.IN6
AC[2] => Mux5.IN7
AC[2] => Mux5.IN8
AC[2] => Mux5.IN9
AC[2] => Mux5.IN10
AC[2] => Mux5.IN11
AC[2] => Mux5.IN12
AC[2] => Mux5.IN13
AC[2] => Mux5.IN14
AC[3] => Mult0.IN4
AC[3] => Add0.IN5
AC[3] => Add1.IN5
AC[3] => Mux4.IN3
AC[3] => Mux4.IN4
AC[3] => Mux4.IN5
AC[3] => Mux4.IN6
AC[3] => Mux4.IN7
AC[3] => Mux4.IN8
AC[3] => Mux4.IN9
AC[3] => Mux4.IN10
AC[3] => Mux4.IN11
AC[3] => Mux4.IN12
AC[3] => Mux4.IN13
AC[3] => Mux4.IN14
AC[4] => Mult0.IN3
AC[4] => Add0.IN4
AC[4] => Add1.IN4
AC[4] => Mux3.IN3
AC[4] => Mux3.IN4
AC[4] => Mux3.IN5
AC[4] => Mux3.IN6
AC[4] => Mux3.IN7
AC[4] => Mux3.IN8
AC[4] => Mux3.IN9
AC[4] => Mux3.IN10
AC[4] => Mux3.IN11
AC[4] => Mux3.IN12
AC[4] => Mux3.IN13
AC[4] => Mux3.IN14
AC[5] => Mult0.IN2
AC[5] => Add0.IN3
AC[5] => Add1.IN3
AC[5] => Mux2.IN3
AC[5] => Mux2.IN4
AC[5] => Mux2.IN5
AC[5] => Mux2.IN6
AC[5] => Mux2.IN7
AC[5] => Mux2.IN8
AC[5] => Mux2.IN9
AC[5] => Mux2.IN10
AC[5] => Mux2.IN11
AC[5] => Mux2.IN12
AC[5] => Mux2.IN13
AC[5] => Mux2.IN14
AC[6] => Mult0.IN1
AC[6] => Add0.IN2
AC[6] => Add1.IN2
AC[6] => Mux1.IN3
AC[6] => Mux1.IN4
AC[6] => Mux1.IN5
AC[6] => Mux1.IN6
AC[6] => Mux1.IN7
AC[6] => Mux1.IN8
AC[6] => Mux1.IN9
AC[6] => Mux1.IN10
AC[6] => Mux1.IN11
AC[6] => Mux1.IN12
AC[6] => Mux1.IN13
AC[6] => Mux1.IN14
AC[7] => Mult0.IN0
AC[7] => Add0.IN1
AC[7] => Add1.IN1
AC[7] => Mux0.IN3
AC[7] => Mux0.IN4
AC[7] => Mux0.IN5
AC[7] => Mux0.IN6
AC[7] => Mux0.IN7
AC[7] => Mux0.IN8
AC[7] => Mux0.IN9
AC[7] => Mux0.IN10
AC[7] => Mux0.IN11
AC[7] => Mux0.IN12
AC[7] => Mux0.IN13
AC[7] => Mux0.IN14
BusOut[0] => Mult0.IN15
BusOut[0] => Add0.IN16
BusOut[0] => Mux7.IN15
BusOut[1] => Mult0.IN14
BusOut[1] => Add0.IN15
BusOut[1] => Mux6.IN15
BusOut[2] => Mult0.IN13
BusOut[2] => Add0.IN14
BusOut[2] => Mux5.IN15
BusOut[3] => Mult0.IN12
BusOut[3] => Add0.IN13
BusOut[3] => Mux4.IN15
BusOut[4] => Mult0.IN11
BusOut[4] => Add0.IN12
BusOut[4] => Mux3.IN15
BusOut[5] => Mult0.IN10
BusOut[5] => Add0.IN11
BusOut[5] => Mux2.IN15
BusOut[6] => Mult0.IN9
BusOut[6] => Add0.IN10
BusOut[6] => Mux1.IN15
BusOut[7] => Mult0.IN8
BusOut[7] => Add0.IN9
BusOut[7] => Mux0.IN15
ALU_OP[0] => Mux0.IN19
ALU_OP[0] => Mux1.IN19
ALU_OP[0] => Mux2.IN19
ALU_OP[0] => Mux3.IN19
ALU_OP[0] => Mux4.IN19
ALU_OP[0] => Mux5.IN19
ALU_OP[0] => Mux6.IN19
ALU_OP[0] => Mux7.IN19
ALU_OP[1] => Mux0.IN18
ALU_OP[1] => Mux1.IN18
ALU_OP[1] => Mux2.IN18
ALU_OP[1] => Mux3.IN18
ALU_OP[1] => Mux4.IN18
ALU_OP[1] => Mux5.IN18
ALU_OP[1] => Mux6.IN18
ALU_OP[1] => Mux7.IN18
ALU_OP[2] => Mux0.IN17
ALU_OP[2] => Mux1.IN17
ALU_OP[2] => Mux2.IN17
ALU_OP[2] => Mux3.IN17
ALU_OP[2] => Mux4.IN17
ALU_OP[2] => Mux5.IN17
ALU_OP[2] => Mux6.IN17
ALU_OP[2] => Mux7.IN17
ALU_OP[3] => Mux0.IN16
ALU_OP[3] => Mux1.IN16
ALU_OP[3] => Mux2.IN16
ALU_OP[3] => Mux3.IN16
ALU_OP[3] => Mux4.IN16
ALU_OP[3] => Mux5.IN16
ALU_OP[3] => Mux6.IN16
ALU_OP[3] => Mux7.IN16
MEM_ID[0] => Add1.IN16
MEM_ID[1] => Add1.IN15
MEM_ID[2] => Add1.IN14
MEM_ID[3] => Add1.IN13
MEM_ID[4] => Add1.IN12
MEM_ID[5] => Add1.IN11
MEM_ID[6] => Add1.IN10
MEM_ID[7] => Add1.IN9
result_ac[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result_ac[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result_ac[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result_ac[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result_ac[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result_ac[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result_ac[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result_ac[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|mux_3to1_8bit:COMPMUX1
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|mux_3to1_8bit:COMPMUX2
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Comp:COMP
R1[0] => Add0.IN16
R1[1] => Add0.IN15
R1[2] => Add0.IN14
R1[3] => Add0.IN13
R1[4] => Add0.IN12
R1[5] => Add0.IN11
R1[6] => Add0.IN10
R1[7] => Add0.IN9
R2[0] => Add0.IN8
R2[1] => Add0.IN7
R2[2] => Add0.IN6
R2[3] => Add0.IN5
R2[4] => Add0.IN4
R2[5] => Add0.IN3
R2[6] => Add0.IN2
R2[7] => Add0.IN1
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|Bus_mux:BUSMUX
MEM[0] => Mux0.IN20
MEM[1] => Mux1.IN20
MEM[2] => Mux2.IN20
MEM[3] => Mux3.IN20
MEM[4] => Mux4.IN20
MEM[5] => Mux5.IN20
MEM[6] => Mux6.IN20
MEM[7] => Mux7.IN20
AR[0] => Mux0.IN21
AR[1] => Mux1.IN21
AR[2] => Mux2.IN21
AR[3] => Mux3.IN21
AR[4] => Mux4.IN21
AR[5] => Mux5.IN21
AR[6] => Mux6.IN21
AR[7] => Mux7.IN21
DR[0] => Mux0.IN22
DR[1] => Mux1.IN22
DR[2] => Mux2.IN22
DR[3] => Mux3.IN22
DR[4] => Mux4.IN22
DR[5] => Mux5.IN22
DR[6] => Mux6.IN22
DR[7] => Mux7.IN22
RP[0] => Mux0.IN23
RP[1] => Mux1.IN23
RP[2] => Mux2.IN23
RP[3] => Mux3.IN23
RP[4] => Mux4.IN23
RP[5] => Mux5.IN23
RP[6] => Mux6.IN23
RP[7] => Mux7.IN23
RT[0] => Mux0.IN24
RT[1] => Mux1.IN24
RT[2] => Mux2.IN24
RT[3] => Mux3.IN24
RT[4] => Mux4.IN24
RT[5] => Mux5.IN24
RT[6] => Mux6.IN24
RT[7] => Mux7.IN24
RM1[0] => Mux0.IN25
RM1[1] => Mux1.IN25
RM1[2] => Mux2.IN25
RM1[3] => Mux3.IN25
RM1[4] => Mux4.IN25
RM1[5] => Mux5.IN25
RM1[6] => Mux6.IN25
RM1[7] => Mux7.IN25
RK1[0] => Mux0.IN26
RK1[1] => Mux1.IN26
RK1[2] => Mux2.IN26
RK1[3] => Mux3.IN26
RK1[4] => Mux4.IN26
RK1[5] => Mux5.IN26
RK1[6] => Mux6.IN26
RK1[7] => Mux7.IN26
RN1[0] => Mux0.IN27
RN1[1] => Mux1.IN27
RN1[2] => Mux2.IN27
RN1[3] => Mux3.IN27
RN1[4] => Mux4.IN27
RN1[5] => Mux5.IN27
RN1[6] => Mux6.IN27
RN1[7] => Mux7.IN27
RM2[0] => Mux0.IN28
RM2[1] => Mux1.IN28
RM2[2] => Mux2.IN28
RM2[3] => Mux3.IN28
RM2[4] => Mux4.IN28
RM2[5] => Mux5.IN28
RM2[6] => Mux6.IN28
RM2[7] => Mux7.IN28
RK2[0] => Mux0.IN29
RK2[1] => Mux1.IN29
RK2[2] => Mux2.IN29
RK2[3] => Mux3.IN29
RK2[4] => Mux4.IN29
RK2[5] => Mux5.IN29
RK2[6] => Mux6.IN29
RK2[7] => Mux7.IN29
RN2[0] => Mux0.IN30
RN2[1] => Mux1.IN30
RN2[2] => Mux2.IN30
RN2[3] => Mux3.IN30
RN2[4] => Mux4.IN30
RN2[5] => Mux5.IN30
RN2[6] => Mux6.IN30
RN2[7] => Mux7.IN30
C1[0] => Mux0.IN31
C1[1] => Mux1.IN31
C1[2] => Mux2.IN31
C1[3] => Mux3.IN31
C1[4] => Mux4.IN31
C1[5] => Mux5.IN31
C1[6] => Mux6.IN31
C1[7] => Mux7.IN31
C2[0] => Mux0.IN32
C2[1] => Mux1.IN32
C2[2] => Mux2.IN32
C2[3] => Mux3.IN32
C2[4] => Mux4.IN32
C2[5] => Mux5.IN32
C2[6] => Mux6.IN32
C2[7] => Mux7.IN32
C3[0] => Mux0.IN33
C3[1] => Mux1.IN33
C3[2] => Mux2.IN33
C3[3] => Mux3.IN33
C3[4] => Mux4.IN33
C3[5] => Mux5.IN33
C3[6] => Mux6.IN33
C3[7] => Mux7.IN33
AC[0] => Mux0.IN34
AC[1] => Mux1.IN34
AC[2] => Mux2.IN34
AC[3] => Mux3.IN34
AC[4] => Mux4.IN34
AC[5] => Mux5.IN34
AC[6] => Mux6.IN34
AC[7] => Mux7.IN34
RR[0] => Mux0.IN35
RR[1] => Mux1.IN35
RR[2] => Mux2.IN35
RR[3] => Mux3.IN35
RR[4] => Mux4.IN35
RR[5] => Mux5.IN35
RR[6] => Mux6.IN35
RR[7] => Mux7.IN35
RT4[0] => Mux0.IN36
RT4[1] => Mux1.IN36
RT4[2] => Mux2.IN36
RT4[3] => Mux3.IN36
RT4[4] => Mux4.IN36
RT4[5] => Mux5.IN36
RT4[6] => Mux6.IN36
RT4[7] => Mux7.IN36
mux_sel[0] => Mux0.IN19
mux_sel[0] => Mux1.IN19
mux_sel[0] => Mux2.IN19
mux_sel[0] => Mux3.IN19
mux_sel[0] => Mux4.IN19
mux_sel[0] => Mux5.IN19
mux_sel[0] => Mux6.IN19
mux_sel[0] => Mux7.IN19
mux_sel[0] => Mux8.IN36
mux_sel[1] => Mux0.IN18
mux_sel[1] => Mux1.IN18
mux_sel[1] => Mux2.IN18
mux_sel[1] => Mux3.IN18
mux_sel[1] => Mux4.IN18
mux_sel[1] => Mux5.IN18
mux_sel[1] => Mux6.IN18
mux_sel[1] => Mux7.IN18
mux_sel[1] => Mux8.IN35
mux_sel[2] => Mux0.IN17
mux_sel[2] => Mux1.IN17
mux_sel[2] => Mux2.IN17
mux_sel[2] => Mux3.IN17
mux_sel[2] => Mux4.IN17
mux_sel[2] => Mux5.IN17
mux_sel[2] => Mux6.IN17
mux_sel[2] => Mux7.IN17
mux_sel[2] => Mux8.IN34
mux_sel[3] => Mux0.IN16
mux_sel[3] => Mux1.IN16
mux_sel[3] => Mux2.IN16
mux_sel[3] => Mux3.IN16
mux_sel[3] => Mux4.IN16
mux_sel[3] => Mux5.IN16
mux_sel[3] => Mux6.IN16
mux_sel[3] => Mux7.IN16
mux_sel[3] => Mux8.IN33
mux_sel[4] => Mux0.IN15
mux_sel[4] => Mux1.IN15
mux_sel[4] => Mux2.IN15
mux_sel[4] => Mux3.IN15
mux_sel[4] => Mux4.IN15
mux_sel[4] => Mux5.IN15
mux_sel[4] => Mux6.IN15
mux_sel[4] => Mux7.IN15
mux_sel[4] => Mux8.IN32
Bus_select[0] <= select[0].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[1] <= select[1].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[2] <= select[2].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[3] <= select[3].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[4] <= select[4].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[5] <= select[5].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[6] <= select[6].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[7] <= select[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_0|controlunit:CU
Clk => jmpMFlag.CLK
Clk => coreS~reg0.CLK
Clk => aluOP[0]~reg0.CLK
Clk => aluOP[1]~reg0.CLK
Clk => aluOP[2]~reg0.CLK
Clk => aluOP[3]~reg0.CLK
Clk => compMUX[0]~reg0.CLK
Clk => compMUX[1]~reg0.CLK
Clk => compMUX[2]~reg0.CLK
Clk => RST[0]~reg0.CLK
Clk => RST[1]~reg0.CLK
Clk => RST[2]~reg0.CLK
Clk => RST[3]~reg0.CLK
Clk => RST[4]~reg0.CLK
Clk => INC[0]~reg0.CLK
Clk => INC[1]~reg0.CLK
Clk => INC[2]~reg0.CLK
Clk => INC[3]~reg0.CLK
Clk => INC[4]~reg0.CLK
Clk => INC[5]~reg0.CLK
Clk => busMUX[0]~reg0.CLK
Clk => busMUX[1]~reg0.CLK
Clk => busMUX[2]~reg0.CLK
Clk => busMUX[3]~reg0.CLK
Clk => busMUX[4]~reg0.CLK
Clk => coreINC_AR~reg0.CLK
Clk => selAR~reg0.CLK
Clk => wEN[0]~reg0.CLK
Clk => wEN[1]~reg0.CLK
Clk => wEN[2]~reg0.CLK
Clk => wEN[3]~reg0.CLK
Clk => wEN[4]~reg0.CLK
Clk => wEN[5]~reg0.CLK
Clk => wEN[6]~reg0.CLK
Clk => wEN[7]~reg0.CLK
Clk => wEN[8]~reg0.CLK
Clk => wEN[9]~reg0.CLK
Clk => wEN[10]~reg0.CLK
Clk => wEN[11]~reg0.CLK
Clk => wEN[12]~reg0.CLK
Clk => wEN[13]~reg0.CLK
Clk => wEN[14]~reg0.CLK
Clk => memWRITE~reg0.CLK
Clk => memREAD~reg0.CLK
Clk => iROMREAD~reg0.CLK
Clk => NEXT_STATE~56.DATAIN
Clk => STATE~1.DATAIN
Clk => memAVREG.CLK
Clk => zFlag.CLK
z => zFlag.DATAIN
INS[0] => Mux0.IN6
INS[0] => Mux1.IN6
INS[0] => Mux2.IN6
INS[0] => Mux3.IN7
INS[0] => Mux4.IN7
INS[0] => Mux5.IN7
INS[0] => Mux6.IN7
INS[0] => Mux7.IN7
INS[0] => Mux8.IN7
INS[0] => Mux9.IN7
INS[0] => Mux10.IN7
INS[0] => Equal0.IN7
INS[0] => Equal1.IN7
INS[0] => Mux11.IN7
INS[0] => Mux12.IN7
INS[0] => Mux13.IN7
INS[0] => Mux14.IN7
INS[0] => Decoder1.IN3
INS[0] => Mux15.IN8
INS[0] => Mux16.IN8
INS[0] => Mux17.IN8
INS[0] => Mux18.IN8
INS[0] => Mux19.IN8
INS[0] => Equal2.IN3
INS[0] => Equal3.IN0
INS[0] => Equal4.IN3
INS[0] => Equal5.IN1
INS[0] => Equal6.IN3
INS[1] => Mux0.IN5
INS[1] => Mux1.IN5
INS[1] => Mux2.IN5
INS[1] => Mux3.IN6
INS[1] => Mux4.IN6
INS[1] => Mux5.IN6
INS[1] => Mux6.IN6
INS[1] => Mux7.IN6
INS[1] => Mux8.IN6
INS[1] => Mux9.IN6
INS[1] => Mux10.IN6
INS[1] => Equal0.IN6
INS[1] => Equal1.IN6
INS[1] => Mux11.IN6
INS[1] => Mux12.IN6
INS[1] => Mux13.IN6
INS[1] => Mux14.IN6
INS[1] => Decoder1.IN2
INS[1] => Mux15.IN7
INS[1] => Mux16.IN7
INS[1] => Mux17.IN7
INS[1] => Mux18.IN7
INS[1] => Mux19.IN7
INS[1] => Equal2.IN2
INS[1] => Equal3.IN3
INS[1] => Equal4.IN0
INS[1] => Equal5.IN0
INS[1] => Equal6.IN2
INS[2] => Mux0.IN4
INS[2] => Mux1.IN4
INS[2] => Mux2.IN4
INS[2] => Mux3.IN5
INS[2] => Mux4.IN5
INS[2] => Mux5.IN5
INS[2] => Mux6.IN5
INS[2] => Mux7.IN5
INS[2] => Mux8.IN5
INS[2] => Mux9.IN5
INS[2] => Mux10.IN5
INS[2] => Decoder0.IN1
INS[2] => Equal0.IN5
INS[2] => Equal1.IN5
INS[2] => Mux11.IN5
INS[2] => Mux12.IN5
INS[2] => Mux13.IN5
INS[2] => Mux14.IN5
INS[2] => Decoder1.IN1
INS[2] => Mux15.IN6
INS[2] => Mux16.IN6
INS[2] => Mux17.IN6
INS[2] => Mux18.IN6
INS[2] => Mux19.IN6
INS[2] => Equal2.IN1
INS[2] => Equal3.IN2
INS[2] => Equal4.IN2
INS[2] => Equal5.IN3
INS[2] => Equal6.IN0
INS[3] => Mux0.IN3
INS[3] => Mux1.IN3
INS[3] => Mux2.IN3
INS[3] => Mux3.IN4
INS[3] => Mux4.IN4
INS[3] => Mux5.IN4
INS[3] => Mux6.IN4
INS[3] => Mux7.IN4
INS[3] => Mux8.IN4
INS[3] => Mux9.IN4
INS[3] => Mux10.IN4
INS[3] => Decoder0.IN0
INS[3] => Equal0.IN4
INS[3] => Equal1.IN4
INS[3] => Mux11.IN4
INS[3] => Mux12.IN4
INS[3] => Mux13.IN4
INS[3] => Mux14.IN4
INS[3] => Decoder1.IN0
INS[3] => Mux15.IN5
INS[3] => Mux16.IN5
INS[3] => Mux17.IN5
INS[3] => Mux18.IN5
INS[3] => Mux19.IN5
INS[3] => Equal2.IN0
INS[3] => Equal3.IN1
INS[3] => Equal4.IN1
INS[3] => Equal5.IN2
INS[3] => Equal6.IN1
INS[4] => Mux20.IN17
INS[4] => Mux21.IN17
INS[4] => Mux22.IN17
INS[4] => Mux23.IN17
INS[4] => Mux24.IN17
INS[4] => Mux25.IN17
INS[4] => Mux26.IN17
INS[4] => Mux27.IN17
INS[4] => Mux28.IN17
INS[4] => Mux29.IN17
INS[4] => Mux30.IN17
INS[4] => Mux31.IN17
INS[4] => Mux32.IN17
INS[4] => Mux33.IN17
INS[4] => Mux34.IN17
INS[4] => Mux35.IN17
INS[4] => Mux36.IN17
INS[4] => Mux37.IN17
INS[4] => Mux38.IN17
INS[4] => Mux39.IN17
INS[4] => Mux40.IN17
INS[4] => Mux41.IN17
INS[4] => Mux42.IN17
INS[4] => Mux43.IN17
INS[4] => Mux44.IN17
INS[4] => Mux45.IN17
INS[4] => Mux46.IN17
INS[4] => Mux47.IN17
INS[4] => Mux48.IN17
INS[4] => Mux49.IN17
INS[4] => Mux50.IN17
INS[4] => Mux51.IN17
INS[4] => Mux52.IN17
INS[4] => Mux53.IN17
INS[4] => Mux54.IN17
INS[4] => Mux55.IN17
INS[4] => Mux56.IN17
INS[4] => Mux57.IN17
INS[4] => Mux58.IN17
INS[4] => Mux59.IN17
INS[4] => Mux60.IN17
INS[4] => Mux61.IN17
INS[4] => Mux62.IN17
INS[4] => Mux63.IN17
INS[4] => Mux64.IN17
INS[4] => Mux65.IN17
INS[4] => Mux66.IN17
INS[4] => Mux67.IN17
INS[4] => Mux68.IN17
INS[4] => Mux69.IN17
INS[4] => Mux70.IN17
INS[4] => Mux71.IN17
INS[4] => Mux72.IN17
INS[4] => Mux73.IN17
INS[4] => Mux74.IN17
INS[4] => Mux75.IN17
INS[4] => Mux76.IN17
INS[4] => Mux77.IN17
INS[4] => Decoder2.IN3
INS[4] => Mux78.IN6
INS[4] => Mux79.IN6
INS[4] => Mux80.IN6
INS[5] => Mux20.IN16
INS[5] => Mux21.IN16
INS[5] => Mux22.IN16
INS[5] => Mux23.IN16
INS[5] => Mux24.IN16
INS[5] => Mux25.IN16
INS[5] => Mux26.IN16
INS[5] => Mux27.IN16
INS[5] => Mux28.IN16
INS[5] => Mux29.IN16
INS[5] => Mux30.IN16
INS[5] => Mux31.IN16
INS[5] => Mux32.IN16
INS[5] => Mux33.IN16
INS[5] => Mux34.IN16
INS[5] => Mux35.IN16
INS[5] => Mux36.IN16
INS[5] => Mux37.IN16
INS[5] => Mux38.IN16
INS[5] => Mux39.IN16
INS[5] => Mux40.IN16
INS[5] => Mux41.IN16
INS[5] => Mux42.IN16
INS[5] => Mux43.IN16
INS[5] => Mux44.IN16
INS[5] => Mux45.IN16
INS[5] => Mux46.IN16
INS[5] => Mux47.IN16
INS[5] => Mux48.IN16
INS[5] => Mux49.IN16
INS[5] => Mux50.IN16
INS[5] => Mux51.IN16
INS[5] => Mux52.IN16
INS[5] => Mux53.IN16
INS[5] => Mux54.IN16
INS[5] => Mux55.IN16
INS[5] => Mux56.IN16
INS[5] => Mux57.IN16
INS[5] => Mux58.IN16
INS[5] => Mux59.IN16
INS[5] => Mux60.IN16
INS[5] => Mux61.IN16
INS[5] => Mux62.IN16
INS[5] => Mux63.IN16
INS[5] => Mux64.IN16
INS[5] => Mux65.IN16
INS[5] => Mux66.IN16
INS[5] => Mux67.IN16
INS[5] => Mux68.IN16
INS[5] => Mux69.IN16
INS[5] => Mux70.IN16
INS[5] => Mux71.IN16
INS[5] => Mux72.IN16
INS[5] => Mux73.IN16
INS[5] => Mux74.IN16
INS[5] => Mux75.IN16
INS[5] => Mux76.IN16
INS[5] => Mux77.IN16
INS[5] => Decoder2.IN2
INS[5] => Mux78.IN5
INS[5] => Mux79.IN5
INS[5] => Mux80.IN5
INS[6] => Mux20.IN15
INS[6] => Mux21.IN15
INS[6] => Mux22.IN15
INS[6] => Mux23.IN15
INS[6] => Mux24.IN15
INS[6] => Mux25.IN15
INS[6] => Mux26.IN15
INS[6] => Mux27.IN15
INS[6] => Mux28.IN15
INS[6] => Mux29.IN15
INS[6] => Mux30.IN15
INS[6] => Mux31.IN15
INS[6] => Mux32.IN15
INS[6] => Mux33.IN15
INS[6] => Mux34.IN15
INS[6] => Mux35.IN15
INS[6] => Mux36.IN15
INS[6] => Mux37.IN15
INS[6] => Mux38.IN15
INS[6] => Mux39.IN15
INS[6] => Mux40.IN15
INS[6] => Mux41.IN15
INS[6] => Mux42.IN15
INS[6] => Mux43.IN15
INS[6] => Mux44.IN15
INS[6] => Mux45.IN15
INS[6] => Mux46.IN15
INS[6] => Mux47.IN15
INS[6] => Mux48.IN15
INS[6] => Mux49.IN15
INS[6] => Mux50.IN15
INS[6] => Mux51.IN15
INS[6] => Mux52.IN15
INS[6] => Mux53.IN15
INS[6] => Mux54.IN15
INS[6] => Mux55.IN15
INS[6] => Mux56.IN15
INS[6] => Mux57.IN15
INS[6] => Mux58.IN15
INS[6] => Mux59.IN15
INS[6] => Mux60.IN15
INS[6] => Mux61.IN15
INS[6] => Mux62.IN15
INS[6] => Mux63.IN15
INS[6] => Mux64.IN15
INS[6] => Mux65.IN15
INS[6] => Mux66.IN15
INS[6] => Mux67.IN15
INS[6] => Mux68.IN15
INS[6] => Mux69.IN15
INS[6] => Mux70.IN15
INS[6] => Mux71.IN15
INS[6] => Mux72.IN15
INS[6] => Mux73.IN15
INS[6] => Mux74.IN15
INS[6] => Mux75.IN15
INS[6] => Mux76.IN15
INS[6] => Mux77.IN15
INS[6] => Decoder2.IN1
INS[6] => Mux78.IN4
INS[6] => Mux79.IN4
INS[6] => Mux80.IN4
INS[7] => Mux20.IN14
INS[7] => Mux21.IN14
INS[7] => Mux22.IN14
INS[7] => Mux23.IN14
INS[7] => Mux24.IN14
INS[7] => Mux25.IN14
INS[7] => Mux26.IN14
INS[7] => Mux27.IN14
INS[7] => Mux28.IN14
INS[7] => Mux29.IN14
INS[7] => Mux30.IN14
INS[7] => Mux31.IN14
INS[7] => Mux32.IN14
INS[7] => Mux33.IN14
INS[7] => Mux34.IN14
INS[7] => Mux35.IN14
INS[7] => Mux36.IN14
INS[7] => Mux37.IN14
INS[7] => Mux38.IN14
INS[7] => Mux39.IN14
INS[7] => Mux40.IN14
INS[7] => Mux41.IN14
INS[7] => Mux42.IN14
INS[7] => Mux43.IN14
INS[7] => Mux44.IN14
INS[7] => Mux45.IN14
INS[7] => Mux46.IN14
INS[7] => Mux47.IN14
INS[7] => Mux48.IN14
INS[7] => Mux49.IN14
INS[7] => Mux50.IN14
INS[7] => Mux51.IN14
INS[7] => Mux52.IN14
INS[7] => Mux53.IN14
INS[7] => Mux54.IN14
INS[7] => Mux55.IN14
INS[7] => Mux56.IN14
INS[7] => Mux57.IN14
INS[7] => Mux58.IN14
INS[7] => Mux59.IN14
INS[7] => Mux60.IN14
INS[7] => Mux61.IN14
INS[7] => Mux62.IN14
INS[7] => Mux63.IN14
INS[7] => Mux64.IN14
INS[7] => Mux65.IN14
INS[7] => Mux66.IN14
INS[7] => Mux67.IN14
INS[7] => Mux68.IN14
INS[7] => Mux69.IN14
INS[7] => Mux70.IN14
INS[7] => Mux71.IN14
INS[7] => Mux72.IN14
INS[7] => Mux73.IN14
INS[7] => Mux74.IN14
INS[7] => Mux75.IN14
INS[7] => Mux76.IN14
INS[7] => Mux77.IN14
INS[7] => Decoder2.IN0
INS[7] => Mux78.IN3
INS[7] => Mux79.IN3
INS[7] => Mux80.IN3
memAV => memAVREG.DATAIN
imemAV => Selector9.IN6
imemAV => Selector8.IN2
iROMREAD <= iROMREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memREAD <= memREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWRITE <= memWRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[0] <= wEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[1] <= wEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[2] <= wEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[3] <= wEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[4] <= wEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[5] <= wEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[6] <= wEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[7] <= wEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[8] <= wEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[9] <= wEN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[10] <= wEN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[11] <= wEN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[12] <= wEN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[13] <= wEN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[14] <= wEN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selAR <= selAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreINC_AR <= coreINC_AR~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[0] <= busMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[1] <= busMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[2] <= busMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[3] <= busMUX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[4] <= busMUX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[0] <= INC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[1] <= INC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[2] <= INC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[3] <= INC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[4] <= INC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[5] <= INC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[0] <= RST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[1] <= RST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[2] <= RST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[3] <= RST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[4] <= RST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[0] <= compMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[1] <= compMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[2] <= compMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[0] <= aluOP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[1] <= aluOP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[2] <= aluOP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[3] <= aluOP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreS <= coreS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1
Clk => Clk.IN19
IROM_dataIn[0] => IROM_dataIn[0].IN2
IROM_dataIn[1] => IROM_dataIn[1].IN2
IROM_dataIn[2] => IROM_dataIn[2].IN2
IROM_dataIn[3] => IROM_dataIn[3].IN2
IROM_dataIn[4] => IROM_dataIn[4].IN2
IROM_dataIn[5] => IROM_dataIn[5].IN2
IROM_dataIn[6] => IROM_dataIn[6].IN2
IROM_dataIn[7] => IROM_dataIn[7].IN2
DRAM_dataIn[0] => DRAM_dataIn[0].IN1
DRAM_dataIn[1] => DRAM_dataIn[1].IN1
DRAM_dataIn[2] => DRAM_dataIn[2].IN1
DRAM_dataIn[3] => DRAM_dataIn[3].IN1
DRAM_dataIn[4] => DRAM_dataIn[4].IN1
DRAM_dataIn[5] => DRAM_dataIn[5].IN1
DRAM_dataIn[6] => DRAM_dataIn[6].IN1
DRAM_dataIn[7] => DRAM_dataIn[7].IN1
MEM_ID[0] => MEM_ID[0].IN1
MEM_ID[1] => MEM_ID[1].IN1
MEM_ID[2] => MEM_ID[2].IN1
MEM_ID[3] => MEM_ID[3].IN1
MEM_ID[4] => MEM_ID[4].IN1
MEM_ID[5] => MEM_ID[5].IN1
MEM_ID[6] => MEM_ID[6].IN1
MEM_ID[7] => MEM_ID[7].IN1
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
imemAV => imemAV.IN1
memAV => memAV.IN1
DRAM_dataOut[0] <= DR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[1] <= DR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[2] <= DR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[3] <= DR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[4] <= DR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[5] <= DR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[6] <= DR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[7] <= DR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
IROM_addr[0] <= PC:PC.dout
IROM_addr[1] <= PC:PC.dout
IROM_addr[2] <= PC:PC.dout
IROM_addr[3] <= PC:PC.dout
IROM_addr[4] <= PC:PC.dout
IROM_addr[5] <= PC:PC.dout
IROM_addr[6] <= PC:PC.dout
IROM_addr[7] <= PC:PC.dout
DRAM_addr[0] <= AR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[1] <= AR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[2] <= AR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[3] <= AR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[4] <= AR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[5] <= AR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[6] <= AR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[7] <= AR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
memREAD <= controlunit:CU.memREAD
memWRITE <= controlunit:CU.memWRITE
iROMREAD <= controlunit:CU.iROMREAD
coreS <= controlunit:CU.coreS


|processor|core:CORE_1|PC:PC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:IR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|AR:AR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => always0.IN0
WEN => always0.IN0
selAR => always0.IN1
selAR => always0.IN1
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => always0.IN1
coreINC_AR => always0.IN1
IOut[0] => value.DATAB
IOut[1] => value.DATAB
IOut[2] => value.DATAB
IOut[3] => value.DATAB
IOut[4] => value.DATAB
IOut[5] => value.DATAB
IOut[6] => value.DATAB
IOut[7] => value.DATAB
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
coreID[0] => Add0.IN8
coreID[1] => Add0.IN7
coreID[2] => Add0.IN6
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:DR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RP
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_RW:RT
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RT4
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RM1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RK1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RN1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_RI:RM2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_RI:RK2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_RI:RN2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_W:RC1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_WI:RC2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_WI:RC3
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Reg_module_RW:AC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Alu:ALU
AC[0] => Mult0.IN7
AC[0] => Add0.IN8
AC[0] => Add1.IN8
AC[0] => Mux7.IN3
AC[0] => Mux7.IN4
AC[0] => Mux7.IN5
AC[0] => Mux7.IN6
AC[0] => Mux7.IN7
AC[0] => Mux7.IN8
AC[0] => Mux7.IN9
AC[0] => Mux7.IN10
AC[0] => Mux7.IN11
AC[0] => Mux7.IN12
AC[0] => Mux7.IN13
AC[0] => Mux7.IN14
AC[1] => Mult0.IN6
AC[1] => Add0.IN7
AC[1] => Add1.IN7
AC[1] => Mux6.IN3
AC[1] => Mux6.IN4
AC[1] => Mux6.IN5
AC[1] => Mux6.IN6
AC[1] => Mux6.IN7
AC[1] => Mux6.IN8
AC[1] => Mux6.IN9
AC[1] => Mux6.IN10
AC[1] => Mux6.IN11
AC[1] => Mux6.IN12
AC[1] => Mux6.IN13
AC[1] => Mux6.IN14
AC[2] => Mult0.IN5
AC[2] => Add0.IN6
AC[2] => Add1.IN6
AC[2] => Mux5.IN3
AC[2] => Mux5.IN4
AC[2] => Mux5.IN5
AC[2] => Mux5.IN6
AC[2] => Mux5.IN7
AC[2] => Mux5.IN8
AC[2] => Mux5.IN9
AC[2] => Mux5.IN10
AC[2] => Mux5.IN11
AC[2] => Mux5.IN12
AC[2] => Mux5.IN13
AC[2] => Mux5.IN14
AC[3] => Mult0.IN4
AC[3] => Add0.IN5
AC[3] => Add1.IN5
AC[3] => Mux4.IN3
AC[3] => Mux4.IN4
AC[3] => Mux4.IN5
AC[3] => Mux4.IN6
AC[3] => Mux4.IN7
AC[3] => Mux4.IN8
AC[3] => Mux4.IN9
AC[3] => Mux4.IN10
AC[3] => Mux4.IN11
AC[3] => Mux4.IN12
AC[3] => Mux4.IN13
AC[3] => Mux4.IN14
AC[4] => Mult0.IN3
AC[4] => Add0.IN4
AC[4] => Add1.IN4
AC[4] => Mux3.IN3
AC[4] => Mux3.IN4
AC[4] => Mux3.IN5
AC[4] => Mux3.IN6
AC[4] => Mux3.IN7
AC[4] => Mux3.IN8
AC[4] => Mux3.IN9
AC[4] => Mux3.IN10
AC[4] => Mux3.IN11
AC[4] => Mux3.IN12
AC[4] => Mux3.IN13
AC[4] => Mux3.IN14
AC[5] => Mult0.IN2
AC[5] => Add0.IN3
AC[5] => Add1.IN3
AC[5] => Mux2.IN3
AC[5] => Mux2.IN4
AC[5] => Mux2.IN5
AC[5] => Mux2.IN6
AC[5] => Mux2.IN7
AC[5] => Mux2.IN8
AC[5] => Mux2.IN9
AC[5] => Mux2.IN10
AC[5] => Mux2.IN11
AC[5] => Mux2.IN12
AC[5] => Mux2.IN13
AC[5] => Mux2.IN14
AC[6] => Mult0.IN1
AC[6] => Add0.IN2
AC[6] => Add1.IN2
AC[6] => Mux1.IN3
AC[6] => Mux1.IN4
AC[6] => Mux1.IN5
AC[6] => Mux1.IN6
AC[6] => Mux1.IN7
AC[6] => Mux1.IN8
AC[6] => Mux1.IN9
AC[6] => Mux1.IN10
AC[6] => Mux1.IN11
AC[6] => Mux1.IN12
AC[6] => Mux1.IN13
AC[6] => Mux1.IN14
AC[7] => Mult0.IN0
AC[7] => Add0.IN1
AC[7] => Add1.IN1
AC[7] => Mux0.IN3
AC[7] => Mux0.IN4
AC[7] => Mux0.IN5
AC[7] => Mux0.IN6
AC[7] => Mux0.IN7
AC[7] => Mux0.IN8
AC[7] => Mux0.IN9
AC[7] => Mux0.IN10
AC[7] => Mux0.IN11
AC[7] => Mux0.IN12
AC[7] => Mux0.IN13
AC[7] => Mux0.IN14
BusOut[0] => Mult0.IN15
BusOut[0] => Add0.IN16
BusOut[0] => Mux7.IN15
BusOut[1] => Mult0.IN14
BusOut[1] => Add0.IN15
BusOut[1] => Mux6.IN15
BusOut[2] => Mult0.IN13
BusOut[2] => Add0.IN14
BusOut[2] => Mux5.IN15
BusOut[3] => Mult0.IN12
BusOut[3] => Add0.IN13
BusOut[3] => Mux4.IN15
BusOut[4] => Mult0.IN11
BusOut[4] => Add0.IN12
BusOut[4] => Mux3.IN15
BusOut[5] => Mult0.IN10
BusOut[5] => Add0.IN11
BusOut[5] => Mux2.IN15
BusOut[6] => Mult0.IN9
BusOut[6] => Add0.IN10
BusOut[6] => Mux1.IN15
BusOut[7] => Mult0.IN8
BusOut[7] => Add0.IN9
BusOut[7] => Mux0.IN15
ALU_OP[0] => Mux0.IN19
ALU_OP[0] => Mux1.IN19
ALU_OP[0] => Mux2.IN19
ALU_OP[0] => Mux3.IN19
ALU_OP[0] => Mux4.IN19
ALU_OP[0] => Mux5.IN19
ALU_OP[0] => Mux6.IN19
ALU_OP[0] => Mux7.IN19
ALU_OP[1] => Mux0.IN18
ALU_OP[1] => Mux1.IN18
ALU_OP[1] => Mux2.IN18
ALU_OP[1] => Mux3.IN18
ALU_OP[1] => Mux4.IN18
ALU_OP[1] => Mux5.IN18
ALU_OP[1] => Mux6.IN18
ALU_OP[1] => Mux7.IN18
ALU_OP[2] => Mux0.IN17
ALU_OP[2] => Mux1.IN17
ALU_OP[2] => Mux2.IN17
ALU_OP[2] => Mux3.IN17
ALU_OP[2] => Mux4.IN17
ALU_OP[2] => Mux5.IN17
ALU_OP[2] => Mux6.IN17
ALU_OP[2] => Mux7.IN17
ALU_OP[3] => Mux0.IN16
ALU_OP[3] => Mux1.IN16
ALU_OP[3] => Mux2.IN16
ALU_OP[3] => Mux3.IN16
ALU_OP[3] => Mux4.IN16
ALU_OP[3] => Mux5.IN16
ALU_OP[3] => Mux6.IN16
ALU_OP[3] => Mux7.IN16
MEM_ID[0] => Add1.IN16
MEM_ID[1] => Add1.IN15
MEM_ID[2] => Add1.IN14
MEM_ID[3] => Add1.IN13
MEM_ID[4] => Add1.IN12
MEM_ID[5] => Add1.IN11
MEM_ID[6] => Add1.IN10
MEM_ID[7] => Add1.IN9
result_ac[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result_ac[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result_ac[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result_ac[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result_ac[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result_ac[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result_ac[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result_ac[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|mux_3to1_8bit:COMPMUX1
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|mux_3to1_8bit:COMPMUX2
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Comp:COMP
R1[0] => Add0.IN16
R1[1] => Add0.IN15
R1[2] => Add0.IN14
R1[3] => Add0.IN13
R1[4] => Add0.IN12
R1[5] => Add0.IN11
R1[6] => Add0.IN10
R1[7] => Add0.IN9
R2[0] => Add0.IN8
R2[1] => Add0.IN7
R2[2] => Add0.IN6
R2[3] => Add0.IN5
R2[4] => Add0.IN4
R2[5] => Add0.IN3
R2[6] => Add0.IN2
R2[7] => Add0.IN1
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|Bus_mux:BUSMUX
MEM[0] => Mux0.IN20
MEM[1] => Mux1.IN20
MEM[2] => Mux2.IN20
MEM[3] => Mux3.IN20
MEM[4] => Mux4.IN20
MEM[5] => Mux5.IN20
MEM[6] => Mux6.IN20
MEM[7] => Mux7.IN20
AR[0] => Mux0.IN21
AR[1] => Mux1.IN21
AR[2] => Mux2.IN21
AR[3] => Mux3.IN21
AR[4] => Mux4.IN21
AR[5] => Mux5.IN21
AR[6] => Mux6.IN21
AR[7] => Mux7.IN21
DR[0] => Mux0.IN22
DR[1] => Mux1.IN22
DR[2] => Mux2.IN22
DR[3] => Mux3.IN22
DR[4] => Mux4.IN22
DR[5] => Mux5.IN22
DR[6] => Mux6.IN22
DR[7] => Mux7.IN22
RP[0] => Mux0.IN23
RP[1] => Mux1.IN23
RP[2] => Mux2.IN23
RP[3] => Mux3.IN23
RP[4] => Mux4.IN23
RP[5] => Mux5.IN23
RP[6] => Mux6.IN23
RP[7] => Mux7.IN23
RT[0] => Mux0.IN24
RT[1] => Mux1.IN24
RT[2] => Mux2.IN24
RT[3] => Mux3.IN24
RT[4] => Mux4.IN24
RT[5] => Mux5.IN24
RT[6] => Mux6.IN24
RT[7] => Mux7.IN24
RM1[0] => Mux0.IN25
RM1[1] => Mux1.IN25
RM1[2] => Mux2.IN25
RM1[3] => Mux3.IN25
RM1[4] => Mux4.IN25
RM1[5] => Mux5.IN25
RM1[6] => Mux6.IN25
RM1[7] => Mux7.IN25
RK1[0] => Mux0.IN26
RK1[1] => Mux1.IN26
RK1[2] => Mux2.IN26
RK1[3] => Mux3.IN26
RK1[4] => Mux4.IN26
RK1[5] => Mux5.IN26
RK1[6] => Mux6.IN26
RK1[7] => Mux7.IN26
RN1[0] => Mux0.IN27
RN1[1] => Mux1.IN27
RN1[2] => Mux2.IN27
RN1[3] => Mux3.IN27
RN1[4] => Mux4.IN27
RN1[5] => Mux5.IN27
RN1[6] => Mux6.IN27
RN1[7] => Mux7.IN27
RM2[0] => Mux0.IN28
RM2[1] => Mux1.IN28
RM2[2] => Mux2.IN28
RM2[3] => Mux3.IN28
RM2[4] => Mux4.IN28
RM2[5] => Mux5.IN28
RM2[6] => Mux6.IN28
RM2[7] => Mux7.IN28
RK2[0] => Mux0.IN29
RK2[1] => Mux1.IN29
RK2[2] => Mux2.IN29
RK2[3] => Mux3.IN29
RK2[4] => Mux4.IN29
RK2[5] => Mux5.IN29
RK2[6] => Mux6.IN29
RK2[7] => Mux7.IN29
RN2[0] => Mux0.IN30
RN2[1] => Mux1.IN30
RN2[2] => Mux2.IN30
RN2[3] => Mux3.IN30
RN2[4] => Mux4.IN30
RN2[5] => Mux5.IN30
RN2[6] => Mux6.IN30
RN2[7] => Mux7.IN30
C1[0] => Mux0.IN31
C1[1] => Mux1.IN31
C1[2] => Mux2.IN31
C1[3] => Mux3.IN31
C1[4] => Mux4.IN31
C1[5] => Mux5.IN31
C1[6] => Mux6.IN31
C1[7] => Mux7.IN31
C2[0] => Mux0.IN32
C2[1] => Mux1.IN32
C2[2] => Mux2.IN32
C2[3] => Mux3.IN32
C2[4] => Mux4.IN32
C2[5] => Mux5.IN32
C2[6] => Mux6.IN32
C2[7] => Mux7.IN32
C3[0] => Mux0.IN33
C3[1] => Mux1.IN33
C3[2] => Mux2.IN33
C3[3] => Mux3.IN33
C3[4] => Mux4.IN33
C3[5] => Mux5.IN33
C3[6] => Mux6.IN33
C3[7] => Mux7.IN33
AC[0] => Mux0.IN34
AC[1] => Mux1.IN34
AC[2] => Mux2.IN34
AC[3] => Mux3.IN34
AC[4] => Mux4.IN34
AC[5] => Mux5.IN34
AC[6] => Mux6.IN34
AC[7] => Mux7.IN34
RR[0] => Mux0.IN35
RR[1] => Mux1.IN35
RR[2] => Mux2.IN35
RR[3] => Mux3.IN35
RR[4] => Mux4.IN35
RR[5] => Mux5.IN35
RR[6] => Mux6.IN35
RR[7] => Mux7.IN35
RT4[0] => Mux0.IN36
RT4[1] => Mux1.IN36
RT4[2] => Mux2.IN36
RT4[3] => Mux3.IN36
RT4[4] => Mux4.IN36
RT4[5] => Mux5.IN36
RT4[6] => Mux6.IN36
RT4[7] => Mux7.IN36
mux_sel[0] => Mux0.IN19
mux_sel[0] => Mux1.IN19
mux_sel[0] => Mux2.IN19
mux_sel[0] => Mux3.IN19
mux_sel[0] => Mux4.IN19
mux_sel[0] => Mux5.IN19
mux_sel[0] => Mux6.IN19
mux_sel[0] => Mux7.IN19
mux_sel[0] => Mux8.IN36
mux_sel[1] => Mux0.IN18
mux_sel[1] => Mux1.IN18
mux_sel[1] => Mux2.IN18
mux_sel[1] => Mux3.IN18
mux_sel[1] => Mux4.IN18
mux_sel[1] => Mux5.IN18
mux_sel[1] => Mux6.IN18
mux_sel[1] => Mux7.IN18
mux_sel[1] => Mux8.IN35
mux_sel[2] => Mux0.IN17
mux_sel[2] => Mux1.IN17
mux_sel[2] => Mux2.IN17
mux_sel[2] => Mux3.IN17
mux_sel[2] => Mux4.IN17
mux_sel[2] => Mux5.IN17
mux_sel[2] => Mux6.IN17
mux_sel[2] => Mux7.IN17
mux_sel[2] => Mux8.IN34
mux_sel[3] => Mux0.IN16
mux_sel[3] => Mux1.IN16
mux_sel[3] => Mux2.IN16
mux_sel[3] => Mux3.IN16
mux_sel[3] => Mux4.IN16
mux_sel[3] => Mux5.IN16
mux_sel[3] => Mux6.IN16
mux_sel[3] => Mux7.IN16
mux_sel[3] => Mux8.IN33
mux_sel[4] => Mux0.IN15
mux_sel[4] => Mux1.IN15
mux_sel[4] => Mux2.IN15
mux_sel[4] => Mux3.IN15
mux_sel[4] => Mux4.IN15
mux_sel[4] => Mux5.IN15
mux_sel[4] => Mux6.IN15
mux_sel[4] => Mux7.IN15
mux_sel[4] => Mux8.IN32
Bus_select[0] <= select[0].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[1] <= select[1].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[2] <= select[2].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[3] <= select[3].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[4] <= select[4].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[5] <= select[5].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[6] <= select[6].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[7] <= select[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_1|controlunit:CU
Clk => jmpMFlag.CLK
Clk => coreS~reg0.CLK
Clk => aluOP[0]~reg0.CLK
Clk => aluOP[1]~reg0.CLK
Clk => aluOP[2]~reg0.CLK
Clk => aluOP[3]~reg0.CLK
Clk => compMUX[0]~reg0.CLK
Clk => compMUX[1]~reg0.CLK
Clk => compMUX[2]~reg0.CLK
Clk => RST[0]~reg0.CLK
Clk => RST[1]~reg0.CLK
Clk => RST[2]~reg0.CLK
Clk => RST[3]~reg0.CLK
Clk => RST[4]~reg0.CLK
Clk => INC[0]~reg0.CLK
Clk => INC[1]~reg0.CLK
Clk => INC[2]~reg0.CLK
Clk => INC[3]~reg0.CLK
Clk => INC[4]~reg0.CLK
Clk => INC[5]~reg0.CLK
Clk => busMUX[0]~reg0.CLK
Clk => busMUX[1]~reg0.CLK
Clk => busMUX[2]~reg0.CLK
Clk => busMUX[3]~reg0.CLK
Clk => busMUX[4]~reg0.CLK
Clk => coreINC_AR~reg0.CLK
Clk => selAR~reg0.CLK
Clk => wEN[0]~reg0.CLK
Clk => wEN[1]~reg0.CLK
Clk => wEN[2]~reg0.CLK
Clk => wEN[3]~reg0.CLK
Clk => wEN[4]~reg0.CLK
Clk => wEN[5]~reg0.CLK
Clk => wEN[6]~reg0.CLK
Clk => wEN[7]~reg0.CLK
Clk => wEN[8]~reg0.CLK
Clk => wEN[9]~reg0.CLK
Clk => wEN[10]~reg0.CLK
Clk => wEN[11]~reg0.CLK
Clk => wEN[12]~reg0.CLK
Clk => wEN[13]~reg0.CLK
Clk => wEN[14]~reg0.CLK
Clk => memWRITE~reg0.CLK
Clk => memREAD~reg0.CLK
Clk => iROMREAD~reg0.CLK
Clk => NEXT_STATE~56.DATAIN
Clk => STATE~1.DATAIN
Clk => memAVREG.CLK
Clk => zFlag.CLK
z => zFlag.DATAIN
INS[0] => Mux0.IN6
INS[0] => Mux1.IN6
INS[0] => Mux2.IN6
INS[0] => Mux3.IN7
INS[0] => Mux4.IN7
INS[0] => Mux5.IN7
INS[0] => Mux6.IN7
INS[0] => Mux7.IN7
INS[0] => Mux8.IN7
INS[0] => Mux9.IN7
INS[0] => Mux10.IN7
INS[0] => Equal0.IN7
INS[0] => Equal1.IN7
INS[0] => Mux11.IN7
INS[0] => Mux12.IN7
INS[0] => Mux13.IN7
INS[0] => Mux14.IN7
INS[0] => Decoder1.IN3
INS[0] => Mux15.IN8
INS[0] => Mux16.IN8
INS[0] => Mux17.IN8
INS[0] => Mux18.IN8
INS[0] => Mux19.IN8
INS[0] => Equal2.IN3
INS[0] => Equal3.IN0
INS[0] => Equal4.IN3
INS[0] => Equal5.IN1
INS[0] => Equal6.IN3
INS[1] => Mux0.IN5
INS[1] => Mux1.IN5
INS[1] => Mux2.IN5
INS[1] => Mux3.IN6
INS[1] => Mux4.IN6
INS[1] => Mux5.IN6
INS[1] => Mux6.IN6
INS[1] => Mux7.IN6
INS[1] => Mux8.IN6
INS[1] => Mux9.IN6
INS[1] => Mux10.IN6
INS[1] => Equal0.IN6
INS[1] => Equal1.IN6
INS[1] => Mux11.IN6
INS[1] => Mux12.IN6
INS[1] => Mux13.IN6
INS[1] => Mux14.IN6
INS[1] => Decoder1.IN2
INS[1] => Mux15.IN7
INS[1] => Mux16.IN7
INS[1] => Mux17.IN7
INS[1] => Mux18.IN7
INS[1] => Mux19.IN7
INS[1] => Equal2.IN2
INS[1] => Equal3.IN3
INS[1] => Equal4.IN0
INS[1] => Equal5.IN0
INS[1] => Equal6.IN2
INS[2] => Mux0.IN4
INS[2] => Mux1.IN4
INS[2] => Mux2.IN4
INS[2] => Mux3.IN5
INS[2] => Mux4.IN5
INS[2] => Mux5.IN5
INS[2] => Mux6.IN5
INS[2] => Mux7.IN5
INS[2] => Mux8.IN5
INS[2] => Mux9.IN5
INS[2] => Mux10.IN5
INS[2] => Decoder0.IN1
INS[2] => Equal0.IN5
INS[2] => Equal1.IN5
INS[2] => Mux11.IN5
INS[2] => Mux12.IN5
INS[2] => Mux13.IN5
INS[2] => Mux14.IN5
INS[2] => Decoder1.IN1
INS[2] => Mux15.IN6
INS[2] => Mux16.IN6
INS[2] => Mux17.IN6
INS[2] => Mux18.IN6
INS[2] => Mux19.IN6
INS[2] => Equal2.IN1
INS[2] => Equal3.IN2
INS[2] => Equal4.IN2
INS[2] => Equal5.IN3
INS[2] => Equal6.IN0
INS[3] => Mux0.IN3
INS[3] => Mux1.IN3
INS[3] => Mux2.IN3
INS[3] => Mux3.IN4
INS[3] => Mux4.IN4
INS[3] => Mux5.IN4
INS[3] => Mux6.IN4
INS[3] => Mux7.IN4
INS[3] => Mux8.IN4
INS[3] => Mux9.IN4
INS[3] => Mux10.IN4
INS[3] => Decoder0.IN0
INS[3] => Equal0.IN4
INS[3] => Equal1.IN4
INS[3] => Mux11.IN4
INS[3] => Mux12.IN4
INS[3] => Mux13.IN4
INS[3] => Mux14.IN4
INS[3] => Decoder1.IN0
INS[3] => Mux15.IN5
INS[3] => Mux16.IN5
INS[3] => Mux17.IN5
INS[3] => Mux18.IN5
INS[3] => Mux19.IN5
INS[3] => Equal2.IN0
INS[3] => Equal3.IN1
INS[3] => Equal4.IN1
INS[3] => Equal5.IN2
INS[3] => Equal6.IN1
INS[4] => Mux20.IN17
INS[4] => Mux21.IN17
INS[4] => Mux22.IN17
INS[4] => Mux23.IN17
INS[4] => Mux24.IN17
INS[4] => Mux25.IN17
INS[4] => Mux26.IN17
INS[4] => Mux27.IN17
INS[4] => Mux28.IN17
INS[4] => Mux29.IN17
INS[4] => Mux30.IN17
INS[4] => Mux31.IN17
INS[4] => Mux32.IN17
INS[4] => Mux33.IN17
INS[4] => Mux34.IN17
INS[4] => Mux35.IN17
INS[4] => Mux36.IN17
INS[4] => Mux37.IN17
INS[4] => Mux38.IN17
INS[4] => Mux39.IN17
INS[4] => Mux40.IN17
INS[4] => Mux41.IN17
INS[4] => Mux42.IN17
INS[4] => Mux43.IN17
INS[4] => Mux44.IN17
INS[4] => Mux45.IN17
INS[4] => Mux46.IN17
INS[4] => Mux47.IN17
INS[4] => Mux48.IN17
INS[4] => Mux49.IN17
INS[4] => Mux50.IN17
INS[4] => Mux51.IN17
INS[4] => Mux52.IN17
INS[4] => Mux53.IN17
INS[4] => Mux54.IN17
INS[4] => Mux55.IN17
INS[4] => Mux56.IN17
INS[4] => Mux57.IN17
INS[4] => Mux58.IN17
INS[4] => Mux59.IN17
INS[4] => Mux60.IN17
INS[4] => Mux61.IN17
INS[4] => Mux62.IN17
INS[4] => Mux63.IN17
INS[4] => Mux64.IN17
INS[4] => Mux65.IN17
INS[4] => Mux66.IN17
INS[4] => Mux67.IN17
INS[4] => Mux68.IN17
INS[4] => Mux69.IN17
INS[4] => Mux70.IN17
INS[4] => Mux71.IN17
INS[4] => Mux72.IN17
INS[4] => Mux73.IN17
INS[4] => Mux74.IN17
INS[4] => Mux75.IN17
INS[4] => Mux76.IN17
INS[4] => Mux77.IN17
INS[4] => Decoder2.IN3
INS[4] => Mux78.IN6
INS[4] => Mux79.IN6
INS[4] => Mux80.IN6
INS[5] => Mux20.IN16
INS[5] => Mux21.IN16
INS[5] => Mux22.IN16
INS[5] => Mux23.IN16
INS[5] => Mux24.IN16
INS[5] => Mux25.IN16
INS[5] => Mux26.IN16
INS[5] => Mux27.IN16
INS[5] => Mux28.IN16
INS[5] => Mux29.IN16
INS[5] => Mux30.IN16
INS[5] => Mux31.IN16
INS[5] => Mux32.IN16
INS[5] => Mux33.IN16
INS[5] => Mux34.IN16
INS[5] => Mux35.IN16
INS[5] => Mux36.IN16
INS[5] => Mux37.IN16
INS[5] => Mux38.IN16
INS[5] => Mux39.IN16
INS[5] => Mux40.IN16
INS[5] => Mux41.IN16
INS[5] => Mux42.IN16
INS[5] => Mux43.IN16
INS[5] => Mux44.IN16
INS[5] => Mux45.IN16
INS[5] => Mux46.IN16
INS[5] => Mux47.IN16
INS[5] => Mux48.IN16
INS[5] => Mux49.IN16
INS[5] => Mux50.IN16
INS[5] => Mux51.IN16
INS[5] => Mux52.IN16
INS[5] => Mux53.IN16
INS[5] => Mux54.IN16
INS[5] => Mux55.IN16
INS[5] => Mux56.IN16
INS[5] => Mux57.IN16
INS[5] => Mux58.IN16
INS[5] => Mux59.IN16
INS[5] => Mux60.IN16
INS[5] => Mux61.IN16
INS[5] => Mux62.IN16
INS[5] => Mux63.IN16
INS[5] => Mux64.IN16
INS[5] => Mux65.IN16
INS[5] => Mux66.IN16
INS[5] => Mux67.IN16
INS[5] => Mux68.IN16
INS[5] => Mux69.IN16
INS[5] => Mux70.IN16
INS[5] => Mux71.IN16
INS[5] => Mux72.IN16
INS[5] => Mux73.IN16
INS[5] => Mux74.IN16
INS[5] => Mux75.IN16
INS[5] => Mux76.IN16
INS[5] => Mux77.IN16
INS[5] => Decoder2.IN2
INS[5] => Mux78.IN5
INS[5] => Mux79.IN5
INS[5] => Mux80.IN5
INS[6] => Mux20.IN15
INS[6] => Mux21.IN15
INS[6] => Mux22.IN15
INS[6] => Mux23.IN15
INS[6] => Mux24.IN15
INS[6] => Mux25.IN15
INS[6] => Mux26.IN15
INS[6] => Mux27.IN15
INS[6] => Mux28.IN15
INS[6] => Mux29.IN15
INS[6] => Mux30.IN15
INS[6] => Mux31.IN15
INS[6] => Mux32.IN15
INS[6] => Mux33.IN15
INS[6] => Mux34.IN15
INS[6] => Mux35.IN15
INS[6] => Mux36.IN15
INS[6] => Mux37.IN15
INS[6] => Mux38.IN15
INS[6] => Mux39.IN15
INS[6] => Mux40.IN15
INS[6] => Mux41.IN15
INS[6] => Mux42.IN15
INS[6] => Mux43.IN15
INS[6] => Mux44.IN15
INS[6] => Mux45.IN15
INS[6] => Mux46.IN15
INS[6] => Mux47.IN15
INS[6] => Mux48.IN15
INS[6] => Mux49.IN15
INS[6] => Mux50.IN15
INS[6] => Mux51.IN15
INS[6] => Mux52.IN15
INS[6] => Mux53.IN15
INS[6] => Mux54.IN15
INS[6] => Mux55.IN15
INS[6] => Mux56.IN15
INS[6] => Mux57.IN15
INS[6] => Mux58.IN15
INS[6] => Mux59.IN15
INS[6] => Mux60.IN15
INS[6] => Mux61.IN15
INS[6] => Mux62.IN15
INS[6] => Mux63.IN15
INS[6] => Mux64.IN15
INS[6] => Mux65.IN15
INS[6] => Mux66.IN15
INS[6] => Mux67.IN15
INS[6] => Mux68.IN15
INS[6] => Mux69.IN15
INS[6] => Mux70.IN15
INS[6] => Mux71.IN15
INS[6] => Mux72.IN15
INS[6] => Mux73.IN15
INS[6] => Mux74.IN15
INS[6] => Mux75.IN15
INS[6] => Mux76.IN15
INS[6] => Mux77.IN15
INS[6] => Decoder2.IN1
INS[6] => Mux78.IN4
INS[6] => Mux79.IN4
INS[6] => Mux80.IN4
INS[7] => Mux20.IN14
INS[7] => Mux21.IN14
INS[7] => Mux22.IN14
INS[7] => Mux23.IN14
INS[7] => Mux24.IN14
INS[7] => Mux25.IN14
INS[7] => Mux26.IN14
INS[7] => Mux27.IN14
INS[7] => Mux28.IN14
INS[7] => Mux29.IN14
INS[7] => Mux30.IN14
INS[7] => Mux31.IN14
INS[7] => Mux32.IN14
INS[7] => Mux33.IN14
INS[7] => Mux34.IN14
INS[7] => Mux35.IN14
INS[7] => Mux36.IN14
INS[7] => Mux37.IN14
INS[7] => Mux38.IN14
INS[7] => Mux39.IN14
INS[7] => Mux40.IN14
INS[7] => Mux41.IN14
INS[7] => Mux42.IN14
INS[7] => Mux43.IN14
INS[7] => Mux44.IN14
INS[7] => Mux45.IN14
INS[7] => Mux46.IN14
INS[7] => Mux47.IN14
INS[7] => Mux48.IN14
INS[7] => Mux49.IN14
INS[7] => Mux50.IN14
INS[7] => Mux51.IN14
INS[7] => Mux52.IN14
INS[7] => Mux53.IN14
INS[7] => Mux54.IN14
INS[7] => Mux55.IN14
INS[7] => Mux56.IN14
INS[7] => Mux57.IN14
INS[7] => Mux58.IN14
INS[7] => Mux59.IN14
INS[7] => Mux60.IN14
INS[7] => Mux61.IN14
INS[7] => Mux62.IN14
INS[7] => Mux63.IN14
INS[7] => Mux64.IN14
INS[7] => Mux65.IN14
INS[7] => Mux66.IN14
INS[7] => Mux67.IN14
INS[7] => Mux68.IN14
INS[7] => Mux69.IN14
INS[7] => Mux70.IN14
INS[7] => Mux71.IN14
INS[7] => Mux72.IN14
INS[7] => Mux73.IN14
INS[7] => Mux74.IN14
INS[7] => Mux75.IN14
INS[7] => Mux76.IN14
INS[7] => Mux77.IN14
INS[7] => Decoder2.IN0
INS[7] => Mux78.IN3
INS[7] => Mux79.IN3
INS[7] => Mux80.IN3
memAV => memAVREG.DATAIN
imemAV => Selector9.IN6
imemAV => Selector8.IN2
iROMREAD <= iROMREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memREAD <= memREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWRITE <= memWRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[0] <= wEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[1] <= wEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[2] <= wEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[3] <= wEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[4] <= wEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[5] <= wEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[6] <= wEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[7] <= wEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[8] <= wEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[9] <= wEN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[10] <= wEN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[11] <= wEN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[12] <= wEN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[13] <= wEN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[14] <= wEN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selAR <= selAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreINC_AR <= coreINC_AR~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[0] <= busMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[1] <= busMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[2] <= busMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[3] <= busMUX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[4] <= busMUX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[0] <= INC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[1] <= INC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[2] <= INC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[3] <= INC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[4] <= INC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[5] <= INC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[0] <= RST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[1] <= RST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[2] <= RST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[3] <= RST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[4] <= RST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[0] <= compMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[1] <= compMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[2] <= compMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[0] <= aluOP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[1] <= aluOP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[2] <= aluOP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[3] <= aluOP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreS <= coreS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2
Clk => Clk.IN19
IROM_dataIn[0] => IROM_dataIn[0].IN2
IROM_dataIn[1] => IROM_dataIn[1].IN2
IROM_dataIn[2] => IROM_dataIn[2].IN2
IROM_dataIn[3] => IROM_dataIn[3].IN2
IROM_dataIn[4] => IROM_dataIn[4].IN2
IROM_dataIn[5] => IROM_dataIn[5].IN2
IROM_dataIn[6] => IROM_dataIn[6].IN2
IROM_dataIn[7] => IROM_dataIn[7].IN2
DRAM_dataIn[0] => DRAM_dataIn[0].IN1
DRAM_dataIn[1] => DRAM_dataIn[1].IN1
DRAM_dataIn[2] => DRAM_dataIn[2].IN1
DRAM_dataIn[3] => DRAM_dataIn[3].IN1
DRAM_dataIn[4] => DRAM_dataIn[4].IN1
DRAM_dataIn[5] => DRAM_dataIn[5].IN1
DRAM_dataIn[6] => DRAM_dataIn[6].IN1
DRAM_dataIn[7] => DRAM_dataIn[7].IN1
MEM_ID[0] => MEM_ID[0].IN1
MEM_ID[1] => MEM_ID[1].IN1
MEM_ID[2] => MEM_ID[2].IN1
MEM_ID[3] => MEM_ID[3].IN1
MEM_ID[4] => MEM_ID[4].IN1
MEM_ID[5] => MEM_ID[5].IN1
MEM_ID[6] => MEM_ID[6].IN1
MEM_ID[7] => MEM_ID[7].IN1
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
imemAV => imemAV.IN1
memAV => memAV.IN1
DRAM_dataOut[0] <= DR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[1] <= DR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[2] <= DR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[3] <= DR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[4] <= DR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[5] <= DR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[6] <= DR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[7] <= DR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
IROM_addr[0] <= PC:PC.dout
IROM_addr[1] <= PC:PC.dout
IROM_addr[2] <= PC:PC.dout
IROM_addr[3] <= PC:PC.dout
IROM_addr[4] <= PC:PC.dout
IROM_addr[5] <= PC:PC.dout
IROM_addr[6] <= PC:PC.dout
IROM_addr[7] <= PC:PC.dout
DRAM_addr[0] <= AR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[1] <= AR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[2] <= AR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[3] <= AR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[4] <= AR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[5] <= AR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[6] <= AR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[7] <= AR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
memREAD <= controlunit:CU.memREAD
memWRITE <= controlunit:CU.memWRITE
iROMREAD <= controlunit:CU.iROMREAD
coreS <= controlunit:CU.coreS


|processor|core:CORE_2|PC:PC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:IR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|AR:AR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => always0.IN0
WEN => always0.IN0
selAR => always0.IN1
selAR => always0.IN1
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => always0.IN1
coreINC_AR => always0.IN1
IOut[0] => value.DATAB
IOut[1] => value.DATAB
IOut[2] => value.DATAB
IOut[3] => value.DATAB
IOut[4] => value.DATAB
IOut[5] => value.DATAB
IOut[6] => value.DATAB
IOut[7] => value.DATAB
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
coreID[0] => Add0.IN8
coreID[1] => Add0.IN7
coreID[2] => Add0.IN6
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:DR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RP
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_RW:RT
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RT4
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RM1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RK1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RN1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_RI:RM2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_RI:RK2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_RI:RN2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_W:RC1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_WI:RC2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_WI:RC3
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Reg_module_RW:AC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Alu:ALU
AC[0] => Mult0.IN7
AC[0] => Add0.IN8
AC[0] => Add1.IN8
AC[0] => Mux7.IN3
AC[0] => Mux7.IN4
AC[0] => Mux7.IN5
AC[0] => Mux7.IN6
AC[0] => Mux7.IN7
AC[0] => Mux7.IN8
AC[0] => Mux7.IN9
AC[0] => Mux7.IN10
AC[0] => Mux7.IN11
AC[0] => Mux7.IN12
AC[0] => Mux7.IN13
AC[0] => Mux7.IN14
AC[1] => Mult0.IN6
AC[1] => Add0.IN7
AC[1] => Add1.IN7
AC[1] => Mux6.IN3
AC[1] => Mux6.IN4
AC[1] => Mux6.IN5
AC[1] => Mux6.IN6
AC[1] => Mux6.IN7
AC[1] => Mux6.IN8
AC[1] => Mux6.IN9
AC[1] => Mux6.IN10
AC[1] => Mux6.IN11
AC[1] => Mux6.IN12
AC[1] => Mux6.IN13
AC[1] => Mux6.IN14
AC[2] => Mult0.IN5
AC[2] => Add0.IN6
AC[2] => Add1.IN6
AC[2] => Mux5.IN3
AC[2] => Mux5.IN4
AC[2] => Mux5.IN5
AC[2] => Mux5.IN6
AC[2] => Mux5.IN7
AC[2] => Mux5.IN8
AC[2] => Mux5.IN9
AC[2] => Mux5.IN10
AC[2] => Mux5.IN11
AC[2] => Mux5.IN12
AC[2] => Mux5.IN13
AC[2] => Mux5.IN14
AC[3] => Mult0.IN4
AC[3] => Add0.IN5
AC[3] => Add1.IN5
AC[3] => Mux4.IN3
AC[3] => Mux4.IN4
AC[3] => Mux4.IN5
AC[3] => Mux4.IN6
AC[3] => Mux4.IN7
AC[3] => Mux4.IN8
AC[3] => Mux4.IN9
AC[3] => Mux4.IN10
AC[3] => Mux4.IN11
AC[3] => Mux4.IN12
AC[3] => Mux4.IN13
AC[3] => Mux4.IN14
AC[4] => Mult0.IN3
AC[4] => Add0.IN4
AC[4] => Add1.IN4
AC[4] => Mux3.IN3
AC[4] => Mux3.IN4
AC[4] => Mux3.IN5
AC[4] => Mux3.IN6
AC[4] => Mux3.IN7
AC[4] => Mux3.IN8
AC[4] => Mux3.IN9
AC[4] => Mux3.IN10
AC[4] => Mux3.IN11
AC[4] => Mux3.IN12
AC[4] => Mux3.IN13
AC[4] => Mux3.IN14
AC[5] => Mult0.IN2
AC[5] => Add0.IN3
AC[5] => Add1.IN3
AC[5] => Mux2.IN3
AC[5] => Mux2.IN4
AC[5] => Mux2.IN5
AC[5] => Mux2.IN6
AC[5] => Mux2.IN7
AC[5] => Mux2.IN8
AC[5] => Mux2.IN9
AC[5] => Mux2.IN10
AC[5] => Mux2.IN11
AC[5] => Mux2.IN12
AC[5] => Mux2.IN13
AC[5] => Mux2.IN14
AC[6] => Mult0.IN1
AC[6] => Add0.IN2
AC[6] => Add1.IN2
AC[6] => Mux1.IN3
AC[6] => Mux1.IN4
AC[6] => Mux1.IN5
AC[6] => Mux1.IN6
AC[6] => Mux1.IN7
AC[6] => Mux1.IN8
AC[6] => Mux1.IN9
AC[6] => Mux1.IN10
AC[6] => Mux1.IN11
AC[6] => Mux1.IN12
AC[6] => Mux1.IN13
AC[6] => Mux1.IN14
AC[7] => Mult0.IN0
AC[7] => Add0.IN1
AC[7] => Add1.IN1
AC[7] => Mux0.IN3
AC[7] => Mux0.IN4
AC[7] => Mux0.IN5
AC[7] => Mux0.IN6
AC[7] => Mux0.IN7
AC[7] => Mux0.IN8
AC[7] => Mux0.IN9
AC[7] => Mux0.IN10
AC[7] => Mux0.IN11
AC[7] => Mux0.IN12
AC[7] => Mux0.IN13
AC[7] => Mux0.IN14
BusOut[0] => Mult0.IN15
BusOut[0] => Add0.IN16
BusOut[0] => Mux7.IN15
BusOut[1] => Mult0.IN14
BusOut[1] => Add0.IN15
BusOut[1] => Mux6.IN15
BusOut[2] => Mult0.IN13
BusOut[2] => Add0.IN14
BusOut[2] => Mux5.IN15
BusOut[3] => Mult0.IN12
BusOut[3] => Add0.IN13
BusOut[3] => Mux4.IN15
BusOut[4] => Mult0.IN11
BusOut[4] => Add0.IN12
BusOut[4] => Mux3.IN15
BusOut[5] => Mult0.IN10
BusOut[5] => Add0.IN11
BusOut[5] => Mux2.IN15
BusOut[6] => Mult0.IN9
BusOut[6] => Add0.IN10
BusOut[6] => Mux1.IN15
BusOut[7] => Mult0.IN8
BusOut[7] => Add0.IN9
BusOut[7] => Mux0.IN15
ALU_OP[0] => Mux0.IN19
ALU_OP[0] => Mux1.IN19
ALU_OP[0] => Mux2.IN19
ALU_OP[0] => Mux3.IN19
ALU_OP[0] => Mux4.IN19
ALU_OP[0] => Mux5.IN19
ALU_OP[0] => Mux6.IN19
ALU_OP[0] => Mux7.IN19
ALU_OP[1] => Mux0.IN18
ALU_OP[1] => Mux1.IN18
ALU_OP[1] => Mux2.IN18
ALU_OP[1] => Mux3.IN18
ALU_OP[1] => Mux4.IN18
ALU_OP[1] => Mux5.IN18
ALU_OP[1] => Mux6.IN18
ALU_OP[1] => Mux7.IN18
ALU_OP[2] => Mux0.IN17
ALU_OP[2] => Mux1.IN17
ALU_OP[2] => Mux2.IN17
ALU_OP[2] => Mux3.IN17
ALU_OP[2] => Mux4.IN17
ALU_OP[2] => Mux5.IN17
ALU_OP[2] => Mux6.IN17
ALU_OP[2] => Mux7.IN17
ALU_OP[3] => Mux0.IN16
ALU_OP[3] => Mux1.IN16
ALU_OP[3] => Mux2.IN16
ALU_OP[3] => Mux3.IN16
ALU_OP[3] => Mux4.IN16
ALU_OP[3] => Mux5.IN16
ALU_OP[3] => Mux6.IN16
ALU_OP[3] => Mux7.IN16
MEM_ID[0] => Add1.IN16
MEM_ID[1] => Add1.IN15
MEM_ID[2] => Add1.IN14
MEM_ID[3] => Add1.IN13
MEM_ID[4] => Add1.IN12
MEM_ID[5] => Add1.IN11
MEM_ID[6] => Add1.IN10
MEM_ID[7] => Add1.IN9
result_ac[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result_ac[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result_ac[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result_ac[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result_ac[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result_ac[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result_ac[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result_ac[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|mux_3to1_8bit:COMPMUX1
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|mux_3to1_8bit:COMPMUX2
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Comp:COMP
R1[0] => Add0.IN16
R1[1] => Add0.IN15
R1[2] => Add0.IN14
R1[3] => Add0.IN13
R1[4] => Add0.IN12
R1[5] => Add0.IN11
R1[6] => Add0.IN10
R1[7] => Add0.IN9
R2[0] => Add0.IN8
R2[1] => Add0.IN7
R2[2] => Add0.IN6
R2[3] => Add0.IN5
R2[4] => Add0.IN4
R2[5] => Add0.IN3
R2[6] => Add0.IN2
R2[7] => Add0.IN1
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|Bus_mux:BUSMUX
MEM[0] => Mux0.IN20
MEM[1] => Mux1.IN20
MEM[2] => Mux2.IN20
MEM[3] => Mux3.IN20
MEM[4] => Mux4.IN20
MEM[5] => Mux5.IN20
MEM[6] => Mux6.IN20
MEM[7] => Mux7.IN20
AR[0] => Mux0.IN21
AR[1] => Mux1.IN21
AR[2] => Mux2.IN21
AR[3] => Mux3.IN21
AR[4] => Mux4.IN21
AR[5] => Mux5.IN21
AR[6] => Mux6.IN21
AR[7] => Mux7.IN21
DR[0] => Mux0.IN22
DR[1] => Mux1.IN22
DR[2] => Mux2.IN22
DR[3] => Mux3.IN22
DR[4] => Mux4.IN22
DR[5] => Mux5.IN22
DR[6] => Mux6.IN22
DR[7] => Mux7.IN22
RP[0] => Mux0.IN23
RP[1] => Mux1.IN23
RP[2] => Mux2.IN23
RP[3] => Mux3.IN23
RP[4] => Mux4.IN23
RP[5] => Mux5.IN23
RP[6] => Mux6.IN23
RP[7] => Mux7.IN23
RT[0] => Mux0.IN24
RT[1] => Mux1.IN24
RT[2] => Mux2.IN24
RT[3] => Mux3.IN24
RT[4] => Mux4.IN24
RT[5] => Mux5.IN24
RT[6] => Mux6.IN24
RT[7] => Mux7.IN24
RM1[0] => Mux0.IN25
RM1[1] => Mux1.IN25
RM1[2] => Mux2.IN25
RM1[3] => Mux3.IN25
RM1[4] => Mux4.IN25
RM1[5] => Mux5.IN25
RM1[6] => Mux6.IN25
RM1[7] => Mux7.IN25
RK1[0] => Mux0.IN26
RK1[1] => Mux1.IN26
RK1[2] => Mux2.IN26
RK1[3] => Mux3.IN26
RK1[4] => Mux4.IN26
RK1[5] => Mux5.IN26
RK1[6] => Mux6.IN26
RK1[7] => Mux7.IN26
RN1[0] => Mux0.IN27
RN1[1] => Mux1.IN27
RN1[2] => Mux2.IN27
RN1[3] => Mux3.IN27
RN1[4] => Mux4.IN27
RN1[5] => Mux5.IN27
RN1[6] => Mux6.IN27
RN1[7] => Mux7.IN27
RM2[0] => Mux0.IN28
RM2[1] => Mux1.IN28
RM2[2] => Mux2.IN28
RM2[3] => Mux3.IN28
RM2[4] => Mux4.IN28
RM2[5] => Mux5.IN28
RM2[6] => Mux6.IN28
RM2[7] => Mux7.IN28
RK2[0] => Mux0.IN29
RK2[1] => Mux1.IN29
RK2[2] => Mux2.IN29
RK2[3] => Mux3.IN29
RK2[4] => Mux4.IN29
RK2[5] => Mux5.IN29
RK2[6] => Mux6.IN29
RK2[7] => Mux7.IN29
RN2[0] => Mux0.IN30
RN2[1] => Mux1.IN30
RN2[2] => Mux2.IN30
RN2[3] => Mux3.IN30
RN2[4] => Mux4.IN30
RN2[5] => Mux5.IN30
RN2[6] => Mux6.IN30
RN2[7] => Mux7.IN30
C1[0] => Mux0.IN31
C1[1] => Mux1.IN31
C1[2] => Mux2.IN31
C1[3] => Mux3.IN31
C1[4] => Mux4.IN31
C1[5] => Mux5.IN31
C1[6] => Mux6.IN31
C1[7] => Mux7.IN31
C2[0] => Mux0.IN32
C2[1] => Mux1.IN32
C2[2] => Mux2.IN32
C2[3] => Mux3.IN32
C2[4] => Mux4.IN32
C2[5] => Mux5.IN32
C2[6] => Mux6.IN32
C2[7] => Mux7.IN32
C3[0] => Mux0.IN33
C3[1] => Mux1.IN33
C3[2] => Mux2.IN33
C3[3] => Mux3.IN33
C3[4] => Mux4.IN33
C3[5] => Mux5.IN33
C3[6] => Mux6.IN33
C3[7] => Mux7.IN33
AC[0] => Mux0.IN34
AC[1] => Mux1.IN34
AC[2] => Mux2.IN34
AC[3] => Mux3.IN34
AC[4] => Mux4.IN34
AC[5] => Mux5.IN34
AC[6] => Mux6.IN34
AC[7] => Mux7.IN34
RR[0] => Mux0.IN35
RR[1] => Mux1.IN35
RR[2] => Mux2.IN35
RR[3] => Mux3.IN35
RR[4] => Mux4.IN35
RR[5] => Mux5.IN35
RR[6] => Mux6.IN35
RR[7] => Mux7.IN35
RT4[0] => Mux0.IN36
RT4[1] => Mux1.IN36
RT4[2] => Mux2.IN36
RT4[3] => Mux3.IN36
RT4[4] => Mux4.IN36
RT4[5] => Mux5.IN36
RT4[6] => Mux6.IN36
RT4[7] => Mux7.IN36
mux_sel[0] => Mux0.IN19
mux_sel[0] => Mux1.IN19
mux_sel[0] => Mux2.IN19
mux_sel[0] => Mux3.IN19
mux_sel[0] => Mux4.IN19
mux_sel[0] => Mux5.IN19
mux_sel[0] => Mux6.IN19
mux_sel[0] => Mux7.IN19
mux_sel[0] => Mux8.IN36
mux_sel[1] => Mux0.IN18
mux_sel[1] => Mux1.IN18
mux_sel[1] => Mux2.IN18
mux_sel[1] => Mux3.IN18
mux_sel[1] => Mux4.IN18
mux_sel[1] => Mux5.IN18
mux_sel[1] => Mux6.IN18
mux_sel[1] => Mux7.IN18
mux_sel[1] => Mux8.IN35
mux_sel[2] => Mux0.IN17
mux_sel[2] => Mux1.IN17
mux_sel[2] => Mux2.IN17
mux_sel[2] => Mux3.IN17
mux_sel[2] => Mux4.IN17
mux_sel[2] => Mux5.IN17
mux_sel[2] => Mux6.IN17
mux_sel[2] => Mux7.IN17
mux_sel[2] => Mux8.IN34
mux_sel[3] => Mux0.IN16
mux_sel[3] => Mux1.IN16
mux_sel[3] => Mux2.IN16
mux_sel[3] => Mux3.IN16
mux_sel[3] => Mux4.IN16
mux_sel[3] => Mux5.IN16
mux_sel[3] => Mux6.IN16
mux_sel[3] => Mux7.IN16
mux_sel[3] => Mux8.IN33
mux_sel[4] => Mux0.IN15
mux_sel[4] => Mux1.IN15
mux_sel[4] => Mux2.IN15
mux_sel[4] => Mux3.IN15
mux_sel[4] => Mux4.IN15
mux_sel[4] => Mux5.IN15
mux_sel[4] => Mux6.IN15
mux_sel[4] => Mux7.IN15
mux_sel[4] => Mux8.IN32
Bus_select[0] <= select[0].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[1] <= select[1].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[2] <= select[2].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[3] <= select[3].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[4] <= select[4].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[5] <= select[5].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[6] <= select[6].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[7] <= select[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_2|controlunit:CU
Clk => jmpMFlag.CLK
Clk => coreS~reg0.CLK
Clk => aluOP[0]~reg0.CLK
Clk => aluOP[1]~reg0.CLK
Clk => aluOP[2]~reg0.CLK
Clk => aluOP[3]~reg0.CLK
Clk => compMUX[0]~reg0.CLK
Clk => compMUX[1]~reg0.CLK
Clk => compMUX[2]~reg0.CLK
Clk => RST[0]~reg0.CLK
Clk => RST[1]~reg0.CLK
Clk => RST[2]~reg0.CLK
Clk => RST[3]~reg0.CLK
Clk => RST[4]~reg0.CLK
Clk => INC[0]~reg0.CLK
Clk => INC[1]~reg0.CLK
Clk => INC[2]~reg0.CLK
Clk => INC[3]~reg0.CLK
Clk => INC[4]~reg0.CLK
Clk => INC[5]~reg0.CLK
Clk => busMUX[0]~reg0.CLK
Clk => busMUX[1]~reg0.CLK
Clk => busMUX[2]~reg0.CLK
Clk => busMUX[3]~reg0.CLK
Clk => busMUX[4]~reg0.CLK
Clk => coreINC_AR~reg0.CLK
Clk => selAR~reg0.CLK
Clk => wEN[0]~reg0.CLK
Clk => wEN[1]~reg0.CLK
Clk => wEN[2]~reg0.CLK
Clk => wEN[3]~reg0.CLK
Clk => wEN[4]~reg0.CLK
Clk => wEN[5]~reg0.CLK
Clk => wEN[6]~reg0.CLK
Clk => wEN[7]~reg0.CLK
Clk => wEN[8]~reg0.CLK
Clk => wEN[9]~reg0.CLK
Clk => wEN[10]~reg0.CLK
Clk => wEN[11]~reg0.CLK
Clk => wEN[12]~reg0.CLK
Clk => wEN[13]~reg0.CLK
Clk => wEN[14]~reg0.CLK
Clk => memWRITE~reg0.CLK
Clk => memREAD~reg0.CLK
Clk => iROMREAD~reg0.CLK
Clk => NEXT_STATE~56.DATAIN
Clk => STATE~1.DATAIN
Clk => memAVREG.CLK
Clk => zFlag.CLK
z => zFlag.DATAIN
INS[0] => Mux0.IN6
INS[0] => Mux1.IN6
INS[0] => Mux2.IN6
INS[0] => Mux3.IN7
INS[0] => Mux4.IN7
INS[0] => Mux5.IN7
INS[0] => Mux6.IN7
INS[0] => Mux7.IN7
INS[0] => Mux8.IN7
INS[0] => Mux9.IN7
INS[0] => Mux10.IN7
INS[0] => Equal0.IN7
INS[0] => Equal1.IN7
INS[0] => Mux11.IN7
INS[0] => Mux12.IN7
INS[0] => Mux13.IN7
INS[0] => Mux14.IN7
INS[0] => Decoder1.IN3
INS[0] => Mux15.IN8
INS[0] => Mux16.IN8
INS[0] => Mux17.IN8
INS[0] => Mux18.IN8
INS[0] => Mux19.IN8
INS[0] => Equal2.IN3
INS[0] => Equal3.IN0
INS[0] => Equal4.IN3
INS[0] => Equal5.IN1
INS[0] => Equal6.IN3
INS[1] => Mux0.IN5
INS[1] => Mux1.IN5
INS[1] => Mux2.IN5
INS[1] => Mux3.IN6
INS[1] => Mux4.IN6
INS[1] => Mux5.IN6
INS[1] => Mux6.IN6
INS[1] => Mux7.IN6
INS[1] => Mux8.IN6
INS[1] => Mux9.IN6
INS[1] => Mux10.IN6
INS[1] => Equal0.IN6
INS[1] => Equal1.IN6
INS[1] => Mux11.IN6
INS[1] => Mux12.IN6
INS[1] => Mux13.IN6
INS[1] => Mux14.IN6
INS[1] => Decoder1.IN2
INS[1] => Mux15.IN7
INS[1] => Mux16.IN7
INS[1] => Mux17.IN7
INS[1] => Mux18.IN7
INS[1] => Mux19.IN7
INS[1] => Equal2.IN2
INS[1] => Equal3.IN3
INS[1] => Equal4.IN0
INS[1] => Equal5.IN0
INS[1] => Equal6.IN2
INS[2] => Mux0.IN4
INS[2] => Mux1.IN4
INS[2] => Mux2.IN4
INS[2] => Mux3.IN5
INS[2] => Mux4.IN5
INS[2] => Mux5.IN5
INS[2] => Mux6.IN5
INS[2] => Mux7.IN5
INS[2] => Mux8.IN5
INS[2] => Mux9.IN5
INS[2] => Mux10.IN5
INS[2] => Decoder0.IN1
INS[2] => Equal0.IN5
INS[2] => Equal1.IN5
INS[2] => Mux11.IN5
INS[2] => Mux12.IN5
INS[2] => Mux13.IN5
INS[2] => Mux14.IN5
INS[2] => Decoder1.IN1
INS[2] => Mux15.IN6
INS[2] => Mux16.IN6
INS[2] => Mux17.IN6
INS[2] => Mux18.IN6
INS[2] => Mux19.IN6
INS[2] => Equal2.IN1
INS[2] => Equal3.IN2
INS[2] => Equal4.IN2
INS[2] => Equal5.IN3
INS[2] => Equal6.IN0
INS[3] => Mux0.IN3
INS[3] => Mux1.IN3
INS[3] => Mux2.IN3
INS[3] => Mux3.IN4
INS[3] => Mux4.IN4
INS[3] => Mux5.IN4
INS[3] => Mux6.IN4
INS[3] => Mux7.IN4
INS[3] => Mux8.IN4
INS[3] => Mux9.IN4
INS[3] => Mux10.IN4
INS[3] => Decoder0.IN0
INS[3] => Equal0.IN4
INS[3] => Equal1.IN4
INS[3] => Mux11.IN4
INS[3] => Mux12.IN4
INS[3] => Mux13.IN4
INS[3] => Mux14.IN4
INS[3] => Decoder1.IN0
INS[3] => Mux15.IN5
INS[3] => Mux16.IN5
INS[3] => Mux17.IN5
INS[3] => Mux18.IN5
INS[3] => Mux19.IN5
INS[3] => Equal2.IN0
INS[3] => Equal3.IN1
INS[3] => Equal4.IN1
INS[3] => Equal5.IN2
INS[3] => Equal6.IN1
INS[4] => Mux20.IN17
INS[4] => Mux21.IN17
INS[4] => Mux22.IN17
INS[4] => Mux23.IN17
INS[4] => Mux24.IN17
INS[4] => Mux25.IN17
INS[4] => Mux26.IN17
INS[4] => Mux27.IN17
INS[4] => Mux28.IN17
INS[4] => Mux29.IN17
INS[4] => Mux30.IN17
INS[4] => Mux31.IN17
INS[4] => Mux32.IN17
INS[4] => Mux33.IN17
INS[4] => Mux34.IN17
INS[4] => Mux35.IN17
INS[4] => Mux36.IN17
INS[4] => Mux37.IN17
INS[4] => Mux38.IN17
INS[4] => Mux39.IN17
INS[4] => Mux40.IN17
INS[4] => Mux41.IN17
INS[4] => Mux42.IN17
INS[4] => Mux43.IN17
INS[4] => Mux44.IN17
INS[4] => Mux45.IN17
INS[4] => Mux46.IN17
INS[4] => Mux47.IN17
INS[4] => Mux48.IN17
INS[4] => Mux49.IN17
INS[4] => Mux50.IN17
INS[4] => Mux51.IN17
INS[4] => Mux52.IN17
INS[4] => Mux53.IN17
INS[4] => Mux54.IN17
INS[4] => Mux55.IN17
INS[4] => Mux56.IN17
INS[4] => Mux57.IN17
INS[4] => Mux58.IN17
INS[4] => Mux59.IN17
INS[4] => Mux60.IN17
INS[4] => Mux61.IN17
INS[4] => Mux62.IN17
INS[4] => Mux63.IN17
INS[4] => Mux64.IN17
INS[4] => Mux65.IN17
INS[4] => Mux66.IN17
INS[4] => Mux67.IN17
INS[4] => Mux68.IN17
INS[4] => Mux69.IN17
INS[4] => Mux70.IN17
INS[4] => Mux71.IN17
INS[4] => Mux72.IN17
INS[4] => Mux73.IN17
INS[4] => Mux74.IN17
INS[4] => Mux75.IN17
INS[4] => Mux76.IN17
INS[4] => Mux77.IN17
INS[4] => Decoder2.IN3
INS[4] => Mux78.IN6
INS[4] => Mux79.IN6
INS[4] => Mux80.IN6
INS[5] => Mux20.IN16
INS[5] => Mux21.IN16
INS[5] => Mux22.IN16
INS[5] => Mux23.IN16
INS[5] => Mux24.IN16
INS[5] => Mux25.IN16
INS[5] => Mux26.IN16
INS[5] => Mux27.IN16
INS[5] => Mux28.IN16
INS[5] => Mux29.IN16
INS[5] => Mux30.IN16
INS[5] => Mux31.IN16
INS[5] => Mux32.IN16
INS[5] => Mux33.IN16
INS[5] => Mux34.IN16
INS[5] => Mux35.IN16
INS[5] => Mux36.IN16
INS[5] => Mux37.IN16
INS[5] => Mux38.IN16
INS[5] => Mux39.IN16
INS[5] => Mux40.IN16
INS[5] => Mux41.IN16
INS[5] => Mux42.IN16
INS[5] => Mux43.IN16
INS[5] => Mux44.IN16
INS[5] => Mux45.IN16
INS[5] => Mux46.IN16
INS[5] => Mux47.IN16
INS[5] => Mux48.IN16
INS[5] => Mux49.IN16
INS[5] => Mux50.IN16
INS[5] => Mux51.IN16
INS[5] => Mux52.IN16
INS[5] => Mux53.IN16
INS[5] => Mux54.IN16
INS[5] => Mux55.IN16
INS[5] => Mux56.IN16
INS[5] => Mux57.IN16
INS[5] => Mux58.IN16
INS[5] => Mux59.IN16
INS[5] => Mux60.IN16
INS[5] => Mux61.IN16
INS[5] => Mux62.IN16
INS[5] => Mux63.IN16
INS[5] => Mux64.IN16
INS[5] => Mux65.IN16
INS[5] => Mux66.IN16
INS[5] => Mux67.IN16
INS[5] => Mux68.IN16
INS[5] => Mux69.IN16
INS[5] => Mux70.IN16
INS[5] => Mux71.IN16
INS[5] => Mux72.IN16
INS[5] => Mux73.IN16
INS[5] => Mux74.IN16
INS[5] => Mux75.IN16
INS[5] => Mux76.IN16
INS[5] => Mux77.IN16
INS[5] => Decoder2.IN2
INS[5] => Mux78.IN5
INS[5] => Mux79.IN5
INS[5] => Mux80.IN5
INS[6] => Mux20.IN15
INS[6] => Mux21.IN15
INS[6] => Mux22.IN15
INS[6] => Mux23.IN15
INS[6] => Mux24.IN15
INS[6] => Mux25.IN15
INS[6] => Mux26.IN15
INS[6] => Mux27.IN15
INS[6] => Mux28.IN15
INS[6] => Mux29.IN15
INS[6] => Mux30.IN15
INS[6] => Mux31.IN15
INS[6] => Mux32.IN15
INS[6] => Mux33.IN15
INS[6] => Mux34.IN15
INS[6] => Mux35.IN15
INS[6] => Mux36.IN15
INS[6] => Mux37.IN15
INS[6] => Mux38.IN15
INS[6] => Mux39.IN15
INS[6] => Mux40.IN15
INS[6] => Mux41.IN15
INS[6] => Mux42.IN15
INS[6] => Mux43.IN15
INS[6] => Mux44.IN15
INS[6] => Mux45.IN15
INS[6] => Mux46.IN15
INS[6] => Mux47.IN15
INS[6] => Mux48.IN15
INS[6] => Mux49.IN15
INS[6] => Mux50.IN15
INS[6] => Mux51.IN15
INS[6] => Mux52.IN15
INS[6] => Mux53.IN15
INS[6] => Mux54.IN15
INS[6] => Mux55.IN15
INS[6] => Mux56.IN15
INS[6] => Mux57.IN15
INS[6] => Mux58.IN15
INS[6] => Mux59.IN15
INS[6] => Mux60.IN15
INS[6] => Mux61.IN15
INS[6] => Mux62.IN15
INS[6] => Mux63.IN15
INS[6] => Mux64.IN15
INS[6] => Mux65.IN15
INS[6] => Mux66.IN15
INS[6] => Mux67.IN15
INS[6] => Mux68.IN15
INS[6] => Mux69.IN15
INS[6] => Mux70.IN15
INS[6] => Mux71.IN15
INS[6] => Mux72.IN15
INS[6] => Mux73.IN15
INS[6] => Mux74.IN15
INS[6] => Mux75.IN15
INS[6] => Mux76.IN15
INS[6] => Mux77.IN15
INS[6] => Decoder2.IN1
INS[6] => Mux78.IN4
INS[6] => Mux79.IN4
INS[6] => Mux80.IN4
INS[7] => Mux20.IN14
INS[7] => Mux21.IN14
INS[7] => Mux22.IN14
INS[7] => Mux23.IN14
INS[7] => Mux24.IN14
INS[7] => Mux25.IN14
INS[7] => Mux26.IN14
INS[7] => Mux27.IN14
INS[7] => Mux28.IN14
INS[7] => Mux29.IN14
INS[7] => Mux30.IN14
INS[7] => Mux31.IN14
INS[7] => Mux32.IN14
INS[7] => Mux33.IN14
INS[7] => Mux34.IN14
INS[7] => Mux35.IN14
INS[7] => Mux36.IN14
INS[7] => Mux37.IN14
INS[7] => Mux38.IN14
INS[7] => Mux39.IN14
INS[7] => Mux40.IN14
INS[7] => Mux41.IN14
INS[7] => Mux42.IN14
INS[7] => Mux43.IN14
INS[7] => Mux44.IN14
INS[7] => Mux45.IN14
INS[7] => Mux46.IN14
INS[7] => Mux47.IN14
INS[7] => Mux48.IN14
INS[7] => Mux49.IN14
INS[7] => Mux50.IN14
INS[7] => Mux51.IN14
INS[7] => Mux52.IN14
INS[7] => Mux53.IN14
INS[7] => Mux54.IN14
INS[7] => Mux55.IN14
INS[7] => Mux56.IN14
INS[7] => Mux57.IN14
INS[7] => Mux58.IN14
INS[7] => Mux59.IN14
INS[7] => Mux60.IN14
INS[7] => Mux61.IN14
INS[7] => Mux62.IN14
INS[7] => Mux63.IN14
INS[7] => Mux64.IN14
INS[7] => Mux65.IN14
INS[7] => Mux66.IN14
INS[7] => Mux67.IN14
INS[7] => Mux68.IN14
INS[7] => Mux69.IN14
INS[7] => Mux70.IN14
INS[7] => Mux71.IN14
INS[7] => Mux72.IN14
INS[7] => Mux73.IN14
INS[7] => Mux74.IN14
INS[7] => Mux75.IN14
INS[7] => Mux76.IN14
INS[7] => Mux77.IN14
INS[7] => Decoder2.IN0
INS[7] => Mux78.IN3
INS[7] => Mux79.IN3
INS[7] => Mux80.IN3
memAV => memAVREG.DATAIN
imemAV => Selector9.IN6
imemAV => Selector8.IN2
iROMREAD <= iROMREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memREAD <= memREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWRITE <= memWRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[0] <= wEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[1] <= wEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[2] <= wEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[3] <= wEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[4] <= wEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[5] <= wEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[6] <= wEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[7] <= wEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[8] <= wEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[9] <= wEN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[10] <= wEN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[11] <= wEN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[12] <= wEN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[13] <= wEN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[14] <= wEN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selAR <= selAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreINC_AR <= coreINC_AR~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[0] <= busMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[1] <= busMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[2] <= busMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[3] <= busMUX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[4] <= busMUX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[0] <= INC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[1] <= INC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[2] <= INC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[3] <= INC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[4] <= INC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[5] <= INC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[0] <= RST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[1] <= RST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[2] <= RST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[3] <= RST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[4] <= RST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[0] <= compMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[1] <= compMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[2] <= compMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[0] <= aluOP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[1] <= aluOP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[2] <= aluOP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[3] <= aluOP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreS <= coreS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3
Clk => Clk.IN19
IROM_dataIn[0] => IROM_dataIn[0].IN2
IROM_dataIn[1] => IROM_dataIn[1].IN2
IROM_dataIn[2] => IROM_dataIn[2].IN2
IROM_dataIn[3] => IROM_dataIn[3].IN2
IROM_dataIn[4] => IROM_dataIn[4].IN2
IROM_dataIn[5] => IROM_dataIn[5].IN2
IROM_dataIn[6] => IROM_dataIn[6].IN2
IROM_dataIn[7] => IROM_dataIn[7].IN2
DRAM_dataIn[0] => DRAM_dataIn[0].IN1
DRAM_dataIn[1] => DRAM_dataIn[1].IN1
DRAM_dataIn[2] => DRAM_dataIn[2].IN1
DRAM_dataIn[3] => DRAM_dataIn[3].IN1
DRAM_dataIn[4] => DRAM_dataIn[4].IN1
DRAM_dataIn[5] => DRAM_dataIn[5].IN1
DRAM_dataIn[6] => DRAM_dataIn[6].IN1
DRAM_dataIn[7] => DRAM_dataIn[7].IN1
MEM_ID[0] => MEM_ID[0].IN1
MEM_ID[1] => MEM_ID[1].IN1
MEM_ID[2] => MEM_ID[2].IN1
MEM_ID[3] => MEM_ID[3].IN1
MEM_ID[4] => MEM_ID[4].IN1
MEM_ID[5] => MEM_ID[5].IN1
MEM_ID[6] => MEM_ID[6].IN1
MEM_ID[7] => MEM_ID[7].IN1
coreID[0] => coreID[0].IN1
coreID[1] => coreID[1].IN1
coreID[2] => coreID[2].IN1
imemAV => imemAV.IN1
memAV => memAV.IN1
DRAM_dataOut[0] <= DR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[1] <= DR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[2] <= DR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[3] <= DR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[4] <= DR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[5] <= DR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[6] <= DR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_dataOut[7] <= DR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
IROM_addr[0] <= PC:PC.dout
IROM_addr[1] <= PC:PC.dout
IROM_addr[2] <= PC:PC.dout
IROM_addr[3] <= PC:PC.dout
IROM_addr[4] <= PC:PC.dout
IROM_addr[5] <= PC:PC.dout
IROM_addr[6] <= PC:PC.dout
IROM_addr[7] <= PC:PC.dout
DRAM_addr[0] <= AR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[1] <= AR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[2] <= AR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[3] <= AR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[4] <= AR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[5] <= AR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[6] <= AR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_addr[7] <= AR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
memREAD <= controlunit:CU.memREAD
memWRITE <= controlunit:CU.memWRITE
iROMREAD <= controlunit:CU.iROMREAD
coreS <= controlunit:CU.coreS


|processor|core:CORE_3|PC:PC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:IR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|AR:AR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => always0.IN0
WEN => always0.IN0
selAR => always0.IN1
selAR => always0.IN1
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => value.OUTPUTSELECT
coreINC_AR => always0.IN1
coreINC_AR => always0.IN1
IOut[0] => value.DATAB
IOut[1] => value.DATAB
IOut[2] => value.DATAB
IOut[3] => value.DATAB
IOut[4] => value.DATAB
IOut[5] => value.DATAB
IOut[6] => value.DATAB
IOut[7] => value.DATAB
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
coreID[0] => Add0.IN8
coreID[1] => Add0.IN7
coreID[2] => Add0.IN6
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:DR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RP
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_RW:RT
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RT4
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RR
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RM1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RK1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RN1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_RI:RM2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_RI:RK2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_RI:RN2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => ~NO_FANOUT~
BusOut[1] => ~NO_FANOUT~
BusOut[2] => ~NO_FANOUT~
BusOut[3] => ~NO_FANOUT~
BusOut[4] => ~NO_FANOUT~
BusOut[5] => ~NO_FANOUT~
BusOut[6] => ~NO_FANOUT~
BusOut[7] => ~NO_FANOUT~
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_W:RC1
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value[0].ENA
WEN => value[1].ENA
WEN => value[2].ENA
WEN => value[3].ENA
WEN => value[4].ENA
WEN => value[5].ENA
WEN => value[6].ENA
WEN => value[7].ENA
BusOut[0] => value[0].DATAIN
BusOut[1] => value[1].DATAIN
BusOut[2] => value[2].DATAIN
BusOut[3] => value[3].DATAIN
BusOut[4] => value[4].DATAIN
BusOut[5] => value[5].DATAIN
BusOut[6] => value[6].DATAIN
BusOut[7] => value[7].DATAIN
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_WI:RC2
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_WI:RC3
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
INC => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Reg_module_RW:AC
Clk => value[0].CLK
Clk => value[1].CLK
Clk => value[2].CLK
Clk => value[3].CLK
Clk => value[4].CLK
Clk => value[5].CLK
Clk => value[6].CLK
Clk => value[7].CLK
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
RST => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
WEN => value.OUTPUTSELECT
BusOut[0] => value.DATAB
BusOut[1] => value.DATAB
BusOut[2] => value.DATAB
BusOut[3] => value.DATAB
BusOut[4] => value.DATAB
BusOut[5] => value.DATAB
BusOut[6] => value.DATAB
BusOut[7] => value.DATAB
dout[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Alu:ALU
AC[0] => Mult0.IN7
AC[0] => Add0.IN8
AC[0] => Add1.IN8
AC[0] => Mux7.IN3
AC[0] => Mux7.IN4
AC[0] => Mux7.IN5
AC[0] => Mux7.IN6
AC[0] => Mux7.IN7
AC[0] => Mux7.IN8
AC[0] => Mux7.IN9
AC[0] => Mux7.IN10
AC[0] => Mux7.IN11
AC[0] => Mux7.IN12
AC[0] => Mux7.IN13
AC[0] => Mux7.IN14
AC[1] => Mult0.IN6
AC[1] => Add0.IN7
AC[1] => Add1.IN7
AC[1] => Mux6.IN3
AC[1] => Mux6.IN4
AC[1] => Mux6.IN5
AC[1] => Mux6.IN6
AC[1] => Mux6.IN7
AC[1] => Mux6.IN8
AC[1] => Mux6.IN9
AC[1] => Mux6.IN10
AC[1] => Mux6.IN11
AC[1] => Mux6.IN12
AC[1] => Mux6.IN13
AC[1] => Mux6.IN14
AC[2] => Mult0.IN5
AC[2] => Add0.IN6
AC[2] => Add1.IN6
AC[2] => Mux5.IN3
AC[2] => Mux5.IN4
AC[2] => Mux5.IN5
AC[2] => Mux5.IN6
AC[2] => Mux5.IN7
AC[2] => Mux5.IN8
AC[2] => Mux5.IN9
AC[2] => Mux5.IN10
AC[2] => Mux5.IN11
AC[2] => Mux5.IN12
AC[2] => Mux5.IN13
AC[2] => Mux5.IN14
AC[3] => Mult0.IN4
AC[3] => Add0.IN5
AC[3] => Add1.IN5
AC[3] => Mux4.IN3
AC[3] => Mux4.IN4
AC[3] => Mux4.IN5
AC[3] => Mux4.IN6
AC[3] => Mux4.IN7
AC[3] => Mux4.IN8
AC[3] => Mux4.IN9
AC[3] => Mux4.IN10
AC[3] => Mux4.IN11
AC[3] => Mux4.IN12
AC[3] => Mux4.IN13
AC[3] => Mux4.IN14
AC[4] => Mult0.IN3
AC[4] => Add0.IN4
AC[4] => Add1.IN4
AC[4] => Mux3.IN3
AC[4] => Mux3.IN4
AC[4] => Mux3.IN5
AC[4] => Mux3.IN6
AC[4] => Mux3.IN7
AC[4] => Mux3.IN8
AC[4] => Mux3.IN9
AC[4] => Mux3.IN10
AC[4] => Mux3.IN11
AC[4] => Mux3.IN12
AC[4] => Mux3.IN13
AC[4] => Mux3.IN14
AC[5] => Mult0.IN2
AC[5] => Add0.IN3
AC[5] => Add1.IN3
AC[5] => Mux2.IN3
AC[5] => Mux2.IN4
AC[5] => Mux2.IN5
AC[5] => Mux2.IN6
AC[5] => Mux2.IN7
AC[5] => Mux2.IN8
AC[5] => Mux2.IN9
AC[5] => Mux2.IN10
AC[5] => Mux2.IN11
AC[5] => Mux2.IN12
AC[5] => Mux2.IN13
AC[5] => Mux2.IN14
AC[6] => Mult0.IN1
AC[6] => Add0.IN2
AC[6] => Add1.IN2
AC[6] => Mux1.IN3
AC[6] => Mux1.IN4
AC[6] => Mux1.IN5
AC[6] => Mux1.IN6
AC[6] => Mux1.IN7
AC[6] => Mux1.IN8
AC[6] => Mux1.IN9
AC[6] => Mux1.IN10
AC[6] => Mux1.IN11
AC[6] => Mux1.IN12
AC[6] => Mux1.IN13
AC[6] => Mux1.IN14
AC[7] => Mult0.IN0
AC[7] => Add0.IN1
AC[7] => Add1.IN1
AC[7] => Mux0.IN3
AC[7] => Mux0.IN4
AC[7] => Mux0.IN5
AC[7] => Mux0.IN6
AC[7] => Mux0.IN7
AC[7] => Mux0.IN8
AC[7] => Mux0.IN9
AC[7] => Mux0.IN10
AC[7] => Mux0.IN11
AC[7] => Mux0.IN12
AC[7] => Mux0.IN13
AC[7] => Mux0.IN14
BusOut[0] => Mult0.IN15
BusOut[0] => Add0.IN16
BusOut[0] => Mux7.IN15
BusOut[1] => Mult0.IN14
BusOut[1] => Add0.IN15
BusOut[1] => Mux6.IN15
BusOut[2] => Mult0.IN13
BusOut[2] => Add0.IN14
BusOut[2] => Mux5.IN15
BusOut[3] => Mult0.IN12
BusOut[3] => Add0.IN13
BusOut[3] => Mux4.IN15
BusOut[4] => Mult0.IN11
BusOut[4] => Add0.IN12
BusOut[4] => Mux3.IN15
BusOut[5] => Mult0.IN10
BusOut[5] => Add0.IN11
BusOut[5] => Mux2.IN15
BusOut[6] => Mult0.IN9
BusOut[6] => Add0.IN10
BusOut[6] => Mux1.IN15
BusOut[7] => Mult0.IN8
BusOut[7] => Add0.IN9
BusOut[7] => Mux0.IN15
ALU_OP[0] => Mux0.IN19
ALU_OP[0] => Mux1.IN19
ALU_OP[0] => Mux2.IN19
ALU_OP[0] => Mux3.IN19
ALU_OP[0] => Mux4.IN19
ALU_OP[0] => Mux5.IN19
ALU_OP[0] => Mux6.IN19
ALU_OP[0] => Mux7.IN19
ALU_OP[1] => Mux0.IN18
ALU_OP[1] => Mux1.IN18
ALU_OP[1] => Mux2.IN18
ALU_OP[1] => Mux3.IN18
ALU_OP[1] => Mux4.IN18
ALU_OP[1] => Mux5.IN18
ALU_OP[1] => Mux6.IN18
ALU_OP[1] => Mux7.IN18
ALU_OP[2] => Mux0.IN17
ALU_OP[2] => Mux1.IN17
ALU_OP[2] => Mux2.IN17
ALU_OP[2] => Mux3.IN17
ALU_OP[2] => Mux4.IN17
ALU_OP[2] => Mux5.IN17
ALU_OP[2] => Mux6.IN17
ALU_OP[2] => Mux7.IN17
ALU_OP[3] => Mux0.IN16
ALU_OP[3] => Mux1.IN16
ALU_OP[3] => Mux2.IN16
ALU_OP[3] => Mux3.IN16
ALU_OP[3] => Mux4.IN16
ALU_OP[3] => Mux5.IN16
ALU_OP[3] => Mux6.IN16
ALU_OP[3] => Mux7.IN16
MEM_ID[0] => Add1.IN16
MEM_ID[1] => Add1.IN15
MEM_ID[2] => Add1.IN14
MEM_ID[3] => Add1.IN13
MEM_ID[4] => Add1.IN12
MEM_ID[5] => Add1.IN11
MEM_ID[6] => Add1.IN10
MEM_ID[7] => Add1.IN9
result_ac[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result_ac[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result_ac[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result_ac[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result_ac[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result_ac[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result_ac[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result_ac[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|mux_3to1_8bit:COMPMUX1
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|mux_3to1_8bit:COMPMUX2
mux_inN[0] => Mux0.IN8
mux_inN[1] => Mux1.IN8
mux_inN[2] => Mux2.IN8
mux_inN[3] => Mux3.IN8
mux_inN[4] => Mux4.IN8
mux_inN[5] => Mux5.IN8
mux_inN[6] => Mux6.IN8
mux_inN[7] => Mux7.IN8
mux_inK[0] => Mux0.IN9
mux_inK[1] => Mux1.IN9
mux_inK[2] => Mux2.IN9
mux_inK[3] => Mux3.IN9
mux_inK[4] => Mux4.IN9
mux_inK[5] => Mux5.IN9
mux_inK[6] => Mux6.IN9
mux_inK[7] => Mux7.IN9
mux_inM[0] => Mux0.IN10
mux_inM[1] => Mux1.IN10
mux_inM[2] => Mux2.IN10
mux_inM[3] => Mux3.IN10
mux_inM[4] => Mux4.IN10
mux_inM[5] => Mux5.IN10
mux_inM[6] => Mux6.IN10
mux_inM[7] => Mux7.IN10
mux_sel[0] => Mux0.IN7
mux_sel[0] => Mux1.IN7
mux_sel[0] => Mux2.IN7
mux_sel[0] => Mux3.IN7
mux_sel[0] => Mux4.IN7
mux_sel[0] => Mux5.IN7
mux_sel[0] => Mux6.IN7
mux_sel[0] => Mux7.IN7
mux_sel[0] => Mux8.IN10
mux_sel[1] => Mux0.IN6
mux_sel[1] => Mux1.IN6
mux_sel[1] => Mux2.IN6
mux_sel[1] => Mux3.IN6
mux_sel[1] => Mux4.IN6
mux_sel[1] => Mux5.IN6
mux_sel[1] => Mux6.IN6
mux_sel[1] => Mux7.IN6
mux_sel[1] => Mux8.IN9
mux_sel[2] => Mux0.IN5
mux_sel[2] => Mux1.IN5
mux_sel[2] => Mux2.IN5
mux_sel[2] => Mux3.IN5
mux_sel[2] => Mux4.IN5
mux_sel[2] => Mux5.IN5
mux_sel[2] => Mux6.IN5
mux_sel[2] => Mux7.IN5
mux_sel[2] => Mux8.IN8
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Comp:COMP
R1[0] => Add0.IN16
R1[1] => Add0.IN15
R1[2] => Add0.IN14
R1[3] => Add0.IN13
R1[4] => Add0.IN12
R1[5] => Add0.IN11
R1[6] => Add0.IN10
R1[7] => Add0.IN9
R2[0] => Add0.IN8
R2[1] => Add0.IN7
R2[2] => Add0.IN6
R2[3] => Add0.IN5
R2[4] => Add0.IN4
R2[5] => Add0.IN3
R2[6] => Add0.IN2
R2[7] => Add0.IN1
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|Bus_mux:BUSMUX
MEM[0] => Mux0.IN20
MEM[1] => Mux1.IN20
MEM[2] => Mux2.IN20
MEM[3] => Mux3.IN20
MEM[4] => Mux4.IN20
MEM[5] => Mux5.IN20
MEM[6] => Mux6.IN20
MEM[7] => Mux7.IN20
AR[0] => Mux0.IN21
AR[1] => Mux1.IN21
AR[2] => Mux2.IN21
AR[3] => Mux3.IN21
AR[4] => Mux4.IN21
AR[5] => Mux5.IN21
AR[6] => Mux6.IN21
AR[7] => Mux7.IN21
DR[0] => Mux0.IN22
DR[1] => Mux1.IN22
DR[2] => Mux2.IN22
DR[3] => Mux3.IN22
DR[4] => Mux4.IN22
DR[5] => Mux5.IN22
DR[6] => Mux6.IN22
DR[7] => Mux7.IN22
RP[0] => Mux0.IN23
RP[1] => Mux1.IN23
RP[2] => Mux2.IN23
RP[3] => Mux3.IN23
RP[4] => Mux4.IN23
RP[5] => Mux5.IN23
RP[6] => Mux6.IN23
RP[7] => Mux7.IN23
RT[0] => Mux0.IN24
RT[1] => Mux1.IN24
RT[2] => Mux2.IN24
RT[3] => Mux3.IN24
RT[4] => Mux4.IN24
RT[5] => Mux5.IN24
RT[6] => Mux6.IN24
RT[7] => Mux7.IN24
RM1[0] => Mux0.IN25
RM1[1] => Mux1.IN25
RM1[2] => Mux2.IN25
RM1[3] => Mux3.IN25
RM1[4] => Mux4.IN25
RM1[5] => Mux5.IN25
RM1[6] => Mux6.IN25
RM1[7] => Mux7.IN25
RK1[0] => Mux0.IN26
RK1[1] => Mux1.IN26
RK1[2] => Mux2.IN26
RK1[3] => Mux3.IN26
RK1[4] => Mux4.IN26
RK1[5] => Mux5.IN26
RK1[6] => Mux6.IN26
RK1[7] => Mux7.IN26
RN1[0] => Mux0.IN27
RN1[1] => Mux1.IN27
RN1[2] => Mux2.IN27
RN1[3] => Mux3.IN27
RN1[4] => Mux4.IN27
RN1[5] => Mux5.IN27
RN1[6] => Mux6.IN27
RN1[7] => Mux7.IN27
RM2[0] => Mux0.IN28
RM2[1] => Mux1.IN28
RM2[2] => Mux2.IN28
RM2[3] => Mux3.IN28
RM2[4] => Mux4.IN28
RM2[5] => Mux5.IN28
RM2[6] => Mux6.IN28
RM2[7] => Mux7.IN28
RK2[0] => Mux0.IN29
RK2[1] => Mux1.IN29
RK2[2] => Mux2.IN29
RK2[3] => Mux3.IN29
RK2[4] => Mux4.IN29
RK2[5] => Mux5.IN29
RK2[6] => Mux6.IN29
RK2[7] => Mux7.IN29
RN2[0] => Mux0.IN30
RN2[1] => Mux1.IN30
RN2[2] => Mux2.IN30
RN2[3] => Mux3.IN30
RN2[4] => Mux4.IN30
RN2[5] => Mux5.IN30
RN2[6] => Mux6.IN30
RN2[7] => Mux7.IN30
C1[0] => Mux0.IN31
C1[1] => Mux1.IN31
C1[2] => Mux2.IN31
C1[3] => Mux3.IN31
C1[4] => Mux4.IN31
C1[5] => Mux5.IN31
C1[6] => Mux6.IN31
C1[7] => Mux7.IN31
C2[0] => Mux0.IN32
C2[1] => Mux1.IN32
C2[2] => Mux2.IN32
C2[3] => Mux3.IN32
C2[4] => Mux4.IN32
C2[5] => Mux5.IN32
C2[6] => Mux6.IN32
C2[7] => Mux7.IN32
C3[0] => Mux0.IN33
C3[1] => Mux1.IN33
C3[2] => Mux2.IN33
C3[3] => Mux3.IN33
C3[4] => Mux4.IN33
C3[5] => Mux5.IN33
C3[6] => Mux6.IN33
C3[7] => Mux7.IN33
AC[0] => Mux0.IN34
AC[1] => Mux1.IN34
AC[2] => Mux2.IN34
AC[3] => Mux3.IN34
AC[4] => Mux4.IN34
AC[5] => Mux5.IN34
AC[6] => Mux6.IN34
AC[7] => Mux7.IN34
RR[0] => Mux0.IN35
RR[1] => Mux1.IN35
RR[2] => Mux2.IN35
RR[3] => Mux3.IN35
RR[4] => Mux4.IN35
RR[5] => Mux5.IN35
RR[6] => Mux6.IN35
RR[7] => Mux7.IN35
RT4[0] => Mux0.IN36
RT4[1] => Mux1.IN36
RT4[2] => Mux2.IN36
RT4[3] => Mux3.IN36
RT4[4] => Mux4.IN36
RT4[5] => Mux5.IN36
RT4[6] => Mux6.IN36
RT4[7] => Mux7.IN36
mux_sel[0] => Mux0.IN19
mux_sel[0] => Mux1.IN19
mux_sel[0] => Mux2.IN19
mux_sel[0] => Mux3.IN19
mux_sel[0] => Mux4.IN19
mux_sel[0] => Mux5.IN19
mux_sel[0] => Mux6.IN19
mux_sel[0] => Mux7.IN19
mux_sel[0] => Mux8.IN36
mux_sel[1] => Mux0.IN18
mux_sel[1] => Mux1.IN18
mux_sel[1] => Mux2.IN18
mux_sel[1] => Mux3.IN18
mux_sel[1] => Mux4.IN18
mux_sel[1] => Mux5.IN18
mux_sel[1] => Mux6.IN18
mux_sel[1] => Mux7.IN18
mux_sel[1] => Mux8.IN35
mux_sel[2] => Mux0.IN17
mux_sel[2] => Mux1.IN17
mux_sel[2] => Mux2.IN17
mux_sel[2] => Mux3.IN17
mux_sel[2] => Mux4.IN17
mux_sel[2] => Mux5.IN17
mux_sel[2] => Mux6.IN17
mux_sel[2] => Mux7.IN17
mux_sel[2] => Mux8.IN34
mux_sel[3] => Mux0.IN16
mux_sel[3] => Mux1.IN16
mux_sel[3] => Mux2.IN16
mux_sel[3] => Mux3.IN16
mux_sel[3] => Mux4.IN16
mux_sel[3] => Mux5.IN16
mux_sel[3] => Mux6.IN16
mux_sel[3] => Mux7.IN16
mux_sel[3] => Mux8.IN33
mux_sel[4] => Mux0.IN15
mux_sel[4] => Mux1.IN15
mux_sel[4] => Mux2.IN15
mux_sel[4] => Mux3.IN15
mux_sel[4] => Mux4.IN15
mux_sel[4] => Mux5.IN15
mux_sel[4] => Mux6.IN15
mux_sel[4] => Mux7.IN15
mux_sel[4] => Mux8.IN32
Bus_select[0] <= select[0].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[1] <= select[1].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[2] <= select[2].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[3] <= select[3].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[4] <= select[4].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[5] <= select[5].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[6] <= select[6].DB_MAX_OUTPUT_PORT_TYPE
Bus_select[7] <= select[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|core:CORE_3|controlunit:CU
Clk => jmpMFlag.CLK
Clk => coreS~reg0.CLK
Clk => aluOP[0]~reg0.CLK
Clk => aluOP[1]~reg0.CLK
Clk => aluOP[2]~reg0.CLK
Clk => aluOP[3]~reg0.CLK
Clk => compMUX[0]~reg0.CLK
Clk => compMUX[1]~reg0.CLK
Clk => compMUX[2]~reg0.CLK
Clk => RST[0]~reg0.CLK
Clk => RST[1]~reg0.CLK
Clk => RST[2]~reg0.CLK
Clk => RST[3]~reg0.CLK
Clk => RST[4]~reg0.CLK
Clk => INC[0]~reg0.CLK
Clk => INC[1]~reg0.CLK
Clk => INC[2]~reg0.CLK
Clk => INC[3]~reg0.CLK
Clk => INC[4]~reg0.CLK
Clk => INC[5]~reg0.CLK
Clk => busMUX[0]~reg0.CLK
Clk => busMUX[1]~reg0.CLK
Clk => busMUX[2]~reg0.CLK
Clk => busMUX[3]~reg0.CLK
Clk => busMUX[4]~reg0.CLK
Clk => coreINC_AR~reg0.CLK
Clk => selAR~reg0.CLK
Clk => wEN[0]~reg0.CLK
Clk => wEN[1]~reg0.CLK
Clk => wEN[2]~reg0.CLK
Clk => wEN[3]~reg0.CLK
Clk => wEN[4]~reg0.CLK
Clk => wEN[5]~reg0.CLK
Clk => wEN[6]~reg0.CLK
Clk => wEN[7]~reg0.CLK
Clk => wEN[8]~reg0.CLK
Clk => wEN[9]~reg0.CLK
Clk => wEN[10]~reg0.CLK
Clk => wEN[11]~reg0.CLK
Clk => wEN[12]~reg0.CLK
Clk => wEN[13]~reg0.CLK
Clk => wEN[14]~reg0.CLK
Clk => memWRITE~reg0.CLK
Clk => memREAD~reg0.CLK
Clk => iROMREAD~reg0.CLK
Clk => NEXT_STATE~56.DATAIN
Clk => STATE~1.DATAIN
Clk => memAVREG.CLK
Clk => zFlag.CLK
z => zFlag.DATAIN
INS[0] => Mux0.IN6
INS[0] => Mux1.IN6
INS[0] => Mux2.IN6
INS[0] => Mux3.IN7
INS[0] => Mux4.IN7
INS[0] => Mux5.IN7
INS[0] => Mux6.IN7
INS[0] => Mux7.IN7
INS[0] => Mux8.IN7
INS[0] => Mux9.IN7
INS[0] => Mux10.IN7
INS[0] => Equal0.IN7
INS[0] => Equal1.IN7
INS[0] => Mux11.IN7
INS[0] => Mux12.IN7
INS[0] => Mux13.IN7
INS[0] => Mux14.IN7
INS[0] => Decoder1.IN3
INS[0] => Mux15.IN8
INS[0] => Mux16.IN8
INS[0] => Mux17.IN8
INS[0] => Mux18.IN8
INS[0] => Mux19.IN8
INS[0] => Equal2.IN3
INS[0] => Equal3.IN0
INS[0] => Equal4.IN3
INS[0] => Equal5.IN1
INS[0] => Equal6.IN3
INS[1] => Mux0.IN5
INS[1] => Mux1.IN5
INS[1] => Mux2.IN5
INS[1] => Mux3.IN6
INS[1] => Mux4.IN6
INS[1] => Mux5.IN6
INS[1] => Mux6.IN6
INS[1] => Mux7.IN6
INS[1] => Mux8.IN6
INS[1] => Mux9.IN6
INS[1] => Mux10.IN6
INS[1] => Equal0.IN6
INS[1] => Equal1.IN6
INS[1] => Mux11.IN6
INS[1] => Mux12.IN6
INS[1] => Mux13.IN6
INS[1] => Mux14.IN6
INS[1] => Decoder1.IN2
INS[1] => Mux15.IN7
INS[1] => Mux16.IN7
INS[1] => Mux17.IN7
INS[1] => Mux18.IN7
INS[1] => Mux19.IN7
INS[1] => Equal2.IN2
INS[1] => Equal3.IN3
INS[1] => Equal4.IN0
INS[1] => Equal5.IN0
INS[1] => Equal6.IN2
INS[2] => Mux0.IN4
INS[2] => Mux1.IN4
INS[2] => Mux2.IN4
INS[2] => Mux3.IN5
INS[2] => Mux4.IN5
INS[2] => Mux5.IN5
INS[2] => Mux6.IN5
INS[2] => Mux7.IN5
INS[2] => Mux8.IN5
INS[2] => Mux9.IN5
INS[2] => Mux10.IN5
INS[2] => Decoder0.IN1
INS[2] => Equal0.IN5
INS[2] => Equal1.IN5
INS[2] => Mux11.IN5
INS[2] => Mux12.IN5
INS[2] => Mux13.IN5
INS[2] => Mux14.IN5
INS[2] => Decoder1.IN1
INS[2] => Mux15.IN6
INS[2] => Mux16.IN6
INS[2] => Mux17.IN6
INS[2] => Mux18.IN6
INS[2] => Mux19.IN6
INS[2] => Equal2.IN1
INS[2] => Equal3.IN2
INS[2] => Equal4.IN2
INS[2] => Equal5.IN3
INS[2] => Equal6.IN0
INS[3] => Mux0.IN3
INS[3] => Mux1.IN3
INS[3] => Mux2.IN3
INS[3] => Mux3.IN4
INS[3] => Mux4.IN4
INS[3] => Mux5.IN4
INS[3] => Mux6.IN4
INS[3] => Mux7.IN4
INS[3] => Mux8.IN4
INS[3] => Mux9.IN4
INS[3] => Mux10.IN4
INS[3] => Decoder0.IN0
INS[3] => Equal0.IN4
INS[3] => Equal1.IN4
INS[3] => Mux11.IN4
INS[3] => Mux12.IN4
INS[3] => Mux13.IN4
INS[3] => Mux14.IN4
INS[3] => Decoder1.IN0
INS[3] => Mux15.IN5
INS[3] => Mux16.IN5
INS[3] => Mux17.IN5
INS[3] => Mux18.IN5
INS[3] => Mux19.IN5
INS[3] => Equal2.IN0
INS[3] => Equal3.IN1
INS[3] => Equal4.IN1
INS[3] => Equal5.IN2
INS[3] => Equal6.IN1
INS[4] => Mux20.IN17
INS[4] => Mux21.IN17
INS[4] => Mux22.IN17
INS[4] => Mux23.IN17
INS[4] => Mux24.IN17
INS[4] => Mux25.IN17
INS[4] => Mux26.IN17
INS[4] => Mux27.IN17
INS[4] => Mux28.IN17
INS[4] => Mux29.IN17
INS[4] => Mux30.IN17
INS[4] => Mux31.IN17
INS[4] => Mux32.IN17
INS[4] => Mux33.IN17
INS[4] => Mux34.IN17
INS[4] => Mux35.IN17
INS[4] => Mux36.IN17
INS[4] => Mux37.IN17
INS[4] => Mux38.IN17
INS[4] => Mux39.IN17
INS[4] => Mux40.IN17
INS[4] => Mux41.IN17
INS[4] => Mux42.IN17
INS[4] => Mux43.IN17
INS[4] => Mux44.IN17
INS[4] => Mux45.IN17
INS[4] => Mux46.IN17
INS[4] => Mux47.IN17
INS[4] => Mux48.IN17
INS[4] => Mux49.IN17
INS[4] => Mux50.IN17
INS[4] => Mux51.IN17
INS[4] => Mux52.IN17
INS[4] => Mux53.IN17
INS[4] => Mux54.IN17
INS[4] => Mux55.IN17
INS[4] => Mux56.IN17
INS[4] => Mux57.IN17
INS[4] => Mux58.IN17
INS[4] => Mux59.IN17
INS[4] => Mux60.IN17
INS[4] => Mux61.IN17
INS[4] => Mux62.IN17
INS[4] => Mux63.IN17
INS[4] => Mux64.IN17
INS[4] => Mux65.IN17
INS[4] => Mux66.IN17
INS[4] => Mux67.IN17
INS[4] => Mux68.IN17
INS[4] => Mux69.IN17
INS[4] => Mux70.IN17
INS[4] => Mux71.IN17
INS[4] => Mux72.IN17
INS[4] => Mux73.IN17
INS[4] => Mux74.IN17
INS[4] => Mux75.IN17
INS[4] => Mux76.IN17
INS[4] => Mux77.IN17
INS[4] => Decoder2.IN3
INS[4] => Mux78.IN6
INS[4] => Mux79.IN6
INS[4] => Mux80.IN6
INS[5] => Mux20.IN16
INS[5] => Mux21.IN16
INS[5] => Mux22.IN16
INS[5] => Mux23.IN16
INS[5] => Mux24.IN16
INS[5] => Mux25.IN16
INS[5] => Mux26.IN16
INS[5] => Mux27.IN16
INS[5] => Mux28.IN16
INS[5] => Mux29.IN16
INS[5] => Mux30.IN16
INS[5] => Mux31.IN16
INS[5] => Mux32.IN16
INS[5] => Mux33.IN16
INS[5] => Mux34.IN16
INS[5] => Mux35.IN16
INS[5] => Mux36.IN16
INS[5] => Mux37.IN16
INS[5] => Mux38.IN16
INS[5] => Mux39.IN16
INS[5] => Mux40.IN16
INS[5] => Mux41.IN16
INS[5] => Mux42.IN16
INS[5] => Mux43.IN16
INS[5] => Mux44.IN16
INS[5] => Mux45.IN16
INS[5] => Mux46.IN16
INS[5] => Mux47.IN16
INS[5] => Mux48.IN16
INS[5] => Mux49.IN16
INS[5] => Mux50.IN16
INS[5] => Mux51.IN16
INS[5] => Mux52.IN16
INS[5] => Mux53.IN16
INS[5] => Mux54.IN16
INS[5] => Mux55.IN16
INS[5] => Mux56.IN16
INS[5] => Mux57.IN16
INS[5] => Mux58.IN16
INS[5] => Mux59.IN16
INS[5] => Mux60.IN16
INS[5] => Mux61.IN16
INS[5] => Mux62.IN16
INS[5] => Mux63.IN16
INS[5] => Mux64.IN16
INS[5] => Mux65.IN16
INS[5] => Mux66.IN16
INS[5] => Mux67.IN16
INS[5] => Mux68.IN16
INS[5] => Mux69.IN16
INS[5] => Mux70.IN16
INS[5] => Mux71.IN16
INS[5] => Mux72.IN16
INS[5] => Mux73.IN16
INS[5] => Mux74.IN16
INS[5] => Mux75.IN16
INS[5] => Mux76.IN16
INS[5] => Mux77.IN16
INS[5] => Decoder2.IN2
INS[5] => Mux78.IN5
INS[5] => Mux79.IN5
INS[5] => Mux80.IN5
INS[6] => Mux20.IN15
INS[6] => Mux21.IN15
INS[6] => Mux22.IN15
INS[6] => Mux23.IN15
INS[6] => Mux24.IN15
INS[6] => Mux25.IN15
INS[6] => Mux26.IN15
INS[6] => Mux27.IN15
INS[6] => Mux28.IN15
INS[6] => Mux29.IN15
INS[6] => Mux30.IN15
INS[6] => Mux31.IN15
INS[6] => Mux32.IN15
INS[6] => Mux33.IN15
INS[6] => Mux34.IN15
INS[6] => Mux35.IN15
INS[6] => Mux36.IN15
INS[6] => Mux37.IN15
INS[6] => Mux38.IN15
INS[6] => Mux39.IN15
INS[6] => Mux40.IN15
INS[6] => Mux41.IN15
INS[6] => Mux42.IN15
INS[6] => Mux43.IN15
INS[6] => Mux44.IN15
INS[6] => Mux45.IN15
INS[6] => Mux46.IN15
INS[6] => Mux47.IN15
INS[6] => Mux48.IN15
INS[6] => Mux49.IN15
INS[6] => Mux50.IN15
INS[6] => Mux51.IN15
INS[6] => Mux52.IN15
INS[6] => Mux53.IN15
INS[6] => Mux54.IN15
INS[6] => Mux55.IN15
INS[6] => Mux56.IN15
INS[6] => Mux57.IN15
INS[6] => Mux58.IN15
INS[6] => Mux59.IN15
INS[6] => Mux60.IN15
INS[6] => Mux61.IN15
INS[6] => Mux62.IN15
INS[6] => Mux63.IN15
INS[6] => Mux64.IN15
INS[6] => Mux65.IN15
INS[6] => Mux66.IN15
INS[6] => Mux67.IN15
INS[6] => Mux68.IN15
INS[6] => Mux69.IN15
INS[6] => Mux70.IN15
INS[6] => Mux71.IN15
INS[6] => Mux72.IN15
INS[6] => Mux73.IN15
INS[6] => Mux74.IN15
INS[6] => Mux75.IN15
INS[6] => Mux76.IN15
INS[6] => Mux77.IN15
INS[6] => Decoder2.IN1
INS[6] => Mux78.IN4
INS[6] => Mux79.IN4
INS[6] => Mux80.IN4
INS[7] => Mux20.IN14
INS[7] => Mux21.IN14
INS[7] => Mux22.IN14
INS[7] => Mux23.IN14
INS[7] => Mux24.IN14
INS[7] => Mux25.IN14
INS[7] => Mux26.IN14
INS[7] => Mux27.IN14
INS[7] => Mux28.IN14
INS[7] => Mux29.IN14
INS[7] => Mux30.IN14
INS[7] => Mux31.IN14
INS[7] => Mux32.IN14
INS[7] => Mux33.IN14
INS[7] => Mux34.IN14
INS[7] => Mux35.IN14
INS[7] => Mux36.IN14
INS[7] => Mux37.IN14
INS[7] => Mux38.IN14
INS[7] => Mux39.IN14
INS[7] => Mux40.IN14
INS[7] => Mux41.IN14
INS[7] => Mux42.IN14
INS[7] => Mux43.IN14
INS[7] => Mux44.IN14
INS[7] => Mux45.IN14
INS[7] => Mux46.IN14
INS[7] => Mux47.IN14
INS[7] => Mux48.IN14
INS[7] => Mux49.IN14
INS[7] => Mux50.IN14
INS[7] => Mux51.IN14
INS[7] => Mux52.IN14
INS[7] => Mux53.IN14
INS[7] => Mux54.IN14
INS[7] => Mux55.IN14
INS[7] => Mux56.IN14
INS[7] => Mux57.IN14
INS[7] => Mux58.IN14
INS[7] => Mux59.IN14
INS[7] => Mux60.IN14
INS[7] => Mux61.IN14
INS[7] => Mux62.IN14
INS[7] => Mux63.IN14
INS[7] => Mux64.IN14
INS[7] => Mux65.IN14
INS[7] => Mux66.IN14
INS[7] => Mux67.IN14
INS[7] => Mux68.IN14
INS[7] => Mux69.IN14
INS[7] => Mux70.IN14
INS[7] => Mux71.IN14
INS[7] => Mux72.IN14
INS[7] => Mux73.IN14
INS[7] => Mux74.IN14
INS[7] => Mux75.IN14
INS[7] => Mux76.IN14
INS[7] => Mux77.IN14
INS[7] => Decoder2.IN0
INS[7] => Mux78.IN3
INS[7] => Mux79.IN3
INS[7] => Mux80.IN3
memAV => memAVREG.DATAIN
imemAV => Selector9.IN6
imemAV => Selector8.IN2
iROMREAD <= iROMREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memREAD <= memREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWRITE <= memWRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[0] <= wEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[1] <= wEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[2] <= wEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[3] <= wEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[4] <= wEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[5] <= wEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[6] <= wEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[7] <= wEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[8] <= wEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[9] <= wEN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[10] <= wEN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[11] <= wEN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[12] <= wEN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[13] <= wEN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wEN[14] <= wEN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selAR <= selAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreINC_AR <= coreINC_AR~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[0] <= busMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[1] <= busMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[2] <= busMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[3] <= busMUX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busMUX[4] <= busMUX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[0] <= INC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[1] <= INC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[2] <= INC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[3] <= INC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[4] <= INC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC[5] <= INC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[0] <= RST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[1] <= RST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[2] <= RST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[3] <= RST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST[4] <= RST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[0] <= compMUX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[1] <= compMUX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compMUX[2] <= compMUX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[0] <= aluOP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[1] <= aluOP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[2] <= aluOP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP[3] <= aluOP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coreS <= coreS~reg0.DB_MAX_OUTPUT_PORT_TYPE


