Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2ab1ad37cd90464cba44bae05f53d62c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_interconnect_behav xil_defaultlib.main_interconnect xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port fine_adjust_lane_cnt [E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.digit_display [digit_display_default]
Compiling architecture behavioral of entity xil_defaultlib.Freq_Divider [\Freq_Divider(divide_by=40000)\]
Compiling architecture behavioral of entity xil_defaultlib.switches_manager [switches_manager_default]
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=12,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(PR...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(T...
Compiling architecture arch_ddr_phy_top of entity xil_defaultlib.mig_7series_v4_0_ddr_phy_top [\mig_7series_v4_0_ddr_phy_top(ca...]
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_std...
Compiling architecture arch_mig_7series_0_mig of entity xil_defaultlib.mig_7series_0_mig [\mig_7series_0_mig(1,3)(1,3)(1,1...]
Compiling architecture arch_mig_7series_0 of entity xil_defaultlib.mig_7series_0 [mig_7series_0_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_controller [memory_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_interconnect
Built simulation snapshot main_interconnect_behav
