<snippet>
	<content><![CDATA[
////////////////////////////////////////////
// func: ${1:name}_phase
// ${2:docstring}
virtual ${3:function} ${4:void }${1}_phase(uvm_phase phase);
   super.${1}_phase(phase);
   ${5}
end${3} : ${1}_phase

]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>phase</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.systemverilog</scope>
</snippet>
