module four_bit_down_counter_enable_load (
  input wire clk,
  input wire rst_n, // Active-low asynchronous reset
  input wire en,
  input wire load,
  input wire [3:0] parallel_load_value,
  output reg [3:0] count
);

  always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
      count <= 4'b1111;
    end else if (en) begin
      if (load) begin
        count <= parallel_load_value;
      end else begin
        count <= count - 1;
      end
    end
  end

endmodule
