--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Altera Program License 
--Subscription Agreement, Altera MegaCore Function License 
--Agreement, or other applicable license agreement, including, 
--without limitation, that your use is for the sole purpose of 
--programming logic devices manufactured by Altera and sold by 
--Altera or its authorized distributors.  Please refer to the 
--applicable agreement for further details.


component Kamal_Faheem_5to32Decoder
	PORT
	(
		data		: IN STD_LOGIC_VECTOR (4 DOWNTO 0);
		eq00		: OUT STD_LOGIC ;
		eq01		: OUT STD_LOGIC ;
		eq02		: OUT STD_LOGIC ;
		eq03		: OUT STD_LOGIC ;
		eq04		: OUT STD_LOGIC ;
		eq05		: OUT STD_LOGIC ;
		eq06		: OUT STD_LOGIC ;
		eq07		: OUT STD_LOGIC ;
		eq08		: OUT STD_LOGIC ;
		eq09		: OUT STD_LOGIC ;
		eq0A		: OUT STD_LOGIC ;
		eq0B		: OUT STD_LOGIC ;
		eq0C		: OUT STD_LOGIC ;
		eq0D		: OUT STD_LOGIC ;
		eq0E		: OUT STD_LOGIC ;
		eq0F		: OUT STD_LOGIC ;
		eq10		: OUT STD_LOGIC ;
		eq11		: OUT STD_LOGIC ;
		eq12		: OUT STD_LOGIC ;
		eq13		: OUT STD_LOGIC ;
		eq14		: OUT STD_LOGIC ;
		eq15		: OUT STD_LOGIC ;
		eq16		: OUT STD_LOGIC ;
		eq17		: OUT STD_LOGIC ;
		eq18		: OUT STD_LOGIC ;
		eq19		: OUT STD_LOGIC ;
		eq1A		: OUT STD_LOGIC ;
		eq1B		: OUT STD_LOGIC ;
		eq1C		: OUT STD_LOGIC ;
		eq1D		: OUT STD_LOGIC ;
		eq1E		: OUT STD_LOGIC ;
		eq1F		: OUT STD_LOGIC 
	);
end component;
