Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  7 08:56:05 2024
| Host         : WIN-H8ULN2I4VKL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file II_3_control_sets_placed.rpt
| Design       : II_3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      5 |            1 |
|     10 |            2 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal                |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | key/key_in_debouncer/Output_filiter_i_1_n_0 | reset_IBUF                            |                1 |              1 |
|  clock_IBUF_BUFG |                                             |                                       |                1 |              2 |
|  clock_IBUF_BUFG |                                             | reset_IBUF                            |                4 |              5 |
|  clock_IBUF_BUFG | vga_sync/v_count_reg0                       | reset_IBUF                            |                4 |             10 |
|  clock_IBUF_BUFG | vga_sync/h_count_reg[9]_i_1_n_0             | reset_IBUF                            |                3 |             10 |
|  clock_IBUF_BUFG |                                             | key/key_in_debouncer/count[0]_i_1_n_0 |                4 |             14 |
+------------------+---------------------------------------------+---------------------------------------+------------------+----------------+


