static inline u32\r\nnv94_sor_soff(struct nvkm_output_dp *outp)\r\n{\r\nreturn (ffs(outp->base.info.or) - 1) * 0x800;\r\n}\r\nstatic inline u32\r\nnv94_sor_loff(struct nvkm_output_dp *outp)\r\n{\r\nreturn nv94_sor_soff(outp) + !(outp->base.info.sorconf.link & 1) * 0x80;\r\n}\r\nstatic inline u32\r\nnv94_sor_dp_lane_map(struct nv50_disp_priv *priv, u8 lane)\r\n{\r\nstatic const u8 nvaf[] = { 24, 16, 8, 0 };\r\nstatic const u8 nv94[] = { 16, 8, 0, 24 };\r\nif (nv_device(priv)->chipset == 0xaf)\r\nreturn nvaf[lane];\r\nreturn nv94[lane];\r\n}\r\nstatic int\r\nnv94_sor_dp_pattern(struct nvkm_output_dp *outp, int pattern)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nouveau_disp(outp);\r\nconst u32 loff = nv94_sor_loff(outp);\r\nnv_mask(priv, 0x61c10c + loff, 0x0f000000, pattern << 24);\r\nreturn 0;\r\n}\r\nint\r\nnv94_sor_dp_lnk_pwr(struct nvkm_output_dp *outp, int nr)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nouveau_disp(outp);\r\nconst u32 soff = nv94_sor_soff(outp);\r\nconst u32 loff = nv94_sor_loff(outp);\r\nu32 mask = 0, i;\r\nfor (i = 0; i < nr; i++)\r\nmask |= 1 << (nv94_sor_dp_lane_map(priv, i) >> 3);\r\nnv_mask(priv, 0x61c130 + loff, 0x0000000f, mask);\r\nnv_mask(priv, 0x61c034 + soff, 0x80000000, 0x80000000);\r\nnv_wait(priv, 0x61c034 + soff, 0x80000000, 0x00000000);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv94_sor_dp_lnk_ctl(struct nvkm_output_dp *outp, int nr, int bw, bool ef)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nouveau_disp(outp);\r\nconst u32 soff = nv94_sor_soff(outp);\r\nconst u32 loff = nv94_sor_loff(outp);\r\nu32 dpctrl = 0x00000000;\r\nu32 clksor = 0x00000000;\r\ndpctrl |= ((1 << nr) - 1) << 16;\r\nif (ef)\r\ndpctrl |= 0x00004000;\r\nif (bw > 0x06)\r\nclksor |= 0x00040000;\r\nnv_mask(priv, 0x614300 + soff, 0x000c0000, clksor);\r\nnv_mask(priv, 0x61c10c + loff, 0x001f4000, dpctrl);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv94_sor_dp_drv_ctl(struct nvkm_output_dp *outp, int ln, int vs, int pe, int pc)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nouveau_disp(outp);\r\nstruct nouveau_bios *bios = nouveau_bios(priv);\r\nconst u32 shift = nv94_sor_dp_lane_map(priv, ln);\r\nconst u32 loff = nv94_sor_loff(outp);\r\nu32 addr, data[3];\r\nu8 ver, hdr, cnt, len;\r\nstruct nvbios_dpout info;\r\nstruct nvbios_dpcfg ocfg;\r\naddr = nvbios_dpout_match(bios, outp->base.info.hasht,\r\noutp->base.info.hashm,\r\n&ver, &hdr, &cnt, &len, &info);\r\nif (!addr)\r\nreturn -ENODEV;\r\naddr = nvbios_dpcfg_match(bios, addr, 0, vs, pe,\r\n&ver, &hdr, &cnt, &len, &ocfg);\r\nif (!addr)\r\nreturn -EINVAL;\r\ndata[0] = nv_rd32(priv, 0x61c118 + loff) & ~(0x000000ff << shift);\r\ndata[1] = nv_rd32(priv, 0x61c120 + loff) & ~(0x000000ff << shift);\r\ndata[2] = nv_rd32(priv, 0x61c130 + loff);\r\nif ((data[2] & 0x0000ff00) < (ocfg.tx_pu << 8) || ln == 0)\r\ndata[2] = (data[2] & ~0x0000ff00) | (ocfg.tx_pu << 8);\r\nnv_wr32(priv, 0x61c118 + loff, data[0] | (ocfg.dc << shift));\r\nnv_wr32(priv, 0x61c120 + loff, data[1] | (ocfg.pe << shift));\r\nnv_wr32(priv, 0x61c130 + loff, data[2] | (ocfg.tx_pu << 8));\r\nreturn 0;\r\n}
