INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'wes_2025_r_lizarraga' on host 'waiter' (Linux_x86_64 version 5.15.0-125-generic) on Sat Nov 16 20:21:06 PST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3'
Sourcing Tcl script '/home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/hls/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/hls/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project hls 
INFO: [HLS 200-10] Opening project '/home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/hls'.
INFO: [HLS 200-1510] Running: set_top dft 
INFO: [HLS 200-1510] Running: add_files coefficients1024.h 
INFO: [HLS 200-10] Adding design file 'coefficients1024.h' to the project
INFO: [HLS 200-1510] Running: add_files dft.cpp 
INFO: [HLS 200-10] Adding design file 'dft.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dft.h 
INFO: [HLS 200-10] Adding design file 'dft.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb dft_test.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'dft_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb out.gold.dat -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/Exported_RTL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/Exported_RTL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -depth 1024 -register dft real_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -depth 1024 -register dft imag_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -depth 1024 -register dft real_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -depth 1024 -register dft imag_out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -dim 1 -factor 8 dft Real 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -dim 1 -factor 8 dft Imag 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 dft/DFT_INNER_LOOP 
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_dataflow dft 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 33849
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../dft_test.cpp in debug mode
   Generating csim.exe
----------------------------------------------
   RMSE(R)           RMSE(I)
0.687344729900360 0.600316703319550
----------------------------------------------
*******************************************
FAIL: Output DOES NOT match the golden output
*******************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.98 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
4
    while executing
"source /home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/hls/solution1/csim.tcl"
    invoked from within
"hls::main /home/wes_2025_r_lizarraga/project3_DFT/dft_1024_precomputed3/hls/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 1.66 seconds. Total CPU system time: 0.48 seconds. Total elapsed time: 12.03 seconds; peak allocated memory: 214.301 MB.
