#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 14:12:49 2025
# Process ID         : 111196
# Current directory  : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9980 D:\NeyFPGA_Sume\verilog-ethernet\example\NetFPGA_SUME\fpga\fpga\fpga.xpr
# Log file           : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/vivado.log
# Journal file       : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga\vivado.jou
# Running On         : MSI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16866 MB
# Swap memory        : 2448 MB
# Total Virtual      : 19315 MB
# Available Virtual  : 312 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinix_Premium/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinix_Premium/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinix_Premium/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 14:14:40 2025...
A_SUME/fpga/fpga/fpga.xpr
INFO: [Project 1-313] Project file moved from '/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/arbiter.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/arbiter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp_cache.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp_cache.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp_eth_rx.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp_eth_rx.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp_eth_tx.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/arp_eth_tx.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/axis_fifo.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/axis_fifo.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/axis_xgmii_rx_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/axis_xgmii_rx_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/axis_xgmii_tx_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/axis_xgmii_tx_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_arb_mux.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_arb_mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_axis_rx.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_axis_rx.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_axis_tx.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_axis_tx.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_mac_10g.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_mac_10g.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_mac_10g_fifo.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_mac_10g_fifo.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/hdl_algorithm_wrapper.v', nor could it be found using path 'D:/home/hassan/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/hdl_algorithm_wrapper.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_arb_mux.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_arb_mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_complete_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_complete_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_eth_rx_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_eth_rx_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_eth_tx_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/ip_eth_tx_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/ldpc_output_serializer.v', nor could it be found using path 'D:/home/hassan/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/ldpc_output_serializer.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/lfsr.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/lfsr.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/llr_input_controller.v', nor could it be found using path 'D:/home/hassan/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/llr_input_controller.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/priority_encoder.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/priority_encoder.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/sync_reset.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/rtl/sync_reset.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_checksum_gen_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_checksum_gen_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_complete_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_complete_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_ip_rx_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_ip_rx_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_ip_tx_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/udp_ip_tx_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/HDL_Algorithm_pkg.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/HDL_Algorithm_pkg.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/AposterioriUnit.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/AposterioriUnit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/BarrelRotator.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/BarrelRotator.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/BetaCalculationUnit.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/BetaCalculationUnit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/BetaDecompress.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/BetaDecompress.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/FinalShifts.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/FinalShifts.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CheckMatrixLUT.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CheckMatrixLUT.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/SimpleDualPortRAM_generic.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/SimpleDualPortRAM_generic.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CheckNodeRAM.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CheckNodeRAM.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CheckNodeUnit.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CheckNodeUnit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CodeParameters.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/CodeParameters.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/SerialCircularShifter.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/SerialCircularShifter.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/VariableNodeUnit.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/VariableNodeUnit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/FunctionalUnit.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/FunctionalUnit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/MetricCalculator.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/MetricCalculator.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/FinalDecision.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/FinalDecision.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/DecoderCore.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/DecoderCore.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/NR_LDPC_Decoder.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/NR_LDPC_Decoder.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/HDL_Algorithm.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/HDL_Algorithm.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx_if.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx_if.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx_frame_sync.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx_frame_sync.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx_ber_mon.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_rx_ber_mon.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_tx.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_tx.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_tx_if.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/eth_phy_10g_tx_if.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/xgmii_baser_dec_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/xgmii_baser_dec_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/xgmii_baser_enc_64.v', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/rtl/xgmii_baser_enc_64.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/tb_ldpc_multi_packet_test.v', nor could it be found using path 'D:/home/hassan/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/tb_ldpc_multi_packet_test.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.ip_user_files/mem_init_files/llrs_input_sfix10_En4_frame0.mem', nor could it be found using path 'D:/home/hassan/Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.ip_user_files/mem_init_files/llrs_input_sfix10_En4_frame0.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/llrs_input_sfix10_En4.mem', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/llrs_input_sfix10_En4.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/TB_HDL_Algorithm.vhd', nor could it be found using path 'D:/home/hassan/snap/snapd-desktop-integration/253/Desktop/NRLDPCDecoderHDL/TB_HDL_Algorithm.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl', nor could it be found using path 'D:/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix_Premium/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_0' is locked:
* Project containing IP 'ten_gig_eth_pcs_pma_0' is read-only. * IP definition '10G Ethernet PCS/PMA (10GBASE-R/KR) (6.0)' for IP 'ten_gig_eth_pcs_pma_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_1' is locked:
* Project containing IP 'ten_gig_eth_pcs_pma_1' is read-only. * IP definition '10G Ethernet PCS/PMA (10GBASE-R/KR) (6.0)' for IP 'ten_gig_eth_pcs_pma_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
WARNING: [Project 1-229] Project 'fpga.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/synth_1/vivado.pb' contains 25786 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 25787' and re-open the project.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1503.160 ; gain = 134.293
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 14:14:31 2025...
