;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	CMP @427, 104
	CMP -207, <-126
	SPL 102
	SPL 0, <802
	ADD 210, 30
	JMZ -7, @20
	ADD 270, 60
	ADD 270, 60
	JMZ <121, 103
	JMN @150, <90
	JMZ <121, 103
	JMZ <121, 103
	JMN -3, -7
	SPL <121, 106
	ADD 210, 30
	SPL 0, <802
	SUB #10, <0
	SUB #620, <0
	ADD 210, 30
	ADD 200, 60
	ADD 200, 60
	SUB @0, 2
	SUB #0, <-0
	DJN 102, 0
	SPL 102, 3
	SUB -1, 0
	JMN <121, 106
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	DJN -100, -100
	MOV -1, <-23
	SUB <0, @2
	SUB @121, 103
	SUB 150, 90
	SUB @121, 103
	MOV -1, <-20
	MOV -31, -820
	JMZ 200, 60
	SUB @121, 103
	JMN 80, @60
	SPL 0, <802
	SPL <390, 90
	SPL <390, 90
	CMP -207, <-126
	CMP -207, <-126
