LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity Mux2_1 is
	PORT (a,b: IN STD_LOGIC;
			sel: OUT STD_LOGIC;
			o : OUT STD_LOGIC);
end Mux2_1;