// Seed: 505213494
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wor  id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  wor  id_10 = 1;
endmodule
