Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:06:39 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/21bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.617ns  (logic 4.793ns (30.693%)  route 10.823ns (69.307%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=8 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           2.111     3.049    a_IBUF[1]
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.173 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.733     3.907    c_2
    SLICE_X43Y24         LUT5 (Prop_lut5_I2_O)        0.124     4.031 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.867     4.898    c_4
    SLICE_X43Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.022 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.489     5.511    c_6
    SLICE_X43Y28         LUT5 (Prop_lut5_I2_O)        0.124     5.635 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.657     6.292    c_8
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     6.416 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.592     7.008    c_1010_out
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.132 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.592     7.723    c_12
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.592     8.439    c_14
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.563 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           0.592     9.155    c_16
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.279 r  s_OBUF[20]_inst_i_2/O
                         net (fo=2, routed)           0.949    10.227    c_18
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    10.351 r  s_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           2.651    13.002    s_OBUF[19]
    F20                  OBUF (Prop_obuf_I_O)         2.615    15.617 r  s_OBUF[19]_inst/O
                         net (fo=0)                   0.000    15.617    s[19]
    F20                                                               r  s[19] (OUT)
  -------------------------------------------------------------------    -------------------




