From 95f9e20e51dc9f42eed06b49a9328a347be1e906 Mon Sep 17 00:00:00 2001
From: Sergey Suloev <ssuloev@orpaltech.com>
Date: Sat, 25 May 2019 17:03:57 +0300
Subject: [PATCH] sun8i-a33: Add DT-overlays

---
 arch/arm/boot/dts/Makefile                    |   2 +
 arch/arm/boot/dts/overlays/Makefile           |  27 ++
 .../dts/overlays/README.sun8i-a33-overlays    |   1 +
 .../boot/dts/overlays/sun8i-a33-aapi-ctp.dts  |  52 ++++
 .../dts/overlays/sun8i-a33-aapi-fgauge.dts    |  22 ++
 .../boot/dts/overlays/sun8i-a33-aapi-gen.dts  |  47 ++++
 .../boot/dts/overlays/sun8i-a33-aapi-lcd.dts  |  60 +++++
 .../dts/overlays/sun8i-a33-aapi-panel.dts     | 120 +++++++++
 .../dts/overlays/sun8i-a33-aapi-power.dts     |  31 +++
 .../dts/overlays/sun8i-a33-aapi-sound.dts     |  47 ++++
 .../boot/dts/overlays/sun8i-a33-aapi-vna.dts  |  39 +++
 arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts | 240 ++++++++++++++++++
 .../boot/dts/overlays/sun8i-a33-fixup.scr-cmd |   7 +
 .../dts/overlays/sun8i-a33-gpio-reset.dts     |  28 ++
 .../boot/dts/overlays/sun8i-a33-no-hdmi.dts   |  20 ++
 15 files changed, 743 insertions(+)
 create mode 100644 arch/arm/boot/dts/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/overlays/README.sun8i-a33-overlays
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-gpio-reset.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-no-hdmi.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index dab2914..8dc7a8b 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -1276,3 +1276,5 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
 	aspeed-bmc-opp-zaius.dtb \
 	aspeed-bmc-portwell-neptune.dtb \
 	aspeed-bmc-quanta-q71l.dtb
+
+subdir-y	:= overlays
diff --git a/arch/arm/boot/dts/overlays/Makefile b/arch/arm/boot/dts/overlays/Makefile
new file mode 100644
index 0000000..4dc7ed0
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/Makefile
@@ -0,0 +1,27 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtbo-$(CONFIG_ARCH_SUNXI) += \
+	sun8i-a33-aapi-gen.dtbo \
+	sun8i-a33-aapi-ctp.dtbo \
+	sun8i-a33-aapi-fgauge.dtbo \
+	sun8i-a33-aapi-lcd.dtbo \
+	sun8i-a33-aapi-panel.dtbo \
+	sun8i-a33-aapi-power.dtbo \
+	sun8i-a33-aapi-sound.dtbo \
+	sun8i-a33-aapi-vna.dtbo \
+	sun8i-a33-aapi.dtbo \
+	sun8i-a33-gpio-reset.dtbo \
+	sun8i-a33-no-hdmi.dtbo
+
+scr-$(CONFIG_ARCH_SUNXI) += \
+	sun8i-a33-fixup.scr
+
+dtbotxt-$(CONFIG_ARCH_SUNXI) += \
+	README.sun8i-a33-overlays
+
+targets	+= $(dtbo-y) $(scr-y) $(dtbotxt-y)
+
+endif
+
+extra-y	:= $(dtbo-y) $(scr-y) $(dtbotxt-y)
diff --git a/arch/arm/boot/dts/overlays/README.sun8i-a33-overlays b/arch/arm/boot/dts/overlays/README.sun8i-a33-overlays
new file mode 100644
index 0000000..831cb45
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/README.sun8i-a33-overlays
@@ -0,0 +1 @@
+# overlays for sun8i-a33 (Allwinner A33/R16)
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts
new file mode 100644
index 0000000..faddca4
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts
@@ -0,0 +1,52 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_ctp: edt-ft5x06@38 {
+				compatible = "edt,edt-ft5306","edt,edt-ft5x06";
+				reg = <0x38>;
+
+				power-supply = <&reg_vdd_panel>;
+
+				resets = <&rstc_gpio 1>;
+				reset-names = "reset";
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&edt_ft5x06_pins>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>; /*PB5*/
+
+				touchscreen-size-x = <480>;
+				touchscreen-size-y = <854>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				/*touchscreen-swapped-x-y;*/
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&pio>;
+		__overlay__ {
+			edt_ft5x06_pins: edt-ft5x06-pins {
+				pins = "PB5";
+				function = "gpio_in";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts
new file mode 100644
index 0000000..9961fa9
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_fgauge: mcp3422@68 {
+				compatible = "microchip,mcp3422";
+				reg = <0x68>;
+				#io-channel-cells = <1>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts
new file mode 100644
index 0000000..6641bf3
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts
@@ -0,0 +1,47 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+
+			/* 27MHz reference crystal */
+			aapi_xtal: aapi-xtal@27 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <27000000>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c1>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_clk: aapi-clk@60 {
+				compatible = "orpaltech,aapi-clk-si5351";
+				reg = <0x60>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				#clock-cells = <1>;
+
+				/* connect xtal input to 27MHz reference */
+				clocks = <&aapi_xtal>;
+				clock-names = "xtal";
+
+				xtal-frequency = <27000000>;
+				xtal-correction = <0 0>; /*<value,sign>*/
+
+				clock-output-names = "clk0", "clk1";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts
new file mode 100644
index 0000000..13d76e9
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts
@@ -0,0 +1,60 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50008",
+					     "himax,hx8379a";
+				label = "aapi-panel";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+
+				resets = <&rstc_gpio 0>;
+				reset-names = "reset";
+
+				backlight = <&aapi_bl>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&dphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_bl: backlight {
+				compatible = "pwm-backlight";
+				pwms = <&pwm 0 5000000 0>; /*200 Hz*/
+				brightness-levels = <0 4 8 16 32 64 128>;
+				default-brightness-level = <1>;
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts
new file mode 100644
index 0000000..b6982dd
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts
@@ -0,0 +1,120 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50008",
+					     "himax,hx8379a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+
+				resets = <&rstc_gpio 0>;
+				reset-names = "reset";
+
+				backlight = <&aapi_bl>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&dphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_bl: backlight {
+				compatible = "pwm-backlight";
+				pwms = <&pwm 0 2000000 0>; /*500 Hz*/
+                                pwm-names = "backlight";
+				brightness-levels = <0 4 8 16 32 64 128>;
+				default-brightness-level = <1>;
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_ctp: edt-ft5x06@38 {
+				compatible = "edt,edt-ft5306",
+					     "edt,edt-ft5x06";
+				reg = <0x38>;
+
+				power-supply = <&reg_vdd_panel>;
+
+				resets = <&rstc_gpio 1>;
+				reset-names = "reset";
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&edt_ft5x06_pins>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;
+
+				touchscreen-size-x = <480>;
+				touchscreen-size-y = <854>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				/*touchscreen-swapped-x-y;*/
+			};
+		};
+	};
+
+	fragment@5 {
+		target = <&pio>;
+		__overlay__ {
+			edt_ft5x06_pins: edt-ft5x06-pins {
+				pins = "PB5";
+				function = "gpio_in";
+			};
+		};
+	};
+
+	fragment@6 {
+		target = <&hdmi>;
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+
+	fragment@7 {
+		target = <&tcon1>;
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts
new file mode 100644
index 0000000..f3b4958
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts
@@ -0,0 +1,31 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			reg_vdd_panel: vdd-panel {
+				compatible = "regulator-fixed";
+				regulator-name = "vdd-panel";
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				gpio = <&pio 3 18 GPIO_ACTIVE_HIGH>; /* PANEL_EN: PD18 */
+				enable-active-high;
+			};
+
+			reg_vdd_radio: vdd-radio {
+				compatible = "regulator-fixed";
+				regulator-name = "vdd-radio";
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5000000>;
+				gpio = <&pio 3 21 GPIO_ACTIVE_HIGH>; /* RADIO_EN: PD21 */
+				enable-active-high;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts
new file mode 100644
index 0000000..f9a9fc9
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts
@@ -0,0 +1,47 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_sound: aapi-sound {
+				compatible = "orpaltech,aapi-wm8731-sound";
+				orpal,i2s-controller = <&i2s1>;
+				orpal,audio-codec = <&aapi_codec>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_codec: wm8731@1a {
+				compatible = "wlf,wm8731";
+				#sound-dai-cells = <0>;
+				reg = <0x1a>;
+
+				/*---------------REMOVE THIS----------------------------*/
+				/*clocks = <&aapi_clk 0>;*/
+				/*clock-names = "dummy-clk";*/
+				/*------------------------------------------------------*/
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&i2s1>;
+		__overlay__ {
+			pinctrl-0 = <&i2s1_pins_bclk &i2s1_pins_lrck &i2s1_pins_di>;
+			pinctrl-names = "default";
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts
new file mode 100644
index 0000000..c393c4e
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts
@@ -0,0 +1,39 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_vna: aapi-vna {
+				compatible = "orpaltech,aapi-160";
+
+				clocks = <&aapi_clk 0>,
+					 <&aapi_clk 1>;
+				clock-names = "clk0", "clk1";
+
+				intermediate-freq = <10031>;
+				initial-freq = <14000000>;
+
+				shutdown-ctrl-gpios = <&pio 3 20 GPIO_ACTIVE_LOW>; /*PD20*/
+				shutdown-timeout-ms = <5000>;
+				shutdown-req-gpios = <&pio 1 3 0>;	/*PB3*/
+
+				charger-pg-gpios = <&pio 1 2 0>;	/*PB2*/
+				charger-stat1-gpios = <&pio 6 12 0>;	/*PG12*/
+				charger-stat2-gpios = <&r_pio 0 11 0>;	/*PL11*/
+
+				io-channels = <&aapi_fgauge 0>,
+					      <&aapi_fgauge 1>;
+				io-channel-names = "v_battery", "v_sensor";
+				#io-channel-cells = <1>;
+
+				radio-supply = <&reg_vdd_radio>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts
new file mode 100644
index 0000000..c2049a0
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts
@@ -0,0 +1,240 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			rstc_gpio: rstc-gpio@0 {
+				compatible = "linux,gpio-reset-controller";
+				#reset-cells = <1>;
+
+				lcd {
+					gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>; /*PL5*/
+					duration-ms = <20 2 20>;
+				};
+
+				ctp {
+					gpios = <&pio 1 6 GPIO_ACTIVE_LOW>; /*PB6*/
+					duration-ms = <20 2 10>;
+				};
+
+				/* Add more reset lines below this text */
+			};
+
+			reg_vdd_5v: aapi-vdd-5v {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-5v";
+				regulator-always-on;
+				regulator-boot-on;
+			};
+
+			reg_vdd_panel: aapi-vdd-panel {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-panel";
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				gpios = <&pio 3 18 GPIO_ACTIVE_HIGH>;	/* PANEL_EN: PD18 */
+				enable-active-high;
+				startup-delay-us = <50000>;
+				vin-supply = <&reg_vdd_5v>;
+			};
+
+			reg_vdd_radio: aapi-vdd-radio {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-radio";
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5000000>;
+				gpios = <&pio 3 19 GPIO_ACTIVE_HIGH>;	/* RADIO_EN: PD19 */
+				enable-active-high;
+				startup-delay-us = <50000>;
+				vin-supply = <&reg_vdd_5v>;
+			};
+
+			/* 27MHz reference crystal */
+			aapi_xtal: aapi-xtal@27 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <27000000>;
+			};
+
+			aapi_vna: aapi-vna {
+				compatible = "orpaltech,aapi-160";
+
+				clocks = <&aapi_clkgen 0>,
+					 <&aapi_clkgen 1>;
+				clock-names = "clk0", "clk1";
+
+				intermediate-freq = <10031>;
+				initial-freq = <14000000>;
+
+				shutdown-ctrl-gpios = <&pio 3 20 GPIO_ACTIVE_LOW>; /*PD20*/
+				shutdown-timeout-ms = <3000>;
+				shutdown-req-gpios = <&r_pio 0 11 0>;	/*PL11*/
+
+				charger-pg-gpios = <&pio 1 2 0>;	/*PB2*/
+				charger-stat1-gpios = <&pio 6 12 0>;	/*PG12*/
+				charger-stat2-gpios = <&pio 1 3 0>;	/*PB3*/
+
+				io-channels = <&aapi_fgauge 0>,
+					      <&aapi_fgauge 1>;
+				io-channel-names = "v_battery", "v_sensor";
+				#io-channel-cells = <1>;
+
+				radio-supply = <&reg_vdd_radio>;
+			};
+
+			aapi_sound: aapi-sound {
+				compatible = "orpaltech,aapi-wm8731-sound";
+				orpal,i2s-controller = <&i2s1>;
+				orpal,audio-codec = <&aapi_codec>;
+			};
+
+			aapi_bl: backlight {
+				compatible = "pwm-backlight";
+				pwms = <&pwm 0 5000000 0>; /*200 Hz*/
+				brightness-levels = <0 4 8 16 32 64 128>;
+				default-brightness-level = <1>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_ctp: edt-ft5x06@38 {
+				compatible = "edt,edt-ft5306","edt,edt-ft5x06";
+				reg = <0x38>;
+
+				power-supply = <&reg_vdd_panel>;
+
+				resets = <&rstc_gpio 1>;
+				reset-names = "reset";
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&edt_ft5x06_pins>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;  /*PB5*/
+
+				touchscreen-size-x = <720>;
+				touchscreen-size-y = <1280>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				/*touchscreen-swapped-x-y;*/
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_clkgen: aapi-clkgen@60 {
+				compatible = "orpaltech,aapi-clk-si5351";
+				reg = <0x60>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				#clock-cells = <1>;
+
+				power-supply = <&reg_vdd_radio>;
+
+				/* connect xtal input to 27MHz reference */
+				clocks = <&aapi_xtal>;
+				clock-names = "xtal";
+
+				xtal-frequency = <27000000>;
+				xtal-correction = <0 0>; /*<value,sign>*/
+
+				clock-output-names = "clk0", "clk1";
+			};
+
+			aapi_codec: wm8731@1a {
+				compatible = "wlf,wm8731";
+				reg = <0x1a>;
+				#sound-dai-cells = <0>;
+
+				power-supply = <&reg_vdd_radio>;
+			};
+
+			aapi_fgauge: mcp3422@68 {
+				compatible = "microchip,mcp3422";
+				reg = <0x68>;
+				#io-channel-cells = <1>;
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&i2s1>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2s1_pins_bclk &i2s1_pins_lrck &i2s1_pins_di>;
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&pio>;
+		__overlay__ {
+			edt_ft5x06_pins: edt-ft5x06-pins {
+				pins = "PB5";
+				function = "gpio_in";
+			};
+		};
+	};
+
+	fragment@5 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8394a@0 {
+				compatible = "microtech-lcd,mtf0500hdi-22",
+					     "himax,hx8394a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				resets = <&rstc_gpio 0>;
+				reset-names = "reset";
+
+				backlight = <&aapi_bl>;
+
+				power-supply = <&reg_vdd_panel>;
+			};
+		};
+	};
+
+	fragment@6 {
+		target = <&dphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@7 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd b/arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd
new file mode 100644
index 0000000..f016830
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd
@@ -0,0 +1,7 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+setenv tmp_soc_path "soc"
+
+env delete tmp_soc_path
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-gpio-reset.dts b/arch/arm/boot/dts/overlays/sun8i-a33-gpio-reset.dts
new file mode 100644
index 0000000..4a04058
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-gpio-reset.dts
@@ -0,0 +1,28 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			rstc_gpio: rstc-gpio@0 {
+				compatible = "linux,gpio-reset-controller";
+				#reset-cells = <1>;
+
+				lcd {
+					gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>; /*PL5*/
+					duration-ms = <20 2 10>;
+				};
+
+				ctp {
+					gpios = <&pio 1 6 GPIO_ACTIVE_LOW>; /*PB6*/
+					duration-ms = <20 2 10>;
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-no-hdmi.dts b/arch/arm/boot/dts/overlays/sun8i-a33-no-hdmi.dts
new file mode 100644
index 0000000..55963ec
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-no-hdmi.dts
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&hdmi>;
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+
+	fragment@1 {
+		target = <&tcon1>;
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+};
-- 
2.17.1

