# ğŸ² Stochastic Arithmetic on FPGA

Implementation of basic arithmetic operations using **Stochastic Computing (SC)** on an FPGA, developed in the course **Co-Projeto Hardware e Software (CPHS)** at the **University of Coimbra**.

> ğŸ§  **Course:** Co-Projeto Hardware e Software (CPHS)  
> ğŸ« **Institution:** Universidade de Coimbra â€“ DEEC  
> ğŸ‘¨â€ğŸ“ **Authors:** GonÃ§alo Bastos (2020238997), Leonardo Cordeiro (2020228071)  
> ğŸ“… **Submission:** January 2024

---

## ğŸ¯ Objective

Develop a proof of concept for stochastic computation on FPGA, as an alternative to traditional arithmetic. The system uses **pseudo-random bitstreams**, **comparators**, and **counters** to emulate binary-to-stochastic and stochastic-to-binary conversions.

The architecture includes:
- **LFSR** for random bitstream generation
- **Comparators** for stochastic encoding
- **Counters** for stochastic decoding
- A **NIOS II processor** for controlling the flow and visualizing results

---

## ğŸ§ª Implementation Details

- Built using **Intel Quartus II**
- Used **Verilog/VHDL** to describe RTL blocks for:
  - LFSR generator
  - Binary-to-Stochastic and Stochastic-to-Binary modules
- Developed **C code** for NIOS II to:
  - Provide input (binary values, seed, window size)
  - Receive and display stochastic results on the console
- Output behavior:
  - Initial LED signal for seed input
  - Final LED indicates window completion
  - Eclipse terminal displays bitstream statistics (e.g. 14/128)

---

## ğŸ“¹ Demo Video

A short video demonstrates the system running on the FPGA board, showing LED control and Eclipse output.

ğŸ‘‰ [Watch demo video](Annexes/Video.mp4)

---

## ğŸ“‚ Project Contents

- `Final_Project_Report.pdf`: Technical report (goal, design, results)
- `src/`: Quartus project files and C code for embedded logic
- `media/`: Video of implementation on FPGA
- `figures/`: Diagrams and output screenshots

---

## ğŸ” Future Work

- Extend the system to support **arithmetic operations** (addition, multiplication)
- Study **performance and power gains** using SC in hybrid FPGA+software systems
- Improve randomness via true RNGs or feedback seeding

---

## ğŸ“ Notes

The implementation demonstrates core stochastic computation blocks, with modular design and interface between logic and embedded software.

