-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv18_3FFFE : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111110";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv21_1171 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000101110001";
    constant ap_const_lv19_3A8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001110101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_3162 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3162_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_3194 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_3041 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_3036 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal or_cond_i_reg_3184 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_5_reg_613 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_624 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state6_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter2 : BOOLEAN;
    signal ap_predicate_op215_read_state9 : BOOLEAN;
    signal ap_predicate_op216_read_state9 : BOOLEAN;
    signal ap_predicate_op223_read_state9 : BOOLEAN;
    signal ap_predicate_op224_read_state9 : BOOLEAN;
    signal ap_predicate_op231_read_state9 : BOOLEAN;
    signal ap_predicate_op232_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_624_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_631 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_631_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_638_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_645_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_cols_V_read_cas_reg_2735 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_rows_V_read_cas_fu_649_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_rows_V_read_cas_reg_2742 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_18_fu_653_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_20_fu_665_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_reg_2994 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_670_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_reg_2999 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_681_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_3004 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_698_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_3011 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_361_2_cast_cast_s_fu_721_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_361_2_cast_cast_s_reg_3018 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_23_fu_725_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_reg_3023 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_736_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_V_reg_3031 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_25_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond390_i_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_0_1_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_0_1_reg_3050 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_3054 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_780_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_reg_3067 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_fu_800_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_reg_3074 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_45_fu_808_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_3079 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_0_1_fu_812_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_assign_6_0_1_reg_3085 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_0_1_fu_832_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_0_1_reg_3092 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_57_fu_840_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_3097 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_0_2_fu_844_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_assign_6_0_2_reg_3103 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_0_2_fu_864_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_0_2_reg_3110 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_75_fu_872_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_reg_3115 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_971_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_reg_3121 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_46_fu_993_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_3126 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1015_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_3131 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_365_0_0_not_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_0_0_not_reg_3136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal row_assign_8_0_0_t_fu_1028_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_0_t_reg_3141 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_1_t_fu_1032_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_1_t_reg_3148 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_2_t_fu_1036_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_2_t_reg_3155 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal exitcond389_i_reg_3162_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3162_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3162_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3162_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3162_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1045_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_1067_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ImagLoc_x_reg_3171 : STD_LOGIC_VECTOR (16 downto 0);
    signal ImagLoc_x_reg_3171_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i429_i_fu_1087_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i429_i_reg_3178 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i429_i_reg_3178_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal or_cond_i_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3184_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_3188 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_3194_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_3194_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1145_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_reg_3198 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_89_fu_1153_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_reg_3203 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3208 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3208_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_3221 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_assign_1_0_t_fu_1177_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_0_t_reg_3227 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_3240 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_addr_reg_3240_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_3246 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_3246_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_3_addr_reg_3252 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_addr_reg_3258 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_addr_reg_3258_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_addr_reg_3264 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_addr_reg_3264_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_addr_reg_3270 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_addr_reg_3276 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_addr_reg_3276_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_addr_reg_3282 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_addr_reg_3282_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_load_reg_3288 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal col_buf_0_val_0_0_fu_1219_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_3293 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_load_reg_3301 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_reg_3306 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1255_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_reg_3314 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_load_reg_3322 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_reg_3327 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_load_reg_3335 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1348_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_reg_3340 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1366_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_reg_3348 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_load_reg_3356 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_reg_3361 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_load_reg_3369 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1450_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_reg_3374 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_reg_3382 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_1513_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3390 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3390_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3390_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1527_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_3396 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_3396_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1541_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1562_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3413 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3413_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3413_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1576_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_3419 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_3419_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1590_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_3425 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1611_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3436 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3436_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3436_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1625_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_3442 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_3442_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_3448 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_reg_3459 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_reg_3459_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_reg_3464 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_reg_3464_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_reg_3469 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_reg_3469_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_3474 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_3474_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_9_reg_3485 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_9_reg_3485_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_12_reg_3496 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_12_reg_3496_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_reg_3507 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_reg_3513 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2630_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_0_1_1_reg_3519 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_1_va_12_reg_3524 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_13_reg_3530 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2636_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_1_1_1_reg_3536 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_2_va_15_reg_3541 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_16_reg_3547 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2642_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_2_1_1_reg_3553 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_0_0_1_fu_1860_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_0_1_reg_3558 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_2_fu_1888_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_2_reg_3563 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2648_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp41_reg_3568 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal r_V_7_1_0_1_fu_1919_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_0_1_reg_3578 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_2_fu_1947_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_2_reg_3583 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2655_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp61_reg_3588 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_2_0_1_fu_1978_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_0_1_reg_3598 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_2_fu_2006_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_2_reg_3603 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2662_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp66_reg_3608 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2669_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_0_0_2_reg_3618 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal r_V_7_0_1_fu_2044_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_reg_3623 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp42_fu_2060_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp42_reg_3628 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_0_2_1_fu_2088_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_2_1_reg_3633 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2679_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_1_0_2_reg_3638 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_1_1_fu_2123_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_reg_3643 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp60_fu_2139_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp60_reg_3648 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_1_2_1_fu_2167_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_2_1_reg_3653 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2689_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_2_0_2_reg_3658 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_2_1_fu_2202_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_reg_3663 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp65_fu_2218_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp65_reg_3668 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_2_2_1_fu_2246_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_2_1_reg_3673 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_89_0_2_fu_2271_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_89_0_2_reg_3678 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2699_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp43_reg_3683 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal p_Val2_89_1_2_fu_2303_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_89_1_2_reg_3688 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2707_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp62_reg_3693 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_2_2_fu_2335_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_89_2_2_reg_3698 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2715_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp67_reg_3703 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_15_fu_2354_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_15_reg_3708 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_16_reg_3713 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_reg_3718 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_3723 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_2400_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_s_reg_3728 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_19_reg_3733 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_98_reg_3738 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_reg_3743 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_22_fu_2446_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_22_reg_3748 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_23_reg_3753 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_reg_3758 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_reg_3763 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_26_fu_2526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_26_reg_3768 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_27_fu_2574_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_27_reg_3773 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_28_fu_2622_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_28_reg_3778 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter4_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_591 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_602 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tmp_50_fu_1164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_388 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_675_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_687_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_0_cast_cast_fu_690_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_360_2_fu_704_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_360_2_cast_cast_fu_711_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_361_2_fu_715_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_fu_678_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_747_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_794_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_49_fu_818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_1_fu_826_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_67_fu_850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_2_fu_858_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_43_fu_876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_0_1_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_0_2_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_957_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_968_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_961_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_445_0_1_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_979_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_0_1_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_990_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_983_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_445_0_2_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1001_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_0_2_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1012_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1005_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_fu_1051_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_fu_1073_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1081_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp1_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_1107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i429_i_cast_cast_fu_1125_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_36_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1132_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ImagLoc_x_cast68_cas_fu_1104_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_p2_i429_i_p_assign_2_fu_1137_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_cast_fu_1161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_1208_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1226_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1244_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1319_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_1337_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1355_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_1421_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1439_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1457_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1505_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1519_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1533_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1554_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1568_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1582_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_1603_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1617_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1631_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1838_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl2_fu_1849_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_1845_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_1856_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl5_fu_1866_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl6_fu_1877_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_cast_fu_1873_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_cast_fu_1884_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl8_fu_1897_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl9_fu_1908_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_1904_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl9_cast_fu_1915_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl12_fu_1925_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl13_fu_1936_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl12_cast_fu_1932_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl13_cast_fu_1943_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl16_fu_1956_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl17_fu_1967_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_fu_1963_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl17_cast_fu_1974_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl20_fu_1984_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl21_fu_1995_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_cast_fu_1991_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl21_cast_fu_2002_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_0_1_cast_fu_2015_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl3_fu_2022_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl4_fu_2033_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_cast_fu_2029_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_cast_fu_2040_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_2_cast_fu_2050_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp56_cast_fu_2057_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_453_0_1_2_cast_c_fu_2053_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl_fu_2066_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_fu_2077_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_2073_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl7_cast_fu_2084_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_0_1_cast_fu_2094_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl10_fu_2101_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl11_fu_2112_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl10_cast_fu_2108_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl11_cast_fu_2119_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_2_cast_fu_2129_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp61_cast_fu_2136_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_453_1_1_2_cast_c_fu_2132_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl14_fu_2145_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl15_fu_2156_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_cast_fu_2152_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl15_cast_fu_2163_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_0_1_cast_fu_2173_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl18_fu_2180_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl19_fu_2191_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_cast_fu_2187_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl19_cast_fu_2198_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_2_cast_fu_2208_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp66_cast_fu_2215_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_453_2_1_2_cast_c_fu_2211_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl22_fu_2224_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl23_fu_2235_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl22_cast_fu_2231_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl23_cast_fu_2242_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_cast_fu_2255_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_89_0_0_2_ca_fu_2252_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_453_0_1_cast_fu_2258_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp55_cast_fu_2268_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp40_fu_2262_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_7_0_2_1_cast_fu_2277_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_1_1_cast_fu_2287_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_89_1_0_2_ca_fu_2284_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_453_1_1_cast_fu_2290_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp60_cast_fu_2300_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp59_fu_2294_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_7_1_2_1_cast_fu_2309_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_2_1_cast_fu_2319_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_89_2_0_2_ca_fu_2316_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_453_2_1_cast_fu_2322_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp65_cast_fu_2332_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp64_fu_2326_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_7_2_2_1_cast_fu_2341_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp57_cast_fu_2351_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_89_0_2_cast_fu_2348_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_60_fu_2378_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp62_cast_fu_2397_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_89_1_2_cast_fu_2394_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_69_fu_2424_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp67_cast_fu_2443_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_89_2_2_cast_fu_2440_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_77_fu_2470_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_i_i_fu_2486_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_fu_2496_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_2489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_2501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_7_i_i_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i_fu_2515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_i1_fu_2534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_20_fu_2544_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_2537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_2549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_7_i_i_1_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i1_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_i2_fu_2582_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_24_fu_2592_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_2585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_2597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_7_i_i_2_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i2_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i2_fu_2617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2630_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2630_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2636_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2636_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2642_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2642_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2648_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2648_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2655_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2655_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2662_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2662_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2669_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2669_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2669_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2669_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2679_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2679_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2679_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2679_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2689_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2689_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2689_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2689_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2699_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2699_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2699_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2707_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2707_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2707_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2715_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2715_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2715_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2630_ce : STD_LOGIC;
    signal grp_fu_2636_ce : STD_LOGIC;
    signal grp_fu_2642_ce : STD_LOGIC;
    signal grp_fu_2648_ce : STD_LOGIC;
    signal grp_fu_2655_ce : STD_LOGIC;
    signal grp_fu_2662_ce : STD_LOGIC;
    signal grp_fu_2669_ce : STD_LOGIC;
    signal grp_fu_2679_ce : STD_LOGIC;
    signal grp_fu_2689_ce : STD_LOGIC;
    signal grp_fu_2699_ce : STD_LOGIC;
    signal grp_fu_2707_ce : STD_LOGIC;
    signal grp_fu_2715_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2630_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2636_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2642_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2648_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2655_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2662_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2669_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2669_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2669_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2679_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2679_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2679_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2689_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2689_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2689_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2699_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2699_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2707_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2707_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2715_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2715_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_condition_2257 : BOOLEAN;

    component threshold2_mux_32kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component threshold2_mul_mulbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component threshold2_mac_mumb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component threshold2_ama_adncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component threshold2_mac_muocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_3221,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => reg_624);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_3240_pp0_iter4_reg,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_3246_pp0_iter4_reg,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_3252,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => reg_631);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_3258_pp0_iter4_reg,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_3264_pp0_iter4_reg,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_3270,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => reg_638);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_3276_pp0_iter4_reg,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_3282_pp0_iter4_reg,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    threshold2_mux_32kbM_U49 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_324,
        din1 => right_border_buf_0_1_fu_328,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_51_fu_1208_p5);

    threshold2_mux_32kbM_U50 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_336,
        din1 => right_border_buf_0_3_fu_340,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_52_fu_1226_p5);

    threshold2_mux_32kbM_U51 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_348,
        din1 => right_border_buf_0_5_fu_352,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_53_fu_1244_p5);

    threshold2_mux_32kbM_U52 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_360,
        din1 => right_border_buf_1_1_fu_364,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_61_fu_1319_p5);

    threshold2_mux_32kbM_U53 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_372,
        din1 => right_border_buf_1_3_fu_376,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_63_fu_1337_p5);

    threshold2_mux_32kbM_U54 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_384,
        din1 => right_border_buf_1_5_fu_388,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_64_fu_1355_p5);

    threshold2_mux_32kbM_U55 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_392,
        din1 => right_border_buf_2_4_fu_380,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_70_fu_1421_p5);

    threshold2_mux_32kbM_U56 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_368,
        din1 => right_border_buf_2_2_fu_356,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_71_fu_1439_p5);

    threshold2_mux_32kbM_U57 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_344,
        din1 => right_border_buf_2_s_fu_332,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3227,
        dout => tmp_72_fu_1457_p5);

    threshold2_mux_32kbM_U58 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3293,
        din1 => col_buf_0_val_1_0_reg_3306,
        din2 => col_buf_0_val_2_0_reg_3314,
        din3 => row_assign_8_0_0_t_reg_3141,
        dout => tmp_56_fu_1505_p5);

    threshold2_mux_32kbM_U59 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3293,
        din1 => col_buf_0_val_1_0_reg_3306,
        din2 => col_buf_0_val_2_0_reg_3314,
        din3 => row_assign_8_0_1_t_reg_3148,
        dout => tmp_58_fu_1519_p5);

    threshold2_mux_32kbM_U60 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3293,
        din1 => col_buf_0_val_1_0_reg_3306,
        din2 => col_buf_0_val_2_0_reg_3314,
        din3 => row_assign_8_0_2_t_reg_3155,
        dout => tmp_59_fu_1533_p5);

    threshold2_mux_32kbM_U61 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_reg_3327,
        din1 => col_buf_1_val_1_0_reg_3340,
        din2 => col_buf_1_val_2_0_reg_3348,
        din3 => row_assign_8_0_0_t_reg_3141,
        dout => tmp_65_fu_1554_p5);

    threshold2_mux_32kbM_U62 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_reg_3327,
        din1 => col_buf_1_val_1_0_reg_3340,
        din2 => col_buf_1_val_2_0_reg_3348,
        din3 => row_assign_8_0_1_t_reg_3148,
        dout => tmp_66_fu_1568_p5);

    threshold2_mux_32kbM_U63 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_reg_3327,
        din1 => col_buf_1_val_1_0_reg_3340,
        din2 => col_buf_1_val_2_0_reg_3348,
        din3 => row_assign_8_0_2_t_reg_3155,
        dout => tmp_68_fu_1582_p5);

    threshold2_mux_32kbM_U64 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_reg_3361,
        din1 => col_buf_2_val_1_0_reg_3374,
        din2 => col_buf_2_val_2_0_reg_3382,
        din3 => row_assign_8_0_0_t_reg_3141,
        dout => tmp_73_fu_1603_p5);

    threshold2_mux_32kbM_U65 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_reg_3361,
        din1 => col_buf_2_val_1_0_reg_3374,
        din2 => col_buf_2_val_2_0_reg_3382,
        din3 => row_assign_8_0_1_t_reg_3148,
        dout => tmp_74_fu_1617_p5);

    threshold2_mux_32kbM_U66 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_reg_3361,
        din1 => col_buf_2_val_1_0_reg_3374,
        din2 => col_buf_2_val_2_0_reg_3382,
        din3 => row_assign_8_0_2_t_reg_3155,
        dout => tmp_76_fu_1631_p5);

    threshold2_mul_mulbW_U67 : component threshold2_mul_mulbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2630_p0,
        din1 => grp_fu_2630_p1,
        ce => grp_fu_2630_ce,
        dout => grp_fu_2630_p2);

    threshold2_mul_mulbW_U68 : component threshold2_mul_mulbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2636_p0,
        din1 => grp_fu_2636_p1,
        ce => grp_fu_2636_ce,
        dout => grp_fu_2636_p2);

    threshold2_mul_mulbW_U69 : component threshold2_mul_mulbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2642_p0,
        din1 => grp_fu_2642_p1,
        ce => grp_fu_2642_ce,
        dout => grp_fu_2642_p2);

    threshold2_mac_mumb6_U70 : component threshold2_mac_mumb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2648_p0,
        din1 => grp_fu_2648_p1,
        din2 => r_V_7_0_1_1_reg_3519,
        ce => grp_fu_2648_ce,
        dout => grp_fu_2648_p3);

    threshold2_mac_mumb6_U71 : component threshold2_mac_mumb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2655_p0,
        din1 => grp_fu_2655_p1,
        din2 => r_V_7_1_1_1_reg_3536,
        ce => grp_fu_2655_ce,
        dout => grp_fu_2655_p3);

    threshold2_mac_mumb6_U72 : component threshold2_mac_mumb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2662_p0,
        din1 => grp_fu_2662_p1,
        din2 => r_V_7_2_1_1_reg_3553,
        ce => grp_fu_2662_ce,
        dout => grp_fu_2662_p3);

    threshold2_ama_adncg_U73 : component threshold2_ama_adncg
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2669_p0,
        din1 => grp_fu_2669_p1,
        din2 => grp_fu_2669_p2,
        din3 => grp_fu_2669_p3,
        ce => grp_fu_2669_ce,
        dout => grp_fu_2669_p4);

    threshold2_ama_adncg_U74 : component threshold2_ama_adncg
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2679_p0,
        din1 => grp_fu_2679_p1,
        din2 => grp_fu_2679_p2,
        din3 => grp_fu_2679_p3,
        ce => grp_fu_2679_ce,
        dout => grp_fu_2679_p4);

    threshold2_ama_adncg_U75 : component threshold2_ama_adncg
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2689_p0,
        din1 => grp_fu_2689_p1,
        din2 => grp_fu_2689_p2,
        din3 => grp_fu_2689_p3,
        ce => grp_fu_2689_ce,
        dout => grp_fu_2689_p4);

    threshold2_mac_muocq_U76 : component threshold2_mac_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2699_p0,
        din1 => grp_fu_2699_p1,
        din2 => grp_fu_2699_p2,
        ce => grp_fu_2699_ce,
        dout => grp_fu_2699_p3);

    threshold2_mac_muocq_U77 : component threshold2_mac_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2707_p0,
        din1 => grp_fu_2707_p1,
        din2 => grp_fu_2707_p2,
        ce => grp_fu_2707_ce,
        dout => grp_fu_2707_p3);

    threshold2_mac_muocq_U78 : component threshold2_mac_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2715_p0,
        din1 => grp_fu_2715_p1,
        din2 => grp_fu_2715_p2,
        ce => grp_fu_2715_ce,
        dout => grp_fu_2715_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_1040_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter4_state10)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    t_V_5_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_1040_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_5_reg_613 <= j_V_fu_1045_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_5_reg_613 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    t_V_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                t_V_reg_602 <= i_V_reg_3031;
            elsif (((tmp_19_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_602 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    tmp_s_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_s_reg_591 <= ap_const_lv2_0;
            elsif (((tmp_19_fu_659_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_s_reg_591 <= tmp_18_fu_653_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_1040_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ImagLoc_x_reg_3171 <= ImagLoc_x_fu_1067_p2;
                or_cond_i_reg_3184 <= or_cond_i_fu_1095_p2;
                p_p2_i429_i_reg_3178 <= p_p2_i429_i_fu_1087_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ImagLoc_x_reg_3171_pp0_iter1_reg <= ImagLoc_x_reg_3171;
                exitcond389_i_reg_3162 <= exitcond389_i_fu_1040_p2;
                exitcond389_i_reg_3162_pp0_iter1_reg <= exitcond389_i_reg_3162;
                or_cond_i_reg_3184_pp0_iter1_reg <= or_cond_i_reg_3184;
                p_p2_i429_i_reg_3178_pp0_iter1_reg <= p_p2_i429_i_reg_3178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Range1_all_zeros_2_reg_3743 <= Range1_all_zeros_2_fu_2434_p2;
                Range1_all_zeros_3_reg_3763 <= Range1_all_zeros_3_fu_2480_p2;
                Range1_all_zeros_reg_3723 <= Range1_all_zeros_fu_2388_p2;
                p_Val2_15_reg_3708 <= p_Val2_15_fu_2354_p2;
                p_Val2_16_reg_3713 <= p_Val2_15_fu_2354_p2(21 downto 14);
                p_Val2_19_reg_3733 <= p_Val2_s_fu_2400_p2(21 downto 14);
                p_Val2_22_reg_3748 <= p_Val2_22_fu_2446_p2;
                p_Val2_23_reg_3753 <= p_Val2_22_fu_2446_p2(21 downto 14);
                p_Val2_s_reg_3728 <= p_Val2_s_fu_2400_p2;
                tmp_104_reg_3758 <= p_Val2_22_fu_2446_p2(13 downto 13);
                tmp_92_reg_3718 <= p_Val2_15_fu_2354_p2(13 downto 13);
                tmp_98_reg_3738 <= p_Val2_s_fu_2400_p2(13 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_3208 <= brmerge_fu_1157_p2;
                or_cond_i427_i_reg_3194 <= or_cond_i427_i_fu_1120_p2;
                tmp_89_reg_3203 <= tmp_89_fu_1153_p1;
                x_reg_3198 <= x_fu_1145_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                brmerge_reg_3208_pp0_iter3_reg <= brmerge_reg_3208;
                exitcond389_i_reg_3162_pp0_iter2_reg <= exitcond389_i_reg_3162_pp0_iter1_reg;
                exitcond389_i_reg_3162_pp0_iter3_reg <= exitcond389_i_reg_3162_pp0_iter2_reg;
                exitcond389_i_reg_3162_pp0_iter4_reg <= exitcond389_i_reg_3162_pp0_iter3_reg;
                exitcond389_i_reg_3162_pp0_iter5_reg <= exitcond389_i_reg_3162_pp0_iter4_reg;
                exitcond389_i_reg_3162_pp0_iter6_reg <= exitcond389_i_reg_3162_pp0_iter5_reg;
                k_buf_0_val_4_addr_reg_3240_pp0_iter4_reg <= k_buf_0_val_4_addr_reg_3240;
                k_buf_0_val_5_addr_reg_3246_pp0_iter4_reg <= k_buf_0_val_5_addr_reg_3246;
                k_buf_1_val_4_addr_reg_3258_pp0_iter4_reg <= k_buf_1_val_4_addr_reg_3258;
                k_buf_1_val_5_addr_reg_3264_pp0_iter4_reg <= k_buf_1_val_5_addr_reg_3264;
                k_buf_2_val_4_addr_reg_3276_pp0_iter4_reg <= k_buf_2_val_4_addr_reg_3276;
                k_buf_2_val_5_addr_reg_3282_pp0_iter4_reg <= k_buf_2_val_5_addr_reg_3282;
                or_cond_i427_i_reg_3194_pp0_iter3_reg <= or_cond_i427_i_reg_3194;
                or_cond_i427_i_reg_3194_pp0_iter4_reg <= or_cond_i427_i_reg_3194_pp0_iter3_reg;
                or_cond_i_reg_3184_pp0_iter10_reg <= or_cond_i_reg_3184_pp0_iter9_reg;
                or_cond_i_reg_3184_pp0_iter11_reg <= or_cond_i_reg_3184_pp0_iter10_reg;
                or_cond_i_reg_3184_pp0_iter12_reg <= or_cond_i_reg_3184_pp0_iter11_reg;
                or_cond_i_reg_3184_pp0_iter2_reg <= or_cond_i_reg_3184_pp0_iter1_reg;
                or_cond_i_reg_3184_pp0_iter3_reg <= or_cond_i_reg_3184_pp0_iter2_reg;
                or_cond_i_reg_3184_pp0_iter4_reg <= or_cond_i_reg_3184_pp0_iter3_reg;
                or_cond_i_reg_3184_pp0_iter5_reg <= or_cond_i_reg_3184_pp0_iter4_reg;
                or_cond_i_reg_3184_pp0_iter6_reg <= or_cond_i_reg_3184_pp0_iter5_reg;
                or_cond_i_reg_3184_pp0_iter7_reg <= or_cond_i_reg_3184_pp0_iter6_reg;
                or_cond_i_reg_3184_pp0_iter8_reg <= or_cond_i_reg_3184_pp0_iter7_reg;
                or_cond_i_reg_3184_pp0_iter9_reg <= or_cond_i_reg_3184_pp0_iter8_reg;
                reg_624_pp0_iter4_reg <= reg_624;
                reg_631_pp0_iter4_reg <= reg_631;
                reg_638_pp0_iter4_reg <= reg_638;
                src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg <= src_kernel_win_0_va_12_reg_3507;
                src_kernel_win_0_va_16_reg_3459_pp0_iter6_reg <= src_kernel_win_0_va_16_reg_3459;
                src_kernel_win_0_va_6_reg_3390 <= src_kernel_win_0_va_6_fu_1513_p3;
                src_kernel_win_0_va_6_reg_3390_pp0_iter6_reg <= src_kernel_win_0_va_6_reg_3390;
                src_kernel_win_0_va_6_reg_3390_pp0_iter7_reg <= src_kernel_win_0_va_6_reg_3390_pp0_iter6_reg;
                src_kernel_win_0_va_7_reg_3396 <= src_kernel_win_0_va_7_fu_1527_p3;
                src_kernel_win_0_va_7_reg_3396_pp0_iter6_reg <= src_kernel_win_0_va_7_reg_3396;
                src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg <= src_kernel_win_0_va_7_reg_3396_pp0_iter6_reg;
                src_kernel_win_0_va_8_reg_3402 <= src_kernel_win_0_va_8_fu_1541_p3;
                src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg <= src_kernel_win_0_va_8_reg_3402;
                src_kernel_win_0_va_9_reg_3474_pp0_iter7_reg <= src_kernel_win_0_va_9_reg_3474;
                src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg <= src_kernel_win_0_va_9_reg_3474_pp0_iter7_reg;
                src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg <= src_kernel_win_1_va_12_reg_3524;
                src_kernel_win_1_va_16_reg_3464_pp0_iter6_reg <= src_kernel_win_1_va_16_reg_3464;
                src_kernel_win_1_va_6_reg_3413 <= src_kernel_win_1_va_6_fu_1562_p3;
                src_kernel_win_1_va_6_reg_3413_pp0_iter6_reg <= src_kernel_win_1_va_6_reg_3413;
                src_kernel_win_1_va_6_reg_3413_pp0_iter7_reg <= src_kernel_win_1_va_6_reg_3413_pp0_iter6_reg;
                src_kernel_win_1_va_7_reg_3419 <= src_kernel_win_1_va_7_fu_1576_p3;
                src_kernel_win_1_va_7_reg_3419_pp0_iter6_reg <= src_kernel_win_1_va_7_reg_3419;
                src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg <= src_kernel_win_1_va_7_reg_3419_pp0_iter6_reg;
                src_kernel_win_1_va_8_reg_3425 <= src_kernel_win_1_va_8_fu_1590_p3;
                src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg <= src_kernel_win_1_va_8_reg_3425;
                src_kernel_win_1_va_9_reg_3485_pp0_iter7_reg <= src_kernel_win_1_va_9_reg_3485;
                src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg <= src_kernel_win_1_va_9_reg_3485_pp0_iter7_reg;
                src_kernel_win_2_va_10_reg_3442 <= src_kernel_win_2_va_10_fu_1625_p3;
                src_kernel_win_2_va_10_reg_3442_pp0_iter6_reg <= src_kernel_win_2_va_10_reg_3442;
                src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg <= src_kernel_win_2_va_10_reg_3442_pp0_iter6_reg;
                src_kernel_win_2_va_11_reg_3448 <= src_kernel_win_2_va_11_fu_1639_p3;
                src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg <= src_kernel_win_2_va_11_reg_3448;
                src_kernel_win_2_va_12_reg_3496_pp0_iter7_reg <= src_kernel_win_2_va_12_reg_3496;
                src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg <= src_kernel_win_2_va_12_reg_3496_pp0_iter7_reg;
                src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg <= src_kernel_win_2_va_15_reg_3541;
                src_kernel_win_2_va_7_reg_3469_pp0_iter6_reg <= src_kernel_win_2_va_7_reg_3469;
                src_kernel_win_2_va_9_reg_3436 <= src_kernel_win_2_va_9_fu_1611_p3;
                src_kernel_win_2_va_9_reg_3436_pp0_iter6_reg <= src_kernel_win_2_va_9_reg_3436;
                src_kernel_win_2_va_9_reg_3436_pp0_iter7_reg <= src_kernel_win_2_va_9_reg_3436_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_assign_1_0_t_reg_3227 <= col_assign_1_0_t_fu_1177_p2;
                k_buf_0_val_3_addr_reg_3221 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_0_val_4_addr_reg_3240 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_0_val_5_addr_reg_3246 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_1_val_3_addr_reg_3252 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_1_val_4_addr_reg_3258 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_1_val_5_addr_reg_3264 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_2_val_3_addr_reg_3270 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_2_val_4_addr_reg_3276 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
                k_buf_2_val_5_addr_reg_3282 <= tmp_50_fu_1164_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_buf_0_val_0_0_reg_3293 <= col_buf_0_val_0_0_fu_1219_p3;
                col_buf_0_val_1_0_reg_3306 <= col_buf_0_val_1_0_fu_1237_p3;
                col_buf_0_val_2_0_reg_3314 <= col_buf_0_val_2_0_fu_1255_p3;
                col_buf_1_val_0_0_reg_3327 <= col_buf_1_val_0_0_fu_1330_p3;
                col_buf_1_val_1_0_reg_3340 <= col_buf_1_val_1_0_fu_1348_p3;
                col_buf_1_val_2_0_reg_3348 <= col_buf_1_val_2_0_fu_1366_p3;
                col_buf_2_val_0_0_reg_3361 <= col_buf_2_val_0_0_fu_1432_p3;
                col_buf_2_val_1_0_reg_3374 <= col_buf_2_val_1_0_fu_1450_p3;
                col_buf_2_val_2_0_reg_3382 <= col_buf_2_val_2_0_fu_1468_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_3031 <= i_V_fu_736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_731_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_3041 <= icmp_fu_757_p2;
                p_assign_6_0_1_reg_3085 <= p_assign_6_0_1_fu_812_p2;
                p_assign_6_0_2_reg_3103 <= p_assign_6_0_2_fu_844_p2;
                p_p2_i_i_0_1_reg_3092 <= p_p2_i_i_0_1_fu_832_p3;
                p_p2_i_i_0_2_reg_3110 <= p_p2_i_i_0_2_fu_864_p3;
                p_p2_i_i_reg_3074 <= p_p2_i_i_fu_800_p3;
                tmp_25_reg_3036 <= tmp_25_fu_742_p2;
                tmp_26_reg_3046 <= tmp_26_fu_763_p2;
                tmp_27_reg_3054 <= tmp_27_fu_775_p2;
                tmp_28_reg_3067 <= tmp_28_fu_780_p2;
                tmp_409_0_1_reg_3050 <= tmp_409_0_1_fu_769_p2;
                tmp_45_reg_3079 <= tmp_45_fu_808_p1;
                tmp_57_reg_3097 <= tmp_57_fu_840_p1;
                tmp_75_reg_3115 <= tmp_75_fu_872_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_load_reg_3288 <= k_buf_0_val_3_q0;
                k_buf_0_val_4_load_reg_3301 <= k_buf_0_val_4_q0;
                k_buf_1_val_3_load_reg_3322 <= k_buf_1_val_3_q0;
                k_buf_1_val_4_load_reg_3335 <= k_buf_1_val_4_q0;
                k_buf_2_val_3_load_reg_3356 <= k_buf_2_val_3_q0;
                k_buf_2_val_4_load_reg_3369 <= k_buf_2_val_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter11_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_26_reg_3768 <= p_Val2_26_fu_2526_p3;
                p_Val2_27_reg_3773 <= p_Val2_27_fu_2574_p3;
                p_Val2_28_reg_3778 <= p_Val2_28_fu_2622_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_89_0_0_2_reg_3618 <= grp_fu_2669_p4;
                p_Val2_89_1_0_2_reg_3638 <= grp_fu_2679_p4;
                p_Val2_89_2_0_2_reg_3658 <= grp_fu_2689_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_89_0_2_reg_3678 <= p_Val2_89_0_2_fu_2271_p2;
                p_Val2_89_1_2_reg_3688 <= p_Val2_89_1_2_fu_2303_p2;
                p_Val2_89_2_2_reg_3698 <= p_Val2_89_2_2_fu_2335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    p_src_cols_V_read_cas_reg_2735(15 downto 0) <= p_src_cols_V_read_cas_fu_645_p1(15 downto 0);
                    p_src_rows_V_read_cas_reg_2742(15 downto 0) <= p_src_rows_V_read_cas_fu_649_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_7_0_0_1_reg_3558(19 downto 2) <= r_V_7_0_0_1_fu_1860_p2(19 downto 2);
                    r_V_7_0_1_2_reg_3563(19 downto 2) <= r_V_7_0_1_2_fu_1888_p2(19 downto 2);
                    r_V_7_1_0_1_reg_3578(19 downto 2) <= r_V_7_1_0_1_fu_1919_p2(19 downto 2);
                    r_V_7_1_1_2_reg_3583(19 downto 2) <= r_V_7_1_1_2_fu_1947_p2(19 downto 2);
                    r_V_7_2_0_1_reg_3598(19 downto 2) <= r_V_7_2_0_1_fu_1978_p2(19 downto 2);
                    r_V_7_2_1_2_reg_3603(19 downto 2) <= r_V_7_2_1_2_fu_2006_p2(19 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_7_0_1_1_reg_3519 <= grp_fu_2630_p2;
                r_V_7_1_1_1_reg_3536 <= grp_fu_2636_p2;
                r_V_7_2_1_1_reg_3553 <= grp_fu_2642_p2;
                src_kernel_win_0_va_12_reg_3507 <= src_kernel_win_0_va_3_fu_264;
                src_kernel_win_0_va_13_reg_3513 <= src_kernel_win_0_va_4_fu_268;
                src_kernel_win_1_va_12_reg_3524 <= src_kernel_win_1_va_3_fu_288;
                src_kernel_win_1_va_13_reg_3530 <= src_kernel_win_1_va_4_fu_292;
                src_kernel_win_2_va_15_reg_3541 <= src_kernel_win_2_va_3_fu_312;
                src_kernel_win_2_va_16_reg_3547 <= src_kernel_win_2_va_4_fu_316;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_7_0_1_reg_3623(19 downto 2) <= r_V_7_0_1_fu_2044_p2(19 downto 2);
                    r_V_7_0_2_1_reg_3633(19 downto 2) <= r_V_7_0_2_1_fu_2088_p2(19 downto 2);
                    r_V_7_1_1_reg_3643(19 downto 2) <= r_V_7_1_1_fu_2123_p2(19 downto 2);
                    r_V_7_1_2_1_reg_3653(19 downto 2) <= r_V_7_1_2_1_fu_2167_p2(19 downto 2);
                    r_V_7_2_1_reg_3663(19 downto 2) <= r_V_7_2_1_fu_2202_p2(19 downto 2);
                    r_V_7_2_2_1_reg_3673(19 downto 2) <= r_V_7_2_2_1_fu_2246_p2(19 downto 2);
                tmp42_reg_3628 <= tmp42_fu_2060_p2;
                tmp60_reg_3648 <= tmp60_fu_2139_p2;
                tmp65_reg_3668 <= tmp65_fu_2218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op216_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op215_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_624 <= p_src_data_stream_0_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op224_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op223_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_631 <= p_src_data_stream_1_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op232_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op231_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_638 <= p_src_data_stream_2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_328 <= right_border_buf_0_s_fu_324;
                right_border_buf_0_2_fu_336 <= col_buf_0_val_1_0_fu_1237_p3;
                right_border_buf_0_3_fu_340 <= right_border_buf_0_2_fu_336;
                right_border_buf_0_4_fu_348 <= col_buf_0_val_2_0_fu_1255_p3;
                right_border_buf_0_5_fu_352 <= right_border_buf_0_4_fu_348;
                right_border_buf_0_s_fu_324 <= col_buf_0_val_0_0_fu_1219_p3;
                right_border_buf_1_1_fu_364 <= right_border_buf_1_s_fu_360;
                right_border_buf_1_2_fu_372 <= col_buf_1_val_1_0_fu_1348_p3;
                right_border_buf_1_3_fu_376 <= right_border_buf_1_2_fu_372;
                right_border_buf_1_4_fu_384 <= col_buf_1_val_2_0_fu_1366_p3;
                right_border_buf_1_5_fu_388 <= right_border_buf_1_4_fu_384;
                right_border_buf_1_s_fu_360 <= col_buf_1_val_0_0_fu_1330_p3;
                right_border_buf_2_1_fu_344 <= col_buf_2_val_2_0_fu_1468_p3;
                right_border_buf_2_2_fu_356 <= right_border_buf_2_3_fu_368;
                right_border_buf_2_3_fu_368 <= col_buf_2_val_1_0_fu_1450_p3;
                right_border_buf_2_4_fu_380 <= right_border_buf_2_5_fu_392;
                right_border_buf_2_5_fu_392 <= col_buf_2_val_0_0_fu_1432_p3;
                right_border_buf_2_s_fu_332 <= right_border_buf_2_1_fu_344;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                row_assign_8_0_0_t_reg_3141 <= row_assign_8_0_0_t_fu_1028_p2;
                row_assign_8_0_1_t_reg_3148 <= row_assign_8_0_1_t_fu_1032_p2;
                row_assign_8_0_2_t_reg_3155 <= row_assign_8_0_2_t_fu_1036_p2;
                tmp_365_0_0_not_reg_3136 <= tmp_365_0_0_not_fu_1023_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_16_reg_3459 <= src_kernel_win_0_va_2_fu_260;
                src_kernel_win_1_va_16_reg_3464 <= src_kernel_win_1_va_2_fu_284;
                src_kernel_win_2_va_7_reg_3469 <= src_kernel_win_2_va_2_fu_308;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_256 <= src_kernel_win_0_va_fu_252;
                src_kernel_win_0_va_fu_252 <= src_kernel_win_0_va_6_reg_3390;
                src_kernel_win_1_va_1_fu_280 <= src_kernel_win_1_va_fu_276;
                src_kernel_win_1_va_fu_276 <= src_kernel_win_1_va_6_reg_3413;
                src_kernel_win_2_va_1_fu_304 <= src_kernel_win_2_va_fu_300;
                src_kernel_win_2_va_fu_300 <= src_kernel_win_2_va_9_reg_3436;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_2_fu_260 <= src_kernel_win_0_va_7_fu_1527_p3;
                src_kernel_win_1_va_2_fu_284 <= src_kernel_win_1_va_7_fu_1576_p3;
                src_kernel_win_2_va_2_fu_308 <= src_kernel_win_2_va_10_fu_1625_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_3_fu_264 <= src_kernel_win_0_va_16_reg_3459_pp0_iter6_reg;
                src_kernel_win_0_va_4_fu_268 <= src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg;
                src_kernel_win_0_va_5_fu_272 <= src_kernel_win_0_va_4_fu_268;
                src_kernel_win_1_va_3_fu_288 <= src_kernel_win_1_va_16_reg_3464_pp0_iter6_reg;
                src_kernel_win_1_va_4_fu_292 <= src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg;
                src_kernel_win_1_va_5_fu_296 <= src_kernel_win_1_va_4_fu_292;
                src_kernel_win_2_va_3_fu_312 <= src_kernel_win_2_va_7_reg_3469_pp0_iter6_reg;
                src_kernel_win_2_va_4_fu_316 <= src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg;
                src_kernel_win_2_va_5_fu_320 <= src_kernel_win_2_va_4_fu_316;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_9_reg_3474 <= src_kernel_win_0_va_fu_252;
                src_kernel_win_1_va_9_reg_3485 <= src_kernel_win_1_va_fu_276;
                src_kernel_win_2_va_12_reg_3496 <= src_kernel_win_2_va_fu_300;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp41_reg_3568 <= grp_fu_2648_p3;
                tmp61_reg_3588 <= grp_fu_2655_p3;
                tmp66_reg_3608 <= grp_fu_2662_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3184_pp0_iter9_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp43_reg_3683 <= grp_fu_2699_p3;
                tmp62_reg_3693 <= grp_fu_2707_p3;
                tmp67_reg_3703 <= grp_fu_2715_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_20_reg_2994 <= tmp_20_fu_665_p2;
                tmp_21_reg_2999 <= tmp_21_fu_670_p2;
                tmp_22_reg_3011 <= tmp_22_fu_698_p2;
                tmp_23_reg_3023 <= tmp_23_fu_725_p2;
                    tmp_361_2_cast_cast_s_reg_3018(18 downto 1) <= tmp_361_2_cast_cast_s_fu_721_p1(18 downto 1);
                tmp_reg_3004 <= tmp_fu_681_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3162 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_34_reg_3188 <= tmp_34_fu_1100_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_35_reg_3121 <= tmp_35_fu_971_p3;
                tmp_46_reg_3126 <= tmp_46_fu_993_p3;
                tmp_55_reg_3131 <= tmp_55_fu_1015_p3;
            end if;
        end if;
    end process;
    p_src_cols_V_read_cas_reg_2735(16) <= '0';
    p_src_rows_V_read_cas_reg_2742(16) <= '0';
    tmp_361_2_cast_cast_s_reg_3018(0) <= '0';
    r_V_7_0_0_1_reg_3558(1 downto 0) <= "00";
    r_V_7_0_1_2_reg_3563(1 downto 0) <= "00";
    r_V_7_1_0_1_reg_3578(1 downto 0) <= "00";
    r_V_7_1_1_2_reg_3583(1 downto 0) <= "00";
    r_V_7_2_0_1_reg_3598(1 downto 0) <= "00";
    r_V_7_2_1_2_reg_3603(1 downto 0) <= "00";
    r_V_7_0_1_reg_3623(1 downto 0) <= "00";
    r_V_7_0_2_1_reg_3633(1 downto 0) <= "00";
    r_V_7_1_1_reg_3643(1 downto 0) <= "00";
    r_V_7_1_2_1_reg_3653(1 downto 0) <= "00";
    r_V_7_2_1_reg_3663(1 downto 0) <= "00";
    r_V_7_2_2_1_reg_3673(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter13, ap_CS_fsm_state2, tmp_19_fu_659_p2, ap_CS_fsm_state3, exitcond390_i_fu_731_p2, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_19_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_731_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
        ImagLoc_x_cast68_cas_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ImagLoc_x_reg_3171_pp0_iter1_reg),19));

    ImagLoc_x_fu_1067_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(t_V_5_reg_613));
    Range1_all_zeros_2_fu_2434_p2 <= "1" when (tmp_69_fu_2424_p4 = ap_const_lv5_0) else "0";
    Range1_all_zeros_3_fu_2480_p2 <= "1" when (tmp_77_fu_2470_p4 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_2388_p2 <= "1" when (tmp_60_fu_2378_p4 = ap_const_lv5_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(6);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg, ap_predicate_op215_read_state9, ap_predicate_op216_read_state9, ap_predicate_op223_read_state9, ap_predicate_op224_read_state9, ap_predicate_op231_read_state9, ap_predicate_op232_read_state9)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op216_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op232_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op231_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op224_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg, ap_predicate_op215_read_state9, ap_predicate_op216_read_state9, ap_predicate_op223_read_state9, ap_predicate_op224_read_state9, ap_predicate_op231_read_state9, ap_predicate_op232_read_state9)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op216_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op232_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op231_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op224_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg, ap_predicate_op215_read_state9, ap_predicate_op216_read_state9, ap_predicate_op223_read_state9, ap_predicate_op224_read_state9, ap_predicate_op231_read_state9, ap_predicate_op232_read_state9)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op216_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op232_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op231_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op224_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state9 = ap_const_boolean_1)))));
    end process;

        ap_block_state10_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp0_stage0_iter13_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_3184_pp0_iter12_reg)
    begin
                ap_block_state19_pp0_stage0_iter13 <= (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state6_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter3_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op215_read_state9, ap_predicate_op216_read_state9, ap_predicate_op223_read_state9, ap_predicate_op224_read_state9, ap_predicate_op231_read_state9, ap_predicate_op232_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter3 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op216_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op232_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op231_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op224_read_state9 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state9 = ap_const_boolean_1)));
    end process;


    ap_condition_2257_assign_proc : process(ap_block_pp0_stage0, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
                ap_condition_2257 <= ((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter4_state10_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter4_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter4_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, exitcond390_i_fu_731_p2)
    begin
        if ((((exitcond390_i_fu_731_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op215_read_state9_assign_proc : process(exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041)
    begin
                ap_predicate_op215_read_state9 <= ((or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op216_read_state9_assign_proc : process(exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041, tmp_25_reg_3036)
    begin
                ap_predicate_op216_read_state9 <= ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op223_read_state9_assign_proc : process(exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041)
    begin
                ap_predicate_op223_read_state9 <= ((or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op224_read_state9_assign_proc : process(exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041, tmp_25_reg_3036)
    begin
                ap_predicate_op224_read_state9 <= ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op231_read_state9_assign_proc : process(exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041)
    begin
                ap_predicate_op231_read_state9 <= ((or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op232_read_state9_assign_proc : process(exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041, tmp_25_reg_3036)
    begin
                ap_predicate_op232_read_state9 <= ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, exitcond390_i_fu_731_p2)
    begin
        if (((exitcond390_i_fu_731_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1157_p2 <= (tmp_365_0_0_not_reg_3136 or tmp_34_reg_3188);
    brmerge_i_i_not_i_i1_fu_2569_p2 <= (carry_i1_fu_2563_p2 and Range1_all_zeros_2_reg_3743);
    brmerge_i_i_not_i_i2_fu_2617_p2 <= (carry_i2_fu_2611_p2 and Range1_all_zeros_3_reg_3763);
    brmerge_i_i_not_i_i_fu_2521_p2 <= (carry_i_fu_2515_p2 and Range1_all_zeros_reg_3723);
    carry_i1_fu_2563_p2 <= (tmp_100_fu_2549_p3 or not_Result_7_i_i_1_fu_2557_p2);
    carry_i2_fu_2611_p2 <= (tmp_106_fu_2597_p3 or not_Result_7_i_i_2_fu_2605_p2);
    carry_i_fu_2515_p2 <= (tmp_94_fu_2501_p3 or not_Result_7_i_i_fu_2509_p2);
    col_assign_1_0_t_fu_1177_p2 <= std_logic_vector(unsigned(tmp_23_reg_3023) - unsigned(tmp_89_reg_3203));
    col_buf_0_val_0_0_fu_1219_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_51_fu_1208_p5;
    col_buf_0_val_1_0_fu_1237_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_52_fu_1226_p5;
    col_buf_0_val_2_0_fu_1255_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_53_fu_1244_p5;
    col_buf_1_val_0_0_fu_1330_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_61_fu_1319_p5;
    col_buf_1_val_1_0_fu_1348_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_63_fu_1337_p5;
    col_buf_1_val_2_0_fu_1366_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_64_fu_1355_p5;
    col_buf_2_val_0_0_fu_1432_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_70_fu_1421_p5;
    col_buf_2_val_1_0_fu_1450_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_71_fu_1439_p5;
    col_buf_2_val_2_0_fu_1468_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_3208_pp0_iter3_reg(0) = '1') else 
        tmp_72_fu_1457_p5;
    exitcond389_i_fu_1040_p2 <= "1" when (t_V_5_reg_613 = tmp_20_reg_2994) else "0";
    exitcond390_i_fu_731_p2 <= "1" when (t_V_reg_602 = tmp_21_reg_2999) else "0";

    grp_fu_2630_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2630_ce <= ap_const_logic_1;
        else 
            grp_fu_2630_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2630_p0 <= grp_fu_2630_p00(8 - 1 downto 0);
    grp_fu_2630_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_260),21));
    grp_fu_2630_p1 <= ap_const_lv21_1171(14 - 1 downto 0);

    grp_fu_2636_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2636_ce <= ap_const_logic_1;
        else 
            grp_fu_2636_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2636_p0 <= grp_fu_2636_p00(8 - 1 downto 0);
    grp_fu_2636_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_2_fu_284),21));
    grp_fu_2636_p1 <= ap_const_lv21_1171(14 - 1 downto 0);

    grp_fu_2642_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2642_ce <= ap_const_logic_1;
        else 
            grp_fu_2642_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2642_p0 <= grp_fu_2642_p00(8 - 1 downto 0);
    grp_fu_2642_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_2_fu_308),21));
    grp_fu_2642_p1 <= ap_const_lv21_1171(14 - 1 downto 0);

    grp_fu_2648_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2648_ce <= ap_const_logic_1;
        else 
            grp_fu_2648_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2648_p0 <= grp_fu_2648_p00(8 - 1 downto 0);
    grp_fu_2648_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_256),19));
    grp_fu_2648_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);

    grp_fu_2655_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2655_ce <= ap_const_logic_1;
        else 
            grp_fu_2655_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2655_p0 <= grp_fu_2655_p00(8 - 1 downto 0);
    grp_fu_2655_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_280),19));
    grp_fu_2655_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);

    grp_fu_2662_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2662_ce <= ap_const_logic_1;
        else 
            grp_fu_2662_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2662_p0 <= grp_fu_2662_p00(8 - 1 downto 0);
    grp_fu_2662_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_304),19));
    grp_fu_2662_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);

    grp_fu_2669_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2669_ce <= ap_const_logic_1;
        else 
            grp_fu_2669_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2669_p0 <= grp_fu_2669_p00(8 - 1 downto 0);
    grp_fu_2669_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_272),9));
    grp_fu_2669_p1 <= grp_fu_2669_p10(8 - 1 downto 0);
    grp_fu_2669_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg),9));
    grp_fu_2669_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2669_p3 <= grp_fu_2669_p30(24 - 1 downto 0);
    grp_fu_2669_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_0_1_cast_fu_2015_p1),25));

    grp_fu_2679_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2679_ce <= ap_const_logic_1;
        else 
            grp_fu_2679_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2679_p0 <= grp_fu_2679_p00(8 - 1 downto 0);
    grp_fu_2679_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_296),9));
    grp_fu_2679_p1 <= grp_fu_2679_p10(8 - 1 downto 0);
    grp_fu_2679_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg),9));
    grp_fu_2679_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2679_p3 <= grp_fu_2679_p30(24 - 1 downto 0);
    grp_fu_2679_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_0_1_cast_fu_2094_p1),25));

    grp_fu_2689_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2689_ce <= ap_const_logic_1;
        else 
            grp_fu_2689_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2689_p0 <= grp_fu_2689_p00(8 - 1 downto 0);
    grp_fu_2689_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_320),9));
    grp_fu_2689_p1 <= grp_fu_2689_p10(8 - 1 downto 0);
    grp_fu_2689_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg),9));
    grp_fu_2689_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2689_p3 <= grp_fu_2689_p30(24 - 1 downto 0);
    grp_fu_2689_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_0_1_cast_fu_2173_p1),25));

    grp_fu_2699_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2699_ce <= ap_const_logic_1;
        else 
            grp_fu_2699_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2699_p0 <= grp_fu_2699_p00(8 - 1 downto 0);
    grp_fu_2699_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_3390_pp0_iter7_reg),19));
    grp_fu_2699_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2699_p2 <= grp_fu_2699_p20(24 - 1 downto 0);
    grp_fu_2699_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_2_1_cast_fu_2277_p1),25));

    grp_fu_2707_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2707_ce <= ap_const_logic_1;
        else 
            grp_fu_2707_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2707_p0 <= grp_fu_2707_p00(8 - 1 downto 0);
    grp_fu_2707_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_3413_pp0_iter7_reg),19));
    grp_fu_2707_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2707_p2 <= grp_fu_2707_p20(24 - 1 downto 0);
    grp_fu_2707_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_2_1_cast_fu_2309_p1),25));

    grp_fu_2715_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2715_ce <= ap_const_logic_1;
        else 
            grp_fu_2715_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2715_p0 <= grp_fu_2715_p00(8 - 1 downto 0);
    grp_fu_2715_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_3436_pp0_iter7_reg),19));
    grp_fu_2715_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2715_p2 <= grp_fu_2715_p20(24 - 1 downto 0);
    grp_fu_2715_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_2_1_cast_fu_2341_p1),25));
    i_V_fu_736_p2 <= std_logic_vector(unsigned(t_V_reg_602) + unsigned(ap_const_lv17_1));
    icmp1_fu_1061_p2 <= "0" when (tmp_86_fu_1051_p4 = ap_const_lv16_0) else "1";
    icmp_fu_757_p2 <= "0" when (tmp_42_fu_747_p4 = ap_const_lv16_0) else "1";
    j_V_fu_1045_p2 <= std_logic_vector(unsigned(t_V_5_reg_613) + unsigned(ap_const_lv17_1));
    k_buf_0_val_3_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, exitcond389_i_reg_3162_pp0_iter3_reg, or_cond_i427_i_reg_3194_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, exitcond389_i_reg_3162_pp0_iter3_reg, or_cond_i427_i_reg_3194_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_409_0_1_reg_3050, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, reg_624_pp0_iter4_reg, tmp_409_0_1_reg_3050, k_buf_0_val_3_load_reg_3288, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_load_reg_3288;
            elsif (((tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= reg_624_pp0_iter4_reg;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_409_0_1_reg_3050, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, reg_624_pp0_iter4_reg, tmp_26_reg_3046, k_buf_0_val_4_load_reg_3301, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_load_reg_3301;
            elsif (((tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= reg_624_pp0_iter4_reg;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, exitcond389_i_reg_3162_pp0_iter3_reg, or_cond_i427_i_reg_3194_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, exitcond389_i_reg_3162_pp0_iter3_reg, or_cond_i427_i_reg_3194_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_409_0_1_reg_3050, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, reg_631_pp0_iter4_reg, tmp_409_0_1_reg_3050, k_buf_1_val_3_load_reg_3322, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_load_reg_3322;
            elsif (((tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0))) then 
                k_buf_1_val_4_d1 <= reg_631_pp0_iter4_reg;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_409_0_1_reg_3050, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, reg_631_pp0_iter4_reg, tmp_26_reg_3046, k_buf_1_val_4_load_reg_3335, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_load_reg_3335;
            elsif (((tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0))) then 
                k_buf_1_val_5_d1 <= reg_631_pp0_iter4_reg;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, exitcond389_i_reg_3162_pp0_iter3_reg, or_cond_i427_i_reg_3194_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, exitcond389_i_reg_3162_pp0_iter3_reg, or_cond_i427_i_reg_3194_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter3_reg = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_409_0_1_reg_3050, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, reg_638_pp0_iter4_reg, tmp_409_0_1_reg_3050, k_buf_2_val_3_load_reg_3356, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_load_reg_3356;
            elsif (((tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0))) then 
                k_buf_2_val_4_d1 <= reg_638_pp0_iter4_reg;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_409_0_1_reg_3050, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_409_0_1_reg_3050 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_50_fu_1164_p1(10 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, reg_638_pp0_iter4_reg, tmp_26_reg_3046, k_buf_2_val_4_load_reg_3369, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if (((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_load_reg_3369;
            elsif (((tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0))) then 
                k_buf_2_val_5_d1 <= reg_638_pp0_iter4_reg;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(icmp_reg_3041, tmp_25_reg_3036, ap_block_pp0_stage0_11001, tmp_26_reg_3046, or_cond_i427_i_reg_3194_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (tmp_26_reg_3046 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_Result_7_i_i_1_fu_2557_p2 <= (tmp_99_fu_2537_p3 xor ap_const_lv1_1);
    not_Result_7_i_i_2_fu_2605_p2 <= (tmp_105_fu_2585_p3 xor ap_const_lv1_1);
    not_Result_7_i_i_fu_2509_p2 <= (tmp_93_fu_2489_p3 xor ap_const_lv1_1);
    or_cond_i427_i_fu_1120_p2 <= (tmp_34_reg_3188 and rev3_fu_1114_p2);
    or_cond_i_fu_1095_p2 <= (icmp_reg_3041 and icmp1_fu_1061_p2);
    or_cond_i_i_0_1_fu_920_p2 <= (tmp_435_0_1_fu_916_p2 and rev1_fu_910_p2);
    or_cond_i_i_0_2_fu_947_p2 <= (tmp_435_0_2_fu_943_p2 and rev2_fu_937_p2);
    or_cond_i_i_fu_893_p2 <= (tmp_29_fu_889_p2 and rev_fu_883_p2);
    p_Val2_15_fu_2354_p2 <= std_logic_vector(unsigned(tmp57_cast_fu_2351_p1) + unsigned(p_Val2_89_0_2_cast_fu_2348_p1));
    p_Val2_17_fu_2496_p2 <= std_logic_vector(unsigned(p_Val2_16_reg_3713) + unsigned(tmp_7_i_i_fu_2486_p1));
    p_Val2_20_fu_2544_p2 <= std_logic_vector(unsigned(p_Val2_19_reg_3733) + unsigned(tmp_7_i_i1_fu_2534_p1));
    p_Val2_22_fu_2446_p2 <= std_logic_vector(unsigned(tmp67_cast_fu_2443_p1) + unsigned(p_Val2_89_2_2_cast_fu_2440_p1));
    p_Val2_24_fu_2592_p2 <= std_logic_vector(unsigned(p_Val2_23_reg_3753) + unsigned(tmp_7_i_i2_fu_2582_p1));
    p_Val2_26_fu_2526_p3 <= 
        p_Val2_17_fu_2496_p2 when (brmerge_i_i_not_i_i_fu_2521_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_27_fu_2574_p3 <= 
        p_Val2_20_fu_2544_p2 when (brmerge_i_i_not_i_i1_fu_2569_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_28_fu_2622_p3 <= 
        p_Val2_24_fu_2592_p2 when (brmerge_i_i_not_i_i2_fu_2617_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_89_0_0_2_ca_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_0_0_2_reg_3618),26));
    p_Val2_89_0_2_cast_fu_2348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_0_2_reg_3678),27));
    p_Val2_89_0_2_fu_2271_p2 <= std_logic_vector(unsigned(tmp55_cast_fu_2268_p1) + unsigned(tmp40_fu_2262_p2));
    p_Val2_89_1_0_2_ca_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_1_0_2_reg_3638),26));
    p_Val2_89_1_2_cast_fu_2394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_1_2_reg_3688),27));
    p_Val2_89_1_2_fu_2303_p2 <= std_logic_vector(unsigned(tmp60_cast_fu_2300_p1) + unsigned(tmp59_fu_2294_p2));
    p_Val2_89_2_0_2_ca_fu_2316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_2_0_2_reg_3658),26));
    p_Val2_89_2_2_cast_fu_2440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_2_2_reg_3698),27));
    p_Val2_89_2_2_fu_2335_p2 <= std_logic_vector(unsigned(tmp65_cast_fu_2332_p1) + unsigned(tmp64_fu_2326_p2));
    p_Val2_s_fu_2400_p2 <= std_logic_vector(unsigned(tmp62_cast_fu_2397_p1) + unsigned(p_Val2_89_1_2_cast_fu_2394_p1));
    p_assign_1_fu_1081_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) - unsigned(t_V_5_reg_613));
    p_assign_2_fu_1132_p2 <= std_logic_vector(signed(tmp_361_2_cast_cast_s_reg_3018) - signed(p_p2_i429_i_cast_cast_fu_1125_p1));
    p_assign_6_0_1_fu_812_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFE) + signed(t_V_reg_602));
    p_assign_6_0_2_fu_844_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFD) + signed(t_V_reg_602));
    p_assign_7_0_1_fu_826_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) - unsigned(t_V_reg_602));
    p_assign_7_0_2_fu_858_p2 <= std_logic_vector(unsigned(ap_const_lv17_3) - unsigned(t_V_reg_602));
    p_assign_7_fu_794_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) - unsigned(t_V_reg_602));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg)
    begin
        if (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_26_reg_3768;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg)
    begin
        if (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_27_reg_3773;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg)
    begin
        if (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_28_reg_3778;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter13, or_cond_i_reg_3184_pp0_iter12_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3184_pp0_iter12_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

        p_p2_i429_i_cast_cast_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i429_i_reg_3178_pp0_iter1_reg),19));

    p_p2_i429_i_fu_1087_p3 <= 
        p_assign_1_fu_1081_p2 when (tmp_88_fu_1073_p3(0) = '1') else 
        ImagLoc_x_fu_1067_p2;
    p_p2_i429_i_p_assign_2_fu_1137_p3 <= 
        p_p2_i429_i_cast_cast_fu_1125_p1 when (tmp_36_fu_1128_p2(0) = '1') else 
        p_assign_2_fu_1132_p2;
    p_p2_i_i_0_1_fu_832_p3 <= 
        p_assign_7_0_1_fu_826_p2 when (tmp_49_fu_818_p3(0) = '1') else 
        p_assign_6_0_1_fu_812_p2;
    p_p2_i_i_0_2_fu_864_p3 <= 
        p_assign_7_0_2_fu_858_p2 when (tmp_67_fu_850_p3(0) = '1') else 
        p_assign_6_0_2_fu_844_p2;
    p_p2_i_i_fu_800_p3 <= 
        p_assign_7_fu_794_p2 when (tmp_44_fu_786_p3(0) = '1') else 
        tmp_28_fu_780_p2;
    p_shl10_cast_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_fu_2101_p3),20));
    p_shl10_fu_2101_p3 <= (src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg & ap_const_lv11_0);
    p_shl11_cast_fu_2119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_fu_2112_p3),20));
    p_shl11_fu_2112_p3 <= (src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg & ap_const_lv2_0);
    p_shl12_cast_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_fu_1925_p3),20));
    p_shl12_fu_1925_p3 <= (src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg & ap_const_lv11_0);
    p_shl13_cast_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_fu_1936_p3),20));
    p_shl13_fu_1936_p3 <= (src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg & ap_const_lv2_0);
    p_shl14_cast_fu_2152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_fu_2145_p3),20));
    p_shl14_fu_2145_p3 <= (src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg & ap_const_lv11_0);
    p_shl15_cast_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl15_fu_2156_p3),20));
    p_shl15_fu_2156_p3 <= (src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg & ap_const_lv2_0);
    p_shl16_cast_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_fu_1956_p3),20));
    p_shl16_fu_1956_p3 <= (src_kernel_win_2_va_16_reg_3547 & ap_const_lv11_0);
    p_shl17_cast_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_fu_1967_p3),20));
    p_shl17_fu_1967_p3 <= (src_kernel_win_2_va_16_reg_3547 & ap_const_lv2_0);
    p_shl18_cast_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_fu_2180_p3),20));
    p_shl18_fu_2180_p3 <= (src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg & ap_const_lv11_0);
    p_shl19_cast_fu_2198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl19_fu_2191_p3),20));
    p_shl19_fu_2191_p3 <= (src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg & ap_const_lv2_0);
    p_shl1_cast_fu_1845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1838_p3),20));
    p_shl1_fu_1838_p3 <= (src_kernel_win_0_va_13_reg_3513 & ap_const_lv11_0);
    p_shl20_cast_fu_1991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl20_fu_1984_p3),20));
    p_shl20_fu_1984_p3 <= (src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg & ap_const_lv11_0);
    p_shl21_cast_fu_2002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl21_fu_1995_p3),20));
    p_shl21_fu_1995_p3 <= (src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg & ap_const_lv2_0);
    p_shl22_cast_fu_2231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl22_fu_2224_p3),20));
    p_shl22_fu_2224_p3 <= (src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg & ap_const_lv11_0);
    p_shl23_cast_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl23_fu_2235_p3),20));
    p_shl23_fu_2235_p3 <= (src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg & ap_const_lv2_0);
    p_shl2_cast_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1849_p3),20));
    p_shl2_fu_1849_p3 <= (src_kernel_win_0_va_13_reg_3513 & ap_const_lv2_0);
    p_shl3_cast_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_2022_p3),20));
    p_shl3_fu_2022_p3 <= (src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg & ap_const_lv11_0);
    p_shl4_cast_fu_2040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_2033_p3),20));
    p_shl4_fu_2033_p3 <= (src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg & ap_const_lv2_0);
    p_shl5_cast_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_1866_p3),20));
    p_shl5_fu_1866_p3 <= (src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg & ap_const_lv11_0);
    p_shl6_cast_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_1877_p3),20));
    p_shl6_fu_1877_p3 <= (src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg & ap_const_lv2_0);
    p_shl7_cast_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_2077_p3),20));
    p_shl7_fu_2077_p3 <= (src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg & ap_const_lv2_0);
    p_shl8_cast_fu_1904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_1897_p3),20));
    p_shl8_fu_1897_p3 <= (src_kernel_win_1_va_13_reg_3530 & ap_const_lv11_0);
    p_shl9_cast_fu_1915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_1908_p3),20));
    p_shl9_fu_1908_p3 <= (src_kernel_win_1_va_13_reg_3530 & ap_const_lv2_0);
    p_shl_cast_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_2066_p3),20));
    p_shl_fu_2066_p3 <= (src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg & ap_const_lv11_0);
    p_src_cols_V_read_cas_fu_645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_cols_V_read),17));

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041, tmp_25_reg_3036)
    begin
        if ((((or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op215_read_state9, ap_predicate_op216_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op216_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op215_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041, tmp_25_reg_3036)
    begin
        if ((((or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op223_read_state9, ap_predicate_op224_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op224_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op223_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, exitcond389_i_reg_3162_pp0_iter2_reg, or_cond_i427_i_reg_3194, icmp_reg_3041, tmp_25_reg_3036)
    begin
        if ((((or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_0) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((tmp_25_reg_3036 = ap_const_lv1_1) and (icmp_reg_3041 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194 = ap_const_lv1_1) and (exitcond389_i_reg_3162_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op231_read_state9, ap_predicate_op232_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op232_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op231_read_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_rows_V_read),17));
        r_V_7_0_0_1_cast_fu_2015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_0_1_reg_3558),24));

    r_V_7_0_0_1_fu_1860_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1845_p1) - unsigned(p_shl2_cast_fu_1856_p1));
        r_V_7_0_1_2_cast_fu_2050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_1_2_reg_3563),24));

    r_V_7_0_1_2_fu_1888_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1873_p1) - unsigned(p_shl6_cast_fu_1884_p1));
        r_V_7_0_1_cast_fu_2255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_1_reg_3623),24));

    r_V_7_0_1_fu_2044_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_2029_p1) - unsigned(p_shl4_cast_fu_2040_p1));
        r_V_7_0_2_1_cast_fu_2277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_2_1_reg_3633),24));

    r_V_7_0_2_1_fu_2088_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2073_p1) - unsigned(p_shl7_cast_fu_2084_p1));
        r_V_7_1_0_1_cast_fu_2094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_0_1_reg_3578),24));

    r_V_7_1_0_1_fu_1919_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1904_p1) - unsigned(p_shl9_cast_fu_1915_p1));
        r_V_7_1_1_2_cast_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_1_2_reg_3583),24));

    r_V_7_1_1_2_fu_1947_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1932_p1) - unsigned(p_shl13_cast_fu_1943_p1));
        r_V_7_1_1_cast_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_1_reg_3643),24));

    r_V_7_1_1_fu_2123_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_2108_p1) - unsigned(p_shl11_cast_fu_2119_p1));
        r_V_7_1_2_1_cast_fu_2309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_2_1_reg_3653),24));

    r_V_7_1_2_1_fu_2167_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_2152_p1) - unsigned(p_shl15_cast_fu_2163_p1));
        r_V_7_2_0_1_cast_fu_2173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_0_1_reg_3598),24));

    r_V_7_2_0_1_fu_1978_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_1963_p1) - unsigned(p_shl17_cast_fu_1974_p1));
        r_V_7_2_1_2_cast_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_1_2_reg_3603),24));

    r_V_7_2_1_2_fu_2006_p2 <= std_logic_vector(unsigned(p_shl20_cast_fu_1991_p1) - unsigned(p_shl21_cast_fu_2002_p1));
        r_V_7_2_1_cast_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_1_reg_3663),24));

    r_V_7_2_1_fu_2202_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_2187_p1) - unsigned(p_shl19_cast_fu_2198_p1));
        r_V_7_2_2_1_cast_fu_2341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_2_1_reg_3673),24));

    r_V_7_2_2_1_fu_2246_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_2231_p1) - unsigned(p_shl23_cast_fu_2242_p1));
    rev1_fu_910_p2 <= (tmp_48_fu_903_p3 xor ap_const_lv1_1);
    rev2_fu_937_p2 <= (tmp_62_fu_930_p3 xor ap_const_lv1_1);
    rev3_fu_1114_p2 <= (tmp_87_fu_1107_p3 xor ap_const_lv1_1);
    rev_fu_883_p2 <= (tmp_43_fu_876_p3 xor ap_const_lv1_1);
    row_assign_8_0_0_t_fu_1028_p2 <= std_logic_vector(unsigned(tmp_reg_3004) - unsigned(tmp_35_reg_3121));
    row_assign_8_0_1_t_fu_1032_p2 <= std_logic_vector(unsigned(tmp_reg_3004) - unsigned(tmp_46_reg_3126));
    row_assign_8_0_2_t_fu_1036_p2 <= std_logic_vector(unsigned(tmp_reg_3004) - unsigned(tmp_55_reg_3131));
    src_kernel_win_0_va_6_fu_1513_p3 <= 
        tmp_56_fu_1505_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_0_val_0_0_reg_3293;
    src_kernel_win_0_va_7_fu_1527_p3 <= 
        tmp_58_fu_1519_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_0_val_1_0_reg_3306;
    src_kernel_win_0_va_8_fu_1541_p3 <= 
        tmp_59_fu_1533_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_0_val_2_0_reg_3314;
    src_kernel_win_1_va_6_fu_1562_p3 <= 
        tmp_65_fu_1554_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_1_val_0_0_reg_3327;
    src_kernel_win_1_va_7_fu_1576_p3 <= 
        tmp_66_fu_1568_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_1_val_1_0_reg_3340;
    src_kernel_win_1_va_8_fu_1590_p3 <= 
        tmp_68_fu_1582_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_1_val_2_0_reg_3348;
    src_kernel_win_2_va_10_fu_1625_p3 <= 
        tmp_74_fu_1617_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_2_val_1_0_reg_3374;
    src_kernel_win_2_va_11_fu_1639_p3 <= 
        tmp_76_fu_1631_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_2_val_2_0_reg_3382;
    src_kernel_win_2_va_9_fu_1611_p3 <= 
        tmp_73_fu_1603_p5 when (tmp_27_reg_3054(0) = '1') else 
        col_buf_2_val_0_0_reg_3361;
    tmp40_fu_2262_p2 <= std_logic_vector(unsigned(p_Val2_89_0_0_2_ca_fu_2252_p1) + unsigned(tmp_453_0_1_cast_fu_2258_p1));
    tmp42_fu_2060_p2 <= std_logic_vector(unsigned(tmp56_cast_fu_2057_p1) + unsigned(tmp_453_0_1_2_cast_c_fu_2053_p1));
    tmp55_cast_fu_2268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp42_reg_3628),26));
    tmp56_cast_fu_2057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp41_reg_3568),25));
    tmp57_cast_fu_2351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp43_reg_3683),27));
    tmp59_fu_2294_p2 <= std_logic_vector(unsigned(p_Val2_89_1_0_2_ca_fu_2284_p1) + unsigned(tmp_453_1_1_cast_fu_2290_p1));
    tmp60_cast_fu_2300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp60_reg_3648),26));
    tmp60_fu_2139_p2 <= std_logic_vector(unsigned(tmp61_cast_fu_2136_p1) + unsigned(tmp_453_1_1_2_cast_c_fu_2132_p1));
    tmp61_cast_fu_2136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp61_reg_3588),25));
    tmp62_cast_fu_2397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp62_reg_3693),27));
    tmp64_fu_2326_p2 <= std_logic_vector(unsigned(p_Val2_89_2_0_2_ca_fu_2316_p1) + unsigned(tmp_453_2_1_cast_fu_2322_p1));
    tmp65_cast_fu_2332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp65_reg_3668),26));
    tmp65_fu_2218_p2 <= std_logic_vector(unsigned(tmp66_cast_fu_2215_p1) + unsigned(tmp_453_2_1_2_cast_c_fu_2211_p1));
    tmp66_cast_fu_2215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp66_reg_3608),25));
    tmp67_cast_fu_2443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp67_reg_3703),27));
    tmp_100_fu_2549_p3 <= p_Val2_20_fu_2544_p2(7 downto 7);
    tmp_105_fu_2585_p3 <= p_Val2_22_reg_3748(21 downto 21);
    tmp_106_fu_2597_p3 <= p_Val2_24_fu_2592_p2(7 downto 7);
    tmp_18_fu_653_p2 <= std_logic_vector(unsigned(tmp_s_reg_591) + unsigned(ap_const_lv2_1));
    tmp_19_fu_659_p2 <= "1" when (tmp_s_reg_591 = ap_const_lv2_2) else "0";
    tmp_20_fu_665_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(p_src_cols_V_read_cas_reg_2735));
    tmp_21_fu_670_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(p_src_rows_V_read_cas_reg_2742));
    tmp_22_fu_698_p2 <= (tmp_447_0_cast_cast_fu_690_p3 xor ap_const_lv2_2);
    tmp_23_fu_725_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_38_fu_678_p1));
    tmp_25_fu_742_p2 <= "1" when (unsigned(t_V_reg_602) < unsigned(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_26_fu_763_p2 <= "1" when (t_V_reg_602 = ap_const_lv17_1) else "0";
    tmp_27_fu_775_p2 <= "1" when (unsigned(t_V_reg_602) > unsigned(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_28_fu_780_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(t_V_reg_602));
    tmp_29_fu_889_p2 <= "1" when (signed(tmp_28_reg_3067) < signed(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_31_fu_899_p2 <= "1" when (signed(p_p2_i_i_reg_3074) < signed(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_32_fu_957_p2 <= std_logic_vector(unsigned(tmp_22_reg_3011) - unsigned(tmp_45_reg_3079));
    tmp_33_fu_961_p3 <= 
        tmp_45_reg_3079 when (tmp_31_fu_899_p2(0) = '1') else 
        tmp_32_fu_957_p2;
    tmp_34_fu_1100_p2 <= "1" when (signed(ImagLoc_x_reg_3171) < signed(p_src_cols_V_read_cas_reg_2735)) else "0";
    tmp_35_fu_971_p3 <= 
        tmp_83_fu_968_p1 when (or_cond_i_i_fu_893_p2(0) = '1') else 
        tmp_33_fu_961_p3;
    tmp_360_2_cast_cast_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_360_2_fu_704_p3),18));
    tmp_360_2_fu_704_p3 <= (p_src_cols_V_read & ap_const_lv1_0);
        tmp_361_2_cast_cast_s_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_361_2_fu_715_p2),19));

    tmp_361_2_fu_715_p2 <= std_logic_vector(signed(ap_const_lv18_3FFFE) + signed(tmp_360_2_cast_cast_fu_711_p1));
    tmp_365_0_0_not_fu_1023_p2 <= (tmp_25_reg_3036 xor ap_const_lv1_1);
    tmp_36_fu_1128_p2 <= "1" when (signed(p_p2_i429_i_reg_3178_pp0_iter1_reg) < signed(p_src_cols_V_read_cas_reg_2735)) else "0";
    tmp_37_fu_675_p1 <= p_src_rows_V_read(2 - 1 downto 0);
    tmp_38_fu_678_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_39_fu_979_p2 <= std_logic_vector(unsigned(tmp_22_reg_3011) - unsigned(tmp_57_reg_3097));
    tmp_409_0_1_fu_769_p2 <= "1" when (t_V_reg_602 = ap_const_lv17_0) else "0";
    tmp_40_fu_687_p1 <= p_src_rows_V_read(1 - 1 downto 0);
    tmp_41_fu_983_p3 <= 
        tmp_57_reg_3097 when (tmp_445_0_1_fu_926_p2(0) = '1') else 
        tmp_39_fu_979_p2;
    tmp_42_fu_747_p4 <= t_V_reg_602(16 downto 1);
    tmp_435_0_1_fu_916_p2 <= "1" when (signed(p_assign_6_0_1_reg_3085) < signed(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_435_0_2_fu_943_p2 <= "1" when (signed(p_assign_6_0_2_reg_3103) < signed(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_43_fu_876_p3 <= tmp_28_reg_3067(16 downto 16);
    tmp_445_0_1_fu_926_p2 <= "1" when (signed(p_p2_i_i_0_1_reg_3092) < signed(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_445_0_2_fu_953_p2 <= "1" when (signed(p_p2_i_i_0_2_reg_3110) < signed(p_src_rows_V_read_cas_reg_2742)) else "0";
    tmp_447_0_cast_cast_fu_690_p3 <= (tmp_40_fu_687_p1 & ap_const_lv1_0);
    tmp_44_fu_786_p3 <= tmp_28_fu_780_p2(16 downto 16);
    tmp_453_0_1_2_cast_c_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_2_cast_fu_2050_p1),25));
    tmp_453_0_1_cast_fu_2258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_cast_fu_2255_p1),26));
    tmp_453_1_1_2_cast_c_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_2_cast_fu_2129_p1),25));
    tmp_453_1_1_cast_fu_2290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_cast_fu_2287_p1),26));
    tmp_453_2_1_2_cast_c_fu_2211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_2_cast_fu_2208_p1),25));
    tmp_453_2_1_cast_fu_2322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_cast_fu_2319_p1),26));
    tmp_45_fu_808_p1 <= p_p2_i_i_fu_800_p3(2 - 1 downto 0);
    tmp_46_fu_993_p3 <= 
        tmp_84_fu_990_p1 when (or_cond_i_i_0_1_fu_920_p2(0) = '1') else 
        tmp_41_fu_983_p3;
    tmp_47_fu_1001_p2 <= std_logic_vector(unsigned(tmp_22_reg_3011) - unsigned(tmp_75_reg_3115));
    tmp_48_fu_903_p3 <= p_assign_6_0_1_reg_3085(16 downto 16);
    tmp_49_fu_818_p3 <= p_assign_6_0_1_fu_812_p2(16 downto 16);
    tmp_50_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1161_p1),64));
    tmp_54_fu_1005_p3 <= 
        tmp_75_reg_3115 when (tmp_445_0_2_fu_953_p2(0) = '1') else 
        tmp_47_fu_1001_p2;
    tmp_55_fu_1015_p3 <= 
        tmp_85_fu_1012_p1 when (or_cond_i_i_0_2_fu_947_p2(0) = '1') else 
        tmp_54_fu_1005_p3;
    tmp_57_fu_840_p1 <= p_p2_i_i_0_1_fu_832_p3(2 - 1 downto 0);
    tmp_60_fu_2378_p4 <= p_Val2_15_fu_2354_p2(26 downto 22);
    tmp_62_fu_930_p3 <= p_assign_6_0_2_reg_3103(16 downto 16);
    tmp_67_fu_850_p3 <= p_assign_6_0_2_fu_844_p2(16 downto 16);
    tmp_69_fu_2424_p4 <= p_Val2_s_fu_2400_p2(26 downto 22);
    tmp_75_fu_872_p1 <= p_p2_i_i_0_2_fu_864_p3(2 - 1 downto 0);
    tmp_77_fu_2470_p4 <= p_Val2_22_fu_2446_p2(26 downto 22);
    tmp_7_i_i1_fu_2534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_reg_3738),8));
    tmp_7_i_i2_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_reg_3758),8));
    tmp_7_i_i_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_92_reg_3718),8));
    tmp_83_fu_968_p1 <= tmp_28_reg_3067(2 - 1 downto 0);
    tmp_84_fu_990_p1 <= p_assign_6_0_1_reg_3085(2 - 1 downto 0);
    tmp_85_fu_1012_p1 <= p_assign_6_0_2_reg_3103(2 - 1 downto 0);
    tmp_86_fu_1051_p4 <= t_V_5_reg_613(16 downto 1);
    tmp_87_fu_1107_p3 <= ImagLoc_x_reg_3171_pp0_iter1_reg(16 downto 16);
    tmp_88_fu_1073_p3 <= ImagLoc_x_fu_1067_p2(16 downto 16);
    tmp_89_fu_1153_p1 <= x_fu_1145_p3(2 - 1 downto 0);
    tmp_93_fu_2489_p3 <= p_Val2_15_reg_3708(21 downto 21);
    tmp_94_fu_2501_p3 <= p_Val2_17_fu_2496_p2(7 downto 7);
    tmp_99_fu_2537_p3 <= p_Val2_s_reg_3728(21 downto 21);
    tmp_fu_681_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_37_fu_675_p1));
        x_cast_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_3198),32));

    x_fu_1145_p3 <= 
        ImagLoc_x_cast68_cas_fu_1104_p1 when (or_cond_i427_i_fu_1120_p2(0) = '1') else 
        p_p2_i429_i_p_assign_2_fu_1137_p3;
end behav;
