`include "fifo.v"

module leaf_proc(
  input wire clk,
  input wire rst,
  input wire [31:0] accum_in,
  input wire accum_in_vld,
  input wire accum_out_rdy,
  output wire accum_in_rdy,
  output wire [31:0] accum_out,
  output wire accum_out_vld
);
  reg [31:0] p0_tuple_index_5;
  reg [31:0] __accum;
  reg p1_inputs_valid;
  wire stage_outputs_valid_1;
  wire stage_outputs_ready_0;
  wire p0_stage_done__1;
  wire or_124;
  wire [31:0] add_125;
  wire or_129;
  assign stage_outputs_valid_1 = p1_inputs_valid & accum_out_rdy;
  assign stage_outputs_ready_0 = ~p1_inputs_valid | stage_outputs_valid_1;
  assign p0_stage_done__1 = accum_in_vld & stage_outputs_ready_0;
  assign or_124 = p0_stage_done__1 | rst;
  assign add_125 = __accum + p0_tuple_index_5;
  assign or_129 = p0_stage_done__1 | stage_outputs_valid_1;
  always @ (posedge clk) begin
    p0_tuple_index_5 <= or_124 ? accum_in : p0_tuple_index_5;
  end
  always @ (posedge clk) begin
    if (rst) begin
      __accum <= 32'h0000_0000;
      p1_inputs_valid <= 1'h0;
    end else begin
      __accum <= stage_outputs_valid_1 ? add_125 : __accum;
      p1_inputs_valid <= or_129 ? p0_stage_done__1 : p1_inputs_valid;
    end
  end
  assign accum_in_rdy = p0_stage_done__1;
  assign accum_out = add_125;
  assign accum_out_vld = p1_inputs_valid;
endmodule


module a_top_proc(
  input wire clk,
  input wire rst,
  input wire [31:0] in_ch,
  input wire in_ch_vld,
  input wire out_ch_rdy,
  output wire in_ch_rdy,
  output wire [31:0] out_ch,
  output wire out_ch_vld
);
  wire instantiation_output_68;
  wire [31:0] instantiation_output_69;
  wire instantiation_output_70;
  wire instantiation_output_90;
  wire [31:0] instantiation_output_91;
  wire instantiation_output_92;
  wire [31:0] instantiation_output_98;
  wire instantiation_output_99;
  wire instantiation_output_97;

  // ===== Instantiations
  xls_fifo_wrapper #(
    .Width(32'd32),
    .Depth(32'd1),
    .EnableBypass(1'd0),
    .RegisterPushOutputs(1'd1),
    .RegisterPopOutputs(1'd0)
  ) fifo_middle_ch (
    .clk(clk),
    .rst(rst),
    .push_data(instantiation_output_91),
    .push_valid(instantiation_output_92),
    .pop_ready(instantiation_output_97),
    .push_ready(instantiation_output_68),
    .pop_data(instantiation_output_69),
    .pop_valid(instantiation_output_70)
  );
  leaf_proc inst0 (
    .rst(rst),
    .accum_in(in_ch),
    .accum_in_vld(in_ch_vld),
    .accum_out_rdy(instantiation_output_68),
    .accum_in_rdy(instantiation_output_90),
    .accum_out(instantiation_output_91),
    .accum_out_vld(instantiation_output_92),
    .clk(clk)
  );
  leaf_proc inst1 (
    .rst(rst),
    .accum_in(instantiation_output_69),
    .accum_in_vld(instantiation_output_70),
    .accum_out_rdy(out_ch_rdy),
    .accum_out(instantiation_output_98),
    .accum_out_vld(instantiation_output_99),
    .accum_in_rdy(instantiation_output_97),
    .clk(clk)
  );
  assign in_ch_rdy = instantiation_output_90;
  assign out_ch = instantiation_output_98;
  assign out_ch_vld = instantiation_output_99;
endmodule
