1:45:39 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Sun Jun 02 05:20:49 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":37:8:37:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":38:12:38:12|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:8:29:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":30:12:30:12|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":4:8:4:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":5:11:5:11|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:8:34:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":35:12:35:12|Ignoring use clause - library ice not found ...
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port move_type_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port returni_type_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port pc_move_is_valid_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":41:7:41:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":53:11:53:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":53:11:53:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":45:7:45:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":40:7:40:11|Synthesizing work.stack.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":355:11:355:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":368:11:368:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":362:95:362:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":381:11:381:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":375:95:375:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":394:11:394:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":388:95:388:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":407:11:407:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":401:95:401:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=16
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:7:6:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":19:10:19:21|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":19:10:19:21|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":12:4:12:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":11:4:11:6|Input wea is unused.
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:20:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:20:49 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:20:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:20:51 2019

###########################################################]
Pre-mapping Report

# Sun Jun 02 05:20:51 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)

@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram(behavioral)) on net ram_s_tri0 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram(behavioral)) on net ram_s_tri1 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram(behavioral)) on net ram_s_tri2 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram(behavioral)) on net ram_s_tri3 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram(behavioral)) on net ram_s_tri4 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram(behavioral)) on net ram_s_tri5 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram(behavioral)) on net ram_s_tri6 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram(behavioral)) on net ram_s_tri7 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram(behavioral)) on net ram_s_tri8 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram(behavioral)) on net ram_s_tri9 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     115  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 02 05:20:51 2019

###########################################################]
Map & Optimize Report

# Sun Jun 02 05:20:51 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri511 (in view: work.ram(behavioral)) on net ram_s_tri511 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri510 (in view: work.ram(behavioral)) on net ram_s_tri510 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri509 (in view: work.ram(behavioral)) on net ram_s_tri509 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri508 (in view: work.ram(behavioral)) on net ram_s_tri508 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri507 (in view: work.ram(behavioral)) on net ram_s_tri507 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri506 (in view: work.ram(behavioral)) on net ram_s_tri506 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri505 (in view: work.ram(behavioral)) on net ram_s_tri505 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri504 (in view: work.ram(behavioral)) on net ram_s_tri504 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri503 (in view: work.ram(behavioral)) on net ram_s_tri503 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri502 (in view: work.ram(behavioral)) on net ram_s_tri502 (in view: work.ram(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":142:8:142:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":132:8:132:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":54:39:54:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":53:44:53:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":52:45:52:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":116:43:116:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":95:4:95:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: FX107 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram.ram_s[15:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram.ram_s[15:0]
@N: MF794 |RAM stack_ram.ram_s[15:0] required 5 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[0] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[1] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[2] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[3] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[4] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 157MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   283.01ns		 240 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 157MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 157MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 02 05:20:54 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 273.572

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       33.9 MHz      303.030       29.458        273.572     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     273.572  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       273.572
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       273.603
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       273.644
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       275.635
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.378
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.450
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.450
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.482
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.554
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sx[0]               0.920       277.668
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required            
Instance                                                                 Reference            Type             Pin          Net                       Time         Slack  
                                                                         Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF           D            carry_arith_logical_7     302.875      273.572
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF           D            N_24_i                    302.875      273.572
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF           D            N_23_i                    302.875      275.604
processor_zipi8.program_counter_i.pc[10]                                 CLK_3P3_MHZ_main     SB_DFFSR         D            pc_en[10]                 302.875      277.347
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR        D            N_13_i                    302.875      277.347
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF           D            N_22_i                    302.875      277.637
processor_zipi8.program_counter_i.pc_esr[9]                              CLK_3P3_MHZ_main     SB_DFFESR        D            N_11_i                    302.875      279.380
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     CLK_3P3_MHZ_main     SB_DFF           D            N_21_i                    302.875      279.669
processor_zipi8.stack_i.stack_ram.ram_s_ram_s_0_0                        CLK_3P3_MHZ_main     SB_RAM256x16     RADDR[4]     m61                       302.730      280.381
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR         D            pc_en[6]                  302.875      281.340
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      29.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     273.572

    Number of logic level(s):                13
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           15        
processor_zipi8.decode4alu_i.arith_logical_sel_1_0[2]                                                         SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1_0[2]                                                         SB_LUT4          O            Out     0.661     3.840       -         
arith_logical_sel_1_0[2]                                                                                      Net              -            -       1.371     -           10        
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un52_half_arith_logical        SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un52_half_arith_logical        SB_LUT4          O            Out     0.661     5.873       -         
un52_half_arith_logical                                                                                       Net              -            -       1.371     -           8         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0_1[0]                                      SB_LUT4          I0           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0_1[0]                                      SB_LUT4          O            Out     0.569     7.812       -         
half_arith_logical_1_0_1[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                        SB_LUT4          I1           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                        SB_LUT4          O            Out     0.558     9.742       -         
half_arith_logical_1_0[0]                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I3           In      -         11.113      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.424     11.536      -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          I0           In      -         12.907      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          O            Out     0.661     13.569      -         
carry_arith_logical_4[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          I0           In      -         14.940      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          O            Out     0.661     15.601      -         
carry_arith_logical_10[1]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         16.972      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.661     17.634      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         19.005      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.661     19.666      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          I0           In      -         21.037      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          O            Out     0.661     21.699      -         
carry_arith_logical_28[4]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          I0           In      -         23.070      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          O            Out     0.661     23.731      -         
carry_arith_logical_34[5]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         25.102      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.661     25.764      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         27.135      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     27.796      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         29.303      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 29.458 is 9.240(31.4%) logic and 20.218(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 157MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             19 uses
SB_DFF          54 uses
SB_DFFESR       8 uses
SB_DFFSR        10 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             19 uses
SB_LUT4         230 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 230 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 230 = 230 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 157MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Sun Jun 02 05:20:55 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Sun Jun 02 05:24:01 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":37:8:37:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":38:12:38:12|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:8:29:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":30:12:30:12|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":4:8:4:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":5:11:5:11|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:8:34:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":35:12:35:12|Ignoring use clause - library ice not found ...
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port move_type_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port returni_type_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port pc_move_is_valid_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":41:7:41:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":53:11:53:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":53:11:53:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":45:7:45:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":40:7:40:11|Synthesizing work.stack.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":355:11:355:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":368:11:368:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":381:11:381:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":394:11:394:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":407:11:407:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=16
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:7:6:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":19:10:19:21|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":19:10:19:21|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":12:4:12:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":11:4:11:6|Input wea is unused.
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:24:01 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:24:01 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:24:01 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 05:24:03 2019

###########################################################]
Pre-mapping Report

# Sun Jun 02 05:24:03 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)

@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram(behavioral)) on net ram_s_tri0 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram(behavioral)) on net ram_s_tri1 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram(behavioral)) on net ram_s_tri2 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram(behavioral)) on net ram_s_tri3 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram(behavioral)) on net ram_s_tri4 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram(behavioral)) on net ram_s_tri5 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram(behavioral)) on net ram_s_tri6 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram(behavioral)) on net ram_s_tri7 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram(behavioral)) on net ram_s_tri8 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram(behavioral)) on net ram_s_tri9 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     115  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 02 05:24:03 2019

###########################################################]
Map & Optimize Report

# Sun Jun 02 05:24:03 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri511 (in view: work.ram(behavioral)) on net ram_s_tri511 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri510 (in view: work.ram(behavioral)) on net ram_s_tri510 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri509 (in view: work.ram(behavioral)) on net ram_s_tri509 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri508 (in view: work.ram(behavioral)) on net ram_s_tri508 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri507 (in view: work.ram(behavioral)) on net ram_s_tri507 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri506 (in view: work.ram(behavioral)) on net ram_s_tri506 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri505 (in view: work.ram(behavioral)) on net ram_s_tri505 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri504 (in view: work.ram(behavioral)) on net ram_s_tri504 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri503 (in view: work.ram(behavioral)) on net ram_s_tri503 (in view: work.ram(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri502 (in view: work.ram(behavioral)) on net ram_s_tri502 (in view: work.ram(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":142:8:142:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":132:8:132:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":54:39:54:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":53:44:53:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":52:45:52:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":116:43:116:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":95:4:95:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: FX107 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram.ram_s[15:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram.ram_s[15:0]
@N: MF794 |RAM stack_ram.ram_s[15:0] required 5 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[0] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[1] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[2] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[3] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[4] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 157MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 157MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   283.01ns		 240 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 157MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 157MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 02 05:24:06 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 273.572

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       33.9 MHz      303.030       29.458        273.572     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     273.572  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       273.572
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       273.603
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       273.644
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       275.635
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.378
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.450
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.450
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.482
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.554
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sx[0]               0.920       277.668
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required            
Instance                                                                 Reference            Type             Pin          Net                       Time         Slack  
                                                                         Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF           D            carry_arith_logical_7     302.875      273.572
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF           D            N_24_i                    302.875      273.572
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF           D            N_23_i                    302.875      275.604
processor_zipi8.program_counter_i.pc[10]                                 CLK_3P3_MHZ_main     SB_DFFSR         D            pc_en[10]                 302.875      277.347
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR        D            N_13_i                    302.875      277.347
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF           D            N_22_i                    302.875      277.637
processor_zipi8.program_counter_i.pc_esr[9]                              CLK_3P3_MHZ_main     SB_DFFESR        D            N_11_i                    302.875      279.380
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     CLK_3P3_MHZ_main     SB_DFF           D            N_21_i                    302.875      279.669
processor_zipi8.stack_i.stack_ram.ram_s_ram_s_0_0                        CLK_3P3_MHZ_main     SB_RAM256x16     RADDR[4]     m61                       302.730      280.381
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR         D            pc_en[6]                  302.875      281.340
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      29.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     273.572

    Number of logic level(s):                13
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           15        
processor_zipi8.decode4alu_i.arith_logical_sel_1_0[2]                                                         SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1_0[2]                                                         SB_LUT4          O            Out     0.661     3.840       -         
arith_logical_sel_1_0[2]                                                                                      Net              -            -       1.371     -           10        
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un52_half_arith_logical        SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un52_half_arith_logical        SB_LUT4          O            Out     0.661     5.873       -         
un52_half_arith_logical                                                                                       Net              -            -       1.371     -           8         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0_1[0]                                      SB_LUT4          I0           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0_1[0]                                      SB_LUT4          O            Out     0.569     7.812       -         
half_arith_logical_1_0_1[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                        SB_LUT4          I1           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                        SB_LUT4          O            Out     0.558     9.742       -         
half_arith_logical_1_0[0]                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I3           In      -         11.113      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.424     11.536      -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          I0           In      -         12.907      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          O            Out     0.661     13.569      -         
carry_arith_logical_4[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          I0           In      -         14.940      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          O            Out     0.661     15.601      -         
carry_arith_logical_10[1]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         16.972      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.661     17.634      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         19.005      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.661     19.666      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          I0           In      -         21.037      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          O            Out     0.661     21.699      -         
carry_arith_logical_28[4]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          I0           In      -         23.070      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          O            Out     0.661     23.731      -         
carry_arith_logical_34[5]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         25.102      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.661     25.764      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         27.135      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     27.796      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         29.303      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 29.458 is 9.240(31.4%) logic and 20.218(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 157MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             19 uses
SB_DFF          54 uses
SB_DFFESR       8 uses
SB_DFFSR        10 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             19 uses
SB_LUT4         230 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 230 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 230 = 230 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 157MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Jun 02 05:24:06 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Sun Jun 02 14:33:56 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":4:8:4:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":5:11:5:11|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":37:8:37:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":38:12:38:12|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:8:34:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":35:12:35:12|Ignoring use clause - library ice not found ...
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:8:29:10|Ignoring undefined library ice
@W: CD642 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":30:12:30:12|Ignoring use clause - library ice not found ...
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port move_type_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port returni_type_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":389:4:389:22|Port pc_move_is_valid_o of entity work.decode4_pc_statck is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":41:7:41:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":45:7:45:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":71:12:71:23|Unbound component ram32m_behav mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":71:12:71:23|Synthesizing work.ram32m_behav_work_top_behavioral_0.syn_black_box.
Post processing for work.ram32m_behav_work_top_behavioral_0.syn_black_box
@W: CD638 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":132:8:132:26|Signal not_register_enable is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":40:7:40:11|Synthesizing work.stack.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":353:11:353:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":366:11:366:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":379:11:379:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":392:11:392:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":405:11:405:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=16
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:7:6:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":19:10:19:21|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":19:10:19:21|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":12:4:12:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":11:4:11:6|Input wea is unused.
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 14:33:56 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 14:33:56 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 14:33:56 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 02 14:33:58 2019

###########################################################]
Pre-mapping Report

# Sun Jun 02 14:33:58 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 115MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 115MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 115MB)

@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_16_5(behavioral)) on net ram_s_tri0 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_16_5(behavioral)) on net ram_s_tri1 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_16_5(behavioral)) on net ram_s_tri2 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_16_5(behavioral)) on net ram_s_tri3 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_16_5(behavioral)) on net ram_s_tri4 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_16_5(behavioral)) on net ram_s_tri5 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_16_5(behavioral)) on net ram_s_tri6 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_16_5(behavioral)) on net ram_s_tri7 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_16_5(behavioral)) on net ram_s_tri8 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_16_5(behavioral)) on net ram_s_tri9 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     125  
System               1.0 MHz       1000.000      system       system_clkgroup      0    
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 02 14:33:58 2019

###########################################################]
Map & Optimize Report

# Sun Jun 02 14:33:58 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri511 (in view: work.ram_16_5(behavioral)) on net ram_s_tri511 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri510 (in view: work.ram_16_5(behavioral)) on net ram_s_tri510 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri509 (in view: work.ram_16_5(behavioral)) on net ram_s_tri509 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri508 (in view: work.ram_16_5(behavioral)) on net ram_s_tri508 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri507 (in view: work.ram_16_5(behavioral)) on net ram_s_tri507 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri506 (in view: work.ram_16_5(behavioral)) on net ram_s_tri506 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri505 (in view: work.ram_16_5(behavioral)) on net ram_s_tri505 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri504 (in view: work.ram_16_5(behavioral)) on net ram_s_tri504 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri503 (in view: work.ram_16_5(behavioral)) on net ram_s_tri503 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri502 (in view: work.ram_16_5(behavioral)) on net ram_s_tri502 (in view: work.ram_16_5(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":140:8:140:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":130:8:130:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":54:39:54:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":53:44:53:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":52:45:52:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":116:43:116:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":106:4:106:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 149MB)

@W: FX107 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: FX107 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram.ram_s[15:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram.ram_s[15:0]
@N: MF794 |RAM stack_ram.ram_s[15:0] required 5 registers during mapping 
@N: MF794 |RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] required 256 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 149MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 160MB)

@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[0] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[1] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[2] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[3] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.stack_i.stack_ram.ram_s_adreg[4] because it is equivalent to instance processor_zipi8.stack_i.stack_pointer[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 160MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 160MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 160MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 160MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 160MB)

@N: MF794 |RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 160MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 173MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   281.61ns		 518 /       322
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 173MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 173MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 344 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               344        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[0]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 173MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 173MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 173MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 173MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":151:4:151:10|Blackbox ram32m_behav_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 02 14:34:02 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 271.859

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       32.1 MHz      303.030       31.171        271.859     declared     default_clkgroup
System               1.0 MHz       1.4 MHz       1000.000      718.813       281.187     system       system_clkgroup 
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
System            CLK_3P3_MHZ_main  |  303.030     281.187  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  System            |  303.030     297.260  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     271.859  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                               Arrival            
Instance                                                                                                    Reference            Type             Pin          Net                 Time        Slack  
                                                                                                            Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       271.859
test_program.Ram2048x2_inst4                                                                                CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[8]      0.920       271.901
test_program.Ram2048x2_inst4                                                                                CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[9]      0.920       271.973
test_program.Ram2048x2_inst6                                                                                CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       272.118
test_program.Ram2048x2_inst6                                                                                CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       272.128
test_program.Ram2048x2_inst8                                                                                CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       272.262
processor_zipi8.flags_i.carry_flag                                                                          CLK_3P3_MHZ_main     SB_DFF           Q            carry_flag          0.796       272.715
processor_zipi8.flags_i.zero_flag                                                                           CLK_3P3_MHZ_main     SB_DFF           Q            zero_flag           0.796       272.747
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0_[0]      CLK_3P3_MHZ_main     SB_DFFE          Q            ram_s_ram0_0        0.796       272.788
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[0]     CLK_3P3_MHZ_main     SB_DFFE          Q            ram_s_ram16_0       0.796       272.830
======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                          Required            
Instance                                                                 Reference            Type             Pin          Net                            Time         Slack  
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR        D            N_12_i                         302.875      271.859
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR        D            N_13_i                         302.875      271.859
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF           D            carry_arith_logical_7          302.875      271.901
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF           D            N_24_i                         302.875      271.901
processor_zipi8.state_machine_i.run                                      CLK_3P3_MHZ_main     SB_DFF           D            run_value_1_0_i                302.875      273.881
processor_zipi8.program_counter_i.pc_esr[9]                              CLK_3P3_MHZ_main     SB_DFFESR        D            N_11_i                         302.875      273.892
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF           D            N_23_i                         302.875      273.933
processor_zipi8.stack_i.stack_ram.ram_s_ram_s_0_0                        CLK_3P3_MHZ_main     SB_RAM256x16     RADDR[4]     stack_pointer_RNI5R6V42[3]     302.730      274.284
processor_zipi8.state_machine_i.internal_reset                           CLK_3P3_MHZ_main     SB_DFF           D            internal_reset_value_1_0_i     302.875      275.531
processor_zipi8.program_counter_i.pc_esr[8]                              CLK_3P3_MHZ_main     SB_DFFESR        D            N_10_i                         302.875      275.852
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      31.016
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     271.859

    Number of logic level(s):                14
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.program_counter_i.pc_esr[10] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                Pin          Pin               Arrival     No. of    
Name                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                 SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                              Net              -            -       2.259     -           20        
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_o_1     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_o_1     SB_LUT4          O            Out     0.661     3.840       -         
pc_move_is_valid_o_1                                         Net              -            -       1.371     -           1         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_o       SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_o       SB_LUT4          O            Out     0.661     5.873       -         
pc_move_is_valid_o_0                                         Net              -            -       1.371     -           3         
processor_zipi8.decode4_pc_statck_i.un29_pc_mode             SB_LUT4          I1           In      -         7.244       -         
processor_zipi8.decode4_pc_statck_i.un29_pc_mode             SB_LUT4          O            Out     0.589     7.833       -         
pc_mode[1]                                                   Net              -            -       1.371     -           14        
processor_zipi8.program_counter_i.pc_RNI78FU5[0]             SB_LUT4          I1           In      -         9.204       -         
processor_zipi8.program_counter_i.pc_RNI78FU5[0]             SB_LUT4          O            Out     0.589     9.793       -         
half_pc_0_0[0]                                               Net              -            -       1.371     -           1         
processor_zipi8.program_counter_i.pc_RNIHVBJI[0]             SB_LUT4          I2           In      -         11.164      -         
processor_zipi8.program_counter_i.pc_RNIHVBJI[0]             SB_LUT4          O            Out     0.558     11.722      -         
half_pc_0[0]                                                 Net              -            -       1.371     -           3         
processor_zipi8.program_counter_i.pc_esr_RNID7O151[1]        SB_LUT4          I1           In      -         13.093      -         
processor_zipi8.program_counter_i.pc_esr_RNID7O151[1]        SB_LUT4          O            Out     0.589     13.683      -         
carry_pc_10[1]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNIJERHH1[2]        SB_LUT4          I1           In      -         15.054      -         
processor_zipi8.program_counter_i.pc_esr_RNIJERHH1[2]        SB_LUT4          O            Out     0.589     15.643      -         
carry_pc_16[2]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNIRNU1U1[3]        SB_LUT4          I1           In      -         17.014      -         
processor_zipi8.program_counter_i.pc_esr_RNIRNU1U1[3]        SB_LUT4          O            Out     0.589     17.603      -         
carry_pc_22[3]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNI632IA2[4]        SB_LUT4          I1           In      -         18.974      -         
processor_zipi8.program_counter_i.pc_esr_RNI632IA2[4]        SB_LUT4          O            Out     0.589     19.563      -         
carry_pc_28[4]                                               Net              -            -       1.371     -           3         
processor_zipi8.program_counter_i.pc_RNIQP8N33[5]            SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.program_counter_i.pc_RNIQP8N33[5]            SB_LUT4          O            Out     0.661     21.596      -         
carry_pc_40[6]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNICBC7G3[7]        SB_LUT4          I1           In      -         22.967      -         
processor_zipi8.program_counter_i.pc_esr_RNICBC7G3[7]        SB_LUT4          O            Out     0.589     23.556      -         
carry_pc_46[7]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNIJC80F4[8]        SB_LUT4          I1           In      -         24.927      -         
processor_zipi8.program_counter_i.pc_esr_RNIJC80F4[8]        SB_LUT4          O            Out     0.589     25.516      -         
carry_pc_52[8]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNISG5PD5[9]        SB_LUT4          I1           In      -         26.887      -         
processor_zipi8.program_counter_i.pc_esr_RNISG5PD5[9]        SB_LUT4          O            Out     0.589     27.476      -         
carry_pc_58[9]                                               Net              -            -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNO[10]             SB_LUT4          I0           In      -         28.847      -         
processor_zipi8.program_counter_i.pc_esr_RNO[10]             SB_LUT4          O            Out     0.661     29.509      -         
N_12_i                                                       Net              -            -       1.507     -           1         
processor_zipi8.program_counter_i.pc_esr[10]                 SB_DFFESR        D            In      -         31.016      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 31.171 is 9.582(30.7%) logic and 21.589(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                 Arrival            
Instance                                             Reference     Type                                   Pin       Net       Time        Slack  
                                                     Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[0]     sy[0]     0.000       281.187
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[1]     sy[1]     0.000       283.189
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[3]     sy[3]     0.000       284.726
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[2]     sy[2]     0.000       285.149
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[4]     sy[4]     0.000       288.791
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[5]     sy[5]     0.000       289.018
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[6]     sy[6]     0.000       289.173
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank     System        ram32m_behav_work_top_behavioral_0     DO[7]     sy[7]     0.000       293.062
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                      Required            
Instance                                                                 Reference     Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.program_counter_i.pc_esr[10]                             System        SB_DFFESR     D       N_12_i                    302.875      281.187
processor_zipi8.program_counter_i.pc_esr[11]                             System        SB_DFFESR     D       N_13_i                    302.875      281.187
processor_zipi8.flags_i.arith_carry                                      System        SB_DFF        D       carry_arith_logical_7     302.875      282.621
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     System        SB_DFF        D       N_24_i                    302.875      282.621
processor_zipi8.program_counter_i.pc_esr[9]                              System        SB_DFFESR     D       N_11_i                    302.875      283.220
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     System        SB_DFF        D       N_23_i                    302.875      284.653
processor_zipi8.program_counter_i.pc_esr[8]                              System        SB_DFFESR     D       N_10_i                    302.875      285.180
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     System        SB_DFF        D       N_22_i                    302.875      286.686
processor_zipi8.program_counter_i.pc_esr[7]                              System        SB_DFFESR     D       N_9_i                     302.875      287.140
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     System        SB_DFF        D       N_20_i                    302.875      288.718
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      21.688
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 281.187

    Number of logic level(s):                11
    Starting point:                          processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank / DO[0]
    Ending point:                            processor_zipi8.program_counter_i.pc_esr[10] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                   Pin       Pin               Arrival     No. of    
Name                                                      Type                                   Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank          ram32m_behav_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
sy[0]                                                     Net                                    -         -       0.000     -           2         
processor_zipi8.program_counter_i.pc_RNI78FU5[0]          SB_LUT4                                I3        In      -         0.000       -         
processor_zipi8.program_counter_i.pc_RNI78FU5[0]          SB_LUT4                                O         Out     0.465     0.465       -         
half_pc_0_0[0]                                            Net                                    -         -       1.371     -           1         
processor_zipi8.program_counter_i.pc_RNIHVBJI[0]          SB_LUT4                                I2        In      -         1.836       -         
processor_zipi8.program_counter_i.pc_RNIHVBJI[0]          SB_LUT4                                O         Out     0.558     2.394       -         
half_pc_0[0]                                              Net                                    -         -       1.371     -           3         
processor_zipi8.program_counter_i.pc_esr_RNID7O151[1]     SB_LUT4                                I1        In      -         3.765       -         
processor_zipi8.program_counter_i.pc_esr_RNID7O151[1]     SB_LUT4                                O         Out     0.589     4.354       -         
carry_pc_10[1]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNIJERHH1[2]     SB_LUT4                                I1        In      -         5.725       -         
processor_zipi8.program_counter_i.pc_esr_RNIJERHH1[2]     SB_LUT4                                O         Out     0.589     6.315       -         
carry_pc_16[2]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNIRNU1U1[3]     SB_LUT4                                I1        In      -         7.686       -         
processor_zipi8.program_counter_i.pc_esr_RNIRNU1U1[3]     SB_LUT4                                O         Out     0.589     8.275       -         
carry_pc_22[3]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNI632IA2[4]     SB_LUT4                                I1        In      -         9.646       -         
processor_zipi8.program_counter_i.pc_esr_RNI632IA2[4]     SB_LUT4                                O         Out     0.589     10.235      -         
carry_pc_28[4]                                            Net                                    -         -       1.371     -           3         
processor_zipi8.program_counter_i.pc_RNIQP8N33[5]         SB_LUT4                                I0        In      -         11.606      -         
processor_zipi8.program_counter_i.pc_RNIQP8N33[5]         SB_LUT4                                O         Out     0.661     12.268      -         
carry_pc_40[6]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNICBC7G3[7]     SB_LUT4                                I1        In      -         13.639      -         
processor_zipi8.program_counter_i.pc_esr_RNICBC7G3[7]     SB_LUT4                                O         Out     0.589     14.228      -         
carry_pc_46[7]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNIJC80F4[8]     SB_LUT4                                I1        In      -         15.599      -         
processor_zipi8.program_counter_i.pc_esr_RNIJC80F4[8]     SB_LUT4                                O         Out     0.589     16.188      -         
carry_pc_52[8]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNISG5PD5[9]     SB_LUT4                                I1        In      -         17.559      -         
processor_zipi8.program_counter_i.pc_esr_RNISG5PD5[9]     SB_LUT4                                O         Out     0.589     18.148      -         
carry_pc_58[9]                                            Net                                    -         -       1.371     -           2         
processor_zipi8.program_counter_i.pc_esr_RNO[10]          SB_LUT4                                I0        In      -         19.519      -         
processor_zipi8.program_counter_i.pc_esr_RNO[10]          SB_LUT4                                O         Out     0.661     20.181      -         
N_12_i                                                    Net                                    -         -       1.507     -           1         
processor_zipi8.program_counter_i.pc_esr[10]              SB_DFFESR                              D         In      -         21.688      -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 21.843 is 6.626(30.3%) logic and 15.217(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 173MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 173MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             21 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       10 uses
SB_DFFSR        8 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    2 uses
VCC             21 uses
ram32m_behav_work_top_behavioral_0  1 use
SB_LUT4         436 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 11 of 16 (68%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 436 (34%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 436 = 436 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 35MB peak: 173MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Jun 02 14:34:02 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
8:28:38 PM
