This project contains three works, located in three folders.

* Hardware modeling: the hardware modeling and systemc generation for a given loop region when it is mapped to hardware.
* Software modeling: the software modeling for a give code when it is run on a embeded CPU. 
* RIP:	Iterative ILP method for hardware softare partitioning based on the first two works.

The detailed description and instruction are included in each folder.

contact:
weizuo(at)illinois(dot)edu
