<root><simulation><result_generated_time />2023-05-16 17:54:19<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />420</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [81, 1, 1], 'I': [81, 1, 1], 'O': [81, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OX', 3)]], [[('K', 9)], [('FX', 3), ('FY', 3)]], [], []]<I />[[[('K', 9)], []], [[('OY', 3)], [('FX', 3), ('FY', 3), ('OX', 3)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OY', 3), ('K', 9)], [('OX', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 6)], [('C', 4), ('C', 16), ('K', 6), ('C', 4)], []]<I />[[('K', 6), ('C', 4), ('C', 16), ('K', 6)], [('C', 4)], []]<O />[[('K', 6), ('C', 4), ('C', 16)], [('K', 6), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [29.16, 11.11, 1.0, 1.0], 'O': [9.0, 64, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [48, 5971968, 5971968], 'I': [512, 165888, 165888], 'O': [48, 23328, 23328], 'O_partial': [48, 23328, 0], 'O_final': [0, 0, 23328]}<actual_mem_utilization_individual />{'W': [0.09, 0.18, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.18, 0.0], 'I': [1.0, 0.18, 0.0], 'O': [0.09, 0.18, 0.0]}<effective_mem_size_bit />{'W': [8, 1492992, 5971968], 'I': [512, 41472, 165888], 'O': [48, 23328, 23328], 'O_partial': [48, 23328, 0], 'O_final': [0, 0, 23328]}<total_unit_count />{'W': [729, 81, 1, 1], 'I': [729, 81, 1, 1], 'O': [729, 81, 1, 1]}<unique_unit_count />{'W': [81, 81, 1, 1], 'I': [25, 81, 1, 1], 'O': [81, 81, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [29.16, 1.0, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[746496, 746496], [746496, 746496], [746496, 0]]<I />[[38400, 20736], [20736, 20736], [20736, 0]]<O />[[(743580, 746496), (11664, 8748)], [(8748, 11664), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(743580, 746496), (11664, 8748)], [(8748, 11664), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[93312, 93312], [11664, 11664], [2916, 0]]<I />[[4800, 2592], [324, 324], [81, 0]]<O />[[(92948, 93312), (1458, 1094)], [(137, 182), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([92948, 93312], [1458, 1094]), ([137, 182], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />2718720</mac_count></basic_info><energy><total_energy />14829051.1<mem_energy_breakdown><W />[65.4, 2311.7, 3883.7]<I />[2.6, 64.2, 107.9]<O />[66.1, 36.1, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />135936.0<total />14822498.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2655<utilization_without_data_loading />0.516<utilization_spatial />0.7119<utilization_temporal_with_data_loading />0.373<mac_utilize_temporal_without_data_loading />0.7248</mac_array_utilization><latency><latency_cycle_with_data_loading />24711<latency_cycle_without_data_loading />12715<ideal_computing_cycle />9216<data_loading><load_cycle_total />11996<load_cycle_individual />{'W': [8, 11664, 0], 'I': [81, 324, 0]}<load_cycle_combined />{'W': 11664, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />3499<mem_stall_cycle_individual />{'W': [[-9215], [-7675, 3070], [-9216, -9216]], 'I': [[-9215], [-1128, -909], [-9216, -9216]], 'O': [[-9216], [-9192, -9024], [-9170, -9205]]}<mem_stall_cycle_shared />{'W': [[-9215], [-7675, 3499], [0, 0]], 'I': [[-9215], [-1128, 3499], [0, 0]], 'O': [[-9216], [-9192, -9024], [-9170, -9205]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 5971968, 5971968], 'I': [512, 165888, 165888], 'O': [48, 23328, 23328], 'O_partial': [48, 23328, 0], 'O_final': [0, 0, 23328]}<data_size_each_level_total />{'W': [3888, 5971968, 5971968], 'I': [41472, 165888, 165888], 'O': [3888, 23328, 23328]}<loop_cycles_each_level />{'W': [6, 9216, 9216], 'I': [2304, 9216, 9216], 'O': [384, 9216, 9216]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [6, 1, 1], 'O': [64, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [648.0, 648.0], [648.0, 648.0]], 'I': [[2.5, 0.2], [18.0, 18.0], [18.0, 18.0]], 'O': [[8.0, 0.1], [10.1, 2.5], [2.5, 2.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [648.0, 648.0], [648.0, 648.0]], 'I': [[2.5, 1.3], [108.0, 18.0], [18.0, 18.0]], 'O': [[8.0, 8.0], [648.0, 10.1], [10.1, 2.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [648.0, 648.0], [648.0, 0]], 'I': [[2.5, 1.3], [108.0, 18.0], [18.0, 0]], 'O': [[8.0, 0.1], [10.1, 2.5], [2.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [768.7, 676.1], [666.0, 2.5]], 'I': [[2.5, 1.3], [768.7, 676.1], [666.0, 2.5]], 'O': [[8.0, 0.1], [768.7, 676.1], [666.0, 2.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9216], [6, 6, 1536], [9216, 9216, 1]], 'I': [[1, 1, 9216], [384, 2304, 4], [9216, 9216, 1]], 'O': [[1, 1, 9216], [384, 384, 24], [9216, 9216, 1]]}<trans_time_real />{'W': [[0, 1, 9216], [[1, 6, 1536], [8, 6, 1536]], [[11664, 9216, 1], [2916, 9216, 1]]], 'I': [[0, 1, 9216], [[8, 2304, 4], [81, 2304, 4]], [[324, 9216, 1], [81, 9216, 1]]], 'O': [[0, 1, 9216], [[1, 384, 24], [8, 384, 24]], [[46, 9216, 1], [11, 9216, 1]]]}<single_stall_cycle />{'W': [[-1], [-5, 2], [2448, -6300]], 'I': [[-1], [-376, -303], [-8892, -9135]], 'O': [[-1], [-383, -376], [-9170, -9205]]}<single_stall_count />{'W': [9215, 1535, 0], 'I': [9215, 3, 0], 'O': [9216, 24, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [46, 0]}, 1: {'W': [9210, 0], 'I': [243, 0], 'O': [192, 46]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9216, -9216], [-9170, -9216]], 1: [[429, -9216], [-9024, -9170]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>