#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  1 00:26:56 2025
# Process ID         : 608011
# Current directory  : /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1
# Command line       : vivado -log processor_debug_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processor_debug_wrapper.tcl -notrace
# Log file           : /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper.vdi
# Journal file       : /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/vivado.jou
# Running On         : calma-HP-Z2-Mini-G3-Workstation
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 400.177 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 50116 MB
# Swap memory        : 4294 MB
# Total Virtual      : 54411 MB
# Available Virtual  : 39370 MB
#-----------------------------------------------------------
source processor_debug_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.125 ; gain = 0.027 ; free physical = 19689 ; free virtual = 37110
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top processor_debug_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0.dcp' for cell 'processor_debug_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0.dcp' for cell 'processor_debug_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0.dcp' for cell 'processor_debug_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1.dcp' for cell 'processor_debug_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0.dcp' for cell 'processor_debug_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1.dcp' for cell 'processor_debug_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/processor_debug_axi_smc_1.dcp' for cell 'processor_debug_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_timer_0_0/processor_debug_axi_timer_0_0.dcp' for cell 'processor_debug_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1.dcp' for cell 'processor_debug_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0.dcp' for cell 'processor_debug_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_processing_system7_0_0/processor_debug_processing_system7_0_0.dcp' for cell 'processor_debug_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1.dcp' for cell 'processor_debug_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_system_0_0/processor_debug_system_0_0.dcp' for cell 'processor_debug_i/system_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1664.625 ; gain = 0.000 ; free physical = 19560 ; free virtual = 36976
INFO: [Netlist 29-17] Analyzing 3252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0_board.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0_board.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0_board.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_1_0/processor_debug_axi_gpio_1_0_board.xdc] for cell 'processor_debug_i/axi_gpio_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_timer_0_0/processor_debug_axi_timer_0_0.xdc] for cell 'processor_debug_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_timer_0_0/processor_debug_axi_timer_0_0.xdc] for cell 'processor_debug_i/axi_timer_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0_board.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_1_0/processor_debug_axi_uartlite_1_0_board.xdc] for cell 'processor_debug_i/axi_uartlite_1/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1_board.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_uartlite_0_1/processor_debug_axi_uartlite_0_1_board.xdc] for cell 'processor_debug_i/axi_uartlite_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1_board.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_rst_ps7_0_50M_1/processor_debug_rst_ps7_0_50M_1_board.xdc] for cell 'processor_debug_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/smartconnect.xdc] for cell 'processor_debug_i/axi_smc/inst'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/smartconnect.xdc] for cell 'processor_debug_i/axi_smc/inst'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_smc_1/bd_0/ip/ip_1/bd_f96b_psr_aclk_0.xdc] for cell 'processor_debug_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_processing_system7_0_0/processor_debug_processing_system7_0_0.xdc] for cell 'processor_debug_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_processing_system7_0_0/processor_debug_processing_system7_0_0.xdc] for cell 'processor_debug_i/processing_system7_0/inst'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1_board.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_1/processor_debug_axi_gpio_3_1_board.xdc] for cell 'processor_debug_i/axi_gpio_5/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0_board.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_3_0/processor_debug_axi_gpio_3_0_board.xdc] for cell 'processor_debug_i/axi_gpio_4/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1_board.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_1/processor_debug_axi_gpio_2_1_board.xdc] for cell 'processor_debug_i/axi_gpio_3/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0_board.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_2_0/processor_debug_axi_gpio_2_0_board.xdc] for cell 'processor_debug_i/axi_gpio_2/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0_board.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.gen/sources_1/bd/processor_debug/ip/processor_debug_axi_gpio_0_0/processor_debug_axi_gpio_0_0_board.xdc] for cell 'processor_debug_i/axi_gpio_0/U0'
Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-1714] 122 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1949.965 ; gain = 0.000 ; free physical = 19385 ; free virtual = 36801
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1949.965 ; gain = 506.840 ; free physical = 19385 ; free virtual = 36801
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2084.605 ; gain = 134.641 ; free physical = 19309 ; free virtual = 36705

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: feab27a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.559 ; gain = 411.953 ; free physical = 18880 ; free virtual = 36290

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: feab27a2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18575 ; free virtual = 35986

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: feab27a2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18575 ; free virtual = 35986
Phase 1 Initialization | Checksum: feab27a2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18575 ; free virtual = 35986

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: feab27a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18580 ; free virtual = 35991

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: feab27a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18574 ; free virtual = 35985
Phase 2 Timer Update And Timing Data Collection | Checksum: feab27a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18574 ; free virtual = 35985

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e546fd76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18571 ; free virtual = 35981
Retarget | Checksum: e546fd76
INFO: [Opt 31-389] Phase Retarget created 59 cells and removed 90 cells
INFO: [Opt 31-1021] In phase Retarget, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12ef49be0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18556 ; free virtual = 35976
Constant propagation | Checksum: 12ef49be0
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Constant propagation, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18583 ; free virtual = 35983
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18598 ; free virtual = 35988
Phase 5 Sweep | Checksum: c681a2ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.395 ; gain = 0.000 ; free physical = 18594 ; free virtual = 35992
Sweep | Checksum: c681a2ca
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 391 cells
INFO: [Opt 31-1021] In phase Sweep, 275 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: c681a2ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18586 ; free virtual = 35993
BUFG optimization | Checksum: c681a2ca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c681a2ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18586 ; free virtual = 35993
Shift Register Optimization | Checksum: c681a2ca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d40fea33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18586 ; free virtual = 35994
Post Processing Netlist | Checksum: d40fea33
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 270 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: d28f4e73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18585 ; free virtual = 35994

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18599 ; free virtual = 35998
Phase 9.2 Verifying Netlist Connectivity | Checksum: d28f4e73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18599 ; free virtual = 35998
Phase 9 Finalization | Checksum: d28f4e73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18599 ; free virtual = 35998
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              59  |              90  |                                            220  |
|  Constant propagation         |               9  |              28  |                                            220  |
|  Sweep                        |               0  |             391  |                                            275  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            270  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d28f4e73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.410 ; gain = 32.016 ; free physical = 18599 ; free virtual = 35998

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d28f4e73

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18599 ; free virtual = 35997

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d28f4e73

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18599 ; free virtual = 35997

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18599 ; free virtual = 35997
Ending Netlist Obfuscation Task | Checksum: d28f4e73

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18599 ; free virtual = 35997
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.410 ; gain = 915.445 ; free physical = 18599 ; free virtual = 35997
INFO: [Vivado 12-24828] Executing command : report_drc -file processor_debug_wrapper_drc_opted.rpt -pb processor_debug_wrapper_drc_opted.pb -rpx processor_debug_wrapper_drc_opted.rpx
Command: report_drc -file processor_debug_wrapper_drc_opted.rpt -pb processor_debug_wrapper_drc_opted.pb -rpx processor_debug_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18543 ; free virtual = 35958
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18543 ; free virtual = 35958
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18543 ; free virtual = 35961
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18541 ; free virtual = 35962
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18540 ; free virtual = 35960
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18540 ; free virtual = 35961
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2865.410 ; gain = 0.000 ; free physical = 18540 ; free virtual = 35961
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.402 ; gain = 0.000 ; free physical = 18514 ; free virtual = 35936
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7e709bd1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.402 ; gain = 0.000 ; free physical = 18514 ; free virtual = 35936
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.402 ; gain = 0.000 ; free physical = 18514 ; free virtual = 35936

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 84961c65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.402 ; gain = 0.000 ; free physical = 18511 ; free virtual = 35928

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11cf36ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18481 ; free virtual = 35907

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11cf36ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18482 ; free virtual = 35907
Phase 1 Placer Initialization | Checksum: 11cf36ee7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18482 ; free virtual = 35907

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156eff2ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18538 ; free virtual = 35967

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ed12a0c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18552 ; free virtual = 35971

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ed12a0c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18538 ; free virtual = 35967

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 154fe59fa

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18557 ; free virtual = 35968

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1cda6c02a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18553 ; free virtual = 35964

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 238 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 88 nets or LUTs. Breaked 0 LUT, combined 88 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.445 ; gain = 0.000 ; free physical = 18547 ; free virtual = 35955

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             88  |                    88  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             88  |                    88  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bbcd44d7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18543 ; free virtual = 35951
Phase 2.5 Global Place Phase2 | Checksum: 15998c1fb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18581 ; free virtual = 35940
Phase 2 Global Placement | Checksum: 15998c1fb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18581 ; free virtual = 35940

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a64dffa0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18580 ; free virtual = 35940

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2e5f449ac

Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18575 ; free virtual = 35934

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25b7486da

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18575 ; free virtual = 35934

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2fe1f2bde

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18575 ; free virtual = 35934

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23eddec60

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18558 ; free virtual = 35918

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18271043c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18560 ; free virtual = 35920

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1951fae6c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18567 ; free virtual = 35927
Phase 3 Detail Placement | Checksum: 1951fae6c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2927.445 ; gain = 39.043 ; free physical = 18567 ; free virtual = 35928

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12594e006

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.832 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12856e188

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2946.242 ; gain = 0.000 ; free physical = 18570 ; free virtual = 35930
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 150639ccc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2946.242 ; gain = 0.000 ; free physical = 18570 ; free virtual = 35930
Phase 4.1.1.1 BUFG Insertion | Checksum: 12594e006

Time (s): cpu = 00:01:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18570 ; free virtual = 35930

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.832. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1005ad21f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18570 ; free virtual = 35930

Time (s): cpu = 00:01:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18570 ; free virtual = 35930
Phase 4.1 Post Commit Optimization | Checksum: 1005ad21f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18570 ; free virtual = 35930

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1005ad21f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18568 ; free virtual = 35928

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1005ad21f

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18568 ; free virtual = 35928
Phase 4.3 Placer Reporting | Checksum: 1005ad21f

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18568 ; free virtual = 35928

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.242 ; gain = 0.000 ; free physical = 18568 ; free virtual = 35928

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18568 ; free virtual = 35928
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 77fed9c4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18568 ; free virtual = 35928
Ending Placer Task | Checksum: 73e8f1cf

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.242 ; gain = 57.840 ; free physical = 18568 ; free virtual = 35928
85 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2946.242 ; gain = 80.832 ; free physical = 18568 ; free virtual = 35928
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file processor_debug_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2946.242 ; gain = 0.000 ; free physical = 18533 ; free virtual = 35894
INFO: [Vivado 12-24828] Executing command : report_io -file processor_debug_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2946.242 ; gain = 0.000 ; free physical = 18550 ; free virtual = 35911
INFO: [Vivado 12-24828] Executing command : report_utilization -file processor_debug_wrapper_utilization_placed.rpt -pb processor_debug_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2949.734 ; gain = 3.492 ; free physical = 18544 ; free virtual = 35907
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2949.734 ; gain = 3.492 ; free physical = 18511 ; free virtual = 35893
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.734 ; gain = 0.000 ; free physical = 18511 ; free virtual = 35893
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2949.734 ; gain = 0.000 ; free physical = 18511 ; free virtual = 35893
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.734 ; gain = 0.000 ; free physical = 18511 ; free virtual = 35895
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.734 ; gain = 0.000 ; free physical = 18511 ; free virtual = 35896
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.734 ; gain = 3.492 ; free physical = 18511 ; free virtual = 35896
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2949.734 ; gain = 0.000 ; free physical = 18499 ; free virtual = 35865
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 8.832 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.531 ; gain = 15.891 ; free physical = 18497 ; free virtual = 35865
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2974.531 ; gain = 15.891 ; free physical = 18466 ; free virtual = 35853
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.531 ; gain = 0.000 ; free physical = 18466 ; free virtual = 35853
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.531 ; gain = 0.000 ; free physical = 18466 ; free virtual = 35853
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.531 ; gain = 0.000 ; free physical = 18466 ; free virtual = 35855
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.531 ; gain = 0.000 ; free physical = 18466 ; free virtual = 35856
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2974.531 ; gain = 15.891 ; free physical = 18466 ; free virtual = 35856
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3b633e30 ConstDB: 0 ShapeSum: 228c40af RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 8060d957 | NumContArr: c9e30f7f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2cf95de10

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3090.492 ; gain = 115.961 ; free physical = 18266 ; free virtual = 35689

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2cf95de10

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3090.492 ; gain = 115.961 ; free physical = 18266 ; free virtual = 35689

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2cf95de10

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3090.492 ; gain = 115.961 ; free physical = 18266 ; free virtual = 35689
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e7f3c9b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3125.508 ; gain = 150.977 ; free physical = 18268 ; free virtual = 35636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.101  | TNS=0.000  | WHS=-0.188 | THS=-96.457|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14148
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14148
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 243fe4ea2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3130.219 ; gain = 155.688 ; free physical = 18253 ; free virtual = 35621

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 243fe4ea2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3130.219 ; gain = 155.688 ; free physical = 18253 ; free virtual = 35621

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 212889753

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18168 ; free virtual = 35536
Phase 4 Initial Routing | Checksum: 212889753

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18168 ; free virtual = 35536

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2393
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2aaaba015

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18212 ; free virtual = 35580

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 259a997a6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18209 ; free virtual = 35577
Phase 5 Rip-up And Reroute | Checksum: 259a997a6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18209 ; free virtual = 35577

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 259a997a6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18209 ; free virtual = 35577

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 259a997a6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18209 ; free virtual = 35577
Phase 6 Delay and Skew Optimization | Checksum: 259a997a6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18209 ; free virtual = 35577

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.079  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 28723d2ed

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18217 ; free virtual = 35585
Phase 7 Post Hold Fix | Checksum: 28723d2ed

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18217 ; free virtual = 35585

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.12338 %
  Global Horizontal Routing Utilization  = 5.33198 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 28723d2ed

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18218 ; free virtual = 35586

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 28723d2ed

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18218 ; free virtual = 35586

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2accfb097

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18183 ; free virtual = 35605

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2accfb097

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18167 ; free virtual = 35599

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.079  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2accfb097

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18167 ; free virtual = 35599
Total Elapsed time in route_design: 41.58 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c2d3fc28

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18166 ; free virtual = 35598
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c2d3fc28

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18165 ; free virtual = 35594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 3217.711 ; gain = 243.180 ; free physical = 18157 ; free virtual = 35589
INFO: [Vivado 12-24828] Executing command : report_drc -file processor_debug_wrapper_drc_routed.rpt -pb processor_debug_wrapper_drc_routed.pb -rpx processor_debug_wrapper_drc_routed.rpx
Command: report_drc -file processor_debug_wrapper_drc_routed.rpt -pb processor_debug_wrapper_drc_routed.pb -rpx processor_debug_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file processor_debug_wrapper_methodology_drc_routed.rpt -pb processor_debug_wrapper_methodology_drc_routed.pb -rpx processor_debug_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file processor_debug_wrapper_methodology_drc_routed.rpt -pb processor_debug_wrapper_methodology_drc_routed.pb -rpx processor_debug_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3232.555 ; gain = 11.875 ; free physical = 18116 ; free virtual = 35548
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file processor_debug_wrapper_timing_summary_routed.rpt -pb processor_debug_wrapper_timing_summary_routed.pb -rpx processor_debug_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file processor_debug_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file processor_debug_wrapper_bus_skew_routed.rpt -pb processor_debug_wrapper_bus_skew_routed.pb -rpx processor_debug_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file processor_debug_wrapper_route_status.rpt -pb processor_debug_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file processor_debug_wrapper_power_routed.rpt -pb processor_debug_wrapper_power_summary_routed.pb -rpx processor_debug_wrapper_power_routed.rpx
Command: report_power -file processor_debug_wrapper_power_routed.rpt -pb processor_debug_wrapper_power_summary_routed.pb -rpx processor_debug_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file processor_debug_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3303.527 ; gain = 85.816 ; free physical = 18121 ; free virtual = 35559
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18121 ; free virtual = 35561
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18109 ; free virtual = 35565
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18109 ; free virtual = 35565
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18108 ; free virtual = 35567
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18104 ; free virtual = 35565
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18104 ; free virtual = 35566
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3303.527 ; gain = 0.000 ; free physical = 18104 ; free virtual = 35566
INFO: [Common 17-1381] The checkpoint '/home/calma/Workspace/personal/chip8_emulator/chip8_emulator.runs/impl_1/processor_debug_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  1 00:29:13 2025...
