$date
	Fri Mar 22 11:46:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AND_tb $end
$scope module and_gate $end
$var wire 20 ! a [19:0] $end
$var wire 20 " b [19:0] $end
$var reg 20 # c [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#5
b1 "
#10
b0 "
b1 !
#15
b1 #
b1 "
