[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   6043       tick       3009844       1393615       1345729       3009844 
      2   6043       tick       4356861       2128168       2106288       4356861 
      3   6043       tick       4349694       2124314       2107853       4349694 
      4   6043       tick       4354244       2126800       2108061       4354244 
      5   6043       tick       4359591       2129899       2109716       4359591 
      6   6043       tick       4359246       2130151       2113303       4359246 
      7   6043       tick       4350057       2124945       2108590       4350057 
      8   6043       tick       4348316       2124155       2108755       4348316 
      9   6043       tick       4348342       2124663       2109503       4348342 
     10   6043       tick       4350728       2125157       2108644       4350728 
     11   6043       tick       4370595       2135009       2092743       4370595 
     12   6043       tick       4366905       2132094       2094560       4366905 
     13   6043       tick       4347473       2123118       2097357       4347473 
     14   6043       tick       4354871       2126889       2110665       4354871 
     15   6043       tick       4360080       2128762       2107932       4360080 
     16   6043       tick       4352778       2126133       2110528       4352778 
     17   6043       tick       4349551       2124500       2109160       4349551 
     18   6043       tick       4348963       2124394       2109064       4348963 
     19   6043       tick       4347729       2123989       2108834       4347729 
     20   6043       exit        514521        251467        247574        514521 
