--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf K7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! LED_0_OBUF                        SLICE_X25Y42.C    SLICE_X31Y42.D5  !
 ! LED_4_OBUF                        SLICE_X24Y36.B    SLICE_X27Y36.D2  !
 ! LED_6_OBUF                        SLICE_X27Y36.C    SLICE_X57Y36.D5  !
 ! Mm5/XLXN_4                        SLICE_X48Y41.B    SLICE_X51Y41.A1  !
 ! Mm5/XLXN_2                        SLICE_X48Y41.A    SLICE_X48Y41.A5  !
 ! LED_7_OBUF                        SLICE_X32Y41.A    SLICE_X32Y41.B5  !
 ! LED_2_OBUF                        SLICE_X27Y41.B    SLICE_X27Y41.D6  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 757 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.873ns.
--------------------------------------------------------------------------------

Paths for end point U7/Q_5 (SLICE_X24Y36.A4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (1.173 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X57Y36.D4      net (fanout=10)       0.318   CK
    SLICE_X57Y36.D       Tilo                  0.053   Mm4/XLXN_7
                                                       Mm4/XLXI_1/XLXI_4
    SLICE_X27Y36.C4      net (fanout=2)        1.132   Mm4/XLXN_7
    SLICE_X27Y36.C       Tilo                  0.053   LED_5_OBUF
                                                       Mm4/XLXI_1/XLXI_3
    SLICE_X27Y36.D4      net (fanout=4)        0.327   LED_6_OBUF
    SLICE_X27Y36.D       Tilo                  0.053   LED_5_OBUF
                                                       Mm4/XLXI_2/XLXI_3
    SLICE_X24Y36.B2      net (fanout=3)        0.673   LED_5_OBUF
    SLICE_X24Y36.B       Tilo                  0.053   U7/Q<7>
                                                       Mm4/XLXI_2/XLXI_4
    SLICE_X24Y36.A4      net (fanout=3)        0.330   LED_4_OBUF
    SLICE_X24Y36.CLK     Tas                   0.018   U7/Q<7>
                                                       U7/Q_5_rstpot
                                                       U7/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.552ns logic, 3.202ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (1.173 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X27Y36.C5      net (fanout=10)       1.386   CK
    SLICE_X27Y36.C       Tilo                  0.053   LED_5_OBUF
                                                       Mm4/XLXI_1/XLXI_3
    SLICE_X27Y36.D4      net (fanout=4)        0.327   LED_6_OBUF
    SLICE_X27Y36.D       Tilo                  0.053   LED_5_OBUF
                                                       Mm4/XLXI_2/XLXI_3
    SLICE_X24Y36.B2      net (fanout=3)        0.673   LED_5_OBUF
    SLICE_X24Y36.B       Tilo                  0.053   U7/Q<7>
                                                       Mm4/XLXI_2/XLXI_4
    SLICE_X24Y36.A4      net (fanout=3)        0.330   LED_4_OBUF
    SLICE_X24Y36.CLK     Tas                   0.018   U7/Q<7>
                                                       U7/Q_5_rstpot
                                                       U7/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (0.499ns logic, 3.138ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.255ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (1.173 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X27Y36.D5      net (fanout=10)       1.384   CK
    SLICE_X27Y36.D       Tilo                  0.053   LED_5_OBUF
                                                       Mm4/XLXI_2/XLXI_3
    SLICE_X24Y36.B2      net (fanout=3)        0.673   LED_5_OBUF
    SLICE_X24Y36.B       Tilo                  0.053   U7/Q<7>
                                                       Mm4/XLXI_2/XLXI_4
    SLICE_X24Y36.A4      net (fanout=3)        0.330   LED_4_OBUF
    SLICE_X24Y36.CLK     Tas                   0.018   U7/Q<7>
                                                       U7/Q_5_rstpot
                                                       U7/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (0.446ns logic, 2.809ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_8 (SLICE_X24Y41.A2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X48Y41.A6      net (fanout=10)       0.594   CK
    SLICE_X48Y41.A       Tilo                  0.053   Mm5/XLXN_4
                                                       Mm5/XLXI_6
    SLICE_X32Y41.B2      net (fanout=3)        1.003   Mm5/XLXN_2
    SLICE_X32Y41.B       Tilo                  0.053   LED8
                                                       Mm5/XLXI_9
    SLICE_X32Y41.A4      net (fanout=2)        0.319   LED8
    SLICE_X32Y41.A       Tilo                  0.053   LED8
                                                       Mm5/XLXI_10
    SLICE_X24Y41.A2      net (fanout=3)        0.694   LED_7_OBUF
    SLICE_X24Y41.CLK     Tas                   0.018   U7/Q<10>
                                                       U7/Q_8_rstpot
                                                       U7/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (0.499ns logic, 3.032ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X48Y41.A6      net (fanout=10)       0.594   CK
    SLICE_X48Y41.A       Tilo                  0.053   Mm5/XLXN_4
                                                       Mm5/XLXI_6
    SLICE_X48Y41.B5      net (fanout=3)        0.223   Mm5/XLXN_2
    SLICE_X48Y41.B       Tilo                  0.053   Mm5/XLXN_4
                                                       Mm5/XLXI_7
    SLICE_X32Y41.A6      net (fanout=2)        0.680   Mm5/XLXN_4
    SLICE_X32Y41.A       Tilo                  0.053   LED8
                                                       Mm5/XLXI_10
    SLICE_X24Y41.A2      net (fanout=3)        0.694   LED_7_OBUF
    SLICE_X24Y41.CLK     Tas                   0.018   U7/Q<10>
                                                       U7/Q_8_rstpot
                                                       U7/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.499ns logic, 2.613ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X48Y41.B4      net (fanout=10)       0.762   CK
    SLICE_X48Y41.B       Tilo                  0.053   Mm5/XLXN_4
                                                       Mm5/XLXI_7
    SLICE_X32Y41.A6      net (fanout=2)        0.680   Mm5/XLXN_4
    SLICE_X32Y41.A       Tilo                  0.053   LED8
                                                       Mm5/XLXI_10
    SLICE_X24Y41.A2      net (fanout=3)        0.694   LED_7_OBUF
    SLICE_X24Y41.CLK     Tas                   0.018   U7/Q<10>
                                                       U7/Q_8_rstpot
                                                       U7/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.446ns logic, 2.558ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_3 (SLICE_X27Y41.A4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X27Y41.D2      net (fanout=10)       1.670   CK
    SLICE_X27Y41.D       Tilo                  0.053   U7/Q<4>
                                                       Mm3/XLXI_3
    SLICE_X27Y41.B1      net (fanout=3)        0.478   LED_3_OBUF
    SLICE_X27Y41.B       Tilo                  0.053   U7/Q<4>
                                                       Mm3/XLXI_4
    SLICE_X27Y41.A4      net (fanout=3)        0.322   LED_2_OBUF
    SLICE_X27Y41.CLK     Tas                   0.018   U7/Q<4>
                                                       U7/Q_3_rstpot
                                                       U7/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (0.446ns logic, 2.892ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.CQ      Tcko                  0.269   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X57Y36.C4      net (fanout=2)        0.422   m0/clkdiv<26>
    SLICE_X57Y36.C       Tilo                  0.053   Mm4/XLXN_7
                                                       m0/Mmux_CK11
    SLICE_X27Y41.B2      net (fanout=10)       1.670   CK
    SLICE_X27Y41.B       Tilo                  0.053   U7/Q<4>
                                                       Mm3/XLXI_4
    SLICE_X27Y41.A4      net (fanout=3)        0.322   LED_2_OBUF
    SLICE_X27Y41.CLK     Tas                   0.018   U7/Q<4>
                                                       U7/Q_3_rstpot
                                                       U7/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.393ns logic, 2.414ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/Q_15 (SLICE_X22Y47.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_14 (FF)
  Destination:          U7/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_14 to U7/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y47.DQ      Tcko                  0.100   U7/Q<14>
                                                       U7/Q_14
    SLICE_X22Y47.D5      net (fanout=3)        0.103   U7/Q<14>
    SLICE_X22Y47.CLK     Tah         (-Th)     0.059   U7/Q<15>
                                                       U7/mux18151
                                                       U7/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.041ns logic, 0.103ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_7 (SLICE_X24Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_6 (FF)
  Destination:          U7/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_6 to U7/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.100   U7/Q<7>
                                                       U7/Q_6
    SLICE_X24Y36.D6      net (fanout=3)        0.136   U7/Q<6>
    SLICE_X24Y36.CLK     Tah         (-Th)     0.033   U7/Q<7>
                                                       U7/Q_7_rstpot
                                                       U7/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.067ns logic, 0.136ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_7 (SLICE_X24Y36.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_7 (FF)
  Destination:          U7/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_7 to U7/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.DQ      Tcko                  0.100   U7/Q<7>
                                                       U7/Q_7
    SLICE_X24Y36.D3      net (fanout=3)        0.143   U7/Q<7>
    SLICE_X24Y36.CLK     Tah         (-Th)     0.033   U7/Q<7>
                                                       U7/Q_7_rstpot
                                                       U7/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.067ns logic, 0.143ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: m0/clkdiv<23>/CLK
  Logical resource: m0/clkdiv_20/CK
  Location pin: SLICE_X56Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.350ns (Tch)
  Physical resource: m0/clkdiv<23>/CLK
  Logical resource: m0/clkdiv_20/CK
  Location pin: SLICE_X56Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.873|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 757 paths, 0 nets, and 193 connections

Design statistics:
   Minimum period:   3.873ns{1}   (Maximum frequency: 258.198MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 11 14:00:40 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



