Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 01:18:30 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_123_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No25_instance/Y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.372ns (10.371%)  route 3.215ns (89.629%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 5.871 - 4.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.171ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.155ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=63045, routed)       1.402     2.437    ModCount591_instance/clk
    SLICE_X112Y385       FDCE                                         r  ModCount591_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y385       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.518 r  ModCount591_instance/count_reg[0]/Q
                         net (fo=9767, routed)        2.086     4.604    MUX_Sum10_4_impl_1_instance/count_reg[1][0]
    SLICE_X141Y322       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     4.655 r  MUX_Sum10_4_impl_1_instance/Y[4]_i_23/O
                         net (fo=1, routed)           0.025     4.680    MUX_Sum10_4_impl_1_instance/Y[4]_i_23_n_0
    SLICE_X141Y322       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     4.742 r  MUX_Sum10_4_impl_1_instance/Y_reg[4]_i_13/O
                         net (fo=1, routed)           0.000     4.742    MUX_Sum10_4_impl_1_instance/Y_reg[4]_i_13_n_0
    SLICE_X141Y322       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.772 r  MUX_Sum10_4_impl_1_instance/Y_reg[4]_i_5/O
                         net (fo=1, routed)           1.055     5.827    MUX_Sum10_4_impl_1_instance/Y_reg[4]_i_5_n_0
    SLICE_X120Y376       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     5.975 r  MUX_Sum10_4_impl_1_instance/Y[4]_i_1/O
                         net (fo=1, routed)           0.049     6.024    Delay1No25_instance/count_reg[5]_rep__1[4]
    SLICE_X120Y376       FDCE                                         r  Delay1No25_instance/Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=63045, routed)       1.130     5.871    Delay1No25_instance/clk_IBUF_BUFG
    SLICE_X120Y376       FDCE                                         r  Delay1No25_instance/Y_reg[4]/C
                         clock pessimism              0.375     6.246    
                         clock uncertainty           -0.035     6.211    
    SLICE_X120Y376       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.236    Delay1No25_instance/Y_reg[4]
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  0.211    




