

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Wed Mar 15 01:43:38 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.100 ns |   0.90 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      510|      510| 5.100 us | 5.100 us |  510|  510|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      501|      501|         3|          1|          1|   500|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|   31210|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     128|    -|
|Register             |        -|      -|     8122|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|     8122|   31338|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |       7|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |       3|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |i_fu_155_p2                        |     +    |      0|  0|     9|           9|           1|
    |sub_ln203_1_fu_208_p2              |     -    |      0|  0|    13|           9|          13|
    |sub_ln203_fu_182_p2                |     -    |      0|  0|    13|           9|          13|
    |and_ln203_1_fu_274_p2              |    and   |      0|  0|  4096|        8000|        8000|
    |and_ln203_2_fu_280_p2              |    and   |      0|  0|  4096|        8000|        8000|
    |and_ln203_fu_262_p2                |    and   |      0|  0|  4096|        8000|        8000|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |icmp_ln203_fu_174_p2               |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln76_fu_149_p2                |   icmp   |      0|  0|    13|           9|           5|
    |lshr_ln203_fu_256_p2               |   lshr   |      0|  0|  2171|           2|        8000|
    |ap_block_state1                    |    or    |      0|  0|     2|           1|           1|
    |empty_47_fu_169_p2                 |    or    |      0|  0|    13|          13|           4|
    |in_bigbuf2_V_fu_286_p2             |    or    |      0|  0|  4096|        8000|        8000|
    |select_ln203_31885_fu_194_p3       |  select  |      0|  0|    13|           1|          13|
    |select_ln203_31886_fu_201_p3       |  select  |      0|  0|    13|           1|          13|
    |select_ln203_31887_fu_242_p3       |  select  |      0|  0|  4096|           1|        8000|
    |select_ln203_fu_187_p3             |  select  |      0|  0|    13|           1|          13|
    |shl_ln203_1_fu_250_p2              |    shl   |      0|  0|  2171|           2|        8000|
    |shl_ln203_fu_226_p2                |    shl   |      0|  0|  2171|        8000|        8000|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |xor_ln203_fu_268_p2                |    xor   |      0|  0|  4096|           2|        8000|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0| 31210|       40076|       72093|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |i3_0_i_i_reg_105         |   9|          2|    9|         18|
    |in2_V_blk_n_AR           |   9|          2|    1|          2|
    |in2_V_blk_n_R            |   9|          2|    1|          2|
    |in2_V_offset_blk_n       |   9|          2|    1|          2|
    |in_bigbuf2_V_out_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         28|   17|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+------+----+------+-----------+
    |               Name              |  FF  | LUT| Bits | Const Bits|
    +---------------------------------+------+----+------+-----------+
    |ap_CS_fsm                        |    10|   0|    10|          0|
    |ap_done_reg                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2          |     1|   0|     1|          0|
    |i3_0_i_i_reg_105                 |     9|   0|     9|          0|
    |icmp_ln76_reg_298                |     1|   0|     1|          0|
    |icmp_ln76_reg_298_pp0_iter1_reg  |     1|   0|     1|          0|
    |in2_V_addr_read_reg_317          |    16|   0|    16|          0|
    |in2_V_addr_reg_292               |    63|   0|    64|          1|
    |in_bigbuf2_V_dc_01_i_reg_116     |  8000|   0|  8000|          0|
    |shl_ln_i_reg_307                 |     9|   0|    13|          4|
    |shl_ln_i_reg_307_pp0_iter1_reg   |     9|   0|    13|          4|
    +---------------------------------+------+----+------+-----------+
    |Total                            |  8122|   0|  8131|          9|
    +---------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+------+------------+------------------+--------------+
|ap_clk                   |  in |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|ap_rst                   |  in |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|ap_start                 |  in |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|ap_done                  | out |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|ap_continue              |  in |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|ap_idle                  | out |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|ap_ready                 | out |     1| ap_ctrl_hs |    Loop_2_proc   | return value |
|m_axi_in2_V_AWVALID      | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWREADY      |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWADDR       | out |    64|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWID         | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWLEN        | out |    32|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWSIZE       | out |     3|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWBURST      | out |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWLOCK       | out |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWCACHE      | out |     4|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWPROT       | out |     3|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWQOS        | out |     4|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWREGION     | out |     4|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_AWUSER       | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WVALID       | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WREADY       |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WDATA        | out |    16|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WSTRB        | out |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WLAST        | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WID          | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_WUSER        | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARVALID      | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARREADY      |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARADDR       | out |    64|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARID         | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARLEN        | out |    32|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARSIZE       | out |     3|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARBURST      | out |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARLOCK       | out |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARCACHE      | out |     4|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARPROT       | out |     3|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARQOS        | out |     4|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARREGION     | out |     4|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_ARUSER       | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RVALID       |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RREADY       | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RDATA        |  in |    16|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RLAST        |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RID          |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RUSER        |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_RRESP        |  in |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_BVALID       |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_BREADY       | out |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_BRESP        |  in |     2|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_BID          |  in |     1|    m_axi   |       in2_V      |    pointer   |
|m_axi_in2_V_BUSER        |  in |     1|    m_axi   |       in2_V      |    pointer   |
|in2_V_offset_dout        |  in |    64|   ap_fifo  |   in2_V_offset   |    pointer   |
|in2_V_offset_empty_n     |  in |     1|   ap_fifo  |   in2_V_offset   |    pointer   |
|in2_V_offset_read        | out |     1|   ap_fifo  |   in2_V_offset   |    pointer   |
|in_bigbuf2_V_out_din     | out |  8000|   ap_fifo  | in_bigbuf2_V_out |    pointer   |
|in_bigbuf2_V_out_full_n  |  in |     1|   ap_fifo  | in_bigbuf2_V_out |    pointer   |
|in_bigbuf2_V_out_write   | out |     1|   ap_fifo  | in_bigbuf2_V_out |    pointer   |
+-------------------------+-----+------+------------+------------------+--------------+

