m255
K4
z2
!s11f vlog 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FETEL_WorkDir/Y4S2_DMA_InternReport/software/DMA_NiosII/obj/default/runtime/sim/mentor
valtera_reset_controller
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_controller.v
!s110 1744171341
!i10b 1
!s100 gEiOZd1;;=B0SiCd?HUG`0
IcB;2]ShFNimYE=b3>Om;Y0
R0
Z1 w1744129914
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_controller.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_controller.v
!i122 10
L0 42 278
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2024.1;79
r1
!s85 0
31
!s108 1744171341.000000
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 0
Z4 o-work rst_controller -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 tCvgOpt 0
valtera_reset_synchronizer
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v
!s110 1744171342
!i10b 1
!s100 ^S;S68hO:GV8JFJ^DhmfL2
Ib>QFSQ=8gXnVUgQ=Y1SzP0
R0
R1
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v
!i122 11
L0 24 63
R2
R3
r1
!s85 0
31
!s108 1744171342.000000
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 0
R4
R5
