#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 09:28:26 2019
# Process ID: 6451
# Current directory: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/zedbrd_frst
# Command line: vivado
# Log file: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/zedbrd_frst/vivado.log
# Journal file: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/zedbrd_frst/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/zedbrd_frst/zedbrd_frst.xpr
INFO: [Project 1-313] Project file moved from '/home/petr/Projects/fpga/zedboard/wrk/ps_systems/zedbrd_frst' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zedboard:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_rst_ps7_0_100M_0
system_processing_system7_0_0
system_axi_gpio_1_0
system_axi_gpio_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6546.289 ; gain = 159.863 ; free physical = 1086 ; free virtual = 12668
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_2]
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects zedbrd_frst]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Sat Mar 30 09:30:19 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/zedbrd_frst/zedbrd_frst.runs/synth_1/runme.log
[Sat Mar 30 09:30:19 2019] Launched impl_2...
Run output will be captured here: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/zedbrd_frst/zedbrd_frst.runs/impl_2/runme.log
open_bd_design {/home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/src/ip/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <system> from BD file </home/petr/Projects/fpga_edu/zedboard/wrk/ps_systems/src/ip/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6670.031 ; gain = 5.855 ; free physical = 151 ; free virtual = 11131
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6688.949 ; gain = 0.066 ; free physical = 1764 ; free virtual = 12757
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000105cb57c01
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/0000105cb57c01.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 11:18:29 2019...
