static int F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 ;\r\nint V_7 ;\r\nint V_8 , V_9 ;\r\nunion V_10 V_10 ;\r\nF_2 ( V_11 L_1 , V_2 -> V_12 ) ;\r\nV_7 = V_4 -> V_13 [ 0 ] ;\r\nif ( ! V_7 || ! F_3 ( V_7 , V_14 , V_15 -> V_16 ) ) {\r\nF_4 ( V_2 , L_2 ) ;\r\nreturn - V_17 ;\r\n}\r\nV_2 -> V_7 = V_7 ;\r\nF_2 ( L_3 , V_2 -> V_7 ) ;\r\nV_2 -> V_18 = & V_19 [ 0 ] ;\r\nV_2 -> V_20 = V_15 -> V_16 ;\r\nif ( F_5 ( V_2 , sizeof( struct V_21 ) ) < 0 )\r\nreturn - V_22 ;\r\nV_2 -> V_23 = 4 ;\r\nif ( F_6 ( V_2 , V_2 -> V_23 ) < 0 )\r\nreturn - V_22 ;\r\nV_6 = V_2 -> V_24 + 0 ;\r\nV_6 -> type = V_25 ;\r\nV_6 -> V_26 = V_27 | V_28 | V_29 ;\r\nV_6 -> V_30 = V_15 -> V_31 ;\r\nV_6 -> V_32 = 0x00ffffff ;\r\nV_6 -> V_33 = V_34 ;\r\nV_6 -> V_35 = V_36 ;\r\nV_6 -> V_37 = V_38 ;\r\nV_6 = V_2 -> V_24 + 1 ;\r\nV_6 -> type = V_39 ;\r\nV_6 -> V_26 = V_27 | V_40 ;\r\nV_6 -> V_30 = 10 ;\r\nV_6 -> V_32 = 0xffff ;\r\nV_6 -> V_41 = & V_42 ;\r\nV_6 -> V_43 = 16 ;\r\nV_6 -> V_33 = V_44 ;\r\nV_6 -> V_35 = V_45 ;\r\nV_6 = V_2 -> V_24 + 2 ;\r\nV_6 -> type = V_46 ;\r\nV_6 -> V_26 = V_28 ;\r\nV_6 -> V_30 = 4 ;\r\nV_6 -> V_32 = 0xffff ;\r\nV_6 -> V_41 = & V_42 ;\r\nV_6 -> V_37 = V_47 ;\r\nV_6 -> V_33 = V_48 ;\r\nV_6 = V_2 -> V_24 + 3 ;\r\nif ( V_15 -> V_49 ) {\r\nV_6 -> type = V_50 ;\r\nV_6 -> V_26 = V_27 | V_28 ;\r\nV_6 -> V_30 = 8 ;\r\nV_6 -> V_32 = 1 ;\r\nV_6 -> V_41 = & V_51 ;\r\nV_6 -> V_52 = V_53 ;\r\nV_6 -> V_35 = V_54 ;\r\n} else {\r\nV_6 -> type = V_55 ;\r\n}\r\nF_2 ( V_11 L_4 ) ;\r\nreturn 1 ;\r\n#if 0\r\ncmReg.reg.coutSource = 0;\r\ncmReg.reg.coutPolarity = 1;\r\ncmReg.reg.autoLoadResetRcap = 1;\r\ncmReg.reg.hwCtEnableSource = 3;\r\ncmReg.reg.ctEnableCtrl = 2;\r\ncmReg.reg.clockSource = 2;\r\ncmReg.reg.countDir = 1;\r\ncmReg.reg.countDirCtrl = 1;\r\ncmReg.reg.outputRegLatchCtrl = 0;\r\ncmReg.reg.preloadRegSel = 0;\r\ncmReg.reg.reserved = 0;\r\noutw(cmReg.value, ADDR_CHAN_REG(REG_C0M, subdev_channel));\r\noutw(0x0001, ADDR_CHAN_REG(REG_C0H, subdev_channel));\r\noutw(0x3C68, ADDR_CHAN_REG(REG_C0L, subdev_channel));\r\noutw(0x8000, ADDR_CHAN_REG(REG_C0C, subdev_channel));\r\noutw(0x4000, ADDR_CHAN_REG(REG_C0C, subdev_channel));\r\noutw(0x0008, ADDR_CHAN_REG(REG_C0C, subdev_channel));\r\n#else\r\nV_10 . V_56 . V_57 = 0 ;\r\nV_10 . V_56 . V_58 = 0 ;\r\nV_10 . V_56 . V_59 = 0 ;\r\nV_10 . V_56 . V_60 = 2 ;\r\nV_10 . V_56 . V_61 = 1 ;\r\nV_10 . V_56 . V_62 = 3 ;\r\nV_10 . V_56 . V_63 = 0 ;\r\nV_10 . V_56 . V_64 = 0 ;\r\nV_10 . V_56 . V_65 = 0 ;\r\nV_10 . V_56 . V_66 = 0 ;\r\nV_10 . V_56 . V_67 = 0 ;\r\nV_9 = 0 ;\r\nF_2 ( V_11 L_5 ,\r\nV_10 . V_68 , F_7 ( V_69 , V_9 ) ) ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_9 ) ) ;\r\nF_9 ( 1000 ) ;\r\nF_2 ( V_11 L_6 ,\r\nF_10 ( F_7 ( V_69 , V_9 ) ) ) ;\r\nif ( V_10 . V_56 . V_59 == 0 ) {\r\nF_8 ( 0x8000 , F_7 ( V_70 , V_9 ) ) ;\r\nF_8 ( 0x4000 , F_7 ( V_70 , V_9 ) ) ;\r\n}\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_9 ) ) ;\r\nF_9 ( 1000 ) ;\r\nF_2 ( V_11 L_6 ,\r\nF_10 ( F_7 ( V_69 , V_9 ) ) ) ;\r\n#endif\r\nF_2 ( V_11 L_7 ) ;\r\nfor ( V_8 = 0 ; V_8 < V_71 ; V_8 ++ ) {\r\nF_2 ( V_11 L_8 ,\r\nF_11 ( V_72 [ V_8 ] ) , F_10 ( F_11 ( V_72 [ V_8 ] ) ) ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_11 L_9 , V_2 -> V_12 ) ;\r\nif ( V_2 -> V_7 > 0 )\r\nF_13 ( V_2 -> V_7 , V_14 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int V_34 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 , struct V_73 * V_74 ,\r\nunsigned int * V_75 )\r\n{\r\nint V_8 ;\r\nint V_76 = F_14 ( V_74 -> V_77 ) ;\r\nunsigned short V_78 ;\r\nunsigned short V_79 ;\r\nif ( V_74 -> V_9 <= 0 ) {\r\nF_2 ( V_80 L_10 ) ;\r\nreturn - V_81 ;\r\n}\r\nfor ( V_8 = 0 ; V_8 < V_74 -> V_9 ; V_8 ++ ) {\r\nV_78 = F_10 ( F_7 ( V_82 , V_76 ) ) ;\r\nV_79 = F_10 ( F_7 ( V_83 , V_76 ) ) ;\r\nV_75 [ V_8 ] = ( int ) ( V_79 & 0x00FF ) ;\r\nV_75 [ V_8 ] = ( V_75 [ V_8 ] << 16 ) | ( V_78 & 0xFFFF ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic int V_36 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nint V_84 = F_14 ( V_74 -> V_77 ) ;\r\nint V_8 ;\r\nshort V_68 ;\r\nunion V_10 V_10 ;\r\nfor ( V_8 = 0 ; V_8 < V_85 ; V_8 ++ ) {\r\nV_86 -> V_87 [ V_84 ] . V_75 [ V_8 ] =\r\nV_74 -> V_75 [ V_8 ] ;\r\n}\r\nswitch ( V_74 -> V_75 [ 0 ] ) {\r\ncase V_88 :\r\nF_2 ( V_11 L_11 ) ;\r\nV_86 -> V_87 [ V_84 ] . V_89 =\r\nV_90 ;\r\n#if 0\r\ncmReg.reg.coutSource = 0;\r\ncmReg.reg.coutPolarity = 1;\r\ncmReg.reg.autoLoadResetRcap = 0;\r\ncmReg.reg.hwCtEnableSource = 3;\r\ncmReg.reg.ctEnableCtrl = 2;\r\ncmReg.reg.clockSource = 2;\r\ncmReg.reg.countDir = 1;\r\ncmReg.reg.countDirCtrl = 1;\r\ncmReg.reg.outputRegLatchCtrl = 0;\r\ncmReg.reg.preloadRegSel = 0;\r\ncmReg.reg.reserved = 0;\r\noutw(cmReg.value, ADDR_CHAN_REG(REG_C0M, subdev_channel));\r\noutw(0x0001, ADDR_CHAN_REG(REG_C0H, subdev_channel));\r\noutw(0x3C68, ADDR_CHAN_REG(REG_C0L, subdev_channel));\r\noutw(0x8000, ADDR_CHAN_REG(REG_C0C, subdev_channel));\r\noutw(0x4000, ADDR_CHAN_REG(REG_C0C, subdev_channel));\r\noutw(0x0008, ADDR_CHAN_REG(REG_C0C, subdev_channel));\r\n#endif\r\n#if 1\r\nV_10 . V_68 = V_74 -> V_75 [ 1 ] & 0xFFFF ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_84 ) ) ;\r\nif ( V_10 . V_56 . V_59 == 0 ) {\r\nF_8 ( 0x8000 , F_7 ( V_70 , V_84 ) ) ;\r\n}\r\n#else\r\nV_10 . V_56 . V_64 = 0 ;\r\nif ( V_74 -> V_75 [ 1 ] == V_91 )\r\nV_10 . V_56 . V_62 = 1 ;\r\nelse if ( V_74 -> V_75 [ 1 ] == V_92 )\r\nV_10 . V_56 . V_62 = 2 ;\r\nelse\r\nV_10 . V_56 . V_62 = 0 ;\r\nif ( V_74 -> V_75 [ 3 ] == V_93 )\r\nV_10 . V_56 . V_59 = 4 ;\r\nV_10 . V_68 = ( short ) ( V_74 -> V_75 [ 1 ] & 0xFFFF ) ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_84 ) ) ;\r\nV_68 = ( short ) ( ( V_74 -> V_75 [ 2 ] >> 16 ) & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_83 , V_84 ) ) ;\r\nV_68 = ( short ) ( V_74 -> V_75 [ 2 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_82 , V_84 ) ) ;\r\nif ( V_74 -> V_75 [ 3 ] != 0 ) {\r\nV_68 = ( short ) ( V_74 -> V_75 [ 3 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_70 , V_84 ) ) ;\r\n}\r\nif ( V_10 . V_56 . V_59 == 0 ) {\r\nF_8 ( 0x8000 , F_7 ( V_70 , V_84 ) ) ;\r\nF_8 ( 0x4000 , F_7 ( V_70 , V_84 ) ) ;\r\n}\r\n#endif\r\nbreak;\r\ncase V_94 :\r\nF_2 ( V_11 L_12 ) ;\r\nV_86 -> V_87 [ V_84 ] . V_89 =\r\nV_95 ;\r\nV_10 . V_68 = ( short ) ( V_74 -> V_75 [ 1 ] & 0xFFFF ) ;\r\nV_10 . V_56 . V_66 = 0 ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_84 ) ) ;\r\nV_68 = ( short ) ( ( V_74 -> V_75 [ 2 ] >> 16 ) & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_83 , V_84 ) ) ;\r\nV_68 = ( short ) ( V_74 -> V_75 [ 2 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_82 , V_84 ) ) ;\r\nV_10 . V_68 = ( short ) ( V_74 -> V_75 [ 1 ] & 0xFFFF ) ;\r\nV_10 . V_56 . V_66 = 1 ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_84 ) ) ;\r\nV_68 = ( short ) ( ( V_74 -> V_75 [ 3 ] >> 16 ) & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_83 , V_84 ) ) ;\r\nV_68 = ( short ) ( V_74 -> V_75 [ 3 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_82 , V_84 ) ) ;\r\nif ( V_74 -> V_75 [ 4 ] != 0 ) {\r\nV_68 = ( short ) ( V_74 -> V_75 [ 4 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_70 , V_84 ) ) ;\r\n}\r\nbreak;\r\ncase V_96 :\r\nF_2 ( V_11 L_13 ) ;\r\nV_86 -> V_87 [ V_84 ] . V_89 =\r\nV_97 ;\r\nV_10 . V_68 = ( short ) ( V_74 -> V_75 [ 1 ] & 0xFFFF ) ;\r\nV_10 . V_56 . V_66 = 0 ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_84 ) ) ;\r\nV_68 = ( short ) ( ( V_74 -> V_75 [ 2 ] >> 16 ) & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_83 , V_84 ) ) ;\r\nV_68 = ( short ) ( V_74 -> V_75 [ 2 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_82 , V_84 ) ) ;\r\nV_10 . V_68 = ( short ) ( V_74 -> V_75 [ 1 ] & 0xFFFF ) ;\r\nV_10 . V_56 . V_66 = 1 ;\r\nF_8 ( V_10 . V_68 , F_7 ( V_69 , V_84 ) ) ;\r\nV_68 = ( short ) ( ( V_74 -> V_75 [ 3 ] >> 16 ) & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_83 , V_84 ) ) ;\r\nV_68 = ( short ) ( V_74 -> V_75 [ 3 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_82 , V_84 ) ) ;\r\nif ( V_74 -> V_75 [ 4 ] != 0 ) {\r\nV_68 = ( short ) ( V_74 -> V_75 [ 4 ] & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_70 , V_84 ) ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_2 ( V_80 L_14 ) ;\r\nreturn - V_81 ;\r\nbreak;\r\n}\r\nreturn V_74 -> V_9 ;\r\n}\r\nstatic int V_38 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 , struct V_73 * V_74 ,\r\nunsigned int * V_75 )\r\n{\r\nint V_84 = F_14 ( V_74 -> V_77 ) ;\r\nshort V_68 ;\r\nunion V_10 V_10 ;\r\nF_2 ( V_11 L_15 ,\r\nV_84 ) ;\r\nV_10 . V_68 = F_10 ( F_7 ( V_69 , V_84 ) ) ;\r\nF_2 ( V_11 L_16 , V_10 . V_68 ) ;\r\nswitch ( V_86 -> V_87 [ V_84 ] . V_89 ) {\r\ncase V_90 :\r\nF_2 ( V_11 L_17 ) ;\r\nF_8 ( 0xFFFF & ( ( * V_75 ) >> 16 ) , F_7 ( V_83 ,\r\nV_84 ) ) ;\r\nF_8 ( 0xFFFF & ( * V_75 ) , F_7 ( V_82 , V_84 ) ) ;\r\nbreak;\r\ncase V_95 :\r\nF_2 ( V_11 L_18 ) ;\r\nF_8 ( 0xFFFF & ( ( * V_75 ) >> 16 ) , F_7 ( V_83 ,\r\nV_84 ) ) ;\r\nF_8 ( 0xFFFF & ( * V_75 ) , F_7 ( V_82 , V_84 ) ) ;\r\nbreak;\r\ncase V_97 :\r\nF_2 ( V_11 L_19 ) ;\r\nif ( ( V_74 -> V_75 [ 1 ] > V_74 -> V_75 [ 0 ] ) && ( V_74 -> V_75 [ 0 ] > 0 ) ) {\r\n( V_86 -> V_87 [ V_84 ] ) . V_75 [ 0 ] =\r\nV_74 -> V_75 [ 0 ] ;\r\n( V_86 -> V_87 [ V_84 ] ) . V_75 [ 1 ] =\r\nV_74 -> V_75 [ 1 ] ;\r\n} else {\r\nF_2 ( V_80 L_20 ,\r\nV_74 -> V_75 [ 0 ] , V_74 -> V_75 [ 1 ] ) ;\r\nreturn - V_81 ;\r\n}\r\nV_68 = ( short ) ( ( * V_75 >> 16 ) & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_83 , V_84 ) ) ;\r\nV_68 = ( short ) ( * V_75 & 0xFFFF ) ;\r\nF_8 ( V_68 , F_7 ( V_82 , V_84 ) ) ;\r\nbreak;\r\ndefault:\r\nF_2\r\n( L_21 ,\r\nV_86 -> V_87 [ V_84 ] . V_89 ) ;\r\nreturn - V_81 ;\r\nbreak;\r\n}\r\nreturn V_74 -> V_9 ;\r\n}\r\nstatic int V_45 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nint V_98 = - V_81 ;\r\nif ( V_74 -> V_9 < 1 )\r\nreturn V_98 ;\r\nV_98 = V_74 -> V_9 ;\r\nF_8 ( V_99 , F_11 ( V_100 ) ) ;\r\nV_86 -> V_101 = ( V_75 [ 0 ] & 0x3FF ) << 5 ;\r\nif ( V_75 [ 1 ] > 0 )\r\nV_86 -> V_101 |= 0x8000 ;\r\nV_86 -> V_101 |= 0x0001 ;\r\nreturn V_98 ;\r\n}\r\nstatic int V_44 ( struct V_1 * V_2 , struct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nint V_9 , V_8 ;\r\nint V_102 = F_14 ( V_74 -> V_77 ) ;\r\nunsigned short V_68 ;\r\nunsigned int V_103 ;\r\nunsigned int V_104 ;\r\nV_68 = ( V_86 -> V_101 & 0x8000 ) |\r\n( ( 1 << 5 ) << V_102 ) | ( V_102 << 1 ) | 0x0001 ;\r\nfor ( V_9 = 0 ; V_9 < V_74 -> V_9 ; V_9 ++ ) {\r\nF_8 ( V_68 , F_11 ( V_105 ) ) ;\r\n#define F_15 100\r\nfor ( V_8 = 0 ; V_8 < F_15 ; V_8 ++ ) {\r\nV_104 = F_10 ( F_11 ( V_106 ) ) ;\r\nif ( V_104 & V_99 ) {\r\nF_8 ( V_99 , F_11 ( V_106 ) ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_8 == F_15 ) {\r\nF_2 ( V_80 L_22 ,\r\nF_10 ( F_11 ( V_106 ) ) ) ;\r\nreturn - V_107 ;\r\n}\r\nV_103 = F_10 ( F_11 ( V_108 ) ) ;\r\nV_75 [ V_9 ] = V_103 ^ 0x8000 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nstatic int V_47 ( struct V_1 * V_2 , struct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nint V_8 ;\r\nint V_102 = F_14 ( V_74 -> V_77 ) ;\r\nunsigned short V_109 ;\r\nV_109 = V_102 << 1 ;\r\nF_8 ( V_109 , F_11 ( V_110 ) ) ;\r\nfor ( V_8 = 0 ; V_8 < V_74 -> V_9 ; V_8 ++ ) {\r\nF_8 ( V_75 [ V_8 ] , F_11 ( V_108 ) ) ;\r\nV_86 -> V_111 [ V_102 ] = V_75 [ V_8 ] ;\r\nF_8 ( V_109 + 1 , F_11 ( V_110 ) ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic int V_48 ( struct V_1 * V_2 , struct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nint V_8 ;\r\nint V_102 = F_14 ( V_74 -> V_77 ) ;\r\nfor ( V_8 = 0 ; V_8 < V_74 -> V_9 ; V_8 ++ )\r\nV_75 [ V_8 ] = V_86 -> V_111 [ V_102 ] ;\r\nreturn V_8 ;\r\n}\r\nstatic int V_53 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nif ( V_74 -> V_9 != 2 )\r\nreturn - V_81 ;\r\nif ( V_75 [ 0 ] ) {\r\nV_6 -> V_112 &= ~ V_75 [ 0 ] ;\r\nV_6 -> V_112 |= V_75 [ 0 ] & V_75 [ 1 ] ;\r\nF_8 ( V_6 -> V_112 , F_11 ( V_113 ) ) ;\r\n}\r\nV_75 [ 1 ] = F_10 ( F_11 ( V_113 ) ) & 0xFF ;\r\nreturn 2 ;\r\n}\r\nstatic int V_54 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_73 * V_74 , unsigned int * V_75 )\r\n{\r\nint V_102 = F_14 ( V_74 -> V_77 ) ;\r\nint V_114 , V_115 ;\r\nF_2 ( V_11 L_23 ) ;\r\nV_114 = V_102 >> 2 ;\r\nV_115 = 0xF << ( V_114 << 2 ) ;\r\nswitch ( V_75 [ 0 ] ) {\r\ncase V_116 :\r\nV_6 -> V_112 |= 1 << ( V_114 + 10 ) ;\r\nV_6 -> V_117 |= V_115 ;\r\nbreak;\r\ncase V_118 :\r\nV_6 -> V_112 &= ~ ( 1 << ( V_114 + 10 ) ) ;\r\nV_6 -> V_117 &= ~ V_115 ;\r\nbreak;\r\ncase V_119 :\r\nV_75 [ 1 ] = ( V_6 -> V_117 & V_115 ) ? V_120 : V_121 ;\r\nreturn V_74 -> V_9 ;\r\ndefault:\r\nreturn - V_81 ;\r\n}\r\nF_8 ( V_6 -> V_112 , F_11 ( V_113 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic int T_1 F_16 ( void )\r\n{\r\nreturn F_17 ( & V_122 ) ;\r\n}\r\nstatic void T_2 F_18 ( void )\r\n{\r\nF_19 ( & V_122 ) ;\r\n}
