0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sim_1/new/testbench.sv,1728624344,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/control.sv,1728624217,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv,,control,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv,1728624119,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/databus_demux.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/load_reg.sv,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/load_reg.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/mdr_mux.sv,,load_reg,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/memory.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/nzp_logic.sv,,memory,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/processor_top.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/register_unit.sv,,processor_top,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/slc3.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sr1_in_mux.sv,,slc3,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/sync.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/test_memory.sv,1728419766,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sim_1/new/testbench.sv,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/types.sv,1728419766,verilog,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/addr_mux.sv,,,SLC3_TYPES,,,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/addr_mux.sv,1728521776,systemVerilog,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sim_1/new/testbench.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/control.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/load_reg.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/memory.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/processor_top.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/slc3.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/sync.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/test_memory.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/alu.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/databus_demux.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/dr_mux.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/mdr_mux.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/nzp_logic.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/pcmux.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/register_unit.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sign_extending.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sr1_in_mux.sv;C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sr2mux.sv,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/alu.sv,,$unit_addr_mux_sv_3046383129;addr1mux;addr2mux;addr_mux,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/alu.sv,1728595665,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/control.sv,,alu;alu_adder;alu_and;alu_not,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/databus_demux.sv,1728449721,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/dr_mux.sv,,databus_demux,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/dr_mux.sv,1728623279,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv,,dr_mux,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/mdr_mux.sv,1728613121,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/memory.sv,,mdr_mux,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/nzp_logic.sv,1728612537,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/pcmux.sv,,nzp_logic,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/pcmux.sv,1728522744,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/processor_top.sv,,pcmux,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/register_unit.sv,1728616665,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sign_extending.sv,,demux_reg;register_unit,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sign_extending.sv,1728521368,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/slc3.sv,,sign_extender,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sr1_in_mux.sv,1728622781,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sr2mux.sv,,sr1_in_mux,,uvm,,,,,,
C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/sr2mux.sv,1728432816,systemVerilog,,C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/sync.sv,,sr2mux,,uvm,,,,,,
