/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright (c) 2020-2023 Rockchip Electronics Co., Ltd.
 */

#ifndef __HAL_SPINLOCK_ID_H
#define __HAL_SPINLOCK_ID_H

#define UART0_LOCK_ID (0U)
#define MBOX0_LOCK_ID (1U)
#define MBOX1_LOCK_ID (2U)
#define MBOX2_LOCK_ID (3U)
#define MBOX3_LOCK_ID (4U)
#define MBOX4_LOCK_ID (5U)

/* DMA1: SPINLOCK-3 */
#define DMA_CH8_LOCK_ID  (24U)
#define DMA_CH9_LOCK_ID  (25U)
#define DMA_CH10_LOCK_ID (26U)
#define DMA_CH11_LOCK_ID (27U)
#define DMA_CH12_LOCK_ID (28U)
#define DMA_CH13_LOCK_ID (29U)
#define DMA_CH14_LOCK_ID (30U)
#define DMA_CH15_LOCK_ID (31U)
/* DMA2: SPINLOCK-4 */
#define DMA_CH16_LOCK_ID (32U)
#define DMA_CH17_LOCK_ID (33U)
#define DMA_CH18_LOCK_ID (34U)
#define DMA_CH19_LOCK_ID (35U)
#define DMA_CH20_LOCK_ID (36U)
#define DMA_CH21_LOCK_ID (37U)
#define DMA_CH22_LOCK_ID (38U)
#define DMA_CH23_LOCK_ID (39U)
/* DMA3: SPINLOCK-5 */
#define DMA_CH24_LOCK_ID (40U)
#define DMA_CH25_LOCK_ID (41U)
#define DMA_CH26_LOCK_ID (42U)
#define DMA_CH27_LOCK_ID (43U)
#define DMA_CH28_LOCK_ID (44U)
#define DMA_CH29_LOCK_ID (45U)
#define DMA_CH30_LOCK_ID (46U)
#define DMA_CH31_LOCK_ID (47U)
/* DMA4: SPINLOCK-6 */
#define DMA_CH32_LOCK_ID (48U)
#define DMA_CH33_LOCK_ID (49U)
#define DMA_CH34_LOCK_ID (50U)
#define DMA_CH35_LOCK_ID (51U)
#define DMA_CH36_LOCK_ID (52U)
#define DMA_CH37_LOCK_ID (53U)
#define DMA_CH38_LOCK_ID (54U)
#define DMA_CH39_LOCK_ID (55U)
/* ASRC: SPINLOCK-7 */
#define ASRC0_LOCK_ID (56U)
#define ASRC1_LOCK_ID (57U)
#define ASRC2_LOCK_ID (58U)
#define ASRC3_LOCK_ID (59U)
#define ASRC4_LOCK_ID (60U)
#define ASRC5_LOCK_ID (61U)
#define ASRC6_LOCK_ID (62U)
#define ASRC7_LOCK_ID (63U)

#define HAL_SHARED_DEBUG_UART_LOCK_ID UART0_LOCK_ID

#endif
