#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 24 13:13:13 2020
# Process ID: 15676
# Current directory: C:/backup/FPGA/Project/Project.runs/synth_1
# Command line: vivado.exe -log fos_cfd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fos_cfd.tcl
# Log file: C:/backup/FPGA/Project/Project.runs/synth_1/fos_cfd.vds
# Journal file: C:/backup/FPGA/Project/Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fos_cfd.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/backup/FPGA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top fos_cfd -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.430 ; gain = 97.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fos_cfd' [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:3]
	Parameter FOS_TH bound to: 32'b00000000000000000000000000000000 
	Parameter CFD_TH bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fos_cfd_ram' [C:/backup/FPGA/Project/Project.runs/synth_1/.Xil/Vivado-15676-DESKTOP-3UBI8F3/realtime/fos_cfd_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fos_cfd_ram' (1#1) [C:/backup/FPGA/Project/Project.runs/synth_1/.Xil/Vivado-15676-DESKTOP-3UBI8F3/realtime/fos_cfd_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fos_cfd' (2#1) [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:3]
WARNING: [Synth 8-3331] design fos_cfd has unconnected port rst
WARNING: [Synth 8-3331] design fos_cfd has unconnected port ce
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 469.785 ; gain = 153.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 469.785 ; gain = 153.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 469.785 ; gain = 153.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/backup/FPGA/Project/Project.srcs/sources_1/ip/fos_cfd_ram/fos_cfd_ram/fos_cfd_ram_in_context.xdc] for cell 'my_precious_ram'
Finished Parsing XDC File [c:/backup/FPGA/Project/Project.srcs/sources_1/ip/fos_cfd_ram/fos_cfd_ram/fos_cfd_ram_in_context.xdc] for cell 'my_precious_ram'
Parsing XDC File [C:/backup/FPGA/Project/Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/backup/FPGA/Project/Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 793.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.027 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 793.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 793.039 ; gain = 477.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 793.039 ; gain = 477.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_precious_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 793.039 ; gain = 477.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:67]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:67]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:71]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v:69]
INFO: [Synth 8-5546] ROM "first_frame" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 793.039 ; gain = 477.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fos_cfd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "first_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design fos_cfd has unconnected port rst
WARNING: [Synth 8-3331] design fos_cfd has unconnected port ce
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[0]' (FD) to 'r_cfd_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[1]' (FD) to 'r_cfd_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[2]' (FD) to 'r_cfd_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[3]' (FD) to 'r_cfd_reg[4]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[4]' (FD) to 'r_cfd_reg[5]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[5]' (FD) to 'r_cfd_reg[6]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[6]' (FD) to 'r_cfd_reg[7]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[7]' (FD) to 'r_cfd_reg[8]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[8]' (FD) to 'r_cfd_reg[9]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[9]' (FD) to 'r_cfd_reg[10]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[10]' (FD) to 'r_cfd_reg[11]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[11]' (FD) to 'r_cfd_reg[12]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[12]' (FD) to 'r_cfd_reg[13]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[13]' (FD) to 'r_cfd_reg[14]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[14]' (FD) to 'r_cfd_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[15]' (FD) to 'r_cfd_reg[16]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[16]' (FD) to 'r_cfd_reg[17]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[17]' (FD) to 'r_cfd_reg[18]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[18]' (FD) to 'r_cfd_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[19]' (FD) to 'r_cfd_reg[20]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[20]' (FD) to 'r_cfd_reg[21]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[21]' (FD) to 'r_cfd_reg[22]'
INFO: [Synth 8-3886] merging instance 'r_cfd_reg[22]' (FD) to 'r_cfd_reg[23]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[0]' (FD) to 'r_fos_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[1]' (FD) to 'r_fos_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[2]' (FD) to 'r_fos_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[3]' (FD) to 'r_fos_reg[4]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[4]' (FD) to 'r_fos_reg[5]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[5]' (FD) to 'r_fos_reg[6]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[6]' (FD) to 'r_fos_reg[7]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[7]' (FD) to 'r_fos_reg[8]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[8]' (FD) to 'r_fos_reg[9]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[9]' (FD) to 'r_fos_reg[10]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[10]' (FD) to 'r_fos_reg[11]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[11]' (FD) to 'r_fos_reg[12]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[12]' (FD) to 'r_fos_reg[13]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[13]' (FD) to 'r_fos_reg[14]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[14]' (FD) to 'r_fos_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[15]' (FD) to 'r_fos_reg[16]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[16]' (FD) to 'r_fos_reg[17]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[17]' (FD) to 'r_fos_reg[18]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[18]' (FD) to 'r_fos_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[19]' (FD) to 'r_fos_reg[20]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[20]' (FD) to 'r_fos_reg[21]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[21]' (FD) to 'r_fos_reg[22]'
INFO: [Synth 8-3886] merging instance 'r_fos_reg[22]' (FD) to 'r_fos_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 793.039 ; gain = 477.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 796.250 ; gain = 480.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 796.621 ; gain = 480.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fos_cfd_ram   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |fos_cfd_ram |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    31|
|4     |LUT1        |     4|
|5     |LUT3        |    87|
|6     |LUT4        |    87|
|7     |LUT5        |    62|
|8     |LUT6        |    43|
|9     |FDRE        |   127|
|10    |IBUF        |    28|
|11    |OBUF        |    75|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   593|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 809.555 ; gain = 170.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 809.555 ; gain = 493.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 817.824 ; gain = 512.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/backup/FPGA/Project/Project.runs/synth_1/fos_cfd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fos_cfd_utilization_synth.rpt -pb fos_cfd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 24 13:13:50 2020...
