Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ise_file\backup\VGAdemo\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "D:\ise_file\backup\VGAdemo\rgbconvert.v" into library work
Parsing module <rgbconvert>.
Analyzing Verilog file "D:\ise_file\backup\VGAdemo\ipcore_dir\index_rom.v" into library work
Parsing module <index_rom>.
Analyzing Verilog file "D:\ise_file\backup\VGAdemo\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\ise_file\backup\VGAdemo\address.v" into library work
Parsing module <address>.
Analyzing Verilog file "D:\ise_file\backup\VGAdemo\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <clkdiv>.

Elaborating module <address>.

Elaborating module <index_rom>.
WARNING:HDLCompiler:1499 - "D:\ise_file\backup\VGAdemo\ipcore_dir\index_rom.v" Line 39: Empty module <index_rom> remains a black box.

Elaborating module <rgbconvert>.

Elaborating module <vgac>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\ise_file\backup\VGAdemo\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\ise_file\backup\VGAdemo\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <address>.
    Related source file is "D:\ise_file\backup\VGAdemo\address.v".
WARNING:Xst:647 - Input <row_addr<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <addr>.
    Found 12-bit adder for signal <row_addr[5]_GND_3_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <address> synthesized.

Synthesizing Unit <rgbconvert>.
    Related source file is "D:\ise_file\backup\VGAdemo\rgbconvert.v".
WARNING:Xst:647 - Input <indata<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <indata<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <indata<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <rgbconvert> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "D:\ise_file\backup\VGAdemo\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 56.
    Found 10-bit adder for signal <h_count[9]_GND_6_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_6_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row<8:0>> created at line 55.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_6_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_6_o_LessThan_18_o> created at line 60
    Found 10-bit comparator greater for signal <GND_6_o_v_count[9]_LessThan_19_o> created at line 61
    Found 10-bit comparator greater for signal <v_count[9]_PWR_6_o_LessThan_20_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 32-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 12
 1-bit register                                        : 3
 10-bit register                                       : 3
 12-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 6
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/index_rom.ngc>.
Loading core <index_rom> for timing and area information for instance <rom1>.
WARNING:Xst:2677 - Node <row_addr_6> of sequential type is unconnected in block <v0>.
WARNING:Xst:2677 - Node <row_addr_7> of sequential type is unconnected in block <v0>.
WARNING:Xst:2677 - Node <row_addr_8> of sequential type is unconnected in block <v0>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Comparators                                          : 6
 10-bit comparator greater                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <m0/clkdiv_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...

Optimizing unit <vgac> ...

Optimizing unit <address> ...
WARNING:Xst:2677 - Node <v0/row_addr_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_6> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <add1/addr_0>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 121
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 12
#      LUT2                        : 17
#      LUT3                        : 3
#      LUT4                        : 10
#      LUT5                        : 10
#      LUT6                        : 19
#      MUXCY                       : 19
#      VCC                         : 2
#      XORCY                       : 22
# FlipFlops/Latches                : 64
#      FD                          : 39
#      FDC                         : 2
#      FDCE                        : 10
#      FDE                         : 1
#      FDR                         : 8
#      FDS                         : 4
# RAMS                             : 3
#      RAMB36E1                    : 3
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  202800     0%  
 Number of Slice LUTs:                   77  out of  101400     0%  
    Number used as Logic:                76  out of  101400     0%  
    Number used as Memory:                1  out of  35000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     92
   Number with an unused Flip Flop:      28  out of     92    30%  
   Number with an unused LUT:            15  out of     92    16%  
   Number of fully used LUT-FF pairs:    49  out of     92    53%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    400     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    325     0%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
m0/clkdiv_1                        | BUFG                   | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                           | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
rom1/N1(rom1/XST_GND:G)            | NONE(rom1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.071ns (Maximum Frequency: 482.847MHz)
   Minimum input arrival time before clock: 1.105ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.129ns (frequency: 885.622MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.129ns (Levels of Logic = 3)
  Source:            m0/clkdiv_0 (FF)
  Destination:       m0/clkdiv_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m0/clkdiv_0 to m0/clkdiv_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  m0/clkdiv_0 (m0/clkdiv_0)
     INV:I->O              1   0.054   0.000  m0/Mcount_clkdiv_lut<0>_INV_0 (m0/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            0   0.238   0.000  m0/Mcount_clkdiv_cy<0> (m0/Mcount_clkdiv_cy<0>)
     XORCY:CI->O           1   0.262   0.000  m0/Mcount_clkdiv_xor<1> (Result<1>)
     FDC:D                    -0.000          m0/clkdiv_1
    ----------------------------------------
    Total                      1.129ns (0.790ns logic, 0.339ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/clkdiv_1'
  Clock period: 2.071ns (frequency: 482.847MHz)
  Total number of paths / destination ports: 1038 / 73
-------------------------------------------------------------------------
Delay:               2.071ns (Levels of Logic = 12)
  Source:            v0/v_count_5 (FF)
  Destination:       v0/v_count_9 (FF)
  Source Clock:      m0/clkdiv_1 rising
  Destination Clock: m0/clkdiv_1 rising

  Data Path: v0/v_count_5 to v0/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.236   0.631  v0/v_count_5 (v0/v_count_5)
     LUT5:I0->O            9   0.043   0.395  v0/v_count[9]_PWR_6_o_equal_8_o<9>_SW0 (N3)
     LUT6:I5->O            1   0.043   0.339  v0/v_count[9]_PWR_6_o_equal_8_o_inv (v0/v_count[9]_PWR_6_o_equal_8_o_inv)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<0> (v0/Mcount_v_count_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<1> (v0/Mcount_v_count_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<2> (v0/Mcount_v_count_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<3> (v0/Mcount_v_count_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<4> (v0/Mcount_v_count_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<5> (v0/Mcount_v_count_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<6> (v0/Mcount_v_count_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  v0/Mcount_v_count_cy<7> (v0/Mcount_v_count_cy<7>)
     MUXCY:CI->O           0   0.014   0.000  v0/Mcount_v_count_cy<8> (v0/Mcount_v_count_cy<8>)
     XORCY:CI->O           1   0.262   0.000  v0/Mcount_v_count_xor<9> (v0/Mcount_v_count9)
     FDCE:D                   -0.000          v0/v_count_9
    ----------------------------------------
    Total                      2.071ns (0.705ns logic, 1.366ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.608ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m0/clkdiv_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to m0/clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.344  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.264          m0/clkdiv_0
    ----------------------------------------
    Total                      0.608ns (0.264ns logic, 0.344ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/clkdiv_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.105ns (Levels of Logic = 3)
  Source:            clrn (PAD)
  Destination:       v0/h_count_0 (FF)
  Destination Clock: m0/clkdiv_1 rising

  Data Path: clrn to v0/h_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.618  clrn_IBUF (clrn_IBUF)
     LUT6:I0->O           10   0.043   0.400  v0/Mcount_h_count_val1 (v0/Mcount_h_count_val)
     LUT2:I1->O            1   0.043   0.000  v0/h_count_0_rstpot (v0/h_count_0_rstpot)
     FD:D                     -0.000          v0/h_count_0
    ----------------------------------------
    Total                      1.105ns (0.086ns logic, 1.019ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm0/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            v0/r_3 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      m0/clkdiv_1 rising

  Data Path: v0/r_3 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.339  v0/r_3 (v0/r_3)
     OBUF:I->O                 0.000          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.129|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clkdiv_1    |    2.071|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.45 secs
 
--> 

Total memory usage is 4655444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    0 (   0 filtered)

