$date
	Thu Sep 16 14:47:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ff_tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & nclk $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$scope module n1 $end
$var wire 1 ' gnd $end
$var wire 1 # in $end
$var wire 1 & out $end
$var wire 1 ( vcc $end
$upscope $end
$scope module n2 $end
$var wire 1 ) gnd $end
$var wire 1 % in $end
$var wire 1 " out $end
$var wire 1 * vcc $end
$upscope $end
$scope module n3 $end
$var wire 1 + gnd $end
$var wire 1 , in $end
$var wire 1 ! out $end
$var wire 1 - vcc $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
x,
0+
1*
0)
1(
0'
1&
x%
1$
0#
x"
x!
$end
#10
1!
0,
0"
1%
0&
1#
#20
1&
0#
0"
1%
0$
#30
0!
1,
1"
0%
0&
1#
#40
1&
0#
1"
0%
1$
#50
1!
0,
0"
1%
0&
1#
#60
1&
0#
0"
1%
0$
#70
0!
1,
1"
0%
0&
1#
#80
1&
0#
1"
0%
1$
#90
1!
0,
0"
1%
0&
1#
#100
1&
0#
0"
1%
0$
