/**
 * \file IfxQspi_PinMap_BGA292_COM.c
 * \brief QSPI  details
 *
 * \version iLLD-TC4-v2.1.1
 * \copyright Copyright (c) 2023 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#if defined(__TASKING__)
#pragma warning 508
#endif

#if defined(__ghs__)
#pragma ghs nowarning 96
#endif
#include "Ifx_PinMap.h"
#ifdef IFX_PIN_PACKAGE_BGA292_COM
#include "IfxQspi_PinMap_BGA292_COM.h"

/******************************************************************************/
/*-----------------------Exported Variables/Constants-------------------------*/
/******************************************************************************/

IfxQspi_Mrst_In  IfxQspi0_MRSTA_F_P20_12_IN = {&MODULE_QSPI0, {&MODULE_P20, 12}, Ifx_RxSel_a};

IfxQspi_Mrst_In  IfxQspi0_MRSTD_P23_1_IN = {&MODULE_QSPI0, {&MODULE_P23, 1}, Ifx_RxSel_d};

IfxQspi_Mrst_Out IfxQspi0_MRSTN_P21_4_OUT = {&MODULE_QSPI0, {&MODULE_P21, 4}, IfxPort_OutputIdx_alt8};

IfxQspi_Mrst_Out IfxQspi0_MRSTP_P21_5_OUT = {&MODULE_QSPI0, {&MODULE_P21, 5}, IfxPort_OutputIdx_alt8};

IfxQspi_Mrst_Out IfxQspi0_MRST_P20_12_OUT = {&MODULE_QSPI0, {&MODULE_P20, 12}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_In  IfxQspi0_MTSRA_P20_14_IN = {&MODULE_QSPI0, {&MODULE_P20, 14}, Ifx_RxSel_a};

IfxQspi_Mtsr_In  IfxQspi0_MTSRDN_P21_2_IN = {&MODULE_QSPI0, {&MODULE_P21, 2}, Ifx_RxSel_d};

IfxQspi_Mtsr_In  IfxQspi0_MTSRDP_P21_3_IN = {&MODULE_QSPI0, {&MODULE_P21, 3}, Ifx_RxSel_d};

IfxQspi_Mtsr_In  IfxQspi0_MTSRE_P21_2_IN = {&MODULE_QSPI0, {&MODULE_P21, 2}, Ifx_RxSel_e};

IfxQspi_Mtsr_In  IfxQspi0_MTSRF_P21_3_IN = {&MODULE_QSPI0, {&MODULE_P21, 3}, Ifx_RxSel_f};

IfxQspi_Mtsr_Out IfxQspi0_MTSR_F_P20_12_OUT = {&MODULE_QSPI0, {&MODULE_P20, 12}, IfxPort_OutputIdx_alt4};

IfxQspi_Mtsr_Out IfxQspi0_MTSR_F_P20_14_OUT = {&MODULE_QSPI0, {&MODULE_P20, 14}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_In  IfxQspi0_SCLKA_P20_11_IN = {&MODULE_QSPI0, {&MODULE_P20, 11}, Ifx_RxSel_a};

IfxQspi_Sclk_In  IfxQspi0_SCLKD_P21_0_IN = {&MODULE_QSPI0, {&MODULE_P21, 0}, Ifx_RxSel_d};

IfxQspi_Sclk_In  IfxQspi0_SCLKEN_P21_0_IN = {&MODULE_QSPI0, {&MODULE_P21, 0}, Ifx_RxSel_e};

IfxQspi_Sclk_In  IfxQspi0_SCLKEP_P21_1_IN = {&MODULE_QSPI0, {&MODULE_P21, 1}, Ifx_RxSel_e};

IfxQspi_Sclk_In  IfxQspi0_SCLKF_P21_1_IN = {&MODULE_QSPI0, {&MODULE_P21, 1}, Ifx_RxSel_f};

IfxQspi_Sclk_Out IfxQspi0_SCLK_F_P20_11_OUT = {&MODULE_QSPI0, {&MODULE_P20, 11}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi0_SCLK_F_P20_13_OUT = {&MODULE_QSPI0, {&MODULE_P20, 13}, IfxPort_OutputIdx_alt5};

IfxQspi_Slsi_In  IfxQspi0_SLSIA_P20_13_IN = {&MODULE_QSPI0, {&MODULE_P20, 13}, Ifx_RxSel_a};

IfxQspi_Slsi_In  IfxQspi0_SLSIB_P20_9_IN = {&MODULE_QSPI0, {&MODULE_P20, 9}, Ifx_RxSel_b};

IfxQspi_Slsi_In  IfxQspi0_SLSIC_P21_6_IN = {&MODULE_QSPI0, {&MODULE_P21, 6}, Ifx_RxSel_c};

IfxQspi_Slso_Out IfxQspi0_SLSO0_F_P20_8_OUT = {&MODULE_QSPI0, 0, {&MODULE_P20, 8}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi0_SLSO13_P15_0_OUT = {&MODULE_QSPI0, 13, {&MODULE_P15, 0}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi0_SLSO1_F_P20_9_OUT = {&MODULE_QSPI0, 1, {&MODULE_P20, 9}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi0_SLSO2_F_P20_13_OUT = {&MODULE_QSPI0, 2, {&MODULE_P20, 13}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi0_SLSO6_F_P20_10_OUT = {&MODULE_QSPI0, 6, {&MODULE_P20, 10}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi0_SLSO7_P33_5_OUT = {&MODULE_QSPI0, 7, {&MODULE_P33, 5}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi0_SLSO8_F_P20_6_OUT = {&MODULE_QSPI0, 8, {&MODULE_P20, 6}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi0_SLSO9_F_P20_3_OUT = {&MODULE_QSPI0, 9, {&MODULE_P20, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_In  IfxQspi1_MRSTC_F_P10_6_IN = {&MODULE_QSPI1, {&MODULE_P10, 6}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi1_MRSTE_P10_5_IN = {&MODULE_QSPI1, {&MODULE_P10, 5}, Ifx_RxSel_e};

IfxQspi_Mrst_Out IfxQspi1_MRST_F_P10_6_OUT = {&MODULE_QSPI1, {&MODULE_P10, 6}, IfxPort_OutputIdx_alt6};

IfxQspi_Mrst_Out IfxQspi1_MRST_P10_5_OUT = {&MODULE_QSPI1, {&MODULE_P10, 5}, IfxPort_OutputIdx_alt8};

IfxQspi_Mtsr_In  IfxQspi1_MTSRA_P10_3_IN = {&MODULE_QSPI1, {&MODULE_P10, 3}, Ifx_RxSel_a};

IfxQspi_Mtsr_Out IfxQspi1_MTSR_F_P10_3_OUT = {&MODULE_QSPI1, {&MODULE_P10, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_In  IfxQspi1_SCLKA_P10_2_IN = {&MODULE_QSPI1, {&MODULE_P10, 2}, Ifx_RxSel_a};

IfxQspi_Sclk_Out IfxQspi1_SCLK_F_P10_2_OUT = {&MODULE_QSPI1, {&MODULE_P10, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slsi_In  IfxQspi1_SLSIB_P16_10_IN = {&MODULE_QSPI1, {&MODULE_P16, 10}, Ifx_RxSel_b};

IfxQspi_Slsi_In  IfxQspi1_SLSIC_P10_8_IN = {&MODULE_QSPI1, {&MODULE_P10, 8}, Ifx_RxSel_c};

IfxQspi_Slso_Out IfxQspi1_SLSO0_P20_8_OUT = {&MODULE_QSPI1, 0, {&MODULE_P20, 8}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi1_SLSO1_P20_9_OUT = {&MODULE_QSPI1, 1, {&MODULE_P20, 9}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi1_SLSO2_P20_13_OUT = {&MODULE_QSPI1, 2, {&MODULE_P20, 13}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi1_SLSO3_P16_0_OUT = {&MODULE_QSPI1, 3, {&MODULE_P16, 0}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi1_SLSO3_P16_6_OUT = {&MODULE_QSPI1, 3, {&MODULE_P16, 6}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi1_SLSO6_P33_10_OUT = {&MODULE_QSPI1, 6, {&MODULE_P33, 10}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi1_SLSO7_P33_5_OUT = {&MODULE_QSPI1, 7, {&MODULE_P33, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi1_SLSO9_P10_5_OUT = {&MODULE_QSPI1, 9, {&MODULE_P10, 5}, IfxPort_OutputIdx_alt4};

IfxQspi_Mrst_In  IfxQspi2_MRSTA_P15_4_IN = {&MODULE_QSPI2, {&MODULE_P15, 4}, Ifx_RxSel_a};

IfxQspi_Mrst_In  IfxQspi2_MRSTB_P15_7_IN = {&MODULE_QSPI2, {&MODULE_P15, 7}, Ifx_RxSel_b};

IfxQspi_Mrst_In  IfxQspi2_MRSTCN_P21_2_IN = {&MODULE_QSPI2, {&MODULE_P21, 2}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi2_MRSTCP_P21_3_IN = {&MODULE_QSPI2, {&MODULE_P21, 3}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi2_MRSTD_P34_4_IN = {&MODULE_QSPI2, {&MODULE_P34, 4}, Ifx_RxSel_d};

IfxQspi_Mrst_In  IfxQspi2_MRSTE_P15_2_IN = {&MODULE_QSPI2, {&MODULE_P15, 2}, Ifx_RxSel_e};

IfxQspi_Mrst_In  IfxQspi2_MRSTFN_F_P14_9_IN = {&MODULE_QSPI2, {&MODULE_P14, 9}, Ifx_RxSel_f};

IfxQspi_Mrst_In  IfxQspi2_MRSTFP_F_P14_10_IN = {&MODULE_QSPI2, {&MODULE_P14, 10}, Ifx_RxSel_f};

IfxQspi_Mrst_In  IfxQspi2_MRSTG_F_P13_0_IN = {&MODULE_QSPI2, {&MODULE_P13, 0}, Ifx_RxSel_g};

IfxQspi_Mrst_Out IfxQspi2_MRST_P15_4_OUT = {&MODULE_QSPI2, {&MODULE_P15, 4}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi2_MRST_P15_7_OUT = {&MODULE_QSPI2, {&MODULE_P15, 7}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi2_MRST_P34_4_OUT = {&MODULE_QSPI2, {&MODULE_P34, 4}, IfxPort_OutputIdx_alt4};

IfxQspi_Mtsr_In  IfxQspi2_MTSRA_P15_5_IN = {&MODULE_QSPI2, {&MODULE_P15, 5}, Ifx_RxSel_a};

IfxQspi_Mtsr_In  IfxQspi2_MTSRB_P15_6_IN = {&MODULE_QSPI2, {&MODULE_P15, 6}, Ifx_RxSel_b};

IfxQspi_Mtsr_In  IfxQspi2_MTSRD_P34_5_IN = {&MODULE_QSPI2, {&MODULE_P34, 5}, Ifx_RxSel_d};

IfxQspi_Mtsr_Out IfxQspi2_MTSRN_F_P13_2_OUT = {&MODULE_QSPI2, {&MODULE_P13, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi2_MTSRP_F_P13_3_OUT = {&MODULE_QSPI2, {&MODULE_P13, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi2_MTSR_F_P13_2_OUT = {&MODULE_QSPI2, {&MODULE_P13, 2}, IfxPort_OutputIdx_alt8};

IfxQspi_Mtsr_Out IfxQspi2_MTSR_P15_5_OUT = {&MODULE_QSPI2, {&MODULE_P15, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi2_MTSR_P15_6_OUT = {&MODULE_QSPI2, {&MODULE_P15, 6}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi2_MTSR_P34_5_OUT = {&MODULE_QSPI2, {&MODULE_P34, 5}, IfxPort_OutputIdx_alt4};

IfxQspi_Sclk_In  IfxQspi2_SCLKA_P15_3_IN = {&MODULE_QSPI2, {&MODULE_P15, 3}, Ifx_RxSel_a};

IfxQspi_Sclk_In  IfxQspi2_SCLKB_P15_8_IN = {&MODULE_QSPI2, {&MODULE_P15, 8}, Ifx_RxSel_b};

IfxQspi_Sclk_In  IfxQspi2_SCLKD_P33_14_IN = {&MODULE_QSPI2, {&MODULE_P33, 14}, Ifx_RxSel_d};

IfxQspi_Sclk_Out IfxQspi2_SCLKN_F_P13_0_OUT = {&MODULE_QSPI2, {&MODULE_P13, 0}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi2_SCLKP_F_P13_1_OUT = {&MODULE_QSPI2, {&MODULE_P13, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi2_SCLK_F_P13_1_OUT = {&MODULE_QSPI2, {&MODULE_P13, 1}, IfxPort_OutputIdx_alt8};

IfxQspi_Sclk_Out IfxQspi2_SCLK_P15_3_OUT = {&MODULE_QSPI2, {&MODULE_P15, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi2_SCLK_P15_6_OUT = {&MODULE_QSPI2, {&MODULE_P15, 6}, IfxPort_OutputIdx_alt5};

IfxQspi_Sclk_Out IfxQspi2_SCLK_P15_8_OUT = {&MODULE_QSPI2, {&MODULE_P15, 8}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi2_SCLK_P33_14_OUT = {&MODULE_QSPI2, {&MODULE_P33, 14}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi2_SCLK_P33_1_OUT = {&MODULE_QSPI2, {&MODULE_P33, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Slsi_In  IfxQspi2_SLSIA_P15_2_IN = {&MODULE_QSPI2, {&MODULE_P15, 2}, Ifx_RxSel_a};

IfxQspi_Slsi_In  IfxQspi2_SLSIB_P15_1_IN = {&MODULE_QSPI2, {&MODULE_P15, 1}, Ifx_RxSel_b};

IfxQspi_Slso_Out IfxQspi2_SLSO0_P15_2_OUT = {&MODULE_QSPI2, 0, {&MODULE_P15, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO10_P33_2_OUT = {&MODULE_QSPI2, 10, {&MODULE_P33, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO11_P33_15_OUT = {&MODULE_QSPI2, 11, {&MODULE_P33, 15}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO11_P33_6_OUT = {&MODULE_QSPI2, 11, {&MODULE_P33, 6}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO12_P33_4_OUT = {&MODULE_QSPI2, 12, {&MODULE_P33, 4}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO13_P10_7_OUT = {&MODULE_QSPI2, 13, {&MODULE_P10, 7}, IfxPort_OutputIdx_alt13};

IfxQspi_Slso_Out IfxQspi2_SLSO14_P10_6_OUT = {&MODULE_QSPI2, 14, {&MODULE_P10, 6}, IfxPort_OutputIdx_alt12};

IfxQspi_Slso_Out IfxQspi2_SLSO15_P10_3_OUT = {&MODULE_QSPI2, 15, {&MODULE_P10, 3}, IfxPort_OutputIdx_alt12};

IfxQspi_Slso_Out IfxQspi2_SLSO1_P10_2_OUT = {&MODULE_QSPI2, 1, {&MODULE_P10, 2}, IfxPort_OutputIdx_alt12};

IfxQspi_Slso_Out IfxQspi2_SLSO1_P14_2_OUT = {&MODULE_QSPI2, 1, {&MODULE_P14, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO2_F_P14_6_OUT = {&MODULE_QSPI2, 2, {&MODULE_P14, 6}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO3_P14_3_OUT = {&MODULE_QSPI2, 3, {&MODULE_P14, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO4_F_P14_5_OUT = {&MODULE_QSPI2, 4, {&MODULE_P14, 5}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi2_SLSO4_F_P14_7_OUT = {&MODULE_QSPI2, 4, {&MODULE_P14, 7}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO5_P15_1_OUT = {&MODULE_QSPI2, 5, {&MODULE_P15, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi2_SLSO6_P33_13_OUT = {&MODULE_QSPI2, 6, {&MODULE_P33, 13}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi2_SLSO7_P20_10_OUT = {&MODULE_QSPI2, 7, {&MODULE_P20, 10}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi2_SLSO8_P20_6_OUT = {&MODULE_QSPI2, 8, {&MODULE_P20, 6}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi2_SLSO9_P20_3_OUT = {&MODULE_QSPI2, 9, {&MODULE_P20, 3}, IfxPort_OutputIdx_alt4};

IfxQspi_Mrst_In  IfxQspi3_MRSTA_F_P02_5_IN = {&MODULE_QSPI3, {&MODULE_P02, 5}, Ifx_RxSel_a};

IfxQspi_Mrst_In  IfxQspi3_MRSTB_P10_7_IN = {&MODULE_QSPI3, {&MODULE_P10, 7}, Ifx_RxSel_b};

IfxQspi_Mrst_In  IfxQspi3_MRSTC_P01_5_IN = {&MODULE_QSPI3, {&MODULE_P01, 5}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi3_MRSTD_P16_11_IN = {&MODULE_QSPI3, {&MODULE_P16, 11}, Ifx_RxSel_d};

IfxQspi_Mrst_In  IfxQspi3_MRSTE_P16_9_IN = {&MODULE_QSPI3, {&MODULE_P16, 9}, Ifx_RxSel_e};

IfxQspi_Mrst_In  IfxQspi3_MRSTF_P16_4_IN = {&MODULE_QSPI3, {&MODULE_P16, 4}, Ifx_RxSel_f};

IfxQspi_Mrst_Out IfxQspi3_MRST_P01_5_OUT = {&MODULE_QSPI3, {&MODULE_P01, 5}, IfxPort_OutputIdx_alt4};

IfxQspi_Mrst_Out IfxQspi3_MRST_P02_5_OUT = {&MODULE_QSPI3, {&MODULE_P02, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi3_MRST_P03_5_OUT = {&MODULE_QSPI3, {&MODULE_P03, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi3_MRST_P10_7_OUT = {&MODULE_QSPI3, {&MODULE_P10, 7}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi3_MRST_P16_10_OUT = {&MODULE_QSPI3, {&MODULE_P16, 10}, IfxPort_OutputIdx_alt12};

IfxQspi_Mtsr_In  IfxQspi3_MTSRA_P02_6_IN = {&MODULE_QSPI3, {&MODULE_P02, 6}, Ifx_RxSel_a};

IfxQspi_Mtsr_In  IfxQspi3_MTSRB_P10_6_IN = {&MODULE_QSPI3, {&MODULE_P10, 6}, Ifx_RxSel_b};

IfxQspi_Mtsr_In  IfxQspi3_MTSRC_P01_6_IN = {&MODULE_QSPI3, {&MODULE_P01, 6}, Ifx_RxSel_c};

IfxQspi_Mtsr_In  IfxQspi3_MTSRD_P03_14_IN = {&MODULE_QSPI3, {&MODULE_P03, 14}, Ifx_RxSel_d};

IfxQspi_Mtsr_In  IfxQspi3_MTSRE_P16_13_IN = {&MODULE_QSPI3, {&MODULE_P16, 13}, Ifx_RxSel_e};

IfxQspi_Mtsr_Out IfxQspi3_MTSR_F_P02_6_OUT = {&MODULE_QSPI3, {&MODULE_P02, 6}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi3_MTSR_P01_6_OUT = {&MODULE_QSPI3, {&MODULE_P01, 6}, IfxPort_OutputIdx_alt4};

IfxQspi_Mtsr_Out IfxQspi3_MTSR_P03_14_OUT = {&MODULE_QSPI3, {&MODULE_P03, 14}, IfxPort_OutputIdx_alt5};

IfxQspi_Mtsr_Out IfxQspi3_MTSR_P10_6_OUT = {&MODULE_QSPI3, {&MODULE_P10, 6}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi3_MTSR_P16_11_OUT = {&MODULE_QSPI3, {&MODULE_P16, 11}, IfxPort_OutputIdx_alt12};

IfxQspi_Sclk_In  IfxQspi3_SCLKA_P02_7_IN = {&MODULE_QSPI3, {&MODULE_P02, 7}, Ifx_RxSel_a};

IfxQspi_Sclk_In  IfxQspi3_SCLKB_P10_8_IN = {&MODULE_QSPI3, {&MODULE_P10, 8}, Ifx_RxSel_b};

IfxQspi_Sclk_In  IfxQspi3_SCLKC_P01_7_IN = {&MODULE_QSPI3, {&MODULE_P01, 7}, Ifx_RxSel_c};

IfxQspi_Sclk_In  IfxQspi3_SCLKD_P16_14_IN = {&MODULE_QSPI3, {&MODULE_P16, 14}, Ifx_RxSel_d};

IfxQspi_Sclk_Out IfxQspi3_SCLK_F_P02_7_OUT = {&MODULE_QSPI3, {&MODULE_P02, 7}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi3_SCLK_P01_7_OUT = {&MODULE_QSPI3, {&MODULE_P01, 7}, IfxPort_OutputIdx_alt4};

IfxQspi_Sclk_Out IfxQspi3_SCLK_P10_8_OUT = {&MODULE_QSPI3, {&MODULE_P10, 8}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi3_SCLK_P16_14_OUT = {&MODULE_QSPI3, {&MODULE_P16, 14}, IfxPort_OutputIdx_alt12};

IfxQspi_Slsi_In  IfxQspi3_SLSIA_P02_4_IN = {&MODULE_QSPI3, {&MODULE_P02, 4}, Ifx_RxSel_a};

IfxQspi_Slsi_In  IfxQspi3_SLSIB_P01_3_IN = {&MODULE_QSPI3, {&MODULE_P01, 3}, Ifx_RxSel_b};

IfxQspi_Slsi_In  IfxQspi3_SLSIC_P03_11_IN = {&MODULE_QSPI3, {&MODULE_P03, 11}, Ifx_RxSel_c};

IfxQspi_Slsi_In  IfxQspi3_SLSID_P16_12_IN = {&MODULE_QSPI3, {&MODULE_P16, 12}, Ifx_RxSel_d};

IfxQspi_Slso_Out IfxQspi3_SLSO0_F_P02_4_OUT = {&MODULE_QSPI3, 0, {&MODULE_P02, 4}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO0_P03_4_OUT = {&MODULE_QSPI3, 0, {&MODULE_P03, 4}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO10_P01_4_OUT = {&MODULE_QSPI3, 10, {&MODULE_P01, 4}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi3_SLSO13_P16_12_OUT = {&MODULE_QSPI3, 13, {&MODULE_P16, 12}, IfxPort_OutputIdx_alt12};

IfxQspi_Slso_Out IfxQspi3_SLSO14_P16_4_OUT = {&MODULE_QSPI3, 14, {&MODULE_P16, 4}, IfxPort_OutputIdx_alt12};

IfxQspi_Slso_Out IfxQspi3_SLSO1_F_P02_0_OUT = {&MODULE_QSPI3, 1, {&MODULE_P02, 0}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO1_P03_0_OUT = {&MODULE_QSPI3, 1, {&MODULE_P03, 0}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO2_P02_1_OUT = {&MODULE_QSPI3, 2, {&MODULE_P02, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO2_P03_1_OUT = {&MODULE_QSPI3, 2, {&MODULE_P03, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO3_F_P02_2_OUT = {&MODULE_QSPI3, 3, {&MODULE_P02, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO3_P00_5_OUT = {&MODULE_QSPI3, 3, {&MODULE_P00, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO3_P03_2_OUT = {&MODULE_QSPI3, 3, {&MODULE_P03, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO4_P00_2_OUT = {&MODULE_QSPI3, 4, {&MODULE_P00, 2}, IfxPort_OutputIdx_alt6};

IfxQspi_Slso_Out IfxQspi3_SLSO4_P02_3_OUT = {&MODULE_QSPI3, 4, {&MODULE_P02, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO4_P03_3_OUT = {&MODULE_QSPI3, 4, {&MODULE_P03, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO5_F_P02_0_OUT = {&MODULE_QSPI3, 5, {&MODULE_P02, 0}, IfxPort_OutputIdx_alt11};

IfxQspi_Slso_Out IfxQspi3_SLSO5_F_P02_8_OUT = {&MODULE_QSPI3, 5, {&MODULE_P02, 8}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi3_SLSO6_P00_8_OUT = {&MODULE_QSPI3, 6, {&MODULE_P00, 8}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi3_SLSO7_P00_9_OUT = {&MODULE_QSPI3, 7, {&MODULE_P00, 9}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi3_SLSO8_P10_5_OUT = {&MODULE_QSPI3, 8, {&MODULE_P10, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi3_SLSO9_P01_3_OUT = {&MODULE_QSPI3, 9, {&MODULE_P01, 3}, IfxPort_OutputIdx_alt4};

IfxQspi_Mrst_In  IfxQspi4_MRSTA_P33_13_IN = {&MODULE_QSPI4, {&MODULE_P33, 13}, Ifx_RxSel_a};

IfxQspi_Mrst_In  IfxQspi4_MRSTB_F_P22_1_IN = {&MODULE_QSPI4, {&MODULE_P22, 1}, Ifx_RxSel_b};

IfxQspi_Mrst_In  IfxQspi4_MRSTCN_F_P21_2_IN = {&MODULE_QSPI4, {&MODULE_P21, 2}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi4_MRSTCP_F_P21_3_IN = {&MODULE_QSPI4, {&MODULE_P21, 3}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi4_MRSTDN_F_P21_0_IN = {&MODULE_QSPI4, {&MODULE_P21, 0}, Ifx_RxSel_d};

IfxQspi_Mrst_In  IfxQspi4_MRSTDP_F_P21_1_IN = {&MODULE_QSPI4, {&MODULE_P21, 1}, Ifx_RxSel_d};

IfxQspi_Mrst_In  IfxQspi4_MRSTE_P21_0_IN = {&MODULE_QSPI4, {&MODULE_P21, 0}, Ifx_RxSel_e};

IfxQspi_Mrst_In  IfxQspi4_MRSTF_P34_5_IN = {&MODULE_QSPI4, {&MODULE_P34, 5}, Ifx_RxSel_f};

IfxQspi_Mrst_In  IfxQspi4_MRSTG_P33_5_IN = {&MODULE_QSPI4, {&MODULE_P33, 5}, Ifx_RxSel_g};

IfxQspi_Mrst_In  IfxQspi4_MRSTH_P20_14_IN = {&MODULE_QSPI4, {&MODULE_P20, 14}, Ifx_RxSel_h};

IfxQspi_Mrst_Out IfxQspi4_MRST_P22_1_OUT = {&MODULE_QSPI4, {&MODULE_P22, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi4_MRST_P33_13_OUT = {&MODULE_QSPI4, {&MODULE_P33, 13}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_In  IfxQspi4_MTSRA_P33_12_IN = {&MODULE_QSPI4, {&MODULE_P33, 12}, Ifx_RxSel_a};

IfxQspi_Mtsr_In  IfxQspi4_MTSRB_P22_0_IN = {&MODULE_QSPI4, {&MODULE_P22, 0}, Ifx_RxSel_b};

IfxQspi_Mtsr_In  IfxQspi4_MTSRC_P21_2_IN = {&MODULE_QSPI4, {&MODULE_P21, 2}, Ifx_RxSel_c};

IfxQspi_Mtsr_In  IfxQspi4_MTSRD_P33_15_IN = {&MODULE_QSPI4, {&MODULE_P33, 15}, Ifx_RxSel_d};

IfxQspi_Mtsr_Out IfxQspi4_MTSRN_F_P22_2_OUT = {&MODULE_QSPI4, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt4};

IfxQspi_Mtsr_Out IfxQspi4_MTSRP_F_P22_3_OUT = {&MODULE_QSPI4, {&MODULE_P22, 3}, IfxPort_OutputIdx_alt4};

IfxQspi_Mtsr_Out IfxQspi4_MTSR_F_P22_0_OUT = {&MODULE_QSPI4, {&MODULE_P22, 0}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi4_MTSR_F_P22_2_OUT = {&MODULE_QSPI4, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt7};

IfxQspi_Mtsr_Out IfxQspi4_MTSR_P33_12_OUT = {&MODULE_QSPI4, {&MODULE_P33, 12}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_Out IfxQspi4_MTSR_P33_6_OUT = {&MODULE_QSPI4, {&MODULE_P33, 6}, IfxPort_OutputIdx_alt10};

IfxQspi_Sclk_In  IfxQspi4_SCLKA_P33_11_IN = {&MODULE_QSPI4, {&MODULE_P33, 11}, Ifx_RxSel_a};

IfxQspi_Sclk_In  IfxQspi4_SCLKB_P22_3_IN = {&MODULE_QSPI4, {&MODULE_P22, 3}, Ifx_RxSel_b};

IfxQspi_Sclk_Out IfxQspi4_SCLKN_F_P22_0_OUT = {&MODULE_QSPI4, {&MODULE_P22, 0}, IfxPort_OutputIdx_alt4};

IfxQspi_Sclk_Out IfxQspi4_SCLKP_F_P22_1_OUT = {&MODULE_QSPI4, {&MODULE_P22, 1}, IfxPort_OutputIdx_alt4};

IfxQspi_Sclk_Out IfxQspi4_SCLK_F_P22_3_OUT = {&MODULE_QSPI4, {&MODULE_P22, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi4_SCLK_P33_11_OUT = {&MODULE_QSPI4, {&MODULE_P33, 11}, IfxPort_OutputIdx_alt3};

IfxQspi_Sclk_Out IfxQspi4_SCLK_P33_7_OUT = {&MODULE_QSPI4, {&MODULE_P33, 7}, IfxPort_OutputIdx_alt10};

IfxQspi_Slsi_In  IfxQspi4_SLSIA_P33_10_IN = {&MODULE_QSPI4, {&MODULE_P33, 10}, Ifx_RxSel_a};

IfxQspi_Slsi_In  IfxQspi4_SLSIB_P22_2_IN = {&MODULE_QSPI4, {&MODULE_P22, 2}, Ifx_RxSel_b};

IfxQspi_Slso_Out IfxQspi4_SLSO0_P33_10_OUT = {&MODULE_QSPI4, 0, {&MODULE_P33, 10}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO1_P33_9_OUT = {&MODULE_QSPI4, 1, {&MODULE_P33, 9}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO2_P33_3_OUT = {&MODULE_QSPI4, 2, {&MODULE_P33, 3}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO2_P33_8_OUT = {&MODULE_QSPI4, 2, {&MODULE_P33, 8}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO3_P22_2_OUT = {&MODULE_QSPI4, 3, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO4_F_P23_5_OUT = {&MODULE_QSPI4, 4, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO5_F_P23_4_OUT = {&MODULE_QSPI4, 5, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO6_P23_1_OUT = {&MODULE_QSPI4, 6, {&MODULE_P23, 1}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO7_P02_1_OUT = {&MODULE_QSPI4, 7, {&MODULE_P02, 1}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi4_SLSO7_P03_1_OUT = {&MODULE_QSPI4, 7, {&MODULE_P03, 1}, IfxPort_OutputIdx_alt2};

IfxQspi_Slso_Out IfxQspi4_SLSO7_P33_7_OUT = {&MODULE_QSPI4, 7, {&MODULE_P33, 7}, IfxPort_OutputIdx_alt3};

IfxQspi_Slso_Out IfxQspi4_SLSO9_P22_1_OUT = {&MODULE_QSPI4, 9, {&MODULE_P22, 1}, IfxPort_OutputIdx_alt8};

IfxQspi_Mrst_In  IfxQspi5_MRSTB_P14_5_IN = {&MODULE_QSPI5, {&MODULE_P14, 5}, Ifx_RxSel_b};

IfxQspi_Mrst_In  IfxQspi5_MRSTC_P22_0_IN = {&MODULE_QSPI5, {&MODULE_P22, 0}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi5_MRSTD_F_P33_13_IN = {&MODULE_QSPI5, {&MODULE_P33, 13}, Ifx_RxSel_d};

IfxQspi_Mrst_In  IfxQspi5_MRSTE_P10_5_IN = {&MODULE_QSPI5, {&MODULE_P10, 5}, Ifx_RxSel_e};

IfxQspi_Mrst_In  IfxQspi5_MRSTF_P33_14_IN = {&MODULE_QSPI5, {&MODULE_P33, 14}, Ifx_RxSel_f};

IfxQspi_Mrst_Out IfxQspi5_MRST_P10_5_OUT = {&MODULE_QSPI5, {&MODULE_P10, 5}, IfxPort_OutputIdx_alt10};

IfxQspi_Mrst_Out IfxQspi5_MRST_P14_5_OUT = {&MODULE_QSPI5, {&MODULE_P14, 5}, IfxPort_OutputIdx_alt3};

IfxQspi_Mrst_Out IfxQspi5_MRST_P33_14_OUT = {&MODULE_QSPI5, {&MODULE_P33, 14}, IfxPort_OutputIdx_alt7};

IfxQspi_Mtsr_In  IfxQspi5_MTSRB_P14_6_IN = {&MODULE_QSPI5, {&MODULE_P14, 6}, Ifx_RxSel_b};

IfxQspi_Mtsr_Out IfxQspi5_MTSR_F_P33_12_OUT = {&MODULE_QSPI5, {&MODULE_P33, 12}, IfxPort_OutputIdx_alt7};

IfxQspi_Mtsr_Out IfxQspi5_MTSR_P10_6_OUT = {&MODULE_QSPI5, {&MODULE_P10, 6}, IfxPort_OutputIdx_alt10};

IfxQspi_Mtsr_Out IfxQspi5_MTSR_P14_6_OUT = {&MODULE_QSPI5, {&MODULE_P14, 6}, IfxPort_OutputIdx_alt2};

IfxQspi_Mtsr_Out IfxQspi5_MTSR_P22_2_OUT = {&MODULE_QSPI5, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt6};

IfxQspi_Sclk_In  IfxQspi5_SCLKF_P33_11_IN = {&MODULE_QSPI5, {&MODULE_P33, 11}, Ifx_RxSel_f};

IfxQspi_Sclk_Out IfxQspi5_SCLK_F_P33_11_OUT = {&MODULE_QSPI5, {&MODULE_P33, 11}, IfxPort_OutputIdx_alt7};

IfxQspi_Sclk_Out IfxQspi5_SCLK_P14_10_OUT = {&MODULE_QSPI5, {&MODULE_P14, 10}, IfxPort_OutputIdx_alt2};

IfxQspi_Sclk_Out IfxQspi5_SCLK_P22_3_OUT = {&MODULE_QSPI5, {&MODULE_P22, 3}, IfxPort_OutputIdx_alt2};

IfxQspi_Slsi_In  IfxQspi5_SLSIB_P33_15_IN = {&MODULE_QSPI5, {&MODULE_P33, 15}, Ifx_RxSel_b};

IfxQspi_Slso_Out IfxQspi5_SLSO10_P33_7_OUT = {&MODULE_QSPI5, 10, {&MODULE_P33, 7}, IfxPort_OutputIdx_alt7};

IfxQspi_Slso_Out IfxQspi5_SLSO11_F_P33_8_OUT = {&MODULE_QSPI5, 11, {&MODULE_P33, 8}, IfxPort_OutputIdx_alt7};

IfxQspi_Slso_Out IfxQspi5_SLSO12_P33_9_OUT = {&MODULE_QSPI5, 12, {&MODULE_P33, 9}, IfxPort_OutputIdx_alt7};

IfxQspi_Slso_Out IfxQspi5_SLSO13_P33_10_OUT = {&MODULE_QSPI5, 13, {&MODULE_P33, 10}, IfxPort_OutputIdx_alt7};

IfxQspi_Slso_Out IfxQspi5_SLSO3_P15_6_OUT = {&MODULE_QSPI5, 3, {&MODULE_P15, 6}, IfxPort_OutputIdx_alt4};

IfxQspi_Slso_Out IfxQspi5_SLSO9_P22_1_OUT = {&MODULE_QSPI5, 9, {&MODULE_P22, 1}, IfxPort_OutputIdx_alt6};

IfxQspi_Mrst_In  IfxQspi6_MRSTC_P03_0_IN = {&MODULE_QSPI6, {&MODULE_P03, 0}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi6_MRSTD_F_P23_4_IN = {&MODULE_QSPI6, {&MODULE_P23, 4}, Ifx_RxSel_d};

IfxQspi_Mrst_Out IfxQspi6_MRST_P03_0_OUT = {&MODULE_QSPI6, {&MODULE_P03, 0}, IfxPort_OutputIdx_alt8};

IfxQspi_Mtsr_In  IfxQspi6_MTSRA_P03_2_IN = {&MODULE_QSPI6, {&MODULE_P03, 2}, Ifx_RxSel_a};

IfxQspi_Mtsr_Out IfxQspi6_MTSR_F_P23_1_OUT = {&MODULE_QSPI6, {&MODULE_P23, 1}, IfxPort_OutputIdx_alt8};

IfxQspi_Mtsr_Out IfxQspi6_MTSR_F_P23_4_OUT = {&MODULE_QSPI6, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt15};

IfxQspi_Mtsr_Out IfxQspi6_MTSR_P03_2_OUT = {&MODULE_QSPI6, {&MODULE_P03, 2}, IfxPort_OutputIdx_alt8};

IfxQspi_Sclk_In  IfxQspi6_SCLKC_P03_1_IN = {&MODULE_QSPI6, {&MODULE_P03, 1}, Ifx_RxSel_c};

IfxQspi_Sclk_Out IfxQspi6_SCLK_F_P23_1_OUT = {&MODULE_QSPI6, {&MODULE_P23, 1}, IfxPort_OutputIdx_alt12};

IfxQspi_Sclk_Out IfxQspi6_SCLK_P03_1_OUT = {&MODULE_QSPI6, {&MODULE_P03, 1}, IfxPort_OutputIdx_alt8};

IfxQspi_Slsi_In  IfxQspi6_SLSIA_P03_4_IN = {&MODULE_QSPI6, {&MODULE_P03, 4}, Ifx_RxSel_a};

IfxQspi_Slsi_In  IfxQspi6_SLSIC_P03_9_IN = {&MODULE_QSPI6, {&MODULE_P03, 9}, Ifx_RxSel_c};

IfxQspi_Slso_Out IfxQspi6_SLSO10_P33_9_OUT = {&MODULE_QSPI6, 10, {&MODULE_P33, 9}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO13_P33_8_OUT = {&MODULE_QSPI6, 13, {&MODULE_P33, 8}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO1_F_P23_4_OUT = {&MODULE_QSPI6, 1, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO2_F_P23_5_OUT = {&MODULE_QSPI6, 2, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO4_P03_3_OUT = {&MODULE_QSPI6, 4, {&MODULE_P03, 3}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO5_P03_4_OUT = {&MODULE_QSPI6, 5, {&MODULE_P03, 4}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO6_P03_5_OUT = {&MODULE_QSPI6, 6, {&MODULE_P03, 5}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi6_SLSO7_P03_6_OUT = {&MODULE_QSPI6, 7, {&MODULE_P03, 6}, IfxPort_OutputIdx_alt8};

IfxQspi_Mrst_In  IfxQspi7_MRSTA_P14_8_IN = {&MODULE_QSPI7, {&MODULE_P14, 8}, Ifx_RxSel_a};

IfxQspi_Mrst_In  IfxQspi7_MRSTC_P03_7_IN = {&MODULE_QSPI7, {&MODULE_P03, 7}, Ifx_RxSel_c};

IfxQspi_Mrst_In  IfxQspi7_MRSTD_F_P16_12_IN = {&MODULE_QSPI7, {&MODULE_P16, 12}, Ifx_RxSel_d};

IfxQspi_Mrst_In  IfxQspi7_MRSTE_F_P15_7_IN = {&MODULE_QSPI7, {&MODULE_P15, 7}, Ifx_RxSel_e};

IfxQspi_Mrst_In  IfxQspi7_MRSTF_F_P15_4_IN = {&MODULE_QSPI7, {&MODULE_P15, 4}, Ifx_RxSel_f};

IfxQspi_Mrst_In  IfxQspi7_MRSTG_P10_8_IN = {&MODULE_QSPI7, {&MODULE_P10, 8}, Ifx_RxSel_g};

IfxQspi_Mrst_In  IfxQspi7_MRSTH_P03_3_IN = {&MODULE_QSPI7, {&MODULE_P03, 3}, Ifx_RxSel_h};

IfxQspi_Mrst_Out IfxQspi7_MRST_P03_3_OUT = {&MODULE_QSPI7, {&MODULE_P03, 3}, IfxPort_OutputIdx_alt7};

IfxQspi_Mrst_Out IfxQspi7_MRST_P10_7_OUT = {&MODULE_QSPI7, {&MODULE_P10, 7}, IfxPort_OutputIdx_alt8};

IfxQspi_Mrst_Out IfxQspi7_MRST_P16_2_OUT = {&MODULE_QSPI7, {&MODULE_P16, 2}, IfxPort_OutputIdx_alt3};

IfxQspi_Mtsr_In  IfxQspi7_MTSRA_P14_7_IN = {&MODULE_QSPI7, {&MODULE_P14, 7}, Ifx_RxSel_a};

IfxQspi_Mtsr_In  IfxQspi7_MTSRB_F_P16_7_IN = {&MODULE_QSPI7, {&MODULE_P16, 7}, Ifx_RxSel_b};

IfxQspi_Mtsr_In  IfxQspi7_MTSRC_P03_11_IN = {&MODULE_QSPI7, {&MODULE_P03, 11}, Ifx_RxSel_c};

IfxQspi_Mtsr_In  IfxQspi7_MTSRD_P10_7_IN = {&MODULE_QSPI7, {&MODULE_P10, 7}, Ifx_RxSel_d};

IfxQspi_Mtsr_Out IfxQspi7_MTSR_F_P15_4_OUT = {&MODULE_QSPI7, {&MODULE_P15, 4}, IfxPort_OutputIdx_alt7};

IfxQspi_Mtsr_Out IfxQspi7_MTSR_F_P15_6_OUT = {&MODULE_QSPI7, {&MODULE_P15, 6}, IfxPort_OutputIdx_alt7};

IfxQspi_Mtsr_Out IfxQspi7_MTSR_F_P16_8_OUT = {&MODULE_QSPI7, {&MODULE_P16, 8}, IfxPort_OutputIdx_alt6};

IfxQspi_Mtsr_Out IfxQspi7_MTSR_P03_11_OUT = {&MODULE_QSPI7, {&MODULE_P03, 11}, IfxPort_OutputIdx_alt7};

IfxQspi_Mtsr_Out IfxQspi7_MTSR_P03_5_OUT = {&MODULE_QSPI7, {&MODULE_P03, 5}, IfxPort_OutputIdx_alt7};

IfxQspi_Sclk_In  IfxQspi7_SCLKB_F_P16_1_IN = {&MODULE_QSPI7, {&MODULE_P16, 1}, Ifx_RxSel_b};

IfxQspi_Sclk_Out IfxQspi7_SCLK_F_P15_2_OUT = {&MODULE_QSPI7, {&MODULE_P15, 2}, IfxPort_OutputIdx_alt7};

IfxQspi_Sclk_Out IfxQspi7_SCLK_F_P15_3_OUT = {&MODULE_QSPI7, {&MODULE_P15, 3}, IfxPort_OutputIdx_alt7};

IfxQspi_Sclk_Out IfxQspi7_SCLK_F_P16_9_OUT = {&MODULE_QSPI7, {&MODULE_P16, 9}, IfxPort_OutputIdx_alt6};

IfxQspi_Sclk_Out IfxQspi7_SCLK_P03_12_OUT = {&MODULE_QSPI7, {&MODULE_P03, 12}, IfxPort_OutputIdx_alt7};

IfxQspi_Sclk_Out IfxQspi7_SCLK_P03_4_OUT = {&MODULE_QSPI7, {&MODULE_P03, 4}, IfxPort_OutputIdx_alt7};

IfxQspi_Sclk_Out IfxQspi7_SCLK_P10_3_OUT = {&MODULE_QSPI7, {&MODULE_P10, 3}, IfxPort_OutputIdx_alt8};

IfxQspi_Sclk_Out IfxQspi7_SCLK_P10_7_OUT = {&MODULE_QSPI7, {&MODULE_P10, 7}, IfxPort_OutputIdx_alt7};

IfxQspi_Slsi_In  IfxQspi7_SLSIA_F_P16_6_IN = {&MODULE_QSPI7, {&MODULE_P16, 6}, Ifx_RxSel_a};

IfxQspi_Slso_Out IfxQspi7_SLSO10_F_P15_7_OUT = {&MODULE_QSPI7, 10, {&MODULE_P15, 7}, IfxPort_OutputIdx_alt7};

IfxQspi_Slso_Out IfxQspi7_SLSO11_F_P15_8_OUT = {&MODULE_QSPI7, 11, {&MODULE_P15, 8}, IfxPort_OutputIdx_alt7};

IfxQspi_Slso_Out IfxQspi7_SLSO2_P10_2_OUT = {&MODULE_QSPI7, 2, {&MODULE_P10, 2}, IfxPort_OutputIdx_alt8};

IfxQspi_Slso_Out IfxQspi7_SLSO5_F_P16_10_OUT = {&MODULE_QSPI7, 5, {&MODULE_P16, 10}, IfxPort_OutputIdx_alt6};

IfxQspi_Slso_Out IfxQspi7_SLSO8_F_P16_4_OUT = {&MODULE_QSPI7, 8, {&MODULE_P16, 4}, IfxPort_OutputIdx_alt6};

IfxQspi_Slso_Out IfxQspi7_SLSO9_P03_6_OUT = {&MODULE_QSPI7, 9, {&MODULE_P03, 6}, IfxPort_OutputIdx_alt7};

/** \addtogroup IfxLld_Qspi__PinTables
 * \{ */

/******************************************************************************/
/*-----------------------Exported Variables/Constants-------------------------*/
/******************************************************************************/

IFX_CONST IfxQspi_Mrst_In  *IfxQspi_Mrst_In_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_MRST_IN_NUM_ITEMS] = {
    {
        &IfxQspi0_MRSTA_F_P20_12_IN,
        NULL_PTR,
        NULL_PTR,
        &IfxQspi0_MRSTD_P23_1_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxQspi1_MRSTC_F_P10_6_IN,
        NULL_PTR,
        &IfxQspi1_MRSTE_P10_5_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi2_MRSTA_P15_4_IN,
        &IfxQspi2_MRSTB_P15_7_IN,
        &IfxQspi2_MRSTCN_P21_2_IN,
        &IfxQspi2_MRSTCP_P21_3_IN,
        &IfxQspi2_MRSTD_P34_4_IN,
        &IfxQspi2_MRSTE_P15_2_IN,
        &IfxQspi2_MRSTFN_F_P14_9_IN,
        &IfxQspi2_MRSTFP_F_P14_10_IN,
        &IfxQspi2_MRSTG_F_P13_0_IN,
        NULL_PTR,
    },
    {
        &IfxQspi3_MRSTA_F_P02_5_IN,
        &IfxQspi3_MRSTB_P10_7_IN,
        &IfxQspi3_MRSTC_P01_5_IN,
        &IfxQspi3_MRSTD_P16_11_IN,
        &IfxQspi3_MRSTE_P16_9_IN,
        &IfxQspi3_MRSTF_P16_4_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi4_MRSTA_P33_13_IN,
        &IfxQspi4_MRSTB_F_P22_1_IN,
        &IfxQspi4_MRSTCN_F_P21_2_IN,
        &IfxQspi4_MRSTCP_F_P21_3_IN,
        &IfxQspi4_MRSTDN_F_P21_0_IN,
        &IfxQspi4_MRSTDP_F_P21_1_IN,
        &IfxQspi4_MRSTE_P21_0_IN,
        &IfxQspi4_MRSTF_P34_5_IN,
        &IfxQspi4_MRSTG_P33_5_IN,
        &IfxQspi4_MRSTH_P20_14_IN,
    },
    {
        NULL_PTR,
        &IfxQspi5_MRSTB_P14_5_IN,
        &IfxQspi5_MRSTC_P22_0_IN,
        &IfxQspi5_MRSTD_F_P33_13_IN,
        &IfxQspi5_MRSTE_P10_5_IN,
        &IfxQspi5_MRSTF_P33_14_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxQspi6_MRSTC_P03_0_IN,
        &IfxQspi6_MRSTD_F_P23_4_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi7_MRSTA_P14_8_IN,
        NULL_PTR,
        &IfxQspi7_MRSTC_P03_7_IN,
        &IfxQspi7_MRSTD_F_P16_12_IN,
        &IfxQspi7_MRSTE_F_P15_7_IN,
        &IfxQspi7_MRSTF_F_P15_4_IN,
        &IfxQspi7_MRSTG_P10_8_IN,
        &IfxQspi7_MRSTH_P03_3_IN,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Mrst_Out *IfxQspi_Mrst_Out_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_MRST_OUT_NUM_ITEMS] = {
    {
        &IfxQspi0_MRST_P20_12_OUT,
        &IfxQspi0_MRSTN_P21_4_OUT,
        &IfxQspi0_MRSTP_P21_5_OUT,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi1_MRST_P10_5_OUT,
        &IfxQspi1_MRST_F_P10_6_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi2_MRST_P15_4_OUT,
        &IfxQspi2_MRST_P15_7_OUT,
        &IfxQspi2_MRST_P34_4_OUT,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi3_MRST_P01_5_OUT,
        &IfxQspi3_MRST_P02_5_OUT,
        &IfxQspi3_MRST_P03_5_OUT,
        &IfxQspi3_MRST_P10_7_OUT,
        &IfxQspi3_MRST_P16_10_OUT,
    },
    {
        &IfxQspi4_MRST_P22_1_OUT,
        &IfxQspi4_MRST_P33_13_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi5_MRST_P10_5_OUT,
        &IfxQspi5_MRST_P14_5_OUT,
        &IfxQspi5_MRST_P33_14_OUT,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi6_MRST_P03_0_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi7_MRST_P03_3_OUT,
        &IfxQspi7_MRST_P10_7_OUT,
        &IfxQspi7_MRST_P16_2_OUT,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Mtsr_In  *IfxQspi_Mtsr_In_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_MTSR_IN_NUM_ITEMS] = {
    {
        &IfxQspi0_MTSRA_P20_14_IN,
        NULL_PTR,
        NULL_PTR,
        &IfxQspi0_MTSRDN_P21_2_IN,
        &IfxQspi0_MTSRDP_P21_3_IN,
        &IfxQspi0_MTSRE_P21_2_IN,
        &IfxQspi0_MTSRF_P21_3_IN,
    },
    {
        &IfxQspi1_MTSRA_P10_3_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi2_MTSRA_P15_5_IN,
        &IfxQspi2_MTSRB_P15_6_IN,
        NULL_PTR,
        &IfxQspi2_MTSRD_P34_5_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi3_MTSRA_P02_6_IN,
        &IfxQspi3_MTSRB_P10_6_IN,
        &IfxQspi3_MTSRC_P01_6_IN,
        &IfxQspi3_MTSRD_P03_14_IN,
        &IfxQspi3_MTSRE_P16_13_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi4_MTSRA_P33_12_IN,
        &IfxQspi4_MTSRB_P22_0_IN,
        &IfxQspi4_MTSRC_P21_2_IN,
        &IfxQspi4_MTSRD_P33_15_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxQspi5_MTSRB_P14_6_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi6_MTSRA_P03_2_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi7_MTSRA_P14_7_IN,
        &IfxQspi7_MTSRB_F_P16_7_IN,
        &IfxQspi7_MTSRC_P03_11_IN,
        &IfxQspi7_MTSRD_P10_7_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Mtsr_Out *IfxQspi_Mtsr_Out_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_MTSR_OUT_NUM_ITEMS] = {
    {
        &IfxQspi0_MTSR_F_P20_12_OUT,
        &IfxQspi0_MTSR_F_P20_14_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi1_MTSR_F_P10_3_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi2_MTSRN_F_P13_2_OUT,
        &IfxQspi2_MTSR_F_P13_2_OUT,
        &IfxQspi2_MTSRP_F_P13_3_OUT,
        &IfxQspi2_MTSR_P15_5_OUT,
        &IfxQspi2_MTSR_P15_6_OUT,
        &IfxQspi2_MTSR_P34_5_OUT,
        NULL_PTR,
    },
    {
        &IfxQspi3_MTSR_P01_6_OUT,
        &IfxQspi3_MTSR_F_P02_6_OUT,
        &IfxQspi3_MTSR_P03_14_OUT,
        &IfxQspi3_MTSR_P10_6_OUT,
        &IfxQspi3_MTSR_P16_11_OUT,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi4_MTSR_F_P22_0_OUT,
        &IfxQspi4_MTSRN_F_P22_2_OUT,
        &IfxQspi4_MTSR_F_P22_2_OUT,
        &IfxQspi4_MTSRP_F_P22_3_OUT,
        &IfxQspi4_MTSR_P33_6_OUT,
        &IfxQspi4_MTSR_P33_12_OUT,
        NULL_PTR,
    },
    {
        &IfxQspi5_MTSR_P10_6_OUT,
        &IfxQspi5_MTSR_P14_6_OUT,
        &IfxQspi5_MTSR_P22_2_OUT,
        &IfxQspi5_MTSR_F_P33_12_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi6_MTSR_P03_2_OUT,
        &IfxQspi6_MTSR_F_P23_1_OUT,
        &IfxQspi6_MTSR_F_P23_4_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi7_MTSR_P03_5_OUT,
        &IfxQspi7_MTSR_P03_11_OUT,
        &IfxQspi7_MTSR_F_P15_4_OUT,
        &IfxQspi7_MTSR_F_P15_6_OUT,
        &IfxQspi7_MTSR_F_P16_8_OUT,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Sclk_In  *IfxQspi_Sclk_In_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_SCLK_IN_NUM_ITEMS] = {
    {
        &IfxQspi0_SCLKA_P20_11_IN,
        NULL_PTR,
        NULL_PTR,
        &IfxQspi0_SCLKD_P21_0_IN,
        &IfxQspi0_SCLKEN_P21_0_IN,
        &IfxQspi0_SCLKEP_P21_1_IN,
        &IfxQspi0_SCLKF_P21_1_IN,
    },
    {
        &IfxQspi1_SCLKA_P10_2_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi2_SCLKA_P15_3_IN,
        &IfxQspi2_SCLKB_P15_8_IN,
        NULL_PTR,
        &IfxQspi2_SCLKD_P33_14_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi3_SCLKA_P02_7_IN,
        &IfxQspi3_SCLKB_P10_8_IN,
        &IfxQspi3_SCLKC_P01_7_IN,
        &IfxQspi3_SCLKD_P16_14_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi4_SCLKA_P33_11_IN,
        &IfxQspi4_SCLKB_P22_3_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        &IfxQspi5_SCLKF_P33_11_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxQspi6_SCLKC_P03_1_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxQspi7_SCLKB_F_P16_1_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Sclk_Out *IfxQspi_Sclk_Out_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_SCLK_OUT_NUM_ITEMS] = {
    {
        &IfxQspi0_SCLK_F_P20_11_OUT,
        &IfxQspi0_SCLK_F_P20_13_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi1_SCLK_F_P10_2_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi2_SCLKN_F_P13_0_OUT,
        &IfxQspi2_SCLKP_F_P13_1_OUT,
        &IfxQspi2_SCLK_F_P13_1_OUT,
        &IfxQspi2_SCLK_P15_3_OUT,
        &IfxQspi2_SCLK_P15_6_OUT,
        &IfxQspi2_SCLK_P15_8_OUT,
        &IfxQspi2_SCLK_P33_1_OUT,
        &IfxQspi2_SCLK_P33_14_OUT,
    },
    {
        &IfxQspi3_SCLK_P01_7_OUT,
        &IfxQspi3_SCLK_F_P02_7_OUT,
        &IfxQspi3_SCLK_P10_8_OUT,
        &IfxQspi3_SCLK_P16_14_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi4_SCLKN_F_P22_0_OUT,
        &IfxQspi4_SCLKP_F_P22_1_OUT,
        &IfxQspi4_SCLK_F_P22_3_OUT,
        &IfxQspi4_SCLK_P33_7_OUT,
        &IfxQspi4_SCLK_P33_11_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi5_SCLK_P14_10_OUT,
        &IfxQspi5_SCLK_P22_3_OUT,
        &IfxQspi5_SCLK_F_P33_11_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi6_SCLK_P03_1_OUT,
        &IfxQspi6_SCLK_F_P23_1_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi7_SCLK_P03_4_OUT,
        &IfxQspi7_SCLK_P03_12_OUT,
        &IfxQspi7_SCLK_P10_3_OUT,
        &IfxQspi7_SCLK_P10_7_OUT,
        &IfxQspi7_SCLK_F_P15_2_OUT,
        &IfxQspi7_SCLK_F_P15_3_OUT,
        &IfxQspi7_SCLK_F_P16_9_OUT,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Slsi_In  *IfxQspi_Slsi_In_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_SLSI_IN_NUM_ITEMS] = {
    {
        &IfxQspi0_SLSIA_P20_13_IN,
        &IfxQspi0_SLSIB_P20_9_IN,
        &IfxQspi0_SLSIC_P21_6_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxQspi1_SLSIB_P16_10_IN,
        &IfxQspi1_SLSIC_P10_8_IN,
        NULL_PTR,
    },
    {
        &IfxQspi2_SLSIA_P15_2_IN,
        &IfxQspi2_SLSIB_P15_1_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi3_SLSIA_P02_4_IN,
        &IfxQspi3_SLSIB_P01_3_IN,
        &IfxQspi3_SLSIC_P03_11_IN,
        &IfxQspi3_SLSID_P16_12_IN,
    },
    {
        &IfxQspi4_SLSIA_P33_10_IN,
        &IfxQspi4_SLSIB_P22_2_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxQspi5_SLSIB_P33_15_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxQspi6_SLSIA_P03_4_IN,
        NULL_PTR,
        &IfxQspi6_SLSIC_P03_9_IN,
        NULL_PTR,
    },
    {
        &IfxQspi7_SLSIA_F_P16_6_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxQspi_Slso_Out *IfxQspi_Slso_Out_pinTable[IFXQSPI_PINMAP_NUM_MODULES][IFXQSPI_PINMAP_NUM_SLAVESELECTS][IFXQSPI_PINMAP_SLSO_OUT_NUM_ITEMS] = {
    {
        {
            &IfxQspi0_SLSO0_F_P20_8_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO1_F_P20_9_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO2_F_P20_13_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO6_F_P20_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO7_P33_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO8_F_P20_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO9_F_P20_3_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi0_SLSO13_P15_0_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxQspi1_SLSO0_P20_8_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi1_SLSO1_P20_9_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi1_SLSO2_P20_13_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi1_SLSO3_P16_0_OUT,
            &IfxQspi1_SLSO3_P16_6_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi1_SLSO6_P33_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi1_SLSO7_P33_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi1_SLSO9_P10_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxQspi2_SLSO0_P15_2_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO1_P10_2_OUT,
            &IfxQspi2_SLSO1_P14_2_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO2_F_P14_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO3_P14_3_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO4_F_P14_5_OUT,
            &IfxQspi2_SLSO4_F_P14_7_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO5_P15_1_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO6_P33_13_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO7_P20_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO8_P20_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO9_P20_3_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO10_P33_2_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO11_P33_6_OUT,
            &IfxQspi2_SLSO11_P33_15_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO12_P33_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO13_P10_7_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO14_P10_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi2_SLSO15_P10_3_OUT,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxQspi3_SLSO0_F_P02_4_OUT,
            &IfxQspi3_SLSO0_P03_4_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO1_F_P02_0_OUT,
            &IfxQspi3_SLSO1_P03_0_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO2_P02_1_OUT,
            &IfxQspi3_SLSO2_P03_1_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO3_P00_5_OUT,
            &IfxQspi3_SLSO3_F_P02_2_OUT,
            &IfxQspi3_SLSO3_P03_2_OUT,
        },
        {
            &IfxQspi3_SLSO4_P00_2_OUT,
            &IfxQspi3_SLSO4_P02_3_OUT,
            &IfxQspi3_SLSO4_P03_3_OUT,
        },
        {
            &IfxQspi3_SLSO5_F_P02_0_OUT,
            &IfxQspi3_SLSO5_F_P02_8_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO6_P00_8_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO7_P00_9_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO8_P10_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO9_P01_3_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO10_P01_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO13_P16_12_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi3_SLSO14_P16_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxQspi4_SLSO0_P33_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO1_P33_9_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO2_P33_3_OUT,
            &IfxQspi4_SLSO2_P33_8_OUT,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO3_P22_2_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO4_F_P23_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO5_F_P23_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO6_P23_1_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO7_P02_1_OUT,
            &IfxQspi4_SLSO7_P03_1_OUT,
            &IfxQspi4_SLSO7_P33_7_OUT,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi4_SLSO9_P22_1_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi5_SLSO3_P15_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi5_SLSO9_P22_1_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi5_SLSO10_P33_7_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi5_SLSO11_F_P33_8_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi5_SLSO12_P33_9_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi5_SLSO13_P33_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO1_F_P23_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO2_F_P23_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO4_P03_3_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO5_P03_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO6_P03_5_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO7_P03_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO10_P33_9_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi6_SLSO13_P33_8_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi7_SLSO2_P10_2_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi7_SLSO5_F_P16_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi7_SLSO8_F_P16_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi7_SLSO9_P03_6_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi7_SLSO10_F_P15_7_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxQspi7_SLSO11_F_P15_8_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
};

/** \} */

#endif
