// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

task and_gate_task( 
    input a, 
    input b, 
    output out );

// construct the module

and_gate( a, b, out );

// construct the task

and_gate_task( a, b, out );

// create a task that calls the module

task and_gate_task_caller( 
    input a, 
    input b, 
    output out );

// create a task that calls the module

task and_gate_task_caller( 
    input a, 
    input b, 
    output out );

// create a task that calls the module

task and_gate_task_caller( 
    input a, 
    input b, 
    output out );

// create a task that calls the module

task and_endmodule
