<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_1931/sim/CLKGEN_altera_iopll_1931_sexfzey.vo"
   type="VERILOG"
   library="altera_iopll_1931" />
 <file
   path="sim/CLKGEN.vhd"
   type="VHDL"
   library="CLKGEN"
   hasInlineConfiguration="true" />
 <topLevel name="CLKGEN.CLKGEN" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
