Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Sep  6 08:39:50 2018
| Host         : USBCentOS running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There is 1 port with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.436        0.000                      0                   56        0.227        0.000                      0                   56        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.436        0.000                      0                   56        0.227        0.000                      0                   56        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fit_timer_0/U0/Using_Counter.Interrupt_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 2.241ns (65.601%)  route 1.175ns (34.399%))
  Logic Levels:           9  (CARRY4=7 LUT1=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 13.278 - 10.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.960     1.960    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.061 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.657     3.718    design_1_i/fit_timer_0/Clk
    SLICE_X23Y92                                                      r  design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y92         FDSE (Prop_fdse_C_Q)         0.456     4.174 f  design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[25]/Q
                         net (fo=2, routed)           0.666     4.840    design_1_i/fit_timer_0/U0/DI
    SLICE_X23Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.964 r  design_1_i/fit_timer_0/Using_Counter.All_Bits[25].MUXCY_L_I1_i_1/O
                         net (fo=1, routed)           0.000     4.964    design_1_i/fit_timer_0/n_0_Using_Counter.All_Bits[25].MUXCY_L_I1_i_1
    SLICE_X23Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[26].MUXCY_L_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.514    design_1_i/fit_timer_0/n_0_U0/Using_Counter.All_Bits[23].MUXCY_L_I1
    SLICE_X23Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[22].MUXCY_L_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.628    design_1_i/fit_timer_0/n_0_U0/Using_Counter.All_Bits[19].MUXCY_L_I1
    SLICE_X23Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.742 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[18].MUXCY_L_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.742    design_1_i/fit_timer_0/n_0_U0/Using_Counter.All_Bits[15].MUXCY_L_I1
    SLICE_X23Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[14].MUXCY_L_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/fit_timer_0/n_0_U0/Using_Counter.All_Bits[11].MUXCY_L_I1
    SLICE_X23Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[10].MUXCY_L_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.970    design_1_i/fit_timer_0/n_0_U0/Using_Counter.All_Bits[7].MUXCY_L_I1
    SLICE_X23Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[6].MUXCY_L_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/fit_timer_0/n_0_U0/Using_Counter.All_Bits[3].MUXCY_L_I1
    SLICE_X23Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.312 f  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[2].MUXCY_L_I1_CARRY4/CO[2]
                         net (fo=1, routed)           0.509     6.821    design_1_i/fit_timer_0/U0/LO
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.313     7.134 r  design_1_i/fit_timer_0/Using_Counter.Interrupt_i_i_2/O
                         net (fo=1, routed)           0.000     7.134    design_1_i/fit_timer_0/p_0_in
    SLICE_X22Y98         FDRE                                         r  design_1_i/fit_timer_0/U0/Using_Counter.Interrupt_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.702    11.702    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.793 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.486    13.278    design_1_i/fit_timer_0/Clk
    SLICE_X22Y98                                                      r  design_1_i/fit_timer_0/U0/Using_Counter.Interrupt_i_reg/C
                         clock pessimism              0.416    13.695    
                         clock uncertainty           -0.154    13.541    
    SLICE_X22Y98         FDRE (Setup_fdre_C_D)        0.029    13.570    design_1_i/fit_timer_0/U0/Using_Counter.Interrupt_i_reg
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  6.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.860     0.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.886 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.558     1.443    design_1_i/fit_timer_0/Clk
    SLICE_X23Y95                                                      r  design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[14]/Q
                         net (fo=2, routed)           0.067     1.651    design_1_i/fit_timer_0/n_0_U0/Using_Counter.Count_reg[14]
    SLICE_X23Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.775 r  design_1_i/fit_timer_0/U0/Using_Counter.All_Bits[14].MUXCY_L_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.775    design_1_i/fit_timer_0/U0/O12_out
    SLICE_X23Y95         FDSE                                         r  design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.966     0.966    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.995 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.827     1.822    design_1_i/fit_timer_0/Clk
    SLICE_X23Y95                                                      r  design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[13]/C
                         clock pessimism             -0.378     1.443    
    SLICE_X23Y95         FDSE (Hold_fdse_C_D)         0.105     1.548    design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X23Y98   design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X23Y92   design_1_i/fit_timer_0/U0/Using_Counter.Count_reg[23]/C



