
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version P-2019.03-SP3 for linux64 - Jul 19, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#****************************************************
#Note: 	clocks and reset signals were assumed as ideal
#****************************************************
#****************************************************
#MAX freq : 125M
#set SYS_CLK_PERIOD 9.0
#freq : 12MHz
set SYS_CLK_PERIOD 83.3
83.3
#****************************************************
#****************************************************
date
Mon May  6 23:31:31 2024
#****************************************************
set fix_hold_switch 	[getenv fix_hold_switch]
false
set exit_switch 	[getenv exit_switch]
true
set area_switch  	[getenv area_switch]
false
set power_switch  	[getenv power_switch]
false
set ultra_switch 	[getenv ultra_switch]
false
set high_switch  	[getenv high_switch]
true
set remove_tie_dont_use_switch [getenv remove_tie_dont_use_switch]
true
# Define some variables for design -- {aes_ASIC}
#****************************************************
set TOP_MODULE		ws2812
ws2812
set Rst_list		[list reset]
reset
set Clk_list		[list clk]
clk
set_svf 	${svfDir}/${TOP_MODULE}.svf
1
#Read saved unmapped ddc file
read_ddc  ${netlistDir}/${TOP_MODULE}_unmapped.ddc
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/STD/Synopsys/smic18_ss.db'
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/IO/Synopsys/smic18IO_line_ss.db'
Loading db file '/opt/synopsys/syn/P-2019.03-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/opt/synopsys/syn/P-2019.03-SP3/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/syn/P-2019.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'smic18_ss'
  Loading link library 'smic18IO_line_ss'
  Loading link library 'gtech'
Reading ddc file '/home/class/U65/SDUST_ASIC_proj/DC/netlist/ws2812_unmapped.ddc'.
Loaded 1 design.
Current design is 'ws2812'.
ws2812
#****************************************************
# Define The Design Enviroment
#****************************************************
set_min_library smic18_ss.db -min_version smic18_ff.db
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/STD/Synopsys/smic18_ff.db'
1
set_min_library smic18IO_line_ss.db -min_version smic18IO_line_ff.db
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/IO/Synopsys/smic18IO_line_ff.db'
1
#set_min_library smic18IO_stagger_ss.db -min_version smic18IO_stagger_ff.db
#set_min_library  vs_dp_16x64_worst.db	-min_version vs_dp_16x64_best.db
set_operating_conditions -analysis_type bc_wc -min best -max worst
Using operating conditions 'worst' found in library 'smic18_ss'.
Using operating conditions 'best' found in library 'smic18_ff'.
1
set_wire_load_mode  "segmented"
1
set_wire_load_model -name reference_area_10000000 -library smic18_ss
1
#****************************************************
# List of dont use cells. Avoiding scan and jk flip-flops, latches
#****************************************************
if 1 {
set_dont_use smic18_ss/FFSD*
set_dont_use smic18_ss/FFSED*
set_dont_use smic18_ss/FFJK*
set_dont_use smic18_ss/FFSJK*

#if set_dont_use latch, the result is wrong
#set_dont_use smic18_ss/LAT*
#set_dont_use smic18_ss/RSLAT*

#set_dont_use smic18_ss/*LX
#set_dont_use smic18_ss/*1X


#set_dont_use smic18_tt/FFSD*
#set_dont_use smic18_tt/FFSED*
#set_dont_use smic18_tt/FFJK*
#set_dont_use smic18_tt/FFSJK*

#set_dont_use smic18_tt/LAT*
#set_dont_use smic18_tt/RSLAT*
#set_dont_use smic18_tt/*LX
#set_dont_use smic18_tt/*1X

set_dont_use smic18_ff/FFSD*
set_dont_use smic18_ff/FFSED*
set_dont_use smic18_ff/FFJK*
set_dont_use smic18_ff/FFSJK*
#set_dont_use smic18_ff/LAT*
#set_dont_use smic18_ff/RSLAT*
#set_dont_use smic18_ff/*LX
#set_dont_use smic18_ff/*1X

}
1
#****************************************************
# remove dont_use attribute
#****************************************************
if { $remove_tie_dont_use_switch == "true" } {
	set_attribute  [get_lib_cells smic18_ss/TIE*] dont_touch false
#	set_attribute  [get_lib_cells smic18_tt/TIE*] dont_touch false
	set_attribute  [get_lib_cells smic18_ff/TIE*] dont_touch false

	set_attribute  [get_lib_cells smic18_ss/TIE*] dont_use false
#	set_attribute  [get_lib_cells smic18_tt/TIE*] dont_use false
	set_attribute  [get_lib_cells smic18_ff/TIE*] dont_use false
}
Information: Attribute 'dont_touch' is set on 2 objects. (UID-186)
Information: Attribute 'dont_touch' is set on 2 objects. (UID-186)
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
smic18_ff/TIEHHD smic18_ff/TIELHD
#****************************************************
# clock defination and reset
#****************************************************
#MAX freq : 125M
#physical clock and reset
current_design $TOP_MODULE
Current design is 'ws2812'.
{ws2812}
#should use pins? Can PAD_* be used?
create_clock -name wb_clk -period $SYS_CLK_PERIOD -waveform [list 0 [expr $SYS_CLK_PERIOD /2]]  [get_ports clk]
1
#create_clock -name wb_clk -period $SYS_CLK_PERIOD -waveform [list 0 [expr $SYS_CLK_PERIOD/2]]  [get_pins U_wb_clk_i/D]
set_dont_touch_network  [all_clocks]
1
#wb_clk
#set_ideal_network [get_pins "U_wb_clk_i/D"]
set_dont_touch_network  [get_ports "$Rst_list"]
1
set_ideal_network [get_ports "$Rst_list"]
1
#****************************************************
# clock constraints
#****************************************************
set_clock_latency	0.8	[all_clocks]
1
set_clock_uncertainty	0.3	[all_clocks]
1
set_clock_transition    0.3     [all_clocks]
1
report_clocks -nosplit >  ${reportsDir}/${TOP_MODULE}.clocks.txt
#****************************************************
# drive and load, max_fanout,max_capacitance
#****************************************************
set MAX_LOAD	[load_of smic18_ss/NAND2HD2X/A]
0.00954404
set_drive 0	[get_ports "$Rst_list"]
1
set_drive 0 	[get_ports "$Clk_list"]
1
set_driving_cell -lib_cell PLBI8S [remove_from_collection [all_inputs]          [get_ports [list clk reset]]]
1
set_max_capacitance [expr $MAX_LOAD*12] [get_designs *]
1
set_load [expr $MAX_LOAD*15] [all_outputs]
1
set_max_fanout 10 [all_inputs]
1
set_max_transition 1.0 $TOP_MODULE
1
#****************************************************
# input delay and output delay
# input delay and output delay were set to 50% clock period
#****************************************************
#should use -max and -min
#define ports (exclude *clk ports)
#jtag ports; use set_case_analysis?
#input delay : max : period - setup
#input delay : min : hold
#output delay : max : setup
#output delay : min : -hold
set wb_in_ports [remove_from_collection [all_inputs]  [get_ports [list clk reset]]]
{rgb_data[23] rgb_data[22] rgb_data[21] rgb_data[20] rgb_data[19] rgb_data[18] rgb_data[17] rgb_data[16] rgb_data[15] rgb_data[14] rgb_data[13] rgb_data[12] rgb_data[11] rgb_data[10] rgb_data[9] rgb_data[8] rgb_data[7] rgb_data[6] rgb_data[5] rgb_data[4] rgb_data[3] rgb_data[2] rgb_data[1] rgb_data[0] led_num[7] led_num[6] led_num[5] led_num[4] led_num[3] led_num[2] led_num[1] led_num[0] write}
set wb_out_ports [get_ports [list data]]
{data}
set_input_delay -max 5 -clock wb_clk $wb_in_ports
1
set_input_delay -min 0.1 -clock wb_clk $wb_in_ports
1
set_output_delay -max 5 -clock wb_clk $wb_out_ports
1
set_output_delay -min -1 -clock wb_clk $wb_out_ports
1
#exit
#****************************************************
# false path
#****************************************************
#set_case_analysis is enough?
set_false_path -from [get_ports "$Rst_list"]
1
#****************************************************
# case_analysis
#****************************************************
#set_case_analysis 0 [get_pins "U_wb_rst_i/D"]
#****************************************************
# area and power
#****************************************************
if { $area_switch == "true" } {
	set_max_area     0   
}
if { $power_switch == "true" } {
	set_max_total_power 0 uw
}
#****************************************************
# don't touch
#****************************************************
set_dont_touch        [get_cells U_* ]
Warning: Can't find objects matching 'U_*' in design 'ws2812'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#****************************************************
#  Map and Optimize the design
#****************************************************
check_design
 
****************************************
check_design summary:
Version:     P-2019.03-SP3
Date:        Mon May  6 23:31:33 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
No issues found.
--------------------------------------------------------------------------------

1
#compile
#avoid "assign"
set verilogout_no_tri true
true
set verilogout_equation false
false
#dxzhang:should be used only once
set_fix_multiple_port_nets -buffer_constants -all
1
#compile  -map_effort high -boundary_optimization
#compile  -map_effort medium -boundary_optimization
if {$ultra_switch == "true"} {
	set_ultra_optimization true -force
	}
if {$high_switch == "true"} {
	compile -map_effort high -boundary_optimization
} else {
	compile -map_effort medium -boundary_optimization
	}
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.3 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.3 |     *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PLOSCR14M' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLOSC14M' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI8S' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI8N' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI8F' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI4S' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI4N' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI4F' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI2S' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI2N' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI2F' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI24S' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI24N' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI24F' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI16S' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI16N' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PLBI16F' is unusable: unknown logic function.  (OPT-1022)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ws2812'
Information: Changed minimum wire load model for 'DW01_dec_width3' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812_MUX_OP_8_3_24' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'area_zero'. (OPT-171)
Information: The register 'state_reg[1]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Changed minimum wire load model for 'ws2812_MUX_OP_8_3_24' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ws2812_DW01_dec_0'
Information: Changed minimum wire load model for 'ws2812_DW01_dec_0' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
  Mapping 'ws2812_DW_cmp_0'
  Mapping 'ws2812_DW_cmp_1'
  Processing 'ws2812_DW01_dec_1'
Information: Changed minimum wire load model for 'ws2812_DW01_dec_1' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812_DW_cmp_1' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812_DW_cmp_0' from 'reference_area_20000' to 'reference_area_20000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'ws2812'. (DDB-72)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
  Mapping Optimization (Phase 1)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   62483.2      0.00       0.0       9.4                          
    0:00:02   62483.2      0.00       0.0       9.4                          
    0:00:02   62483.2      0.00       0.0       9.4                          
    0:00:02   62483.2      0.00       0.0       9.4                          
    0:00:02   62483.2      0.00       0.0       9.4                          
    0:00:02   21854.5      0.00       0.0       7.6                          
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
    0:00:02   21854.5      0.00       0.0       7.6                          
    0:00:02   21854.5      0.00       0.0       7.6                          
    0:00:02   21854.5      0.00       0.0       7.6                          
    0:00:02   21854.5      0.00       0.0       7.6                          
    0:00:02   21924.4      0.00       0.0       2.2                          
    0:00:02   21957.6      0.00       0.0       1.0                          
    0:00:02   21944.3      0.00       0.0       0.7                          
    0:00:02   21934.3      0.00       0.0       0.7                          
    0:00:02   21934.3      0.00       0.0       0.7                          
    0:00:02   21934.3      0.00       0.0       0.7                          
    0:00:02   21934.3      0.00       0.0       0.7                          
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   21934.3      0.00       0.0       0.7                          
    0:00:02   21934.3      0.00       0.0       0.7                          
    0:00:02   21844.5      0.00       0.0       1.2                          
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   21844.5      0.00       0.0       1.2                          
    0:00:02   22363.5      0.00       0.0       0.0 rgb_counter[1]           
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   22363.5      0.00       0.0       0.0                          
    0:00:02   22363.5      0.00       0.0       0.0                          
    0:00:02   22017.5      0.00       0.0       0.0                          
    0:00:02   21861.2      0.00       0.0       0.0                          
    0:00:02   21791.3      0.00       0.0       0.0                          
    0:00:02   21738.1      0.00       0.0       0.0                          
    0:00:02   21738.1      0.00       0.0       0.0                          
    0:00:02   21738.1      0.00       0.0       0.0                          
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
    0:00:02   21738.1      0.00       0.0       0.0                          
    0:00:02   21734.8      0.00       0.0       0.0                          
    0:00:02   21734.8      0.00       0.0       0.0                          
    0:00:02   21734.8      0.00       0.0       0.0                          
    0:00:02   21734.8      0.00       0.0       0.0                          
    0:00:02   21734.8      0.00       0.0       0.0                          
    0:00:02   21734.8      0.00       0.0       0.0                          
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
Information: Changed minimum wire load model for 'ws2812' from 'reference_area_10000000' to 'reference_area_100000'. (OPT-171)
    0:00:02   21734.8      0.00       0.0       0.0                          
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/STD/Synopsys/smic18_ff.db'
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/IO/Synopsys/smic18IO_line_ff.db'
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/STD/Synopsys/smic18_ss.db'
Loading db file '/home/class/U65/SDUST_ASIC_proj/lib/SMIC18_Ver2.5/FEView_STDIO/IO/Synopsys/smic18IO_line_ss.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ws2812' contains 1 high-fanout nets. A fanout number of 60 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 238 load(s), 1 driver(s)
1
#****************************************************
#  fix_hold_time
#****************************************************
if {$fix_hold_switch == "true"} {
        set_fix_hold [get_clocks *]
        compile -incremental -only_hold_time
}	
check_design  >  ${reportsDir}/${TOP_MODULE}.check_design.txt
check_timing  >  ${reportsDir}/${TOP_MODULE}.check_timing.txt
#****************************************************
#  Output Reports
#****************************************************
report_design -nosplit >  ${reportsDir}/${TOP_MODULE}.design.txt
report_port -nosplit >  ${reportsDir}/${TOP_MODULE}.port.txt
report_net -nosplit >  ${reportsDir}/${TOP_MODULE}.net.txt
report_timing_requirements -nosplit >  ${reportsDir}/${TOP_MODULE}.timing_requirements.txt
report_constraint -nosplit -all_violators >  ${reportsDir}/${TOP_MODULE}.constraint.txt
report_timing -nosplit >  ${reportsDir}/${TOP_MODULE}.timing.txt
report_area -nosplit >  ${reportsDir}/${TOP_MODULE}.area.txt
report_power -nosplit > ${reportsDir}/${TOP_MODULE}.power.txt
#****************************************************
#  Change Naming Rule
#****************************************************
remove_unconnected_ports -blast_buses [find -hierarchy cell {"*"}]
1
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive -remove_internal_net_bus -equal_ports_nets
1
change_names -hierarchy -rules name_rule
1
#****************************************************
#  Output Results
#****************************************************
write -format verilog   -hierarchy      -output  ${netlistDir}/${TOP_MODULE}.vg
Writing verilog file '/home/class/U65/SDUST_ASIC_proj/DC/netlist/ws2812.vg'.
1
write -format ddc -hierarchy -output ${netlistDir}/${TOP_MODULE}.ddc
Writing ddc file '/home/class/U65/SDUST_ASIC_proj/DC/netlist/ws2812.ddc'.
1
write_sdf  ${netlistDir}/${TOP_MODULE}_post_dc.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/class/U65/SDUST_ASIC_proj/DC/netlist/ws2812_post_dc.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'ws2812' contains 1 high-fanout nets. A fanout number of 60 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc  -nosplit ${netlistDir}/${TOP_MODULE}.sdc
1
date
Mon May  6 23:31:37 2024
#****************************************************
#  Finish and Quit
#****************************************************
if {$exit_switch == "true"} {
exit
}

Memory usage for main task 211 Mbytes.
Memory usage for this session 211 Mbytes.
CPU usage for this session 6 seconds ( 0.00 hours ).
Elapsed time for this session 9 seconds ( 0.00 hours ).

Thank you...
