verilog xil_defaultlib --include "../../../../SoC_soc_24.srcs/sources_1/bd/Micro_blaze_dht11/ipshared/4fba" --include "../../../../SoC_soc_24.srcs/sources_1/bd/Micro_blaze_dht11/ipshared/ec67/hdl" \
"../../../bd/Micro_blaze_dht11/ip/Micro_blaze_dht11_clk_wiz_0_0/Micro_blaze_dht11_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Micro_blaze_dht11/ip/Micro_blaze_dht11_clk_wiz_0_0/Micro_blaze_dht11_clk_wiz_0_0.v" \
"../../../bd/Micro_blaze_dht11/ip/Micro_blaze_dht11_lmb_bram_0/sim/Micro_blaze_dht11_lmb_bram_0.v" \
"../../../bd/Micro_blaze_dht11/ip/Micro_blaze_dht11_xbar_0/sim/Micro_blaze_dht11_xbar_0.v" \
"../../../bd/Micro_blaze_dht11/ipshared/8d52/src/clock_library.v" \
"../../../bd/Micro_blaze_dht11/ipshared/8d52/src/controler_dht11.v" \
"../../../bd/Micro_blaze_dht11/ipshared/8d52/src/exam2_sequential_logic_edge_detecter.v" \
"../../../bd/Micro_blaze_dht11/ipshared/8d52/hdl/myip_dht11_v1_0_S00_AXI.v" \
"../../../bd/Micro_blaze_dht11/ipshared/8d52/hdl/myip_dht11_v1_0.v" \
"../../../bd/Micro_blaze_dht11/ip/Micro_blaze_dht11_myip_dht11_0_0/sim/Micro_blaze_dht11_myip_dht11_0_0.v" \
"../../../bd/Micro_blaze_dht11/sim/Micro_blaze_dht11.v" \

verilog xil_defaultlib "glbl.v"

nosort
