/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  reg [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[74] & celloutsig_0_2z[6]);
  assign celloutsig_1_4z = ~(in_data[122] & in_data[178]);
  assign celloutsig_0_4z = ~(in_data[53] & in_data[35]);
  assign celloutsig_1_11z = ~(in_data[184] & celloutsig_1_0z);
  assign celloutsig_1_17z = ~(celloutsig_1_12z[1] & celloutsig_1_15z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_0z[4]);
  assign celloutsig_0_15z = ~(in_data[34] & celloutsig_0_6z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[99] : in_data[149]);
  assign celloutsig_1_19z = !(celloutsig_1_8z ? celloutsig_1_3z : celloutsig_1_13z);
  assign celloutsig_0_14z = !(celloutsig_0_13z[10] ? celloutsig_0_12z : celloutsig_0_13z[3]);
  assign celloutsig_1_0z = in_data[182] ^ in_data[128];
  assign celloutsig_1_13z = celloutsig_1_6z ^ celloutsig_1_8z;
  assign celloutsig_0_6z = celloutsig_0_1z[0] ^ celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_4z ^ in_data[42];
  assign celloutsig_0_9z = celloutsig_0_2z[6] ^ celloutsig_0_1z[0];
  assign celloutsig_0_10z = celloutsig_0_4z ^ celloutsig_0_7z;
  assign celloutsig_0_20z = celloutsig_0_3z ^ celloutsig_0_2z[0];
  assign celloutsig_0_0z = in_data[5:0] / { 1'h1, in_data[4:0] };
  assign celloutsig_1_12z = in_data[133:127] / { 1'h1, celloutsig_1_5z[13:11], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } / { 1'h1, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[26:18], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[31:18], celloutsig_0_0z[5:1], in_data[0] };
  assign celloutsig_0_16z = { in_data[76:72], celloutsig_0_7z, celloutsig_0_5z } === celloutsig_0_1z[14:8];
  assign celloutsig_0_31z = { celloutsig_0_13z[8], celloutsig_0_10z, celloutsig_0_6z } === { celloutsig_0_22z[1:0], celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[117:109], celloutsig_1_4z } > { celloutsig_1_2z[6:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_5z[9:7] > in_data[134:132];
  assign celloutsig_0_12z = { celloutsig_0_2z[4:0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z } > { in_data[29:17], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[121:120], celloutsig_1_1z } <= celloutsig_1_2z[9:7];
  assign celloutsig_1_8z = in_data[128:126] && in_data[102:100];
  assign celloutsig_1_9z = { in_data[102:99], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } && in_data[169:153];
  assign celloutsig_0_21z = { celloutsig_0_19z[2:0], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z } && { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_13z[11:0], celloutsig_0_28z } && { celloutsig_0_22z[10:1], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_5z = ! { celloutsig_0_1z[16], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_17z = { in_data[64:58], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z } % { 1'h1, celloutsig_0_13z[6:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_1z[13:12], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z } % { 1'h1, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[125:120], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[188:181], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z[13:12], celloutsig_1_7z, celloutsig_1_8z } % { 1'h1, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[9:4] };
  assign celloutsig_0_2z = { in_data[26:25], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[9:3] };
  assign celloutsig_1_5z = { in_data[162:150], celloutsig_1_3z, celloutsig_1_2z } >> in_data[154:130];
  assign celloutsig_0_22z = { celloutsig_0_0z[4:0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_20z } >> { celloutsig_0_1z[8:0], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_11z = ~((celloutsig_0_9z & celloutsig_0_0z[2]) | celloutsig_0_7z);
  assign celloutsig_0_28z = ~((celloutsig_0_11z & celloutsig_0_7z) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_16z = { celloutsig_1_2z[6:4], celloutsig_1_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 13'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_13z = { celloutsig_0_1z[20:9], celloutsig_0_8z };
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
