# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v" \
"../../../../PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/clk_en_signal.v" \
"../../../../PL_PROJ.srcs/sources_1/new/four_ch.v" \
"../../../../PL_PROJ.srcs/sources_1/new/four_gpio_ch.v" \
"../../../../PL_PROJ.srcs/sources_1/new/gpio_to_ch.v" \
"../../../../PL_PROJ.srcs/sources_1/new/pl_sys_top.v" \
"../../../../PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/pos_oneshot.v" \
"../../../../PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram.v" \
"../../../../PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v" \
"../../../../PL_PROJ.srcs/sim_1/new/pl_sys_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
