// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="edgedetect_edgedetect,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=6.667000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.866910,HLS_SYN_LAT=5249984,HLS_SYN_TPT=none,HLS_SYN_MEM=380,HLS_SYN_DSP=0,HLS_SYN_FF=22562,HLS_SYN_LUT=49682,HLS_VERSION=2024_1}" *)

module edgedetect (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 83'd1;
parameter    ap_ST_fsm_state2 = 83'd2;
parameter    ap_ST_fsm_state3 = 83'd4;
parameter    ap_ST_fsm_state4 = 83'd8;
parameter    ap_ST_fsm_state5 = 83'd16;
parameter    ap_ST_fsm_state6 = 83'd32;
parameter    ap_ST_fsm_state7 = 83'd64;
parameter    ap_ST_fsm_state8 = 83'd128;
parameter    ap_ST_fsm_state9 = 83'd256;
parameter    ap_ST_fsm_state10 = 83'd512;
parameter    ap_ST_fsm_state11 = 83'd1024;
parameter    ap_ST_fsm_state12 = 83'd2048;
parameter    ap_ST_fsm_state13 = 83'd4096;
parameter    ap_ST_fsm_state14 = 83'd8192;
parameter    ap_ST_fsm_state15 = 83'd16384;
parameter    ap_ST_fsm_state16 = 83'd32768;
parameter    ap_ST_fsm_state17 = 83'd65536;
parameter    ap_ST_fsm_state18 = 83'd131072;
parameter    ap_ST_fsm_state19 = 83'd262144;
parameter    ap_ST_fsm_state20 = 83'd524288;
parameter    ap_ST_fsm_state21 = 83'd1048576;
parameter    ap_ST_fsm_state22 = 83'd2097152;
parameter    ap_ST_fsm_state23 = 83'd4194304;
parameter    ap_ST_fsm_state24 = 83'd8388608;
parameter    ap_ST_fsm_state25 = 83'd16777216;
parameter    ap_ST_fsm_state26 = 83'd33554432;
parameter    ap_ST_fsm_state27 = 83'd67108864;
parameter    ap_ST_fsm_state28 = 83'd134217728;
parameter    ap_ST_fsm_state29 = 83'd268435456;
parameter    ap_ST_fsm_state30 = 83'd536870912;
parameter    ap_ST_fsm_state31 = 83'd1073741824;
parameter    ap_ST_fsm_state32 = 83'd2147483648;
parameter    ap_ST_fsm_state33 = 83'd4294967296;
parameter    ap_ST_fsm_state34 = 83'd8589934592;
parameter    ap_ST_fsm_state35 = 83'd17179869184;
parameter    ap_ST_fsm_state36 = 83'd34359738368;
parameter    ap_ST_fsm_state37 = 83'd68719476736;
parameter    ap_ST_fsm_state38 = 83'd137438953472;
parameter    ap_ST_fsm_state39 = 83'd274877906944;
parameter    ap_ST_fsm_state40 = 83'd549755813888;
parameter    ap_ST_fsm_state41 = 83'd1099511627776;
parameter    ap_ST_fsm_state42 = 83'd2199023255552;
parameter    ap_ST_fsm_state43 = 83'd4398046511104;
parameter    ap_ST_fsm_state44 = 83'd8796093022208;
parameter    ap_ST_fsm_state45 = 83'd17592186044416;
parameter    ap_ST_fsm_state46 = 83'd35184372088832;
parameter    ap_ST_fsm_state47 = 83'd70368744177664;
parameter    ap_ST_fsm_state48 = 83'd140737488355328;
parameter    ap_ST_fsm_state49 = 83'd281474976710656;
parameter    ap_ST_fsm_state50 = 83'd562949953421312;
parameter    ap_ST_fsm_state51 = 83'd1125899906842624;
parameter    ap_ST_fsm_state52 = 83'd2251799813685248;
parameter    ap_ST_fsm_state53 = 83'd4503599627370496;
parameter    ap_ST_fsm_state54 = 83'd9007199254740992;
parameter    ap_ST_fsm_state55 = 83'd18014398509481984;
parameter    ap_ST_fsm_state56 = 83'd36028797018963968;
parameter    ap_ST_fsm_state57 = 83'd72057594037927936;
parameter    ap_ST_fsm_state58 = 83'd144115188075855872;
parameter    ap_ST_fsm_state59 = 83'd288230376151711744;
parameter    ap_ST_fsm_state60 = 83'd576460752303423488;
parameter    ap_ST_fsm_state61 = 83'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 83'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 83'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 83'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 83'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 83'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 83'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 83'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 83'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 83'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 83'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 83'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 83'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 83'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 83'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 83'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 83'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 83'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 83'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 83'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 83'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 83'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 83'd4835703278458516698824704;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [82:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] image_rgb;
wire   [63:0] output_r;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state13;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_done;
wire   [0:0] icmp_ln55_fu_307_p2;
reg   [0:0] icmp_ln55_reg_457;
wire   [18:0] empty_fu_340_p2;
reg   [18:0] empty_reg_462;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln58_fu_352_p2;
reg   [0:0] icmp_ln58_reg_470;
wire   [18:0] empty_43_fu_363_p2;
reg   [18:0] empty_43_reg_474;
wire    ap_CS_fsm_state6;
wire   [18:0] empty_45_fu_369_p2;
reg   [18:0] empty_45_reg_479;
wire   [0:0] icmp_ln105_fu_379_p2;
reg   [0:0] icmp_ln105_reg_487;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln155_fu_390_p2;
reg   [0:0] icmp_ln155_reg_495;
wire    ap_CS_fsm_state11;
reg   [57:0] trunc_ln8_reg_500;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [511:0] gmem_WDATA;
reg   [63:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [15:0] image_gray_address0;
reg    image_gray_ce0;
reg    image_gray_we0;
reg   [7:0] image_gray_d0;
wire   [7:0] image_gray_q0;
reg    image_gray_ce1;
wire   [7:0] image_gray_q1;
reg   [15:0] image_gray_1_address0;
reg    image_gray_1_ce0;
reg    image_gray_1_we0;
reg   [7:0] image_gray_1_d0;
wire   [7:0] image_gray_1_q0;
reg    image_gray_1_ce1;
wire   [7:0] image_gray_1_q1;
reg   [15:0] image_gray_2_address0;
reg    image_gray_2_ce0;
reg    image_gray_2_we0;
reg   [7:0] image_gray_2_d0;
wire   [7:0] image_gray_2_q0;
reg    image_gray_2_ce1;
wire   [7:0] image_gray_2_q1;
reg   [15:0] image_gray_3_address0;
reg    image_gray_3_ce0;
reg    image_gray_3_we0;
reg   [7:0] image_gray_3_d0;
wire   [7:0] image_gray_3_q0;
reg    image_gray_3_ce1;
wire   [7:0] image_gray_3_q1;
reg   [15:0] image_gray_4_address0;
reg    image_gray_4_ce0;
reg    image_gray_4_we0;
reg   [7:0] image_gray_4_d0;
wire   [7:0] image_gray_4_q0;
reg    image_gray_4_ce1;
wire   [7:0] image_gray_4_q1;
reg   [15:0] image_gray_5_address0;
reg    image_gray_5_ce0;
reg    image_gray_5_we0;
reg   [7:0] image_gray_5_d0;
wire   [7:0] image_gray_5_q0;
reg    image_gray_5_ce1;
wire   [7:0] image_gray_5_q1;
reg   [18:0] temp_buf_address0;
reg    temp_buf_ce0;
reg    temp_buf_we0;
reg   [7:0] temp_buf_d0;
wire   [7:0] temp_buf_q0;
wire    grp_edgedetect_Pipeline_1_fu_182_ap_start;
wire    grp_edgedetect_Pipeline_1_fu_182_ap_done;
wire    grp_edgedetect_Pipeline_1_fu_182_ap_idle;
wire    grp_edgedetect_Pipeline_1_fu_182_ap_ready;
wire   [15:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_5_address0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_5_ce0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_5_we0;
wire   [7:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_5_d0;
wire   [15:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_4_address0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_4_ce0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_4_we0;
wire   [7:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_4_d0;
wire   [15:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_3_address0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_3_ce0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_3_we0;
wire   [7:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_3_d0;
wire   [15:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_2_address0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_2_ce0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_2_we0;
wire   [7:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_2_d0;
wire   [15:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_1_address0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_1_ce0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_1_we0;
wire   [7:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_1_d0;
wire   [15:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_address0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_ce0;
wire    grp_edgedetect_Pipeline_1_fu_182_image_gray_we0;
wire   [7:0] grp_edgedetect_Pipeline_1_fu_182_image_gray_d0;
wire    grp_edgedetect_Pipeline_2_fu_198_ap_start;
wire    grp_edgedetect_Pipeline_2_fu_198_ap_done;
wire    grp_edgedetect_Pipeline_2_fu_198_ap_idle;
wire    grp_edgedetect_Pipeline_2_fu_198_ap_ready;
wire   [18:0] grp_edgedetect_Pipeline_2_fu_198_temp_buf_address0;
wire    grp_edgedetect_Pipeline_2_fu_198_temp_buf_ce0;
wire    grp_edgedetect_Pipeline_2_fu_198_temp_buf_we0;
wire   [7:0] grp_edgedetect_Pipeline_2_fu_198_temp_buf_d0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_ready;
wire   [5:0] grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_normal_factor_2_out;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_normal_factor_2_out_ap_vld;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_BREADY;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_d0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_BREADY;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_address1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_ce1;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_address1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_ce1;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_address1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_ce1;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_address1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_ce1;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_address1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_ce1;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_address1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_ce1;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_ready;
wire   [4:0] grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_normal_factor_5_out;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_normal_factor_5_out_ap_vld;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_ready;
wire   [4:0] grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_normal_factor_8_out;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_normal_factor_8_out_ap_vld;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_BREADY;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_d0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_d0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_BREADY;
wire   [18:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_ce0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_we0;
wire   [7:0] grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_d0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_BREADY;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_1_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_1_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_2_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_2_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_3_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_3_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_4_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_4_ce0;
wire   [15:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_5_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_5_ce0;
wire   [18:0] grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_temp_buf_address0;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_temp_buf_ce0;
reg    grp_edgedetect_Pipeline_1_fu_182_ap_start_reg;
reg    ap_block_state1_ignore_call22;
wire    ap_CS_fsm_state2;
reg    grp_edgedetect_Pipeline_2_fu_198_ap_start_reg;
reg    ap_block_state1_ignore_call23;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg;
reg    ap_block_state1_ignore_call25;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg;
reg   [82:0] ap_NS_fsm;
wire    ap_NS_fsm_state14;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire  signed [63:0] sext_ln183_fu_406_p1;
reg   [8:0] r_fu_118;
wire   [8:0] empty_44_fu_346_p2;
reg    ap_block_state1;
wire   [17:0] tmp_fu_316_p3;
wire   [15:0] tmp_32_fu_328_p3;
wire   [18:0] p_shl_fu_324_p1;
wire   [18:0] p_shl150_fu_336_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 83'd1;
#0 grp_edgedetect_Pipeline_1_fu_182_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_2_fu_198_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg = 1'b0;
#0 r_fu_118 = 9'd0;
end

edgedetect_image_gray_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 51200 ),
    .AddressWidth( 16 ))
image_gray_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_gray_address0),
    .ce0(image_gray_ce0),
    .we0(image_gray_we0),
    .d0(image_gray_d0),
    .q0(image_gray_q0),
    .address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_address1),
    .ce1(image_gray_ce1),
    .q1(image_gray_q1)
);

edgedetect_image_gray_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 51200 ),
    .AddressWidth( 16 ))
image_gray_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_gray_1_address0),
    .ce0(image_gray_1_ce0),
    .we0(image_gray_1_we0),
    .d0(image_gray_1_d0),
    .q0(image_gray_1_q0),
    .address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_address1),
    .ce1(image_gray_1_ce1),
    .q1(image_gray_1_q1)
);

edgedetect_image_gray_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 51200 ),
    .AddressWidth( 16 ))
image_gray_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_gray_2_address0),
    .ce0(image_gray_2_ce0),
    .we0(image_gray_2_we0),
    .d0(image_gray_2_d0),
    .q0(image_gray_2_q0),
    .address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_address1),
    .ce1(image_gray_2_ce1),
    .q1(image_gray_2_q1)
);

edgedetect_image_gray_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 51200 ),
    .AddressWidth( 16 ))
image_gray_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_gray_3_address0),
    .ce0(image_gray_3_ce0),
    .we0(image_gray_3_we0),
    .d0(image_gray_3_d0),
    .q0(image_gray_3_q0),
    .address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_address1),
    .ce1(image_gray_3_ce1),
    .q1(image_gray_3_q1)
);

edgedetect_image_gray_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 51200 ),
    .AddressWidth( 16 ))
image_gray_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_gray_4_address0),
    .ce0(image_gray_4_ce0),
    .we0(image_gray_4_we0),
    .d0(image_gray_4_d0),
    .q0(image_gray_4_q0),
    .address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_address1),
    .ce1(image_gray_4_ce1),
    .q1(image_gray_4_q1)
);

edgedetect_image_gray_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 51200 ),
    .AddressWidth( 16 ))
image_gray_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_gray_5_address0),
    .ce0(image_gray_5_ce0),
    .we0(image_gray_5_we0),
    .d0(image_gray_5_d0),
    .q0(image_gray_5_q0),
    .address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_address1),
    .ce1(image_gray_5_ce1),
    .q1(image_gray_5_q1)
);

edgedetect_temp_buf_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 307200 ),
    .AddressWidth( 19 ))
temp_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(temp_buf_address0),
    .ce0(temp_buf_ce0),
    .we0(temp_buf_we0),
    .d0(temp_buf_d0),
    .q0(temp_buf_q0)
);

edgedetect_edgedetect_Pipeline_1 grp_edgedetect_Pipeline_1_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_1_fu_182_ap_start),
    .ap_done(grp_edgedetect_Pipeline_1_fu_182_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_1_fu_182_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_1_fu_182_ap_ready),
    .image_gray_5_address0(grp_edgedetect_Pipeline_1_fu_182_image_gray_5_address0),
    .image_gray_5_ce0(grp_edgedetect_Pipeline_1_fu_182_image_gray_5_ce0),
    .image_gray_5_we0(grp_edgedetect_Pipeline_1_fu_182_image_gray_5_we0),
    .image_gray_5_d0(grp_edgedetect_Pipeline_1_fu_182_image_gray_5_d0),
    .image_gray_4_address0(grp_edgedetect_Pipeline_1_fu_182_image_gray_4_address0),
    .image_gray_4_ce0(grp_edgedetect_Pipeline_1_fu_182_image_gray_4_ce0),
    .image_gray_4_we0(grp_edgedetect_Pipeline_1_fu_182_image_gray_4_we0),
    .image_gray_4_d0(grp_edgedetect_Pipeline_1_fu_182_image_gray_4_d0),
    .image_gray_3_address0(grp_edgedetect_Pipeline_1_fu_182_image_gray_3_address0),
    .image_gray_3_ce0(grp_edgedetect_Pipeline_1_fu_182_image_gray_3_ce0),
    .image_gray_3_we0(grp_edgedetect_Pipeline_1_fu_182_image_gray_3_we0),
    .image_gray_3_d0(grp_edgedetect_Pipeline_1_fu_182_image_gray_3_d0),
    .image_gray_2_address0(grp_edgedetect_Pipeline_1_fu_182_image_gray_2_address0),
    .image_gray_2_ce0(grp_edgedetect_Pipeline_1_fu_182_image_gray_2_ce0),
    .image_gray_2_we0(grp_edgedetect_Pipeline_1_fu_182_image_gray_2_we0),
    .image_gray_2_d0(grp_edgedetect_Pipeline_1_fu_182_image_gray_2_d0),
    .image_gray_1_address0(grp_edgedetect_Pipeline_1_fu_182_image_gray_1_address0),
    .image_gray_1_ce0(grp_edgedetect_Pipeline_1_fu_182_image_gray_1_ce0),
    .image_gray_1_we0(grp_edgedetect_Pipeline_1_fu_182_image_gray_1_we0),
    .image_gray_1_d0(grp_edgedetect_Pipeline_1_fu_182_image_gray_1_d0),
    .image_gray_address0(grp_edgedetect_Pipeline_1_fu_182_image_gray_address0),
    .image_gray_ce0(grp_edgedetect_Pipeline_1_fu_182_image_gray_ce0),
    .image_gray_we0(grp_edgedetect_Pipeline_1_fu_182_image_gray_we0),
    .image_gray_d0(grp_edgedetect_Pipeline_1_fu_182_image_gray_d0)
);

edgedetect_edgedetect_Pipeline_2 grp_edgedetect_Pipeline_2_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_2_fu_198_ap_start),
    .ap_done(grp_edgedetect_Pipeline_2_fu_198_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_2_fu_198_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_2_fu_198_ap_ready),
    .temp_buf_address0(grp_edgedetect_Pipeline_2_fu_198_temp_buf_address0),
    .temp_buf_ce0(grp_edgedetect_Pipeline_2_fu_198_temp_buf_ce0),
    .temp_buf_we0(grp_edgedetect_Pipeline_2_fu_198_temp_buf_we0),
    .temp_buf_d0(grp_edgedetect_Pipeline_2_fu_198_temp_buf_d0)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2 grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_ready),
    .normal_factor_2_out(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_normal_factor_2_out),
    .normal_factor_2_out_ap_vld(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_normal_factor_2_out_ap_vld)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .image_gray_5_address0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_address0),
    .image_gray_5_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_ce0),
    .image_gray_5_we0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_we0),
    .image_gray_5_d0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_d0),
    .image_gray_4_address0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_address0),
    .image_gray_4_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_ce0),
    .image_gray_4_we0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_we0),
    .image_gray_4_d0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_d0),
    .image_gray_3_address0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_address0),
    .image_gray_3_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_ce0),
    .image_gray_3_we0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_we0),
    .image_gray_3_d0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_d0),
    .image_gray_2_address0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_address0),
    .image_gray_2_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_ce0),
    .image_gray_2_we0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_we0),
    .image_gray_2_d0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_d0),
    .image_gray_1_address0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_address0),
    .image_gray_1_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_ce0),
    .image_gray_1_we0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_we0),
    .image_gray_1_d0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_d0),
    .image_gray_address0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_address0),
    .image_gray_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_ce0),
    .image_gray_we0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_we0),
    .image_gray_d0(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_d0),
    .image_rgb(image_rgb)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_60_4 grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .empty_28(empty_reg_462),
    .image_gray_address0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_address0),
    .image_gray_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_ce0),
    .image_gray_q0(image_gray_q0),
    .image_gray_address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_address1),
    .image_gray_ce1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_ce1),
    .image_gray_q1(image_gray_q1),
    .image_gray_1_address0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_address0),
    .image_gray_1_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_ce0),
    .image_gray_1_q0(image_gray_1_q0),
    .image_gray_1_address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_address1),
    .image_gray_1_ce1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_ce1),
    .image_gray_1_q1(image_gray_1_q1),
    .image_gray_2_address0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_address0),
    .image_gray_2_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_ce0),
    .image_gray_2_q0(image_gray_2_q0),
    .image_gray_2_address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_address1),
    .image_gray_2_ce1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_ce1),
    .image_gray_2_q1(image_gray_2_q1),
    .image_gray_3_address0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_address0),
    .image_gray_3_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_ce0),
    .image_gray_3_q0(image_gray_3_q0),
    .image_gray_3_address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_address1),
    .image_gray_3_ce1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_ce1),
    .image_gray_3_q1(image_gray_3_q1),
    .image_gray_4_address0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_address0),
    .image_gray_4_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_ce0),
    .image_gray_4_q0(image_gray_4_q0),
    .image_gray_4_address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_address1),
    .image_gray_4_ce1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_ce1),
    .image_gray_4_q1(image_gray_4_q1),
    .image_gray_5_address0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_address0),
    .image_gray_5_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_ce0),
    .image_gray_5_q0(image_gray_5_q0),
    .image_gray_5_address1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_address1),
    .image_gray_5_ce1(grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_ce1),
    .image_gray_5_q1(image_gray_5_q1),
    .empty_29(empty_45_reg_479),
    .empty(empty_43_reg_474),
    .normal_factor_2_reload(grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_normal_factor_2_out),
    .icmp_ln55(icmp_ln55_reg_457),
    .p_cast42(empty_reg_462),
    .output_r(output_r)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_ready),
    .normal_factor_5_out(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_normal_factor_5_out),
    .normal_factor_5_out_ap_vld(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_normal_factor_5_out_ap_vld)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2 grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_ready),
    .normal_factor_8_out(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_normal_factor_8_out),
    .normal_factor_8_out_ap_vld(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_normal_factor_8_out_ap_vld)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4 grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .image_gray_5_address0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_address0),
    .image_gray_5_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_ce0),
    .image_gray_5_we0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_we0),
    .image_gray_5_d0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_d0),
    .image_gray_4_address0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_address0),
    .image_gray_4_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_ce0),
    .image_gray_4_we0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_we0),
    .image_gray_4_d0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_d0),
    .image_gray_3_address0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_address0),
    .image_gray_3_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_ce0),
    .image_gray_3_we0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_we0),
    .image_gray_3_d0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_d0),
    .image_gray_2_address0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_address0),
    .image_gray_2_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_ce0),
    .image_gray_2_we0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_we0),
    .image_gray_2_d0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_d0),
    .image_gray_1_address0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_address0),
    .image_gray_1_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_ce0),
    .image_gray_1_we0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_we0),
    .image_gray_1_d0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_d0),
    .image_gray_address0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_address0),
    .image_gray_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_ce0),
    .image_gray_we0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_we0),
    .image_gray_d0(grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_d0),
    .output_r(output_r),
    .normal_factor_5_reload(grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_normal_factor_5_out),
    .icmp_ln105(icmp_ln105_reg_487)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4 grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .output_r(output_r),
    .normal_factor_8_reload(grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_normal_factor_8_out),
    .icmp_ln155(icmp_ln155_reg_495),
    .temp_buf_address0(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_address0),
    .temp_buf_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_ce0),
    .temp_buf_we0(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_we0),
    .temp_buf_d0(grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_d0)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln183(trunc_ln8_reg_500),
    .image_gray_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_address0),
    .image_gray_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_ce0),
    .image_gray_q0(image_gray_q0),
    .image_gray_1_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_1_address0),
    .image_gray_1_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_1_ce0),
    .image_gray_1_q0(image_gray_1_q0),
    .image_gray_2_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_2_address0),
    .image_gray_2_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_2_ce0),
    .image_gray_2_q0(image_gray_2_q0),
    .image_gray_3_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_3_address0),
    .image_gray_3_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_3_ce0),
    .image_gray_3_q0(image_gray_3_q0),
    .image_gray_4_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_4_address0),
    .image_gray_4_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_4_ce0),
    .image_gray_4_q0(image_gray_4_q0),
    .image_gray_5_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_5_address0),
    .image_gray_5_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_5_ce0),
    .image_gray_5_q0(image_gray_5_q0),
    .temp_buf_address0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_temp_buf_address0),
    .temp_buf_ce0(grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_temp_buf_ce0),
    .temp_buf_q0(temp_buf_q0)
);

edgedetect_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .image_rgb(image_rgb),
    .output_r(output_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

edgedetect_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 70 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_ARVALID),
    .I_CH0_ARREADY(gmem_ARREADY),
    .I_CH0_ARADDR(gmem_ARADDR),
    .I_CH0_ARLEN(gmem_ARLEN),
    .I_CH0_RVALID(gmem_RVALID),
    .I_CH0_RREADY(gmem_RREADY),
    .I_CH0_RDATA(gmem_RDATA),
    .I_CH0_RFIFONUM(gmem_RFIFONUM),
    .I_CH0_AWVALID(gmem_AWVALID),
    .I_CH0_AWREADY(gmem_AWREADY),
    .I_CH0_AWADDR(gmem_AWADDR),
    .I_CH0_AWLEN(gmem_AWLEN),
    .I_CH0_WVALID(gmem_WVALID),
    .I_CH0_WREADY(gmem_WREADY),
    .I_CH0_WDATA(gmem_WDATA),
    .I_CH0_WSTRB(gmem_WSTRB),
    .I_CH0_BVALID(gmem_BVALID),
    .I_CH0_BREADY(gmem_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_1_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call22) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_edgedetect_Pipeline_1_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_1_fu_182_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_1_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_2_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call23) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_edgedetect_Pipeline_2_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_2_fu_198_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_2_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done == 1'b1) & (icmp_ln58_reg_470 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (1'b1 == ap_NS_fsm_state14))) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call25) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done == 1'b1) & (icmp_ln58_reg_470 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_fu_118 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        r_fu_118 <= empty_44_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_43_reg_474[18 : 7] <= empty_43_fu_363_p2[18 : 7];
        empty_45_reg_479[18 : 7] <= empty_45_fu_369_p2[18 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_reg_462[18 : 7] <= empty_fu_340_p2[18 : 7];
        icmp_ln58_reg_470 <= icmp_ln58_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln105_reg_487 <= icmp_ln105_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln155_reg_495 <= icmp_ln155_fu_390_p2;
        trunc_ln8_reg_500 <= {{output_r[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_done == 1'b1))) begin
        icmp_ln55_reg_457 <= icmp_ln55_fu_307_p2;
    end
end

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        gmem_AWADDR = sext_ln183_fu_406_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        gmem_AWLEN = 64'd4800;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_1_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_1_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_1_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_1_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_1_address0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_1_address0;
    end else begin
        image_gray_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_1_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_1_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_1_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_1_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_1_ce0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_1_ce0;
    end else begin
        image_gray_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_1_ce1 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_1_ce1;
    end else begin
        image_gray_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_1_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_1_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_1_d0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_1_d0;
    end else begin
        image_gray_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_1_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_1_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_1_we0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_1_we0;
    end else begin
        image_gray_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_2_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_2_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_2_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_2_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_2_address0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_2_address0;
    end else begin
        image_gray_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_2_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_2_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_2_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_2_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_2_ce0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_2_ce0;
    end else begin
        image_gray_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_2_ce1 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_2_ce1;
    end else begin
        image_gray_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_2_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_2_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_2_d0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_2_d0;
    end else begin
        image_gray_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_2_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_2_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_2_we0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_2_we0;
    end else begin
        image_gray_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_3_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_3_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_3_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_3_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_3_address0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_3_address0;
    end else begin
        image_gray_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_3_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_3_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_3_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_3_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_3_ce0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_3_ce0;
    end else begin
        image_gray_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_3_ce1 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_3_ce1;
    end else begin
        image_gray_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_3_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_3_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_3_d0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_3_d0;
    end else begin
        image_gray_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_3_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_3_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_3_we0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_3_we0;
    end else begin
        image_gray_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_4_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_4_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_4_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_4_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_4_address0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_4_address0;
    end else begin
        image_gray_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_4_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_4_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_4_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_4_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_4_ce0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_4_ce0;
    end else begin
        image_gray_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_4_ce1 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_4_ce1;
    end else begin
        image_gray_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_4_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_4_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_4_d0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_4_d0;
    end else begin
        image_gray_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_4_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_4_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_4_we0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_4_we0;
    end else begin
        image_gray_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_5_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_5_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_5_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_5_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_5_address0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_5_address0;
    end else begin
        image_gray_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_5_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_5_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_5_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_5_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_5_ce0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_5_ce0;
    end else begin
        image_gray_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_5_ce1 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_5_ce1;
    end else begin
        image_gray_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_5_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_5_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_5_d0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_5_d0;
    end else begin
        image_gray_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_5_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_5_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_5_we0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_5_we0;
    end else begin
        image_gray_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_address0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_address0;
    end else begin
        image_gray_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_gray_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_image_gray_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_ce0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_ce0;
    end else begin
        image_gray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        image_gray_ce1 = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_image_gray_ce1;
    end else begin
        image_gray_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_d0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_d0;
    end else begin
        image_gray_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        image_gray_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_image_gray_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        image_gray_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_image_gray_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_gray_we0 = grp_edgedetect_Pipeline_1_fu_182_image_gray_we0;
    end else begin
        image_gray_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp_buf_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_temp_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_buf_address0 = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_buf_address0 = grp_edgedetect_Pipeline_2_fu_198_temp_buf_address0;
    end else begin
        temp_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        temp_buf_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_temp_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_buf_ce0 = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_buf_ce0 = grp_edgedetect_Pipeline_2_fu_198_temp_buf_ce0;
    end else begin
        temp_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_buf_d0 = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_buf_d0 = grp_edgedetect_Pipeline_2_fu_198_temp_buf_d0;
    end else begin
        temp_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_buf_we0 = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_temp_buf_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_buf_we0 = grp_edgedetect_Pipeline_2_fu_198_temp_buf_we0;
    end else begin
        temp_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done == 1'b1) & (icmp_ln58_reg_470 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_done == 1'b1) & (icmp_ln58_reg_470 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state14 = ap_NS_fsm[32'd13];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call22 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call23 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call25 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_done == 1'b0) | (grp_edgedetect_Pipeline_2_fu_198_ap_done == 1'b0) | (grp_edgedetect_Pipeline_1_fu_182_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_done == 1'b0) | (grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_done == 1'b0));
end

assign empty_43_fu_363_p2 = (empty_reg_462 + 19'd1280);

assign empty_44_fu_346_p2 = (r_fu_118 + 9'd1);

assign empty_45_fu_369_p2 = (empty_reg_462 + 19'd640);

assign empty_fu_340_p2 = (p_shl_fu_324_p1 + p_shl150_fu_336_p1);

assign grp_edgedetect_Pipeline_1_fu_182_ap_start = grp_edgedetect_Pipeline_1_fu_182_ap_start_reg;

assign grp_edgedetect_Pipeline_2_fu_198_ap_start = grp_edgedetect_Pipeline_2_fu_198_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_ap_start_reg;

assign icmp_ln105_fu_379_p2 = ((grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246_normal_factor_5_out == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_390_p2 = ((grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253_normal_factor_8_out == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_307_p2 = ((grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204_normal_factor_2_out == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_352_p2 = ((r_fu_118 == 9'd477) ? 1'b1 : 1'b0);

assign p_shl150_fu_336_p1 = tmp_32_fu_328_p3;

assign p_shl_fu_324_p1 = tmp_fu_316_p3;

assign sext_ln183_fu_406_p1 = $signed(trunc_ln8_reg_500);

assign tmp_32_fu_328_p3 = {{r_fu_118}, {7'd0}};

assign tmp_fu_316_p3 = {{r_fu_118}, {9'd0}};

always @ (posedge ap_clk) begin
    empty_reg_462[6:0] <= 7'b0000000;
    empty_43_reg_474[6:0] <= 7'b0000000;
    empty_45_reg_479[6:0] <= 7'b0000000;
end

endmodule //edgedetect
