
ADVProj2Exercise3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000630  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080007c4  080007c4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080007c4  080007c4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080007c4  080007c4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080007c4  080007c4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080007c4  080007c4  000107c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080007c8  080007c8  000107c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080007cc  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          00000024  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000028  20000028  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000fd0  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000472  00000000  00000000  00021047  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000150  00000000  00000000  000214c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000ed  00000000  00000000  00021610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00014d58  00000000  00000000  000216fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000d90  00000000  00000000  00036455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000728a1  00000000  00000000  000371e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000484  00000000  00000000  000a9a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  000a9f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080007ac 	.word	0x080007ac

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080007ac 	.word	0x080007ac

080001d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	db0b      	blt.n	80001fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	f003 021f 	and.w	r2, r3, #31
 80001ec:	4907      	ldr	r1, [pc, #28]	; (800020c <__NVIC_EnableIRQ+0x38>)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	095b      	lsrs	r3, r3, #5
 80001f4:	2001      	movs	r0, #1
 80001f6:	fa00 f202 	lsl.w	r2, r0, r2
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001fe:	bf00      	nop
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	e000e100 	.word	0xe000e100

08000210 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	4603      	mov	r3, r0
 8000218:	6039      	str	r1, [r7, #0]
 800021a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800021c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000220:	2b00      	cmp	r3, #0
 8000222:	db0a      	blt.n	800023a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	b2da      	uxtb	r2, r3
 8000228:	490c      	ldr	r1, [pc, #48]	; (800025c <__NVIC_SetPriority+0x4c>)
 800022a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800022e:	0112      	lsls	r2, r2, #4
 8000230:	b2d2      	uxtb	r2, r2
 8000232:	440b      	add	r3, r1
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000238:	e00a      	b.n	8000250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	b2da      	uxtb	r2, r3
 800023e:	4908      	ldr	r1, [pc, #32]	; (8000260 <__NVIC_SetPriority+0x50>)
 8000240:	79fb      	ldrb	r3, [r7, #7]
 8000242:	f003 030f 	and.w	r3, r3, #15
 8000246:	3b04      	subs	r3, #4
 8000248:	0112      	lsls	r2, r2, #4
 800024a:	b2d2      	uxtb	r2, r2
 800024c:	440b      	add	r3, r1
 800024e:	761a      	strb	r2, [r3, #24]
}
 8000250:	bf00      	nop
 8000252:	370c      	adds	r7, #12
 8000254:	46bd      	mov	sp, r7
 8000256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025a:	4770      	bx	lr
 800025c:	e000e100 	.word	0xe000e100
 8000260:	e000ed00 	.word	0xe000ed00

08000264 <enable_clocks>:
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif



int enable_clocks(){
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0

	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN; //enable GPIOA, GPIOC, GPIOE
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <enable_clocks+0x28>)
 800026a:	695b      	ldr	r3, [r3, #20]
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <enable_clocks+0x28>)
 800026e:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000272:	6153      	str	r3, [r2, #20]

	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN; //store a 1 into the TIM2 enable flag to enable the timer
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <enable_clocks+0x28>)
 8000276:	69db      	ldr	r3, [r3, #28]
 8000278:	4a04      	ldr	r2, [pc, #16]	; (800028c <enable_clocks+0x28>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	61d3      	str	r3, [r2, #28]

}
 8000280:	bf00      	nop
 8000282:	4618      	mov	r0, r3
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	40021000 	.word	0x40021000

08000290 <initialise_board>:



void initialise_board() {
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0

	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000296:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <initialise_board+0x20>)
 8000298:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f245 5255 	movw	r2, #21845	; 0x5555
 80002a0:	801a      	strh	r2, [r3, #0]
}
 80002a2:	bf00      	nop
 80002a4:	370c      	adds	r7, #12
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	48001002 	.word	0x48001002

080002b4 <reset_timer_2>:


void reset_timer_2() {
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0

	TIM2->EGR |= TIM_EGR_UG;
 80002b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002c2:	f043 0301 	orr.w	r3, r3, #1
 80002c6:	6153      	str	r3, [r2, #20]

}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr

080002d2 <reset_UIF_2>:

void reset_UIF_2(){
 80002d2:	b480      	push	{r7}
 80002d4:	af00      	add	r7, sp, #0

	TIM2->SR &= ~TIM_SR_UIF;
 80002d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002da:	691b      	ldr	r3, [r3, #16]
 80002dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002e0:	f023 0301 	bic.w	r3, r3, #1
 80002e4:	6113      	str	r3, [r2, #16]

}
 80002e6:	bf00      	nop
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <max_count_value_timer_2>:

void max_count_value_timer_2(timer_info *s) {
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]

	uint16_t max_count = s->max_count;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	881b      	ldrh	r3, [r3, #0]
 80002fc:	81fb      	strh	r3, [r7, #14]
	TIM2->ARR = max_count;
 80002fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000302:	89fb      	ldrh	r3, [r7, #14]
 8000304:	62d3      	str	r3, [r2, #44]	; 0x2c

}
 8000306:	bf00      	nop
 8000308:	3714      	adds	r7, #20
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr

08000312 <start_timer_2>:

void start_timer_2() {
 8000312:	b480      	push	{r7}
 8000314:	af00      	add	r7, sp, #0

	TIM2->CR1 |= TIM_CR1_CEN;
 8000316:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000320:	f043 0301 	orr.w	r3, r3, #1
 8000324:	6013      	str	r3, [r2, #0]

}
 8000326:	bf00      	nop
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr

08000330 <set_prescaler_timer_2>:

void set_prescaler_timer_2(timer_info *s){
 8000330:	b480      	push	{r7}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]

	uint16_t psc_value = s->psc_value;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	885b      	ldrh	r3, [r3, #2]
 800033c:	81fb      	strh	r3, [r7, #14]
	TIM2->PSC = psc_value;
 800033e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000342:	89fb      	ldrh	r3, [r7, #14]
 8000344:	6293      	str	r3, [r2, #40]	; 0x28

}
 8000346:	bf00      	nop
 8000348:	3714      	adds	r7, #20
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr

08000352 <general_initialisation>:

void general_initialisation() {
 8000352:	b580      	push	{r7, lr}
 8000354:	af00      	add	r7, sp, #0

	enable_clocks();
 8000356:	f7ff ff85 	bl	8000264 <enable_clocks>
	initialise_board();
 800035a:	f7ff ff99 	bl	8000290 <initialise_board>

}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}

08000362 <timer_2_initialisation>:

void timer_2_initialisation(timer_info *s){
 8000362:	b580      	push	{r7, lr}
 8000364:	b082      	sub	sp, #8
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800036a:	b672      	cpsid	i
}
 800036c:	bf00      	nop

	__disable_irq();

	max_count_value_timer_2(s);
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f7ff ffbe 	bl	80002f0 <max_count_value_timer_2>
	start_timer_2();
 8000374:	f7ff ffcd 	bl	8000312 <start_timer_2>
	set_prescaler_timer_2(s);
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f7ff ffd9 	bl	8000330 <set_prescaler_timer_2>
	reset_timer_2();
 800037e:	f7ff ff99 	bl	80002b4 <reset_timer_2>
	reset_UIF_2();
 8000382:	f7ff ffa6 	bl	80002d2 <reset_UIF_2>
  __ASM volatile ("cpsie i" : : : "memory");
 8000386:	b662      	cpsie	i
}
 8000388:	bf00      	nop

	__enable_irq();

}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <enable_interrupt_timer_2>:

void enable_interrupt_timer_2(){
 8000392:	b580      	push	{r7, lr}
 8000394:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000396:	b672      	cpsid	i
}
 8000398:	bf00      	nop

	__disable_irq();

	__NVIC_SetPriority(TIM2_IRQn,2);
 800039a:	2102      	movs	r1, #2
 800039c:	201c      	movs	r0, #28
 800039e:	f7ff ff37 	bl	8000210 <__NVIC_SetPriority>
	__NVIC_EnableIRQ(TIM2_IRQn);
 80003a2:	201c      	movs	r0, #28
 80003a4:	f7ff ff16 	bl	80001d4 <__NVIC_EnableIRQ>

	TIM2->DIER |= TIM_DIER_UIE;
 80003a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ac:	68db      	ldr	r3, [r3, #12]
 80003ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003b2:	f043 0301 	orr.w	r3, r3, #1
 80003b6:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80003b8:	b662      	cpsie	i
}
 80003ba:	bf00      	nop

	__enable_irq();
}
 80003bc:	bf00      	nop
 80003be:	bd80      	pop	{r7, pc}

080003c0 <reset_timer_3>:





void reset_timer_3() {
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

	TIM3->EGR |= TIM_EGR_UG;
 80003c4:	4b05      	ldr	r3, [pc, #20]	; (80003dc <reset_timer_3+0x1c>)
 80003c6:	695b      	ldr	r3, [r3, #20]
 80003c8:	4a04      	ldr	r2, [pc, #16]	; (80003dc <reset_timer_3+0x1c>)
 80003ca:	f043 0301 	orr.w	r3, r3, #1
 80003ce:	6153      	str	r3, [r2, #20]

}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	40000400 	.word	0x40000400

080003e0 <reset_UIF_3>:

void reset_UIF_3(){
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

	TIM3->SR &= ~TIM_SR_UIF;
 80003e4:	4b05      	ldr	r3, [pc, #20]	; (80003fc <reset_UIF_3+0x1c>)
 80003e6:	691b      	ldr	r3, [r3, #16]
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <reset_UIF_3+0x1c>)
 80003ea:	f023 0301 	bic.w	r3, r3, #1
 80003ee:	6113      	str	r3, [r2, #16]

}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	40000400 	.word	0x40000400

08000400 <max_count_value_timer_3>:

void max_count_value_timer_3(timer_info *s) {
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]

	uint16_t max_count = s->max_count;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	881b      	ldrh	r3, [r3, #0]
 800040c:	81fb      	strh	r3, [r7, #14]
	TIM3->ARR = max_count;
 800040e:	4a04      	ldr	r2, [pc, #16]	; (8000420 <max_count_value_timer_3+0x20>)
 8000410:	89fb      	ldrh	r3, [r7, #14]
 8000412:	62d3      	str	r3, [r2, #44]	; 0x2c

}
 8000414:	bf00      	nop
 8000416:	3714      	adds	r7, #20
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr
 8000420:	40000400 	.word	0x40000400

08000424 <start_timer_3>:

void start_timer_3() {
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0

	TIM3->CR1 |= TIM_CR1_CEN;
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <start_timer_3+0x1c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a04      	ldr	r2, [pc, #16]	; (8000440 <start_timer_3+0x1c>)
 800042e:	f043 0301 	orr.w	r3, r3, #1
 8000432:	6013      	str	r3, [r2, #0]

}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop
 8000440:	40000400 	.word	0x40000400

08000444 <set_prescaler_timer_3>:

void set_prescaler_timer_3(timer_info *s){
 8000444:	b480      	push	{r7}
 8000446:	b085      	sub	sp, #20
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]

	uint16_t psc_value = s->psc_value;
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	885b      	ldrh	r3, [r3, #2]
 8000450:	81fb      	strh	r3, [r7, #14]
	TIM3->PSC = psc_value;
 8000452:	4a04      	ldr	r2, [pc, #16]	; (8000464 <set_prescaler_timer_3+0x20>)
 8000454:	89fb      	ldrh	r3, [r7, #14]
 8000456:	6293      	str	r3, [r2, #40]	; 0x28

}
 8000458:	bf00      	nop
 800045a:	3714      	adds	r7, #20
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	40000400 	.word	0x40000400

08000468 <timer_3_initialisation>:


void timer_3_initialisation(timer_info *s){
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000470:	b672      	cpsid	i
}
 8000472:	bf00      	nop

	__disable_irq();

	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000474:	4b0b      	ldr	r3, [pc, #44]	; (80004a4 <timer_3_initialisation+0x3c>)
 8000476:	69db      	ldr	r3, [r3, #28]
 8000478:	4a0a      	ldr	r2, [pc, #40]	; (80004a4 <timer_3_initialisation+0x3c>)
 800047a:	f043 0302 	orr.w	r3, r3, #2
 800047e:	61d3      	str	r3, [r2, #28]

	max_count_value_timer_3(s);
 8000480:	6878      	ldr	r0, [r7, #4]
 8000482:	f7ff ffbd 	bl	8000400 <max_count_value_timer_3>
	start_timer_3();
 8000486:	f7ff ffcd 	bl	8000424 <start_timer_3>
	set_prescaler_timer_3(s);
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f7ff ffda 	bl	8000444 <set_prescaler_timer_3>
	reset_timer_3();
 8000490:	f7ff ff96 	bl	80003c0 <reset_timer_3>
	reset_UIF_3();
 8000494:	f7ff ffa4 	bl	80003e0 <reset_UIF_3>
  __ASM volatile ("cpsie i" : : : "memory");
 8000498:	b662      	cpsie	i
}
 800049a:	bf00      	nop

	__enable_irq();

}
 800049c:	bf00      	nop
 800049e:	3708      	adds	r7, #8
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40021000 	.word	0x40021000

080004a8 <enable_interrupt_timer_3>:

void enable_interrupt_timer_3(){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80004ac:	b672      	cpsid	i
}
 80004ae:	bf00      	nop

	__disable_irq();

	__NVIC_SetPriority(TIM3_IRQn,2);
 80004b0:	2102      	movs	r1, #2
 80004b2:	201d      	movs	r0, #29
 80004b4:	f7ff feac 	bl	8000210 <__NVIC_SetPriority>
	__NVIC_EnableIRQ(TIM3_IRQn);
 80004b8:	201d      	movs	r0, #29
 80004ba:	f7ff fe8b 	bl	80001d4 <__NVIC_EnableIRQ>

	TIM3->DIER |= TIM_DIER_UIE;
 80004be:	4b05      	ldr	r3, [pc, #20]	; (80004d4 <enable_interrupt_timer_3+0x2c>)
 80004c0:	68db      	ldr	r3, [r3, #12]
 80004c2:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <enable_interrupt_timer_3+0x2c>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80004ca:	b662      	cpsie	i
}
 80004cc:	bf00      	nop

	__enable_irq();
}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40000400 	.word	0x40000400

080004d8 <disable_timer_3>:

void disable_timer_3(){
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

	RCC->APB1ENR &= ~RCC_APB1ENR_TIM3EN;
 80004dc:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <disable_timer_3+0x1c>)
 80004de:	69db      	ldr	r3, [r3, #28]
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <disable_timer_3+0x1c>)
 80004e2:	f023 0302 	bic.w	r3, r3, #2
 80004e6:	61d3      	str	r3, [r2, #28]

}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40021000 	.word	0x40021000

080004f8 <TIM2_IRQHandler>:


//function declarations:
void timer_set(uint16_t delay_in_milliseconds);

void TIM2_IRQHandler(){
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
 * This function is the function that is called when the TIM2 interrupt occurs.
 * The function checks whether the timer_overflow variable is set to another function.
 * If timer_overflow is set, calls the function stored in the variable
 */

	if (timer_overflow_2 != 0x00) {
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <TIM2_IRQHandler+0x1c>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d002      	beq.n	800050a <TIM2_IRQHandler+0x12>
			timer_overflow_2();
 8000504:	4b03      	ldr	r3, [pc, #12]	; (8000514 <TIM2_IRQHandler+0x1c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4798      	blx	r3
		}

	reset_UIF_2();
 800050a:	f7ff fee2 	bl	80002d2 <reset_UIF_2>

}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	20000020 	.word	0x20000020

08000518 <TIM3_IRQHandler>:

void TIM3_IRQHandler(){
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0


	if (timer_overflow_3 != 0x00) {
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <TIM3_IRQHandler+0x20>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d002      	beq.n	800052a <TIM3_IRQHandler+0x12>
				timer_overflow_3();
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <TIM3_IRQHandler+0x20>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4798      	blx	r3
			}

	reset_UIF_3();
 800052a:	f7ff ff59 	bl	80003e0 <reset_UIF_3>
	disable_timer_3();
 800052e:	f7ff ffd3 	bl	80004d8 <disable_timer_3>
}
 8000532:	bf00      	nop
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	20000024 	.word	0x20000024

0800053c <LED_on>:

void LED_on (){
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 * this function turns the LEDs on or off one by one.
 * if all the LEDs have turned on, they will start to turn off one by one
 * if all the LEDs are off, they will start to turn on one by one
 */

	uint8_t *LED_output_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000542:	4b1a      	ldr	r3, [pc, #104]	; (80005ac <LED_on+0x70>)
 8000544:	607b      	str	r3, [r7, #4]

	if (*LED_output_register == 0b11111111){
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2bff      	cmp	r3, #255	; 0xff
 800054c:	d103      	bne.n	8000556 <LED_on+0x1a>

		led_pattern_flag = 0;
 800054e:	4b18      	ldr	r3, [pc, #96]	; (80005b0 <LED_on+0x74>)
 8000550:	2200      	movs	r2, #0
 8000552:	701a      	strb	r2, [r3, #0]
 8000554:	e006      	b.n	8000564 <LED_on+0x28>

	}

	else if (*LED_output_register == 0b00000000){
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d102      	bne.n	8000564 <LED_on+0x28>

		led_pattern_flag = 1;
 800055e:	4b14      	ldr	r3, [pc, #80]	; (80005b0 <LED_on+0x74>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]

	}

	if (led_pattern_flag == 0){
 8000564:	4b12      	ldr	r3, [pc, #72]	; (80005b0 <LED_on+0x74>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	b2db      	uxtb	r3, r3
 800056a:	2b00      	cmp	r3, #0
 800056c:	d107      	bne.n	800057e <LED_on+0x42>

		uint8_t LED_right_shift = *LED_output_register >> 1;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	085b      	lsrs	r3, r3, #1
 8000574:	707b      	strb	r3, [r7, #1]
		*LED_output_register = LED_right_shift;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	787a      	ldrb	r2, [r7, #1]
 800057a:	701a      	strb	r2, [r3, #0]
		*LED_output_register = LED_pattern;

	}


}
 800057c:	e00f      	b.n	800059e <LED_on+0x62>
	else if (led_pattern_flag == 1){
 800057e:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <LED_on+0x74>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	b2db      	uxtb	r3, r3
 8000584:	2b01      	cmp	r3, #1
 8000586:	d10a      	bne.n	800059e <LED_on+0x62>
		uint8_t LED_left_shift = *LED_output_register << 1;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	70fb      	strb	r3, [r7, #3]
		uint8_t LED_pattern = LED_left_shift | 0x1;
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	f043 0301 	orr.w	r3, r3, #1
 8000596:	70bb      	strb	r3, [r7, #2]
		*LED_output_register = LED_pattern;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	78ba      	ldrb	r2, [r7, #2]
 800059c:	701a      	strb	r2, [r3, #0]
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	48001015 	.word	0x48001015
 80005b0:	20000000 	.word	0x20000000

080005b4 <set_max_count>:

void set_max_count(timer_info *s, uint16_t max_count_value){
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	460b      	mov	r3, r1
 80005be:	807b      	strh	r3, [r7, #2]
/*
 * function info:
 * this function takes in a variable of type timer_info and a value and sets the variable.max_count to the value
 */

	s->max_count = max_count_value;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	887a      	ldrh	r2, [r7, #2]
 80005c4:	801a      	strh	r2, [r3, #0]

}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr

080005d2 <set_psc_value>:

void set_psc_value(timer_info *s, uint16_t psc_int){
 80005d2:	b480      	push	{r7}
 80005d4:	b083      	sub	sp, #12
 80005d6:	af00      	add	r7, sp, #0
 80005d8:	6078      	str	r0, [r7, #4]
 80005da:	460b      	mov	r3, r1
 80005dc:	807b      	strh	r3, [r7, #2]
/*
 * function info:
 * this function takes in a variable of type timer_info and a value and sets the variable.psc_value to the value
 */

	s->psc_value = psc_int;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	887a      	ldrh	r2, [r7, #2]
 80005e2:	805a      	strh	r2, [r3, #2]

}
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <LED_off>:

void LED_off (){
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0

	uint8_t *LED_output_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 80005f6:	4b06      	ldr	r3, [pc, #24]	; (8000610 <LED_off+0x20>)
 80005f8:	607b      	str	r3, [r7, #4]
	uint8_t LED_pattern = 0x00;
 80005fa:	2300      	movs	r3, #0
 80005fc:	70fb      	strb	r3, [r7, #3]
	*LED_output_register = LED_pattern;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	78fa      	ldrb	r2, [r7, #3]
 8000602:	701a      	strb	r2, [r3, #0]

}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	48001015 	.word	0x48001015

08000614 <delay_set>:

timer_info delay_set(uint16_t delay_in_milliseconds){
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	80fb      	strh	r3, [r7, #6]
 * 0x3E8 = count of 1000 (1 second)
 */

	timer_info timer_x_info;
	//uint16_t max_count_value = 0x3E8;
	uint16_t psc_value = 0x1F3F;
 800061e:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8000622:	82fb      	strh	r3, [r7, #22]
	set_max_count(&timer_x_info, delay_in_milliseconds);
 8000624:	88fa      	ldrh	r2, [r7, #6]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	4611      	mov	r1, r2
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffc1 	bl	80005b4 <set_max_count>
	set_psc_value(&timer_x_info, psc_value);
 8000632:	8afa      	ldrh	r2, [r7, #22]
 8000634:	f107 030c 	add.w	r3, r7, #12
 8000638:	4611      	mov	r1, r2
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff ffc9 	bl	80005d2 <set_psc_value>

	return timer_x_info;
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	2300      	movs	r3, #0
 8000646:	8a3a      	ldrh	r2, [r7, #16]
 8000648:	f362 030f 	bfi	r3, r2, #0, #16
 800064c:	8a7a      	ldrh	r2, [r7, #18]
 800064e:	f362 431f 	bfi	r3, r2, #16, #16
}
 8000652:	4618      	mov	r0, r3
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <timer_2_set>:

void timer_2_set(uint16_t delay_in_milliseconds){
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	80fb      	strh	r3, [r7, #6]
 * this function takes in a delay in milliseconds and passes it to the delay_set function.
 * The return of the delay_set function is saved in the variable timer_x_info which is then
 * passed to the timer_initialisation function to start the delay
 */

	timer_info timer_x_info = delay_set(delay_in_milliseconds);
 8000664:	88fb      	ldrh	r3, [r7, #6]
 8000666:	4618      	mov	r0, r3
 8000668:	f7ff ffd4 	bl	8000614 <delay_set>
 800066c:	4603      	mov	r3, r0
 800066e:	60fb      	str	r3, [r7, #12]

	timer_2_initialisation(&timer_x_info);
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff fe74 	bl	8000362 <timer_2_initialisation>
}
 800067a:	bf00      	nop
 800067c:	3710      	adds	r7, #16
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}

08000682 <timer_3_set>:

void timer_3_set(uint16_t delay_in_milliseconds){
 8000682:	b580      	push	{r7, lr}
 8000684:	b084      	sub	sp, #16
 8000686:	af00      	add	r7, sp, #0
 8000688:	4603      	mov	r3, r0
 800068a:	80fb      	strh	r3, [r7, #6]
 * this function takes in a delay in milliseconds and passes it to the delay_set function.
 * The return of the delay_set function is saved in the variable timer_x_info which is then
 * passed to the timer_initialisation function to start the delay
 */

	timer_info timer_x_info = delay_set(delay_in_milliseconds);
 800068c:	88fb      	ldrh	r3, [r7, #6]
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff ffc0 	bl	8000614 <delay_set>
 8000694:	4603      	mov	r3, r0
 8000696:	60fb      	str	r3, [r7, #12]

	timer_3_initialisation(&timer_x_info);
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff fee3 	bl	8000468 <timer_3_initialisation>
}
 80006a2:	bf00      	nop
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <one_shot>:

void one_shot(uint16_t delay_in_milliseconds , void (*func_ptr)()){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	6039      	str	r1, [r7, #0]
 80006b6:	80fb      	strh	r3, [r7, #6]

	timer_overflow_3 = func_ptr;
 80006b8:	4a06      	ldr	r2, [pc, #24]	; (80006d4 <one_shot+0x28>)
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	6013      	str	r3, [r2, #0]

	timer_3_set(delay_in_milliseconds);
 80006be:	88fb      	ldrh	r3, [r7, #6]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ffde 	bl	8000682 <timer_3_set>

	enable_interrupt_timer_3();
 80006c6:	f7ff feef 	bl	80004a8 <enable_interrupt_timer_3>

}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000024 	.word	0x20000024

080006d8 <main>:

int main(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	general_initialisation();
 80006dc:	f7ff fe39 	bl	8000352 <general_initialisation>

	LED_off();
 80006e0:	f7ff ff86 	bl	80005f0 <LED_off>

	timer_overflow_2 = &LED_on;
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <main+0x2c>)
 80006e6:	4a08      	ldr	r2, [pc, #32]	; (8000708 <main+0x30>)
 80006e8:	601a      	str	r2, [r3, #0]

	timer_2_set(0x3E8);
 80006ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ee:	f7ff ffb4 	bl	800065a <timer_2_set>

	enable_interrupt_timer_2();
 80006f2:	f7ff fe4e 	bl	8000392 <enable_interrupt_timer_2>

	one_shot(0x157C , &LED_off);
 80006f6:	4905      	ldr	r1, [pc, #20]	; (800070c <main+0x34>)
 80006f8:	f241 507c 	movw	r0, #5500	; 0x157c
 80006fc:	f7ff ffd6 	bl	80006ac <one_shot>



    /* Loop forever */
	for(;;);
 8000700:	e7fe      	b.n	8000700 <main+0x28>
 8000702:	bf00      	nop
 8000704:	20000020 	.word	0x20000020
 8000708:	0800053d 	.word	0x0800053d
 800070c:	080005f1 	.word	0x080005f1

08000710 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000710:	480d      	ldr	r0, [pc, #52]	; (8000748 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000712:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000714:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000718:	480c      	ldr	r0, [pc, #48]	; (800074c <LoopForever+0x6>)
  ldr r1, =_edata
 800071a:	490d      	ldr	r1, [pc, #52]	; (8000750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800071c:	4a0d      	ldr	r2, [pc, #52]	; (8000754 <LoopForever+0xe>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000720:	e002      	b.n	8000728 <LoopCopyDataInit>

08000722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000726:	3304      	adds	r3, #4

08000728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800072c:	d3f9      	bcc.n	8000722 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072e:	4a0a      	ldr	r2, [pc, #40]	; (8000758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000730:	4c0a      	ldr	r4, [pc, #40]	; (800075c <LoopForever+0x16>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000734:	e001      	b.n	800073a <LoopFillZerobss>

08000736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000738:	3204      	adds	r2, #4

0800073a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800073c:	d3fb      	bcc.n	8000736 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800073e:	f000 f811 	bl	8000764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000742:	f7ff ffc9 	bl	80006d8 <main>

08000746 <LoopForever>:

LoopForever:
  b LoopForever
 8000746:	e7fe      	b.n	8000746 <LoopForever>
  ldr   r0, =_estack
 8000748:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800074c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000750:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000754:	080007cc 	.word	0x080007cc
  ldr r2, =_sbss
 8000758:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800075c:	20000028 	.word	0x20000028

08000760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000760:	e7fe      	b.n	8000760 <ADC1_2_IRQHandler>
	...

08000764 <__libc_init_array>:
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	4d0d      	ldr	r5, [pc, #52]	; (800079c <__libc_init_array+0x38>)
 8000768:	4c0d      	ldr	r4, [pc, #52]	; (80007a0 <__libc_init_array+0x3c>)
 800076a:	1b64      	subs	r4, r4, r5
 800076c:	10a4      	asrs	r4, r4, #2
 800076e:	2600      	movs	r6, #0
 8000770:	42a6      	cmp	r6, r4
 8000772:	d109      	bne.n	8000788 <__libc_init_array+0x24>
 8000774:	4d0b      	ldr	r5, [pc, #44]	; (80007a4 <__libc_init_array+0x40>)
 8000776:	4c0c      	ldr	r4, [pc, #48]	; (80007a8 <__libc_init_array+0x44>)
 8000778:	f000 f818 	bl	80007ac <_init>
 800077c:	1b64      	subs	r4, r4, r5
 800077e:	10a4      	asrs	r4, r4, #2
 8000780:	2600      	movs	r6, #0
 8000782:	42a6      	cmp	r6, r4
 8000784:	d105      	bne.n	8000792 <__libc_init_array+0x2e>
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f855 3b04 	ldr.w	r3, [r5], #4
 800078c:	4798      	blx	r3
 800078e:	3601      	adds	r6, #1
 8000790:	e7ee      	b.n	8000770 <__libc_init_array+0xc>
 8000792:	f855 3b04 	ldr.w	r3, [r5], #4
 8000796:	4798      	blx	r3
 8000798:	3601      	adds	r6, #1
 800079a:	e7f2      	b.n	8000782 <__libc_init_array+0x1e>
 800079c:	080007c4 	.word	0x080007c4
 80007a0:	080007c4 	.word	0x080007c4
 80007a4:	080007c4 	.word	0x080007c4
 80007a8:	080007c8 	.word	0x080007c8

080007ac <_init>:
 80007ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ae:	bf00      	nop
 80007b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007b2:	bc08      	pop	{r3}
 80007b4:	469e      	mov	lr, r3
 80007b6:	4770      	bx	lr

080007b8 <_fini>:
 80007b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ba:	bf00      	nop
 80007bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007be:	bc08      	pop	{r3}
 80007c0:	469e      	mov	lr, r3
 80007c2:	4770      	bx	lr
