// Seed: 4003525650
`timescale 1ps / 1ps
module module_0;
  always @(1 or 1 or posedge 1) begin
    id_0 <= id_0;
  end
  logic id_2;
  logic id_3;
  type_10(
      1, id_1, id_1 < (id_1 - id_2)
  );
  logic id_4;
  logic id_5;
  logic id_6;
  assign (strong1, weak0) id_5 = id_1;
  logic id_8 = 1;
endmodule
