`timescale 1ns / 1ps
`include "Source_code/decoder2to4/decoder2to4.v"
module decoder2to4Test;
  reg i1, i0;
  wire o0, o1, o2, o3;
  initial /*stimulus*/
  begin
    $dumpfile("Simulation/decoder2to4.vcd");
    $dumpvars;

    i1 = 0;i0 = 0;
    #10 i1 = 0;i0 = 1;
    #10 i1 = 1;i0 = 0;
    #10 i1 = 1;i0 = 1;
    
    #10;
    end

  decoder2to4 dec24(o0, o1, o2, o3, i1, i0);  

endmodule
