regmap	,	V_4
phy_addr	,	V_52
cssck	,	V_152
chip_select	,	V_121
SPI_MCR_MASTER	,	V_158
"spi_device %u.%u cleanup\n"	,	L_19
time_left	,	V_23
ns_delay_scale	,	F_33
dspi_init	,	F_85
cmd_tx_complete	,	V_9
dev	,	V_21
len	,	V_27
pr_warn	,	F_32
DMA_MEM_TO_DEV	,	V_33
dspi_eoq_read	,	F_43
tx_end	,	V_125
DSPI_EOQ_MODE	,	V_133
spi_unregister_master	,	F_104
dspi_dma_xfer	,	F_18
spi_message	,	V_105
DMA_FROM_DEVICE	,	V_72
ARRAY_SIZE	,	F_31
cur_msg	,	V_119
brs	,	V_78
tx_count	,	V_97
rx_count	,	V_101
regmap_read	,	F_2
EIO	,	V_36
SPI_CTAR_CPOL	,	F_61
wait_for_completion_timeout	,	F_16
rx_end	,	V_102
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_32
pasc	,	V_153
NSEC_PER_SEC	,	V_90
SPI_CTAR_FMSZ	,	F_60
pr_err	,	F_56
dma_submit_error	,	F_12
of_node	,	V_157
GFP_KERNEL	,	V_55
sck_cs_delay	,	V_150
"spi-num-chipselects"	,	L_20
device	,	V_20
dst_maxburst	,	V_68
SPI_RSER_EOQFE	,	V_135
SPI_CPOL	,	V_163
dmaengine_prep_slave_single	,	F_10
"can't configure rx dma channel\n"	,	L_10
spi_master_get_devdata	,	F_47
src_addr_width	,	V_65
actual_length	,	V_117
"failed to init regmap: %ld\n"	,	L_25
wake_up_interruptible	,	F_75
rx	,	V_17
cs_num	,	V_184
SPI_PUSHR_PCS	,	F_36
SPI_PUSHR_CTAS	,	F_37
device_node	,	V_179
dma_alloc_coherent	,	F_22
SPI_MCR_CLR_RXF	,	V_130
br	,	V_74
sc	,	V_85
of_property_read_u32	,	F_58
"rx dma channel not available\n"	,	L_7
spi_tcnt	,	V_116
arg	,	V_6
chan_rx	,	V_41
"fsl,spi-sck-cs-delay"	,	L_18
num_chipselect	,	V_191
fsl_dspi_dma	,	V_7
rx_desc	,	V_40
SPI_PUSHR_EOQ	,	V_100
chip	,	V_148
devm_ioremap_resource	,	F_91
u8	,	V_18
waitflags	,	V_145
d	,	V_12
cfg	,	V_54
SPI_RSER	,	V_134
i	,	V_11
src_addr	,	V_61
irq	,	V_167
j	,	V_83
"fsl,spi-cs-sck-delay"	,	L_17
"can't get spi-num-chipselects\n"	,	L_21
spi_device	,	V_107
spi_master_suspend	,	F_78
clkrate	,	V_76
regmap_update_bits	,	F_41
cs	,	V_96
wait_event_interruptible	,	F_52
asc	,	V_154
trans_mode	,	V_113
dst_addr_width	,	V_66
phys_addr_t	,	T_2
dma_release_channel	,	F_26
SPI_CTAR_LSBFE	,	F_63
SPI_SR_TCFQF	,	V_174
platform_device	,	V_178
devm_regmap_init_mmio_clk	,	F_94
tx_buf	,	V_124
dspi_remove	,	F_102
tx	,	V_94
__iomem	,	T_5
"can't get dma channels\n"	,	L_30
dev_dbg	,	F_72
"unable to get clock\n"	,	L_29
reinit_completion	,	F_14
list_is_last	,	F_51
max_speed_hz	,	V_161
hz_to_spi_baud	,	F_30
mcr_val	,	V_128
pinctrl_pm_select_default_state	,	F_82
dst_addr	,	V_63
dmaengine_submit	,	F_13
chan_tx	,	V_30
dspi_data_from_popr	,	F_38
dspi_request_dma	,	F_19
platform_get_irq	,	F_95
ret	,	V_49
res	,	V_182
dspi_regmap_config	,	V_194
delay_ns	,	V_86
"DMA transfer failed\n"	,	L_5
spi_get_ctldata	,	F_50
tx_dma_buf	,	V_25
DSPI_FIFO_SIZE	,	V_51
dma_slave_config	,	V_53
"tx"	,	L_8
spi_tcr	,	V_114
clk_get_rate	,	F_59
ETIMEDOUT	,	V_45
dspi_transfer_one_message	,	F_46
callback_param	,	V_38
name	,	V_195
cs_change	,	V_26
platform_get_resource	,	F_90
SPI_CTAR_SCALE_BITS	,	V_91
dspi_pushr	,	V_98
transfer_one_message	,	V_186
pbr	,	V_73
psc	,	V_84
"dspi"	,	L_28
spi_finalize_current_message	,	F_54
SPI_MCR_CLR_TXF	,	V_129
"Can not find valid baud rate,speed_hz is %d,clkrate is %ld, we use the max prescaler value.\n"	,	L_12
SPI_CTAR_PASC	,	F_66
SPI_BPW_MASK	,	F_88
dev_err	,	F_11
DSPI_DMA_MODE	,	V_138
"can't configure tx dma channel\n"	,	L_11
SPI_CTAR	,	F_3
kzalloc	,	F_57
regmap_write	,	F_42
src_maxburst	,	V_67
dspi_resume	,	F_81
spi_master_resume	,	F_84
DSPI_TCFQ_MODE	,	V_136
cmd_rx_complete	,	V_19
DSPI_DMA_BUFSIZE	,	V_50
scale_needed	,	V_79
devm_kfree	,	F_27
devm_clk_get	,	F_97
SPI_PUSHR	,	V_64
dspi	,	V_2
start	,	V_196
dspi_rx_dma_callback	,	F_7
clk_disable_unprepare	,	F_79
dspi_tcfq_write	,	F_44
message	,	V_106
"Invalid wordsize\n"	,	L_16
bytes_per_buffer	,	V_47
pscale_tbl	,	V_87
tcnt_diff	,	V_171
SPI_POPR	,	V_62
speed_hz	,	V_75
spi_set_ctldata	,	F_70
dma	,	V_8
setup	,	V_185
base	,	V_183
ENOMEM	,	V_56
dev_get_drvdata	,	F_77
"tx dma channel not available\n"	,	L_9
"Not able to get desc for DMA xfer\n"	,	L_1
bus_num	,	V_166
spi_master_put	,	F_101
dspi_tx_dma_callback	,	F_5
SPI_FRAME_BITS_MASK	,	V_5
TRAN_STATE_TX_VOID	,	V_93
pinctrl_pm_select_sleep_state	,	F_80
"Unable to attach DSPI interrupt\n"	,	L_27
SPI_CTAR_CPHA	,	F_62
SPI_MCR	,	V_127
fsl_dspi	,	V_1
spi_master	,	V_103
init_waitqueue_head	,	F_98
SPI_CPHA	,	V_164
DMA_TO_DEVICE	,	V_71
dma_request_slave_channel	,	F_21
val	,	V_3
clk	,	V_160
waitq	,	V_144
SPI_MCR_PCSIS	,	V_159
"rx"	,	L_6
of_device_get_match_data	,	F_89
dma_unmap_single	,	F_29
IRQ_HANDLED	,	V_176
out_clk_put	,	V_197
tx_dma_phys	,	V_31
dspi_release_dma	,	F_28
err_tx_dma_buf	,	V_59
SPI_PUSHR_CONT	,	V_28
SPI_CTAR_ASC	,	F_67
word	,	V_48
is_double_byte_mode	,	F_1
status	,	V_111
ENODEV	,	V_57
kfree	,	F_73
dspi_suspend	,	F_76
dspi_setup	,	F_55
rx_dma_phys	,	V_42
spi_sr	,	V_170
init_completion	,	F_24
out	,	V_143
err_rx_dma_buf	,	V_60
mode_bits	,	V_188
transfers	,	V_123
SPI_RSER_RFDFE	,	V_141
SPI_RSER_RFDFD	,	V_142
INT_MAX	,	V_82
div_u64_rem	,	F_34
bits_per_word	,	V_156
chip_data	,	V_147
u16	,	T_1
fmsz	,	V_155
clk_prepare_enable	,	F_83
"Cannot find correct scale values for %dns delay at clkrate %ld, using max prescaler value"	,	L_13
EFAULT	,	V_192
delay_usecs	,	V_146
tx_word	,	V_24
EINVAL	,	V_39
DMA_DEV_TO_MEM	,	V_43
SPI_SR_EOQF	,	V_173
rx_dma_buf	,	V_16
udelay	,	F_53
"can't get platform irq\n"	,	L_26
dma_free_coherent	,	F_25
complete	,	F_6
devtype_data	,	V_132
SPI_CTAR_PCSSCK	,	F_64
msg	,	V_169
transfer_list	,	V_122
dspi_data_to_pushr	,	F_9
d16	,	V_92
TRAN_STATE_WORD_ODD_NUM	,	V_99
"Problem registering DSPI master\n"	,	L_31
mode	,	V_162
pdev	,	V_22
"unsupported trans_mode %u\n"	,	L_14
u32	,	T_3
err_slave_config	,	V_70
dspi_eoq_write	,	F_40
SPI_TCR_TCNT_MAX	,	V_175
"DMA rx timeout\n"	,	L_4
cur_transfer	,	V_118
out_master_put	,	V_190
dspi_trans_mode	,	V_112
ctar_val	,	V_131
dma_async_issue_pending	,	F_15
dspi_probe	,	F_86
resource	,	V_181
spi_transfer	,	V_109
SPI_TCR_GET_TCNT	,	F_48
rx_buf	,	V_126
dataflags	,	V_13
err_tx_channel	,	V_58
spi	,	V_108
PTR_ERR	,	F_93
SPI_FRAME_BITS	,	F_4
SPI_RSER_TCFQE	,	V_137
SPI_PUSHR_TXDATA	,	F_35
transfer	,	V_110
"can't get devtype_data\n"	,	L_24
cleanup	,	V_187
SPI_SR_CLEAR	,	V_177
DMA_PREP_INTERRUPT	,	V_34
curr_xfer_len	,	V_15
TRAN_STATE_RX_VOID	,	V_14
list_for_each_entry	,	F_49
DMA_COMPLETION_TIMEOUT	,	V_44
minscale	,	V_81
platform_set_drvdata	,	F_99
devm_kzalloc	,	F_20
np	,	V_180
platform_get_drvdata	,	F_103
SPI_LSB_FIRST	,	V_165
"bus-num"	,	L_22
scale	,	V_80
void_write_data	,	V_95
SPI_TCR	,	V_115
"can't get bus-num\n"	,	L_23
SPI_POPR_RXDATA	,	F_39
spi_register_master	,	F_100
cur_chip	,	V_120
dmaengine_slave_config	,	F_23
pbr_tbl	,	V_77
"DMA submit failed\n"	,	L_2
dspi_cleanup	,	F_71
dspi_next_xfer_dma_submit	,	F_8
cs_sck_delay	,	V_149
DMA_CTRL_ACK	,	V_35
IORESOURCE_MEM	,	V_193
rx_word	,	V_10
curr_remaining_bytes	,	V_46
SPI_SR	,	V_172
direction	,	V_69
dspi_tcfq_read	,	F_45
SPI_CTAR_BR	,	F_69
"DMA tx timeout\n"	,	L_3
irqreturn_t	,	T_4
max_clock_factor	,	V_198
SPI_CTAR_PBR	,	F_68
dspi_interrupt	,	F_74
SPI_CTAR_CSSCK	,	F_65
tx_desc	,	V_29
bits_per_word_mask	,	V_189
master	,	V_104
dev_id	,	V_168
dmaengine_terminate_all	,	F_17
SPI_RSER_TFFFD	,	V_140
SPI_RSER_TFFFE	,	V_139
u64	,	V_89
callback	,	V_37
"wait transfer complete fail!\n"	,	L_15
pcssck	,	V_151
remainder	,	V_88
spi_alloc_master	,	F_87
IS_ERR	,	F_92
devm_request_irq	,	F_96
