INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/diplomski_projekt/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/diplomski_projekt/riscv_core/riscv_core.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
