# üöÄ RISC-V and HDL Learning Project

[ English | [‰∏≠Êñá](README_zh.md) ]

This project is a learning endeavor focused on RISC-V architecture and Hardware Description Languages (HDL), specifically using Chisel for core design and C++/Verilator for simulation.

### üåü Features
*   **RISC-V Core**: Implemented in Chisel.
*   **Emulator**: C++ based emulator using Verilator for the HDL core.
*   **Assembly Tests**: A suite of RISC-V assembly tests.
*   **Dockerized Development Environment**: Easy setup using Docker and Docker Compose for a consistent build environment.
*   **Makefile Automation**: Simplified build and test commands.

### üìÇ Project Structure

```
.
‚îú‚îÄ‚îÄ Dockerfile                 # Dockerfile for building development/production environment
‚îú‚îÄ‚îÄ docker-compose.yml         # Compose configuration for service orchestration
‚îú‚îÄ‚îÄ Makefile                   # Project entry point for build/test/clean commands
‚îú‚îÄ‚îÄ build.mill                 # Mill build script for Scala/Chisel sources
‚îú‚îÄ‚îÄ cli.py                     # Interactive CLI (built with Typer + Questionary + Rich)
‚îÇ
‚îú‚îÄ‚îÄ README.md                  # Main README in English
‚îú‚îÄ‚îÄ README_zh.md               # Translated README in Chinese
‚îú‚îÄ‚îÄ LICENSE                    # Project license file
‚îú‚îÄ‚îÄ TODO.md                    # Development roadmap and task list
‚îÇ
‚îú‚îÄ‚îÄ docs/                      # Documentation directory
‚îÇ   ‚îî‚îÄ‚îÄ update-log.md          # Change history and updates
‚îÇ
‚îú‚îÄ‚îÄ assets/                    # Core configuration assets
‚îÇ   ‚îî‚îÄ‚îÄ core_config.json       # Core-level configuration parameters
‚îÇ
‚îú‚îÄ‚îÄ scripts/                   # Helper and automation scripts
‚îÇ   ‚îî‚îÄ‚îÄ batched_test.py        # Parallel RISC-V assembly test execution
‚îÇ
‚îú‚îÄ‚îÄ tests/                     # Test resources
‚îÇ   ‚îú‚îÄ‚îÄ asmtests/              # Assembly test sources and linker script
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ general.ld
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ src/*.S
‚îÇ   ‚îú‚îÄ‚îÄ clock/                 # Clock-related test helpers
‚îÇ   ‚îî‚îÄ‚îÄ riscv-tests/           # Git submodule: Official RISC-V ISA test suite
‚îÇ
‚îú‚îÄ‚îÄ libs/                      # External dependencies (Git submodules)
‚îÇ   ‚îú‚îÄ‚îÄ capstone/              # Capstone disassembly engine (used in emulator)
‚îÇ   ‚îî‚îÄ‚îÄ cxxopts/               # Lightweight C++ CLI options parser
‚îÇ
‚îú‚îÄ‚îÄ emulator/                  # Verilator-based test platform (not a full C++ simulator)
‚îÇ   ‚îú‚îÄ‚îÄ assets/                # Boot ROM, device tree, and other binaries
‚îÇ   ‚îî‚îÄ‚îÄ src/                   # C++ source code for the test harness
‚îÇ       ‚îú‚îÄ‚îÄ dpi/               # SystemVerilog DPI-C header interfaces
‚îÇ       ‚îî‚îÄ‚îÄ slaves/            # Virtual peripherals (RAM, UART, etc.)
‚îÇ
‚îú‚îÄ‚îÄ src/                       # Chisel source code for RISC-V processor
‚îÇ   ‚îú‚îÄ‚îÄ main/scala/markorv/    # Core logic
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ backend/           # Execution units (ALU, MUL/DIV, etc.)
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ frontend/          # Fetch, decode, and branch prediction
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ manage/            # Rename table, scheduler, register file
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ bus/               # AXI bus interfaces
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ cache/             # I/D cache modules
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ config/            # Global parameters and configuration
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ exception/         # Trap/exception handling
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ utils/             # Utility functions and helpers
‚îÇ   ‚îî‚îÄ‚îÄ test/scala/markorv/    # Scala-based unit tests
‚îÇ
‚îú‚îÄ‚îÄ project/
‚îÇ   ‚îî‚îÄ‚îÄ build.properties       # Mill project metadata
‚îî‚îÄ‚îÄ mill/                      # Mill tool support files
```

### üõ†Ô∏è Development Environment Setup

This project uses a Dockerized development environment to ensure consistency and ease of setup.

**Prerequisites:**
*   Docker Engine (version 18.09 or later)
*   Docker Compose
*   An SSH client
*   Your SSH public key (typically `~/.ssh/id_rsa.pub`). If you don't have one, generate it using `ssh-keygen -t rsa -b 4096`.

**Steps:**

1.  **Clone the Repository:**
    ```bash
    git clone https://github.com/marko1616/marko-riscv.git
    cd marko-riscv
    ```

2.  **Prepare SSH Public Key as a Secret:**
    The Dockerfile uses your SSH public key to allow passwordless access into the container. Pass it securely using Docker BuildKit's secret mount.

    > Make sure BuildKit is enabled before building:
    ```bash
    export DOCKER_BUILDKIT=1
    ```

3.  **Build the Docker Image:**
    Run the following command to build the container image with your public key mounted securely:

    ```bash
        docker build \
        --build-arg USE_MIRROR=true \
        --build-arg PROXY="<your_proxy_url>" \
        --secret id=ssh_pub_key,src=~/.ssh/id_rsa.pub \
        -t your-dev-env-image .
    ```

4.  **Start the Container with Docker Compose:**
    ```bash
    docker-compose up -d
    ```

5.  **Access the Container via SSH:**
    ```bash
    ssh build-user@localhost -p 8022
    ```

    You are now inside the container at `/home/build-user`. Project files are located in `/home/build-user/code`.

6.  **Initial Setup (Inside the Container):**
    Follow the remaining setup instructions inside the container as described below.

### üèóÔ∏è Building the Project

All build commands should be run **inside the Docker container** from the `/home/build-user/code` directory.

*   **Initialize/Update Submodules and Build Capstone:**
    ```bash
    make init
    ```
    (This also builds the Capstone library required by the emulator.)

*   **Generate Verilog from Chisel & Compile C++ Emulator:**
    This command first uses `mill` to generate Verilog from the Chisel sources, then uses Verilator to compile the Verilog along with the C++ emulator sources.
    ```bash
    make compile
    ```
    The emulator executable will be `obj_dir/VMarkoRvCore`.

*   **Generate Assembly Test Binaries:**
    Compiles assembly tests from `tests/asmtst/src/*.S` into `.elf`.
    ```bash
    make gen-tests
    ```
    Output ELFs will be in `tests/asmtst/src/`.

*   **Generate Boot ROM (for emulator):**
    Builds assets like `boot.elf` for the emulator.
    ```bash
    make gen-rom
    ```
    Output will be in `emulator/assets/`.

*   **Clean Build Artifacts:**
    ```bash
    make clean
    ```

### üöÄ Running Simulations and Tests

Simulations are run **inside the Docker container**. The emulator `VMarkoRvCore` loads ELF files directly.

#### 1. Running Custom Assembly Tests (from `tests/asmtests/src`):

    ```bash
    make build-simulator
    make build-sim-rom
    ```

    If you need to compile a specific assembly test:

    ```bash
    make tests/asmtests/src/your_test_name.elf   # Or use 'make build-test-elves' to compile all
    ```

    Run the emulator with your custom test ELF:

    ```bash
    obj_dir/VMarkoRvCore --rom-path emulator/assets/boot.elf --ram-path tests/asmtests/src/your_test_name.elf
    ```

    Use `--help` to view all available emulator options.

#### 2. Running Official RISC-V ISA Tests (from `tests/riscv-tests`):

    These tests are run using the `batched_test.py` script. Before running, make sure the emulator and boot ROM are built:

    ```bash
    make build-simulator
    make build-sim-rom
    ```

    Run the batch test script:

    ```bash
    python3 scripts/batched_test.py -j $(nproc)
    ```

    This script will automatically run all ELF files from the `riscv-tests/isa/` directory and output PASSED/FAILED status for each test.

### üõ†Ô∏è Available Makefile Commands Summary

| Command Name           | Description |
|------------------------|-------------|
| `make init`            | Initialize submodules and build Capstone |
| `make build-simulator` | Build the RISC-V emulator |
| `make build-test-elves`| Compile test ELF files |
| `make build-sim-rom`   | Build ROM files for the emulator |
| `make clean-all`       | Clean all build artifacts |
| `make batched-riscv-tests` | Run all RISC-V ISA tests in parallel |
| `make exit`            | Exit the CLI tool (if using CLI management) |

### üìú Memory Order Definition
*This is a temporary Memory order definition.* Write-back order in the cache is not guaranteed, but the consistency of instruction effects on the internal CPU state is ensured (non-out-of-order execution).

### üó∫Ô∏è Update Roadmap
Please refer to [TODO.md](./TODO.md) for future update plans.

### üèõÔ∏è Architecture and Update Log
Check the [docs](./docs) folder for detailed architecture information and update logs.