Layer Pairs Export File for PCB: C:\Users\aleho\Documents\Git\Low-power-wake-on-LAN\hardware\pcb\wol_pcb.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=wol_pcb.txt|DrillLayers=gtl,gbl
