{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4401, "design__instance__area": 76493.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 79, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 10, "power__internal__total": 0.06095137819647789, "power__switching__total": 0.023237153887748718, "power__leakage__total": 1.1352983619872248e-06, "power__total": 0.08418966829776764, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5689776588704213, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.576998354316364, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5797961164175456, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3767437579651567, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.579796, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.094097, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 79, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8212921686308918, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8343237448178951, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.03462807916201252, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.7066518681334784, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -54.00004862776986, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.7066518681334784, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.31606, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.706652, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 50, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 79, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.456245137916904, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4619605106981649, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2615291390808619, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.321966018514746, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.261529, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.615731, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 79, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.4524869218499558, "clock__skew__worst_setup": 0.4571493035737303, "timing__hold__ws": -0.0026754155204076206, "timing__setup__ws": -2.8504248657101945, "timing__hold__tns": -0.0026754155204076206, "timing__setup__tns": -64.34808068523856, "timing__hold__wns": -0.0026754155204076206, "timing__setup__wns": -2.8504248657101945, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.260502, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 184, "timing__setup_r2r__ws": -2.850425, "timing__setup_r2r_vio__count": 151, "design__die__bbox": "0.0 0.0 413.055 430.975", "design__core__bbox": "6.72 15.68 406.0 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 178016, "design__core__area": 158083, "design__instance__count__stdcell": 4401, "design__instance__area__stdcell": 76493.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.483885, "design__instance__utilization__stdcell": 0.483885, "floorplan__design__io": 53, "design__io__hpwl": 11383178, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 76679.5, "design__violations": 0, "design__instance__count__setup_buffer": 73, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2228, "route__net__special": 2, "route__drc_errors__iter:1": 345, "route__wirelength__iter:1": 87936, "route__drc_errors__iter:2": 44, "route__wirelength__iter:2": 87016, "route__drc_errors__iter:3": 21, "route__wirelength__iter:3": 86870, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 86854, "route__drc_errors": 0, "route__wirelength": 86854, "route__vias": 14821, "route__vias__singlecut": 14821, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 769.07, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 79, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5632215964141571, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5698397470734242, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5781735254211658, "timing__setup__ws__corner:min_tt_025C_5v00": 2.4432989656384856, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.578174, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.156588, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 79, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8108115519597158, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8216595414401303, "timing__hold__ws__corner:min_ss_125C_4v50": 0.06659317730184489, "timing__setup__ws__corner:min_ss_125C_4v50": -2.590619347923811, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -46.181360487316866, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.590619347923811, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.315133, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.590619, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 48, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 79, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4524869218499558, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4571493035737303, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2605021827540393, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.366131579861841, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.260502, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.655616, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 79, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5758053086203603, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5854503714195722, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5818273805208478, "timing__setup__ws__corner:max_tt_025C_5v00": 2.296149557703788, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.581827, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.018071, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 79, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8330403269651309, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8486118714597068, "timing__hold__ws__corner:max_ss_125C_4v50": -0.0026754155204076206, "timing__setup__ws__corner:max_ss_125C_4v50": -2.8504248657101945, "timing__hold__tns__corner:max_ss_125C_4v50": -0.0026754155204076206, "timing__setup__tns__corner:max_ss_125C_4v50": -64.34808068523856, "timing__hold__wns__corner:max_ss_125C_4v50": -0.0026754155204076206, "timing__setup__wns__corner:max_ss_125C_4v50": -2.8504248657101945, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.319633, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.850425, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 53, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 79, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4607070688679133, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4676360542272909, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2628135561343765, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.268444385429921, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.262814, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.567048, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 91, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99845, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99957, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00155071, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00125891, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000421128, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00125891, "ir__voltage__worst": 5, "ir__drop__avg": 0.000428, "ir__drop__worst": 0.00155, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}