PPA Report for parity_checker_sync_reg.v (Module: parity_checker_sync_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 22
IO Count: 21
Cell Count: 90

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 833.33 MHz
Reg-to-Reg Critical Path Delay: 1.067 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
