
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a28  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004cc0  08004cc0  00005cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004cd8  08004cd8  00005cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004cdc  08004cdc  00005cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000001c  24000000  08004ce0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000070  2400001c  08004cfc  0000601c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400008c  08004cfc  0000608c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d31b  00000000  00000000  0000604a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001ecc  00000000  00000000  00013365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a50  00000000  00000000  00015238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000007c0  00000000  00000000  00015c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000282f  00000000  00000000  00016448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000da9b  00000000  00000000  00018c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00159158  00000000  00000000  00026712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0017f86a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000028d8  00000000  00000000  0017f8b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006c  00000000  00000000  00182188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004ca8 	.word	0x08004ca8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08004ca8 	.word	0x08004ca8

080002d8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b087      	sub	sp, #28
 80002dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002de:	4b30      	ldr	r3, [pc, #192]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002e4:	4a2e      	ldr	r2, [pc, #184]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002e6:	f043 0310 	orr.w	r3, r3, #16
 80002ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002ee:	4b2c      	ldr	r3, [pc, #176]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	f003 0310 	and.w	r3, r3, #16
 80002f8:	617b      	str	r3, [r7, #20]
 80002fa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002fc:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000302:	4a27      	ldr	r2, [pc, #156]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000304:	f043 0304 	orr.w	r3, r3, #4
 8000308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800030c:	4b24      	ldr	r3, [pc, #144]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	f003 0304 	and.w	r3, r3, #4
 8000316:	613b      	str	r3, [r7, #16]
 8000318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800031a:	4b21      	ldr	r3, [pc, #132]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800031c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000320:	4a1f      	ldr	r2, [pc, #124]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000326:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800032a:	4b1d      	ldr	r3, [pc, #116]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000334:	60fb      	str	r3, [r7, #12]
 8000336:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000338:	4b19      	ldr	r3, [pc, #100]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800033a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800033e:	4a18      	ldr	r2, [pc, #96]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000340:	f043 0302 	orr.w	r3, r3, #2
 8000344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000348:	4b15      	ldr	r3, [pc, #84]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	f003 0302 	and.w	r3, r3, #2
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000356:	4b12      	ldr	r3, [pc, #72]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035c:	4a10      	ldr	r2, [pc, #64]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800035e:	f043 0308 	orr.w	r3, r3, #8
 8000362:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	f003 0308 	and.w	r3, r3, #8
 8000370:	607b      	str	r3, [r7, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000374:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037a:	4a09      	ldr	r2, [pc, #36]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	683b      	ldr	r3, [r7, #0]

}
 8000392:	bf00      	nop
 8000394:	371c      	adds	r7, #28
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	58024400 	.word	0x58024400

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
  //uint8_t after[16] = {0};

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003aa:	f000 f973 	bl	8000694 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ae:	4b76      	ldr	r3, [pc, #472]	@ (8000588 <main+0x1e4>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d11b      	bne.n	80003f2 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003ba:	f3bf 8f4f 	dsb	sy
}
 80003be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003c0:	f3bf 8f6f 	isb	sy
}
 80003c4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003c6:	4b70      	ldr	r3, [pc, #448]	@ (8000588 <main+0x1e4>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003ce:	f3bf 8f4f 	dsb	sy
}
 80003d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003d4:	f3bf 8f6f 	isb	sy
}
 80003d8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003da:	4b6b      	ldr	r3, [pc, #428]	@ (8000588 <main+0x1e4>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a6a      	ldr	r2, [pc, #424]	@ (8000588 <main+0x1e4>)
 80003e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003e4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003e6:	f3bf 8f4f 	dsb	sy
}
 80003ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003ec:	f3bf 8f6f 	isb	sy
}
 80003f0:	e000      	b.n	80003f4 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003f2:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80003f4:	4b64      	ldr	r3, [pc, #400]	@ (8000588 <main+0x1e4>)
 80003f6:	695b      	ldr	r3, [r3, #20]
 80003f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d138      	bne.n	8000472 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000400:	4b61      	ldr	r3, [pc, #388]	@ (8000588 <main+0x1e4>)
 8000402:	2200      	movs	r2, #0
 8000404:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000408:	f3bf 8f4f 	dsb	sy
}
 800040c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800040e:	4b5e      	ldr	r3, [pc, #376]	@ (8000588 <main+0x1e4>)
 8000410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000414:	61fb      	str	r3, [r7, #28]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000416:	69fb      	ldr	r3, [r7, #28]
 8000418:	0b5b      	lsrs	r3, r3, #13
 800041a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800041e:	61bb      	str	r3, [r7, #24]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000420:	69fb      	ldr	r3, [r7, #28]
 8000422:	08db      	lsrs	r3, r3, #3
 8000424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000428:	617b      	str	r3, [r7, #20]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800042a:	69bb      	ldr	r3, [r7, #24]
 800042c:	015a      	lsls	r2, r3, #5
 800042e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000432:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000434:	697a      	ldr	r2, [r7, #20]
 8000436:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000438:	4953      	ldr	r1, [pc, #332]	@ (8000588 <main+0x1e4>)
 800043a:	4313      	orrs	r3, r2
 800043c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000440:	697b      	ldr	r3, [r7, #20]
 8000442:	1e5a      	subs	r2, r3, #1
 8000444:	617a      	str	r2, [r7, #20]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d1ef      	bne.n	800042a <main+0x86>
    } while(sets-- != 0U);
 800044a:	69bb      	ldr	r3, [r7, #24]
 800044c:	1e5a      	subs	r2, r3, #1
 800044e:	61ba      	str	r2, [r7, #24]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d1e5      	bne.n	8000420 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000454:	f3bf 8f4f 	dsb	sy
}
 8000458:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800045a:	4b4b      	ldr	r3, [pc, #300]	@ (8000588 <main+0x1e4>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	4a4a      	ldr	r2, [pc, #296]	@ (8000588 <main+0x1e4>)
 8000460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000464:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000466:	f3bf 8f4f 	dsb	sy
}
 800046a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800046c:	f3bf 8f6f 	isb	sy
}
 8000470:	e000      	b.n	8000474 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000472:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000474:	f000 fff0 	bl	8001458 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000478:	f000 f890 	bl	800059c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047c:	f7ff ff2c 	bl	80002d8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000480:	f000 f94e 	bl	8000720 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) Error_Handler();
 8000484:	4841      	ldr	r0, [pc, #260]	@ (800058c <main+0x1e8>)
 8000486:	f000 fd79 	bl	8000f7c <QSPI_Set_Status_Config>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <main+0xf0>
 8000490:	f000 f939 	bl	8000706 <Error_Handler>
  if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) Error_Handler();
 8000494:	483d      	ldr	r0, [pc, #244]	@ (800058c <main+0x1e8>)
 8000496:	f000 fda9 	bl	8000fec <QSPI_EnableMemoryMapped_1_4_4>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <main+0x100>
 80004a0:	f000 f931 	bl	8000706 <Error_Handler>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80004a4:	4b38      	ldr	r3, [pc, #224]	@ (8000588 <main+0x1e4>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004ac:	f3bf 8f4f 	dsb	sy
}
 80004b0:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 80004b2:	4b35      	ldr	r3, [pc, #212]	@ (8000588 <main+0x1e4>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	4a34      	ldr	r2, [pc, #208]	@ (8000588 <main+0x1e4>)
 80004b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80004bc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004be:	f3bf 8f4f 	dsb	sy
}
 80004c2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004c4:	4b30      	ldr	r3, [pc, #192]	@ (8000588 <main+0x1e4>)
 80004c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80004ca:	60fb      	str	r3, [r7, #12]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	0b5b      	lsrs	r3, r3, #13
 80004d0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80004d4:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	08db      	lsrs	r3, r3, #3
 80004da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004de:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80004e0:	68bb      	ldr	r3, [r7, #8]
 80004e2:	015a      	lsls	r2, r3, #5
 80004e4:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80004e8:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 80004ea:	687a      	ldr	r2, [r7, #4]
 80004ec:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80004ee:	4926      	ldr	r1, [pc, #152]	@ (8000588 <main+0x1e4>)
 80004f0:	4313      	orrs	r3, r2
 80004f2:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	1e5a      	subs	r2, r3, #1
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d1ef      	bne.n	80004e0 <main+0x13c>
    } while(sets-- != 0U);
 8000500:	68bb      	ldr	r3, [r7, #8]
 8000502:	1e5a      	subs	r2, r3, #1
 8000504:	60ba      	str	r2, [r7, #8]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d1e5      	bne.n	80004d6 <main+0x132>
  __ASM volatile ("dsb 0xF":::"memory");
 800050a:	f3bf 8f4f 	dsb	sy
}
 800050e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000510:	f3bf 8f6f 	isb	sy
}
 8000514:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000516:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8000518:	f3bf 8f4f 	dsb	sy
}
 800051c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800051e:	f3bf 8f6f 	isb	sy
}
 8000522:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000524:	4b18      	ldr	r3, [pc, #96]	@ (8000588 <main+0x1e4>)
 8000526:	695b      	ldr	r3, [r3, #20]
 8000528:	4a17      	ldr	r2, [pc, #92]	@ (8000588 <main+0x1e4>)
 800052a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800052e:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000530:	4b15      	ldr	r3, [pc, #84]	@ (8000588 <main+0x1e4>)
 8000532:	2200      	movs	r2, #0
 8000534:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000538:	f3bf 8f4f 	dsb	sy
}
 800053c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800053e:	f3bf 8f6f 	isb	sy
}
 8000542:	bf00      	nop
}
 8000544:	bf00      	nop

  SCB_DisableDCache();
  SCB_DisableICache();

  SysTick->CTRL = 0;
 8000546:	4b12      	ldr	r3, [pc, #72]	@ (8000590 <main+0x1ec>)
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]

  JumpToApplication = (pFunction) (*(__IO uint32_t*) (APPLICATION_ADDRESS + 4));
 800054c:	4b11      	ldr	r3, [pc, #68]	@ (8000594 <main+0x1f0>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	4b11      	ldr	r3, [pc, #68]	@ (8000598 <main+0x1f4>)
 8000554:	601a      	str	r2, [r3, #0]
  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8000556:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800055e:	693b      	ldr	r3, [r7, #16]
 8000560:	f383 8808 	msr	MSP, r3
}
 8000564:	bf00      	nop
  JumpToApplication();
 8000566:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <main+0x1f4>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4798      	blx	r3

//  memcpy(readbuf, buf, sizeof(buf));
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800056c:	2000      	movs	r0, #0
 800056e:	f000 fea9 	bl	80012c4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000572:	2001      	movs	r0, #1
 8000574:	f000 fea6 	bl	80012c4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000578:	2002      	movs	r0, #2
 800057a:	f000 fea3 	bl	80012c4 <BSP_LED_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 800057e:	2032      	movs	r0, #50	@ 0x32
 8000580:	f000 fffc 	bl	800157c <HAL_Delay>
 8000584:	e7fb      	b.n	800057e <main+0x1da>
 8000586:	bf00      	nop
 8000588:	e000ed00 	.word	0xe000ed00
 800058c:	2400003c 	.word	0x2400003c
 8000590:	e000e010 	.word	0xe000e010
 8000594:	90000004 	.word	0x90000004
 8000598:	24000038 	.word	0x24000038

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b09c      	sub	sp, #112	@ 0x70
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005a6:	224c      	movs	r2, #76	@ 0x4c
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f004 fb50 	bl	8004c50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2220      	movs	r2, #32
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f004 fb4a 	bl	8004c50 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80005bc:	2002      	movs	r0, #2
 80005be:	f001 fb33 	bl	8001c28 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c2:	2300      	movs	r3, #0
 80005c4:	603b      	str	r3, [r7, #0]
 80005c6:	4b31      	ldr	r3, [pc, #196]	@ (800068c <SystemClock_Config+0xf0>)
 80005c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005ca:	4a30      	ldr	r2, [pc, #192]	@ (800068c <SystemClock_Config+0xf0>)
 80005cc:	f023 0301 	bic.w	r3, r3, #1
 80005d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80005d2:	4b2e      	ldr	r3, [pc, #184]	@ (800068c <SystemClock_Config+0xf0>)
 80005d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005d6:	f003 0301 	and.w	r3, r3, #1
 80005da:	603b      	str	r3, [r7, #0]
 80005dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000690 <SystemClock_Config+0xf4>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000690 <SystemClock_Config+0xf4>)
 80005e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005e6:	6193      	str	r3, [r2, #24]
 80005e8:	4b29      	ldr	r3, [pc, #164]	@ (8000690 <SystemClock_Config+0xf4>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005f0:	603b      	str	r3, [r7, #0]
 80005f2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005f4:	bf00      	nop
 80005f6:	4b26      	ldr	r3, [pc, #152]	@ (8000690 <SystemClock_Config+0xf4>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000602:	d1f8      	bne.n	80005f6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000604:	2301      	movs	r3, #1
 8000606:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000608:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800060c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060e:	2302      	movs	r3, #2
 8000610:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000612:	2302      	movs	r3, #2
 8000614:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000616:	2302      	movs	r3, #2
 8000618:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 800061a:	2340      	movs	r3, #64	@ 0x40
 800061c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800061e:	2302      	movs	r3, #2
 8000620:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000622:	2304      	movs	r3, #4
 8000624:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000626:	2302      	movs	r3, #2
 8000628:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800062a:	230c      	movs	r3, #12
 800062c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800062e:	2300      	movs	r3, #0
 8000630:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	4618      	mov	r0, r3
 800063c:	f001 ffe4 	bl	8002608 <HAL_RCC_OscConfig>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000646:	f000 f85e 	bl	8000706 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064a:	233f      	movs	r3, #63	@ 0x3f
 800064c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064e:	2303      	movs	r3, #3
 8000650:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000656:	2308      	movs	r3, #8
 8000658:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800065a:	2340      	movs	r3, #64	@ 0x40
 800065c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800065e:	2340      	movs	r3, #64	@ 0x40
 8000660:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000666:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000668:	2340      	movs	r3, #64	@ 0x40
 800066a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2102      	movs	r1, #2
 8000670:	4618      	mov	r0, r3
 8000672:	f002 fc23 	bl	8002ebc <HAL_RCC_ClockConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800067c:	f000 f843 	bl	8000706 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000680:	f002 fdd2 	bl	8003228 <HAL_RCC_EnableCSS>
}
 8000684:	bf00      	nop
 8000686:	3770      	adds	r7, #112	@ 0x70
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	58000400 	.word	0x58000400
 8000690:	58024800 	.word	0x58024800

08000694 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800069a:	463b      	mov	r3, r7
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80006a6:	f001 f87d 	bl	80017a4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80006aa:	2301      	movs	r3, #1
 80006ac:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 80006b2:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 80006b6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 80006b8:	2318      	movs	r3, #24
 80006ba:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80006c4:	2303      	movs	r3, #3
 80006c6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80006c8:	2301      	movs	r3, #1
 80006ca:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80006cc:	2300      	movs	r3, #0
 80006ce:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80006d0:	2301      	movs	r3, #1
 80006d2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80006d4:	2301      	movs	r3, #1
 80006d6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006d8:	463b      	mov	r3, r7
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 f89a 	bl	8001814 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80006e0:	2301      	movs	r3, #1
 80006e2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Size = MPU_REGION_SIZE_1MB;
 80006e4:	2313      	movs	r3, #19
 80006e6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80006ec:	2300      	movs	r3, #0
 80006ee:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006f0:	463b      	mov	r3, r7
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f88e 	bl	8001814 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80006f8:	2004      	movs	r0, #4
 80006fa:	f001 f86b 	bl	80017d4 <HAL_MPU_Enable>

}
 80006fe:	bf00      	nop
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 800070a:	2000      	movs	r0, #0
 800070c:	f000 fe7a 	bl	8001404 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 8000710:	2001      	movs	r0, #1
 8000712:	f000 fe77 	bl	8001404 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 8000716:	2002      	movs	r0, #2
 8000718:	f000 fe4a 	bl	80013b0 <BSP_LED_On>
  while(1){
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <Error_Handler+0x16>

08000720 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 8000726:	4a13      	ldr	r2, [pc, #76]	@ (8000774 <MX_QUADSPI_Init+0x54>)
 8000728:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 800072c:	2201      	movs	r2, #1
 800072e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 8000732:	2204      	movs	r2, #4
 8000734:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 8000738:	2210      	movs	r2, #16
 800073a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 800073e:	2218      	movs	r2, #24
 8000740:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000748:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800075a:	4805      	ldr	r0, [pc, #20]	@ (8000770 <MX_QUADSPI_Init+0x50>)
 800075c:	f001 fa9e 	bl	8001c9c <HAL_QSPI_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000766:	f7ff ffce 	bl	8000706 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	2400003c 	.word	0x2400003c
 8000774:	52005000 	.word	0x52005000

08000778 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b0bc      	sub	sp, #240	@ 0xf0
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000790:	f107 0318 	add.w	r3, r7, #24
 8000794:	22c0      	movs	r2, #192	@ 0xc0
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f004 fa59 	bl	8004c50 <memset>
  if(qspiHandle->Instance==QUADSPI)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a55      	ldr	r2, [pc, #340]	@ (80008f8 <HAL_QSPI_MspInit+0x180>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	f040 80a3 	bne.w	80008f0 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80007aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80007ae:	f04f 0300 	mov.w	r3, #0
 80007b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80007b6:	2300      	movs	r3, #0
 80007b8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007ba:	f107 0318 	add.w	r3, r7, #24
 80007be:	4618      	mov	r0, r3
 80007c0:	f002 fed8 	bl	8003574 <HAL_RCCEx_PeriphCLKConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80007ca:	f7ff ff9c 	bl	8000706 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80007ce:	4b4b      	ldr	r3, [pc, #300]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 80007d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d4:	4a49      	ldr	r2, [pc, #292]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 80007d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007da:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80007de:	4b47      	ldr	r3, [pc, #284]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 80007e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ec:	4b43      	ldr	r3, [pc, #268]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 80007ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f2:	4a42      	ldr	r2, [pc, #264]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 80007f4:	f043 0310 	orr.w	r3, r3, #16
 80007f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007fc:	4b3f      	ldr	r3, [pc, #252]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 80007fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000802:	f003 0310 	and.w	r3, r3, #16
 8000806:	613b      	str	r3, [r7, #16]
 8000808:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800080a:	4b3c      	ldr	r3, [pc, #240]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 800080c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000810:	4a3a      	ldr	r2, [pc, #232]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 8000812:	f043 0302 	orr.w	r3, r3, #2
 8000816:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800081a:	4b38      	ldr	r3, [pc, #224]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 800081c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000820:	f003 0302 	and.w	r3, r3, #2
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000828:	4b34      	ldr	r3, [pc, #208]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 800082a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082e:	4a33      	ldr	r2, [pc, #204]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 8000830:	f043 0308 	orr.w	r3, r3, #8
 8000834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000838:	4b30      	ldr	r3, [pc, #192]	@ (80008fc <HAL_QSPI_MspInit+0x184>)
 800083a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000846:	2304      	movs	r3, #4
 8000848:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	2302      	movs	r3, #2
 800084e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000858:	2303      	movs	r3, #3
 800085a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800085e:	2309      	movs	r3, #9
 8000860:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000864:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000868:	4619      	mov	r1, r3
 800086a:	4825      	ldr	r0, [pc, #148]	@ (8000900 <HAL_QSPI_MspInit+0x188>)
 800086c:	f001 f812 	bl	8001894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000870:	2304      	movs	r3, #4
 8000872:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000882:	2303      	movs	r3, #3
 8000884:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000888:	2309      	movs	r3, #9
 800088a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000892:	4619      	mov	r1, r3
 8000894:	481b      	ldr	r0, [pc, #108]	@ (8000904 <HAL_QSPI_MspInit+0x18c>)
 8000896:	f000 fffd 	bl	8001894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800089a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800089e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a2:	2302      	movs	r3, #2
 80008a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ae:	2303      	movs	r3, #3
 80008b0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80008b4:	2309      	movs	r3, #9
 80008b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ba:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80008be:	4619      	mov	r1, r3
 80008c0:	4811      	ldr	r0, [pc, #68]	@ (8000908 <HAL_QSPI_MspInit+0x190>)
 80008c2:	f000 ffe7 	bl	8001894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008c6:	2340      	movs	r3, #64	@ 0x40
 80008c8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d8:	2303      	movs	r3, #3
 80008da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80008de:	230a      	movs	r3, #10
 80008e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80008e8:	4619      	mov	r1, r3
 80008ea:	4806      	ldr	r0, [pc, #24]	@ (8000904 <HAL_QSPI_MspInit+0x18c>)
 80008ec:	f000 ffd2 	bl	8001894 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80008f0:	bf00      	nop
 80008f2:	37f0      	adds	r7, #240	@ 0xf0
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	52005000 	.word	0x52005000
 80008fc:	58024400 	.word	0x58024400
 8000900:	58021000 	.word	0x58021000
 8000904:	58020400 	.word	0x58020400
 8000908:	58020c00 	.word	0x58020c00

0800090c <QSPI_AutoPollingMemReady>:
}

/* USER CODE BEGIN 1 */


HAL_StatusTypeDef QSPI_AutoPollingMemReady(void) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b096      	sub	sp, #88	@ 0x58
 8000910:	af00      	add	r7, sp, #0

	QSPI_CommandTypeDef sCommand = { 0 };
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	2238      	movs	r2, #56	@ 0x38
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f004 f998 	bl	8004c50 <memset>
	QSPI_AutoPollingTypeDef sConfig = { 0 };
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
 800092a:	60da      	str	r2, [r3, #12]
 800092c:	611a      	str	r2, [r3, #16]
 800092e:	615a      	str	r2, [r3, #20]
	HAL_StatusTypeDef ret;

	/* Configure automatic polling mode to wait for memory ready ------ */
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000930:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000934:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.Instruction = W25Q256JV_READ_STATUS_REG1_CMD;
 8000936:	2305      	movs	r3, #5
 8000938:	61fb      	str	r3, [r7, #28]
	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 800093a:	2300      	movs	r3, #0
 800093c:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800093e:	2300      	movs	r3, #0
 8000940:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.DataMode = QSPI_DATA_1_LINE;
 8000942:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000946:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 800094c:	2300      	movs	r3, #0
 800094e:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000950:	2300      	movs	r3, #0
 8000952:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000954:	2300      	movs	r3, #0
 8000956:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.NbData          = 1;    // IMPORTANTE
 8000958:	2301      	movs	r3, #1
 800095a:	647b      	str	r3, [r7, #68]	@ 0x44

	sConfig.Match = 0x00;
 800095c:	2300      	movs	r3, #0
 800095e:	607b      	str	r3, [r7, #4]
	sConfig.Mask = 0x01;
 8000960:	2301      	movs	r3, #1
 8000962:	60bb      	str	r3, [r7, #8]
	sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
	sConfig.StatusBytesSize = 1;
 8000968:	2301      	movs	r3, #1
 800096a:	613b      	str	r3, [r7, #16]
	sConfig.Interval = 0x10;
 800096c:	2310      	movs	r3, #16
 800096e:	60fb      	str	r3, [r7, #12]
	sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000970:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000974:	61bb      	str	r3, [r7, #24]

	if ((ret = HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 8000976:	1d3a      	adds	r2, r7, #4
 8000978:	f107 011c 	add.w	r1, r7, #28
 800097c:	f04f 33ff 	mov.w	r3, #4294967295
 8000980:	4808      	ldr	r0, [pc, #32]	@ (80009a4 <QSPI_AutoPollingMemReady+0x98>)
 8000982:	f001 fb8c 	bl	800209e <HAL_QSPI_AutoPolling>
 8000986:	4603      	mov	r3, r0
 8000988:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800098c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <QSPI_AutoPollingMemReady+0x8e>
				HAL_MAX_DELAY)) != HAL_OK) {
			return ret;
 8000994:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000998:	e000      	b.n	800099c <QSPI_AutoPollingMemReady+0x90>
		}
	return HAL_OK;
 800099a:	2300      	movs	r3, #0
}
 800099c:	4618      	mov	r0, r3
 800099e:	3758      	adds	r7, #88	@ 0x58
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	2400003c 	.word	0x2400003c

080009a8 <QSPI_Enable_Quad_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b092      	sub	sp, #72	@ 0x48
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 80009b4:	f107 0310 	add.w	r3, r7, #16
 80009b8:	2238      	movs	r2, #56	@ 0x38
 80009ba:	2100      	movs	r1, #0
 80009bc:	4618      	mov	r0, r3
 80009be:	f004 f947 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80009c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 80009c8:	2335      	movs	r3, #53	@ 0x35
 80009ca:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80009cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009d0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80009d2:	2300      	movs	r3, #0
 80009d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 80009de:	2301      	movs	r3, #1
 80009e0:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009e2:	f107 0310 	add.w	r3, r7, #16
 80009e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009ea:	4619      	mov	r1, r3
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f001 f9c9 	bl	8001d84 <HAL_QSPI_Command>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <QSPI_Enable_Quad_Mode+0x54>
 80009f8:	2301      	movs	r3, #1
 80009fa:	e05f      	b.n	8000abc <QSPI_Enable_Quad_Mode+0x114>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009fc:	f107 030f 	add.w	r3, r7, #15
 8000a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a04:	4619      	mov	r1, r3
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f001 faac 	bl	8001f64 <HAL_QSPI_Receive>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <QSPI_Enable_Quad_Mode+0x6e>
 8000a12:	2301      	movs	r3, #1
 8000a14:	e052      	b.n	8000abc <QSPI_Enable_Quad_Mode+0x114>

    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
 8000a18:	f003 0302 	and.w	r3, r3, #2
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <QSPI_Enable_Quad_Mode+0x7c>
    {
        return HAL_OK;
 8000a20:	2300      	movs	r3, #0
 8000a22:	e04b      	b.n	8000abc <QSPI_Enable_Quad_Mode+0x114>
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000a24:	f107 0310 	add.w	r3, r7, #16
 8000a28:	2238      	movs	r2, #56	@ 0x38
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f004 f90f 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000a32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 8000a38:	2306      	movs	r3, #6
 8000a3a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a58:	4619      	mov	r1, r3
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f001 f992 	bl	8001d84 <HAL_QSPI_Command>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <QSPI_Enable_Quad_Mode+0xc2>
        return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
 8000a68:	e028      	b.n	8000abc <QSPI_Enable_Quad_Mode+0x114>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 8000a74:	2331      	movs	r3, #49	@ 0x31
 8000a76:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000a78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a7c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000a82:	f107 0310 	add.w	r3, r7, #16
 8000a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f001 f979 	bl	8001d84 <HAL_QSPI_Command>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <QSPI_Enable_Quad_Mode+0xf4>
 8000a98:	2301      	movs	r3, #1
 8000a9a:	e00f      	b.n	8000abc <QSPI_Enable_Quad_Mode+0x114>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000a9c:	f107 030f 	add.w	r3, r7, #15
 8000aa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f001 f9ca 	bl	8001e40 <HAL_QSPI_Transmit>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <QSPI_Enable_Quad_Mode+0x10e>
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e002      	b.n	8000abc <QSPI_Enable_Quad_Mode+0x114>

    return QSPI_AutoPollingMemReady();
 8000ab6:	f7ff ff29 	bl	800090c <QSPI_AutoPollingMemReady>
 8000aba:	4603      	mov	r3, r0
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3748      	adds	r7, #72	@ 0x48
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b092      	sub	sp, #72	@ 0x48
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000acc:	f107 030c 	add.w	r3, r7, #12
 8000ad0:	2238      	movs	r2, #56	@ 0x38
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 f8bb 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ade:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000ae0:	2366      	movs	r3, #102	@ 0x66
 8000ae2:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000aec:	2300      	movs	r3, #0
 8000aee:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000af0:	f107 030c 	add.w	r3, r7, #12
 8000af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000af8:	4619      	mov	r1, r3
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f001 f942 	bl	8001d84 <HAL_QSPI_Command>
 8000b00:	4603      	mov	r3, r0
 8000b02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000b06:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <QSPI_Software_Reset+0x50>
 8000b0e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b12:	e016      	b.n	8000b42 <QSPI_Software_Reset+0x7e>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000b14:	2399      	movs	r3, #153	@ 0x99
 8000b16:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000b18:	f107 030c 	add.w	r3, r7, #12
 8000b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b20:	4619      	mov	r1, r3
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f001 f92e 	bl	8001d84 <HAL_QSPI_Command>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000b2e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d002      	beq.n	8000b3c <QSPI_Software_Reset+0x78>
 8000b36:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b3a:	e002      	b.n	8000b42 <QSPI_Software_Reset+0x7e>

    return QSPI_AutoPollingMemReady();
 8000b3c:	f7ff fee6 	bl	800090c <QSPI_AutoPollingMemReady>
 8000b40:	4603      	mov	r3, r0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3748      	adds	r7, #72	@ 0x48
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b092      	sub	sp, #72	@ 0x48
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000b52:	f7ff fedb 	bl	800090c <QSPI_AutoPollingMemReady>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <QSPI_WriteEnable+0x16>
        return HAL_ERROR;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	e05d      	b.n	8000c1c <QSPI_WriteEnable+0xd2>

    memset(&sCommand, 0, sizeof(sCommand));
 8000b60:	f107 0310 	add.w	r3, r7, #16
 8000b64:	2238      	movs	r2, #56	@ 0x38
 8000b66:	2100      	movs	r1, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f004 f871 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b72:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8000b74:	2306      	movs	r3, #6
 8000b76:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b8c:	f107 0310 	add.w	r3, r7, #16
 8000b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f001 f8f4 	bl	8001d84 <HAL_QSPI_Command>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <QSPI_WriteEnable+0x5c>
        return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e03a      	b.n	8000c1c <QSPI_WriteEnable+0xd2>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	2238      	movs	r2, #56	@ 0x38
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f004 f84e 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000bb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 8000bba:	2305      	movs	r3, #5
 8000bbc:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000bc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bc6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bdc:	4619      	mov	r1, r3
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f001 f8d0 	bl	8001d84 <HAL_QSPI_Command>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <QSPI_WriteEnable+0xa4>
        return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e016      	b.n	8000c1c <QSPI_WriteEnable+0xd2>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bee:	f107 030f 	add.w	r3, r7, #15
 8000bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f001 f9b3 	bl	8001f64 <HAL_QSPI_Receive>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <QSPI_WriteEnable+0xbe>
        return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e009      	b.n	8000c1c <QSPI_WriteEnable+0xd2>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000c08:	7bfb      	ldrb	r3, [r7, #15]
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <QSPI_WriteEnable+0xcc>
        return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e002      	b.n	8000c1c <QSPI_WriteEnable+0xd2>

    return QSPI_AutoPollingMemReady();
 8000c16:	f7ff fe79 	bl	800090c <QSPI_AutoPollingMemReady>
 8000c1a:	4603      	mov	r3, r0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3748      	adds	r7, #72	@ 0x48
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b092      	sub	sp, #72	@ 0x48
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	73fb      	strb	r3, [r7, #15]

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000c32:	f7ff fe6b 	bl	800090c <QSPI_AutoPollingMemReady>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <QSPI_Check_4Byte_Mode+0x1c>
        return HAL_ERROR;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e03c      	b.n	8000cba <QSPI_Check_4Byte_Mode+0x96>

    memset(&sCommand, 0, sizeof(sCommand));
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	2238      	movs	r2, #56	@ 0x38
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f004 f801 	bl	8004c50 <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c52:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 8000c54:	2315      	movs	r3, #21
 8000c56:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000c60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c72:	f107 0310 	add.w	r3, r7, #16
 8000c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f001 f881 	bl	8001d84 <HAL_QSPI_Command>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <QSPI_Check_4Byte_Mode+0x68>
        return HAL_ERROR;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e016      	b.n	8000cba <QSPI_Check_4Byte_Mode+0x96>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c8c:	f107 030f 	add.w	r3, r7, #15
 8000c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c94:	4619      	mov	r1, r3
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f001 f964 	bl	8001f64 <HAL_QSPI_Receive>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <QSPI_Check_4Byte_Mode+0x82>
        return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e009      	b.n	8000cba <QSPI_Check_4Byte_Mode+0x96>

    if (mode != NULL)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d005      	beq.n	8000cb8 <QSPI_Check_4Byte_Mode+0x94>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3748      	adds	r7, #72	@ 0x48
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <QSPI_Check_BP>:
 * @param hqspi Puntero al manejador QSPI.
 * @param bp_value Puntero donde se almacenar el valor de los bits BP (0x3C).
 * @retval HAL_StatusTypeDef Estado de la operacin.
 */
HAL_StatusTypeDef QSPI_Check_BP(QSPI_HandleTypeDef *hqspi, uint8_t *bp_value)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b092      	sub	sp, #72	@ 0x48
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
 8000cca:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    // 1. Esperar a que el chip no est ocupado antes de enviar un comando.
    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000cd0:	f7ff fe1c 	bl	800090c <QSPI_AutoPollingMemReady>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <QSPI_Check_BP+0x1c>
        return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e043      	b.n	8000d66 <QSPI_Check_BP+0xa4>

    // 2. Configurar el comando para leer el Registro de Estado 1 (0x05)
    memset(&sCommand, 0, sizeof(sCommand));
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	2238      	movs	r2, #56	@ 0x38
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f003 ffb2 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000cec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER 1
 8000cf2:	2305      	movs	r3, #5
 8000cf4:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000cfe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d02:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	623b      	str	r3, [r7, #32]
    sCommand.NbData            = 1;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	643b      	str	r3, [r7, #64]	@ 0x40

    // 3. Enviar el comando
    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000d10:	f107 030c 	add.w	r3, r7, #12
 8000d14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d18:	4619      	mov	r1, r3
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f001 f832 	bl	8001d84 <HAL_QSPI_Command>
 8000d20:	4603      	mov	r3, r0
 8000d22:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000d26:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d002      	beq.n	8000d34 <QSPI_Check_BP+0x72>
        return status;
 8000d2e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d32:	e018      	b.n	8000d66 <QSPI_Check_BP+0xa4>

    // 4. Recibir el valor del registro de estado (SR1)
    status = HAL_QSPI_Receive(hqspi, &status_reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000d34:	f107 030b 	add.w	r3, r7, #11
 8000d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f001 f910 	bl	8001f64 <HAL_QSPI_Receive>
 8000d44:	4603      	mov	r3, r0
 8000d46:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000d4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <QSPI_Check_BP+0x96>
        return status;
 8000d52:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d56:	e006      	b.n	8000d66 <QSPI_Check_BP+0xa4>

    // 5. Aplicar la mscara para obtener solo los bits BP
    // W25Q256JV_SR1_BP es 0x3C (0011 1100)
    *bp_value = status_reg & W25Q256JV_SR1_BP;
 8000d58:	7afb      	ldrb	r3, [r7, #11]
 8000d5a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3748      	adds	r7, #72	@ 0x48
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <QSPI_Clear_All_BP>:
 * @brief Desactiva todos los bits de proteccin de bloques (BP3..BP0) en el Status Register 1.
 * @param hqspi Puntero al manejador QSPI.
 * @retval HAL_StatusTypeDef HAL_OK si tuvo xito, HAL_ERROR de lo contrario.
 */
HAL_StatusTypeDef QSPI_Clear_All_BP(QSPI_HandleTypeDef *hqspi)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b084      	sub	sp, #16
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t bp_value = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	737b      	strb	r3, [r7, #13]

    // 1 Leer el valor actual de los BP
    status = QSPI_Check_BP(hqspi, &bp_value);
 8000d7a:	f107 030d 	add.w	r3, r7, #13
 8000d7e:	4619      	mov	r1, r3
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff ff9e 	bl	8000cc2 <QSPI_Check_BP>
 8000d86:	4603      	mov	r3, r0
 8000d88:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <QSPI_Clear_All_BP+0x26>
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	e01c      	b.n	8000dce <QSPI_Clear_All_BP+0x60>

    // 2 Revisar si ya estn en 0, si es as no hace falta escribir
    if (bp_value == 0) return HAL_OK;
 8000d94:	7b7b      	ldrb	r3, [r7, #13]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d101      	bne.n	8000d9e <QSPI_Clear_All_BP+0x30>
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e017      	b.n	8000dce <QSPI_Clear_All_BP+0x60>

    // 3 Escribir 0 en el Status Register 1, solo en los bits BP
    uint8_t sr1_value = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73bb      	strb	r3, [r7, #14]

    status = QSPI_Write_Status_Reg1(hqspi, sr1_value);
 8000da2:	7bbb      	ldrb	r3, [r7, #14]
 8000da4:	4619      	mov	r1, r3
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f000 f85f 	bl	8000e6a <QSPI_Write_Status_Reg1>
 8000dac:	4603      	mov	r3, r0
 8000dae:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <QSPI_Clear_All_BP+0x4c>
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	e009      	b.n	8000dce <QSPI_Clear_All_BP+0x60>

    // 4 Esperar a que la memoria est lista
    status = QSPI_AutoPollingMemReady();
 8000dba:	f7ff fda7 	bl	800090c <QSPI_AutoPollingMemReady>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8000dc2:	7bfb      	ldrb	r3, [r7, #15]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <QSPI_Clear_All_BP+0x5e>
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	e000      	b.n	8000dce <QSPI_Clear_All_BP+0x60>

    return HAL_OK;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <QSPI_Enter_4Byte_Mode>:

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b092      	sub	sp, #72	@ 0x48
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000dde:	f7ff fd95 	bl	800090c <QSPI_AutoPollingMemReady>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <QSPI_Enter_4Byte_Mode+0x16>
        return HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
 8000dea:	e03a      	b.n	8000e62 <QSPI_Enter_4Byte_Mode+0x8c>

    memset(&sCommand, 0, sizeof(sCommand));
 8000dec:	f107 0310 	add.w	r3, r7, #16
 8000df0:	2238      	movs	r2, #56	@ 0x38
 8000df2:	2100      	movs	r1, #0
 8000df4:	4618      	mov	r0, r3
 8000df6:	f003 ff2b 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000dfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 8000e00:	23b7      	movs	r3, #183	@ 0xb7
 8000e02:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000e14:	2300      	movs	r3, #0
 8000e16:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e18:	f107 0310 	add.w	r3, r7, #16
 8000e1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e20:	4619      	mov	r1, r3
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 ffae 	bl	8001d84 <HAL_QSPI_Command>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <QSPI_Enter_4Byte_Mode+0x5c>
        return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e017      	b.n	8000e62 <QSPI_Enter_4Byte_Mode+0x8c>

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000e32:	f7ff fd6b 	bl	800090c <QSPI_AutoPollingMemReady>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <QSPI_Enter_4Byte_Mode+0x6a>
        return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e010      	b.n	8000e62 <QSPI_Enter_4Byte_Mode+0x8c>

    uint8_t ads = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 8000e44:	f107 030f 	add.w	r3, r7, #15
 8000e48:	4619      	mov	r1, r3
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f7ff feea 	bl	8000c24 <QSPI_Check_4Byte_Mode>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d104      	bne.n	8000e60 <QSPI_Enter_4Byte_Mode+0x8a>
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d101      	bne.n	8000e60 <QSPI_Enter_4Byte_Mode+0x8a>
        return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e000      	b.n	8000e62 <QSPI_Enter_4Byte_Mode+0x8c>

    return HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3748      	adds	r7, #72	@ 0x48
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <QSPI_Write_Status_Reg1>:

    return HAL_ERROR;
}

HAL_StatusTypeDef QSPI_Write_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b090      	sub	sp, #64	@ 0x40
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	460b      	mov	r3, r1
 8000e74:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f7ff fe67 	bl	8000b4a <QSPI_WriteEnable>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <QSPI_Write_Status_Reg1+0x1c>
        return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e032      	b.n	8000eec <QSPI_Write_Status_Reg1+0x82>

    memset(&sCommand, 0, sizeof(sCommand));
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	2238      	movs	r2, #56	@ 0x38
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f003 fede 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e98:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // 0x01
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000ea6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 8000eac:	2301      	movs	r3, #1
 8000eae:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f000 ff60 	bl	8001d84 <HAL_QSPI_Command>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <QSPI_Write_Status_Reg1+0x64>
        return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e00e      	b.n	8000eec <QSPI_Write_Status_Reg1+0x82>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ece:	1cfb      	adds	r3, r7, #3
 8000ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 ffb2 	bl	8001e40 <HAL_QSPI_Transmit>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <QSPI_Write_Status_Reg1+0x7c>
        return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e002      	b.n	8000eec <QSPI_Write_Status_Reg1+0x82>

    return QSPI_AutoPollingMemReady();
 8000ee6:	f7ff fd11 	bl	800090c <QSPI_AutoPollingMemReady>
 8000eea:	4603      	mov	r3, r0
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3740      	adds	r7, #64	@ 0x40
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <QSPI_Clear_CMP>:

    return QSPI_AutoPollingMemReady();
}

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b092      	sub	sp, #72	@ 0x48
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00  sin BP, sin TB
    // SR2 = 0x02  QE=1, CMP=0
    data[0] = 0x00;
 8000efc:	2300      	movs	r3, #0
 8000efe:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 8000f00:	2302      	movs	r3, #2
 8000f02:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f7ff fe20 	bl	8000b4a <QSPI_WriteEnable>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e02f      	b.n	8000f74 <QSPI_Clear_CMP+0x80>

    memset(&sCommand, 0, sizeof(sCommand));
 8000f14:	f107 0310 	add.w	r3, r7, #16
 8000f18:	2238      	movs	r2, #56	@ 0x38
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 fe97 	bl	8004c50 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000f22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 8000f28:	2301      	movs	r3, #1
 8000f2a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000f30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f34:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 8000f36:	2302      	movs	r3, #2
 8000f38:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f3a:	f107 0310 	add.w	r3, r7, #16
 8000f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f42:	4619      	mov	r1, r3
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f000 ff1d 	bl	8001d84 <HAL_QSPI_Command>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e00f      	b.n	8000f74 <QSPI_Clear_CMP+0x80>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f000 ff6e 	bl	8001e40 <HAL_QSPI_Transmit>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e002      	b.n	8000f74 <QSPI_Clear_CMP+0x80>

    return QSPI_AutoPollingMemReady();
 8000f6e:	f7ff fccd 	bl	800090c <QSPI_AutoPollingMemReady>
 8000f72:	4603      	mov	r3, r0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3748      	adds	r7, #72	@ 0x48
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff fd9b 	bl	8000ac4 <QSPI_Software_Reset>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <QSPI_Set_Status_Config+0x20>
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	e023      	b.n	8000fe4 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Clear_All_BP(hqspi);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff fee6 	bl	8000d6e <QSPI_Clear_All_BP>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <QSPI_Set_Status_Config+0x34>
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	e019      	b.n	8000fe4 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff ff10 	bl	8000dd6 <QSPI_Enter_4Byte_Mode>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <QSPI_Set_Status_Config+0x48>
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	e00f      	b.n	8000fe4 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Enable_Quad_Mode(hqspi);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff fcef 	bl	80009a8 <QSPI_Enable_Quad_Mode>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <QSPI_Set_Status_Config+0x5c>
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	e005      	b.n	8000fe4 <QSPI_Set_Status_Config+0x68>
	status = QSPI_Clear_CMP(hqspi);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff8b 	bl	8000ef4 <QSPI_Clear_CMP>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	73fb      	strb	r3, [r7, #15]

	return status;
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <QSPI_EnableMemoryMapped_1_4_4>:
    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
}

HAL_StatusTypeDef QSPI_EnableMemoryMapped_1_4_4(QSPI_HandleTypeDef *hqspi)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b092      	sub	sp, #72	@ 0x48
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand = {0};
 8000ff4:	f107 0310 	add.w	r3, r7, #16
 8000ff8:	2238      	movs	r2, #56	@ 0x38
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f003 fe27 	bl	8004c50 <memset>
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]

    /* --- Configuracin del comando --- */
    sCommand.InstructionMode      = QSPI_INSTRUCTION_1_LINE;  // opcode en 1 lnea
 800100c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction          = W25Q256JV_FAST_READ_QUAD_IO_4BYTE_ADD_CMD;// Fast Read Quad I/O (4-byte)
 8001012:	23ec      	movs	r3, #236	@ 0xec
 8001014:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode          = QSPI_ADDRESS_4_LINES;     // direccin en 4 lneas
 8001016:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize          = QSPI_ADDRESS_32_BITS;
 800101c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001020:	61fb      	str	r3, [r7, #28]
    sCommand.AlternateByteMode    = QSPI_ALTERNATE_BYTES_4_LINES; // modo bits en 4 lneas
 8001022:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001026:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize   = QSPI_ALTERNATE_BYTES_8_BITS;  // 8 bits de modo (generalmente 0x00)
 8001028:	2300      	movs	r3, #0
 800102a:	623b      	str	r3, [r7, #32]
    sCommand.AlternateBytes       = 0x00;                      // modo bits = 0
 800102c:	2300      	movs	r3, #0
 800102e:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode             = QSPI_DATA_4_LINES;
 8001030:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001034:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles          = 4;                         // segn datasheet Winbond (6 dummy tpicos)
 8001036:	2304      	movs	r3, #4
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DdrMode              = QSPI_DDR_MODE_DISABLE;
 800103a:	2300      	movs	r3, #0
 800103c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode             = QSPI_SIOO_INST_EVERY_CMD;
 800103e:	2300      	movs	r3, #0
 8001040:	647b      	str	r3, [r7, #68]	@ 0x44

    /* --- Configuracin de memory-mapped --- */
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeOutPeriod     = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]

    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
 800104a:	f107 0208 	add.w	r2, r7, #8
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	4619      	mov	r1, r3
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f001 f899 	bl	800218c <HAL_QSPI_MemoryMapped>
 800105a:	4603      	mov	r3, r0
}
 800105c:	4618      	mov	r0, r3
 800105e:	3748      	adds	r7, #72	@ 0x48
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <HAL_MspInit+0x30>)
 800106c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001070:	4a08      	ldr	r2, [pc, #32]	@ (8001094 <HAL_MspInit+0x30>)
 8001072:	f043 0302 	orr.w	r3, r3, #2
 8001076:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_MspInit+0x30>)
 800107c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001080:	f003 0302 	and.w	r3, r3, #2
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	58024400 	.word	0x58024400

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800109c:	f002 fa4e 	bl	800353c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <NMI_Handler+0x8>

080010a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <HardFault_Handler+0x4>

080010ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <MemManage_Handler+0x4>

080010b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <BusFault_Handler+0x4>

080010bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <UsageFault_Handler+0x4>

080010c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f2:	f000 fa23 	bl	800153c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <SystemInit+0x114>)
 8001102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001106:	4a42      	ldr	r2, [pc, #264]	@ (8001210 <SystemInit+0x114>)
 8001108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800110c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001110:	4b40      	ldr	r3, [pc, #256]	@ (8001214 <SystemInit+0x118>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 030f 	and.w	r3, r3, #15
 8001118:	2b06      	cmp	r3, #6
 800111a:	d807      	bhi.n	800112c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800111c:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <SystemInit+0x118>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f023 030f 	bic.w	r3, r3, #15
 8001124:	4a3b      	ldr	r2, [pc, #236]	@ (8001214 <SystemInit+0x118>)
 8001126:	f043 0307 	orr.w	r3, r3, #7
 800112a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800112c:	4b3a      	ldr	r3, [pc, #232]	@ (8001218 <SystemInit+0x11c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a39      	ldr	r2, [pc, #228]	@ (8001218 <SystemInit+0x11c>)
 8001132:	f043 0301 	orr.w	r3, r3, #1
 8001136:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001138:	4b37      	ldr	r3, [pc, #220]	@ (8001218 <SystemInit+0x11c>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800113e:	4b36      	ldr	r3, [pc, #216]	@ (8001218 <SystemInit+0x11c>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4935      	ldr	r1, [pc, #212]	@ (8001218 <SystemInit+0x11c>)
 8001144:	4b35      	ldr	r3, [pc, #212]	@ (800121c <SystemInit+0x120>)
 8001146:	4013      	ands	r3, r2
 8001148:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800114a:	4b32      	ldr	r3, [pc, #200]	@ (8001214 <SystemInit+0x118>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0308 	and.w	r3, r3, #8
 8001152:	2b00      	cmp	r3, #0
 8001154:	d007      	beq.n	8001166 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001156:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <SystemInit+0x118>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f023 030f 	bic.w	r3, r3, #15
 800115e:	4a2d      	ldr	r2, [pc, #180]	@ (8001214 <SystemInit+0x118>)
 8001160:	f043 0307 	orr.w	r3, r3, #7
 8001164:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001166:	4b2c      	ldr	r3, [pc, #176]	@ (8001218 <SystemInit+0x11c>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800116c:	4b2a      	ldr	r3, [pc, #168]	@ (8001218 <SystemInit+0x11c>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001172:	4b29      	ldr	r3, [pc, #164]	@ (8001218 <SystemInit+0x11c>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001178:	4b27      	ldr	r3, [pc, #156]	@ (8001218 <SystemInit+0x11c>)
 800117a:	4a29      	ldr	r2, [pc, #164]	@ (8001220 <SystemInit+0x124>)
 800117c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800117e:	4b26      	ldr	r3, [pc, #152]	@ (8001218 <SystemInit+0x11c>)
 8001180:	4a28      	ldr	r2, [pc, #160]	@ (8001224 <SystemInit+0x128>)
 8001182:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001184:	4b24      	ldr	r3, [pc, #144]	@ (8001218 <SystemInit+0x11c>)
 8001186:	4a28      	ldr	r2, [pc, #160]	@ (8001228 <SystemInit+0x12c>)
 8001188:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800118a:	4b23      	ldr	r3, [pc, #140]	@ (8001218 <SystemInit+0x11c>)
 800118c:	2200      	movs	r2, #0
 800118e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001190:	4b21      	ldr	r3, [pc, #132]	@ (8001218 <SystemInit+0x11c>)
 8001192:	4a25      	ldr	r2, [pc, #148]	@ (8001228 <SystemInit+0x12c>)
 8001194:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001196:	4b20      	ldr	r3, [pc, #128]	@ (8001218 <SystemInit+0x11c>)
 8001198:	2200      	movs	r2, #0
 800119a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800119c:	4b1e      	ldr	r3, [pc, #120]	@ (8001218 <SystemInit+0x11c>)
 800119e:	4a22      	ldr	r2, [pc, #136]	@ (8001228 <SystemInit+0x12c>)
 80011a0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001218 <SystemInit+0x11c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <SystemInit+0x11c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001218 <SystemInit+0x11c>)
 80011ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011b4:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <SystemInit+0x11c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011ba:	4b1c      	ldr	r3, [pc, #112]	@ (800122c <SystemInit+0x130>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <SystemInit+0x134>)
 80011c0:	4013      	ands	r3, r2
 80011c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011c6:	d202      	bcs.n	80011ce <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <SystemInit+0x138>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80011ce:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <SystemInit+0x11c>)
 80011d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d113      	bne.n	8001204 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <SystemInit+0x11c>)
 80011de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001218 <SystemInit+0x11c>)
 80011e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011ec:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <SystemInit+0x13c>)
 80011ee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80011f2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011f4:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <SystemInit+0x11c>)
 80011f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011fa:	4a07      	ldr	r2, [pc, #28]	@ (8001218 <SystemInit+0x11c>)
 80011fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001200:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000ed00 	.word	0xe000ed00
 8001214:	52002000 	.word	0x52002000
 8001218:	58024400 	.word	0x58024400
 800121c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001220:	02020200 	.word	0x02020200
 8001224:	01ff0000 	.word	0x01ff0000
 8001228:	01010280 	.word	0x01010280
 800122c:	5c001000 	.word	0x5c001000
 8001230:	ffff0000 	.word	0xffff0000
 8001234:	51008108 	.word	0x51008108
 8001238:	52004000 	.word	0x52004000

0800123c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001240:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <ExitRun0Mode+0x2c>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	4a08      	ldr	r2, [pc, #32]	@ (8001268 <ExitRun0Mode+0x2c>)
 8001246:	f043 0302 	orr.w	r3, r3, #2
 800124a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800124c:	bf00      	nop
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <ExitRun0Mode+0x2c>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d0f9      	beq.n	800124e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800125a:	bf00      	nop
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	58024800 	.word	0x58024800

0800126c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800126c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012a8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001270:	f7ff ffe4 	bl	800123c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001274:	f7ff ff42 	bl	80010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001278:	480c      	ldr	r0, [pc, #48]	@ (80012ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800127a:	490d      	ldr	r1, [pc, #52]	@ (80012b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800127c:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001280:	e002      	b.n	8001288 <LoopCopyDataInit>

08001282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001286:	3304      	adds	r3, #4

08001288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800128c:	d3f9      	bcc.n	8001282 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128e:	4a0a      	ldr	r2, [pc, #40]	@ (80012b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001290:	4c0a      	ldr	r4, [pc, #40]	@ (80012bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001294:	e001      	b.n	800129a <LoopFillZerobss>

08001296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001298:	3204      	adds	r2, #4

0800129a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800129c:	d3fb      	bcc.n	8001296 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800129e:	f003 fcdf 	bl	8004c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012a2:	f7ff f87f 	bl	80003a4 <main>
  bx  lr
 80012a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012a8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80012ac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012b0:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 80012b4:	08004ce0 	.word	0x08004ce0
  ldr r2, =_sbss
 80012b8:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 80012bc:	2400008c 	.word	0x2400008c

080012c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c0:	e7fe      	b.n	80012c0 <ADC3_IRQHandler>
	...

080012c4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08c      	sub	sp, #48	@ 0x30
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d009      	beq.n	80012ec <BSP_LED_Init+0x28>
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d006      	beq.n	80012ec <BSP_LED_Init+0x28>
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d003      	beq.n	80012ec <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80012e4:	f06f 0301 	mvn.w	r3, #1
 80012e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012ea:	e055      	b.n	8001398 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10f      	bne.n	8001312 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80012f2:	4b2c      	ldr	r3, [pc, #176]	@ (80013a4 <BSP_LED_Init+0xe0>)
 80012f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f8:	4a2a      	ldr	r2, [pc, #168]	@ (80013a4 <BSP_LED_Init+0xe0>)
 80012fa:	f043 0302 	orr.w	r3, r3, #2
 80012fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001302:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <BSP_LED_Init+0xe0>)
 8001304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	e021      	b.n	8001356 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d10f      	bne.n	8001338 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001318:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <BSP_LED_Init+0xe0>)
 800131a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131e:	4a21      	ldr	r2, [pc, #132]	@ (80013a4 <BSP_LED_Init+0xe0>)
 8001320:	f043 0310 	orr.w	r3, r3, #16
 8001324:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001328:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <BSP_LED_Init+0xe0>)
 800132a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	e00e      	b.n	8001356 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <BSP_LED_Init+0xe0>)
 800133a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133e:	4a19      	ldr	r2, [pc, #100]	@ (80013a4 <BSP_LED_Init+0xe0>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001348:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <BSP_LED_Init+0xe0>)
 800134a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4a13      	ldr	r2, [pc, #76]	@ (80013a8 <BSP_LED_Init+0xe4>)
 800135a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800135e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001360:	2301      	movs	r3, #1
 8001362:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001368:	2303      	movs	r3, #3
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	4a0f      	ldr	r2, [pc, #60]	@ (80013ac <BSP_LED_Init+0xe8>)
 8001370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001374:	f107 0218 	add.w	r2, r7, #24
 8001378:	4611      	mov	r1, r2
 800137a:	4618      	mov	r0, r3
 800137c:	f000 fa8a 	bl	8001894 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	4a0a      	ldr	r2, [pc, #40]	@ (80013ac <BSP_LED_Init+0xe8>)
 8001384:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4a07      	ldr	r2, [pc, #28]	@ (80013a8 <BSP_LED_Init+0xe4>)
 800138c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001390:	2200      	movs	r2, #0
 8001392:	4619      	mov	r1, r3
 8001394:	f000 fc2e 	bl	8001bf4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800139a:	4618      	mov	r0, r3
 800139c:	3730      	adds	r7, #48	@ 0x30
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	58024400 	.word	0x58024400
 80013a8:	08004cd0 	.word	0x08004cd0
 80013ac:	24000008 	.word	0x24000008

080013b0 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d009      	beq.n	80013d8 <BSP_LED_On+0x28>
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d006      	beq.n	80013d8 <BSP_LED_On+0x28>
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d003      	beq.n	80013d8 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80013d0:	f06f 0301 	mvn.w	r3, #1
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	e00b      	b.n	80013f0 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	4a08      	ldr	r2, [pc, #32]	@ (80013fc <BSP_LED_On+0x4c>)
 80013dc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4a07      	ldr	r2, [pc, #28]	@ (8001400 <BSP_LED_On+0x50>)
 80013e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e8:	2201      	movs	r2, #1
 80013ea:	4619      	mov	r1, r3
 80013ec:	f000 fc02 	bl	8001bf4 <HAL_GPIO_WritePin>
  }

  return ret;
 80013f0:	68fb      	ldr	r3, [r7, #12]
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	24000008 	.word	0x24000008
 8001400:	08004cd0 	.word	0x08004cd0

08001404 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d009      	beq.n	800142c <BSP_LED_Off+0x28>
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d006      	beq.n	800142c <BSP_LED_Off+0x28>
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b02      	cmp	r3, #2
 8001422:	d003      	beq.n	800142c <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001424:	f06f 0301 	mvn.w	r3, #1
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	e00b      	b.n	8001444 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	4a08      	ldr	r2, [pc, #32]	@ (8001450 <BSP_LED_Off+0x4c>)
 8001430:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	4a07      	ldr	r2, [pc, #28]	@ (8001454 <BSP_LED_Off+0x50>)
 8001438:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800143c:	2200      	movs	r2, #0
 800143e:	4619      	mov	r1, r3
 8001440:	f000 fbd8 	bl	8001bf4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001444:	68fb      	ldr	r3, [r7, #12]
}
 8001446:	4618      	mov	r0, r3
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	24000008 	.word	0x24000008
 8001454:	08004cd0 	.word	0x08004cd0

08001458 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145e:	2003      	movs	r0, #3
 8001460:	f000 f96e 	bl	8001740 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001464:	f001 fef0 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 8001468:	4602      	mov	r2, r0
 800146a:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <HAL_Init+0x68>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	0a1b      	lsrs	r3, r3, #8
 8001470:	f003 030f 	and.w	r3, r3, #15
 8001474:	4913      	ldr	r1, [pc, #76]	@ (80014c4 <HAL_Init+0x6c>)
 8001476:	5ccb      	ldrb	r3, [r1, r3]
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	fa22 f303 	lsr.w	r3, r2, r3
 8001480:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001482:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <HAL_Init+0x68>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	4a0e      	ldr	r2, [pc, #56]	@ (80014c4 <HAL_Init+0x6c>)
 800148c:	5cd3      	ldrb	r3, [r2, r3]
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	fa22 f303 	lsr.w	r3, r2, r3
 8001498:	4a0b      	ldr	r2, [pc, #44]	@ (80014c8 <HAL_Init+0x70>)
 800149a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <HAL_Init+0x74>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014a2:	2000      	movs	r0, #0
 80014a4:	f000 f814 	bl	80014d0 <HAL_InitTick>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e002      	b.n	80014b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80014b2:	f7ff fdd7 	bl	8001064 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	58024400 	.word	0x58024400
 80014c4:	08004cc0 	.word	0x08004cc0
 80014c8:	24000004 	.word	0x24000004
 80014cc:	24000000 	.word	0x24000000

080014d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014d8:	4b15      	ldr	r3, [pc, #84]	@ (8001530 <HAL_InitTick+0x60>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d101      	bne.n	80014e4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e021      	b.n	8001528 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014e4:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <HAL_InitTick+0x64>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <HAL_InitTick+0x60>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f945 	bl	800178a <HAL_SYSTICK_Config>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e00e      	b.n	8001528 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d80a      	bhi.n	8001526 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001510:	2200      	movs	r2, #0
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f000 f91d 	bl	8001756 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800151c:	4a06      	ldr	r2, [pc, #24]	@ (8001538 <HAL_InitTick+0x68>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	e000      	b.n	8001528 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	24000018 	.word	0x24000018
 8001534:	24000000 	.word	0x24000000
 8001538:	24000014 	.word	0x24000014

0800153c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_IncTick+0x20>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_IncTick+0x24>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4413      	add	r3, r2
 800154c:	4a04      	ldr	r2, [pc, #16]	@ (8001560 <HAL_IncTick+0x24>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	24000018 	.word	0x24000018
 8001560:	24000088 	.word	0x24000088

08001564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return uwTick;
 8001568:	4b03      	ldr	r3, [pc, #12]	@ (8001578 <HAL_GetTick+0x14>)
 800156a:	681b      	ldr	r3, [r3, #0]
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	24000088 	.word	0x24000088

0800157c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001584:	f7ff ffee 	bl	8001564 <HAL_GetTick>
 8001588:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001594:	d005      	beq.n	80015a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_Delay+0x44>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	4413      	add	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015a2:	bf00      	nop
 80015a4:	f7ff ffde 	bl	8001564 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d8f7      	bhi.n	80015a4 <HAL_Delay+0x28>
  {
  }
}
 80015b4:	bf00      	nop
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	24000018 	.word	0x24000018

080015c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80015c8:	4b03      	ldr	r3, [pc, #12]	@ (80015d8 <HAL_GetREVID+0x14>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	0c1b      	lsrs	r3, r3, #16
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	5c001000 	.word	0x5c001000

080015dc <__NVIC_SetPriorityGrouping>:
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015ec:	4b0b      	ldr	r3, [pc, #44]	@ (800161c <__NVIC_SetPriorityGrouping+0x40>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015f2:	68ba      	ldr	r2, [r7, #8]
 80015f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015f8:	4013      	ands	r3, r2
 80015fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <__NVIC_SetPriorityGrouping+0x44>)
 8001606:	4313      	orrs	r3, r2
 8001608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800160a:	4a04      	ldr	r2, [pc, #16]	@ (800161c <__NVIC_SetPriorityGrouping+0x40>)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	60d3      	str	r3, [r2, #12]
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00
 8001620:	05fa0000 	.word	0x05fa0000

08001624 <__NVIC_GetPriorityGrouping>:
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001628:	4b04      	ldr	r3, [pc, #16]	@ (800163c <__NVIC_GetPriorityGrouping+0x18>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	0a1b      	lsrs	r3, r3, #8
 800162e:	f003 0307 	and.w	r3, r3, #7
}
 8001632:	4618      	mov	r0, r3
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <__NVIC_SetPriority>:
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800164c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001650:	2b00      	cmp	r3, #0
 8001652:	db0a      	blt.n	800166a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	490c      	ldr	r1, [pc, #48]	@ (800168c <__NVIC_SetPriority+0x4c>)
 800165a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800165e:	0112      	lsls	r2, r2, #4
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	440b      	add	r3, r1
 8001664:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001668:	e00a      	b.n	8001680 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4908      	ldr	r1, [pc, #32]	@ (8001690 <__NVIC_SetPriority+0x50>)
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	f003 030f 	and.w	r3, r3, #15
 8001676:	3b04      	subs	r3, #4
 8001678:	0112      	lsls	r2, r2, #4
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	440b      	add	r3, r1
 800167e:	761a      	strb	r2, [r3, #24]
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000e100 	.word	0xe000e100
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <NVIC_EncodePriority>:
{
 8001694:	b480      	push	{r7}
 8001696:	b089      	sub	sp, #36	@ 0x24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	f1c3 0307 	rsb	r3, r3, #7
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	bf28      	it	cs
 80016b2:	2304      	movcs	r3, #4
 80016b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3304      	adds	r3, #4
 80016ba:	2b06      	cmp	r3, #6
 80016bc:	d902      	bls.n	80016c4 <NVIC_EncodePriority+0x30>
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3b03      	subs	r3, #3
 80016c2:	e000      	b.n	80016c6 <NVIC_EncodePriority+0x32>
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c8:	f04f 32ff 	mov.w	r2, #4294967295
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43da      	mvns	r2, r3
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	401a      	ands	r2, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016dc:	f04f 31ff 	mov.w	r1, #4294967295
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	43d9      	mvns	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ec:	4313      	orrs	r3, r2
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3724      	adds	r7, #36	@ 0x24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
	...

080016fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3b01      	subs	r3, #1
 8001708:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800170c:	d301      	bcc.n	8001712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800170e:	2301      	movs	r3, #1
 8001710:	e00f      	b.n	8001732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001712:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <SysTick_Config+0x40>)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3b01      	subs	r3, #1
 8001718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171a:	210f      	movs	r1, #15
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f7ff ff8e 	bl	8001640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001724:	4b05      	ldr	r3, [pc, #20]	@ (800173c <SysTick_Config+0x40>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172a:	4b04      	ldr	r3, [pc, #16]	@ (800173c <SysTick_Config+0x40>)
 800172c:	2207      	movs	r2, #7
 800172e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	e000e010 	.word	0xe000e010

08001740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff47 	bl	80015dc <__NVIC_SetPriorityGrouping>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b086      	sub	sp, #24
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001764:	f7ff ff5e 	bl	8001624 <__NVIC_GetPriorityGrouping>
 8001768:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	68b9      	ldr	r1, [r7, #8]
 800176e:	6978      	ldr	r0, [r7, #20]
 8001770:	f7ff ff90 	bl	8001694 <NVIC_EncodePriority>
 8001774:	4602      	mov	r2, r0
 8001776:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800177a:	4611      	mov	r1, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff ff5f 	bl	8001640 <__NVIC_SetPriority>
}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ffb2 	bl	80016fc <SysTick_Config>
 8001798:	4603      	mov	r3, r0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80017a8:	f3bf 8f5f 	dmb	sy
}
 80017ac:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <HAL_MPU_Disable+0x28>)
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	4a06      	ldr	r2, [pc, #24]	@ (80017cc <HAL_MPU_Disable+0x28>)
 80017b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017b8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80017ba:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_MPU_Disable+0x2c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	605a      	str	r2, [r3, #4]
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000ed00 	.word	0xe000ed00
 80017d0:	e000ed90 	.word	0xe000ed90

080017d4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80017dc:	4a0b      	ldr	r2, [pc, #44]	@ (800180c <HAL_MPU_Enable+0x38>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <HAL_MPU_Enable+0x3c>)
 80017e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ea:	4a09      	ldr	r2, [pc, #36]	@ (8001810 <HAL_MPU_Enable+0x3c>)
 80017ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017f2:	f3bf 8f4f 	dsb	sy
}
 80017f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017f8:	f3bf 8f6f 	isb	sy
}
 80017fc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	e000ed90 	.word	0xe000ed90
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	785a      	ldrb	r2, [r3, #1]
 8001820:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <HAL_MPU_ConfigRegion+0x7c>)
 8001822:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <HAL_MPU_ConfigRegion+0x7c>)
 8001826:	691b      	ldr	r3, [r3, #16]
 8001828:	4a19      	ldr	r2, [pc, #100]	@ (8001890 <HAL_MPU_ConfigRegion+0x7c>)
 800182a:	f023 0301 	bic.w	r3, r3, #1
 800182e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001830:	4a17      	ldr	r2, [pc, #92]	@ (8001890 <HAL_MPU_ConfigRegion+0x7c>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	7b1b      	ldrb	r3, [r3, #12]
 800183c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	7adb      	ldrb	r3, [r3, #11]
 8001842:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001844:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	7a9b      	ldrb	r3, [r3, #10]
 800184a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800184c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	7b5b      	ldrb	r3, [r3, #13]
 8001852:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001854:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	7b9b      	ldrb	r3, [r3, #14]
 800185a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800185c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	7bdb      	ldrb	r3, [r3, #15]
 8001862:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001864:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	7a5b      	ldrb	r3, [r3, #9]
 800186a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800186c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	7a1b      	ldrb	r3, [r3, #8]
 8001872:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001874:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	7812      	ldrb	r2, [r2, #0]
 800187a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800187c:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800187e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001880:	6113      	str	r3, [r2, #16]
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed90 	.word	0xe000ed90

08001894 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001894:	b480      	push	{r7}
 8001896:	b089      	sub	sp, #36	@ 0x24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80018a2:	4b89      	ldr	r3, [pc, #548]	@ (8001ac8 <HAL_GPIO_Init+0x234>)
 80018a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80018a6:	e194      	b.n	8001bd2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	2101      	movs	r1, #1
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	4013      	ands	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 8186 	beq.w	8001bcc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d005      	beq.n	80018d8 <HAL_GPIO_Init+0x44>
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f003 0303 	and.w	r3, r3, #3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d130      	bne.n	800193a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	2203      	movs	r2, #3
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4013      	ands	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4313      	orrs	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800190e:	2201      	movs	r2, #1
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4013      	ands	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	f003 0201 	and.w	r2, r3, #1
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4313      	orrs	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 0303 	and.w	r3, r3, #3
 8001942:	2b03      	cmp	r3, #3
 8001944:	d017      	beq.n	8001976 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	2203      	movs	r2, #3
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4013      	ands	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	689a      	ldr	r2, [r3, #8]
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d123      	bne.n	80019ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	08da      	lsrs	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3208      	adds	r2, #8
 800198a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	220f      	movs	r2, #15
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4013      	ands	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	691a      	ldr	r2, [r3, #16]
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	08da      	lsrs	r2, r3, #3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3208      	adds	r2, #8
 80019c4:	69b9      	ldr	r1, [r7, #24]
 80019c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	2203      	movs	r2, #3
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0203 	and.w	r2, r3, #3
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 80e0 	beq.w	8001bcc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0c:	4b2f      	ldr	r3, [pc, #188]	@ (8001acc <HAL_GPIO_Init+0x238>)
 8001a0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a12:	4a2e      	ldr	r2, [pc, #184]	@ (8001acc <HAL_GPIO_Init+0x238>)
 8001a14:	f043 0302 	orr.w	r3, r3, #2
 8001a18:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001acc <HAL_GPIO_Init+0x238>)
 8001a1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a2a:	4a29      	ldr	r2, [pc, #164]	@ (8001ad0 <HAL_GPIO_Init+0x23c>)
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	089b      	lsrs	r3, r3, #2
 8001a30:	3302      	adds	r3, #2
 8001a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	220f      	movs	r2, #15
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43db      	mvns	r3, r3
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a20      	ldr	r2, [pc, #128]	@ (8001ad4 <HAL_GPIO_Init+0x240>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d052      	beq.n	8001afc <HAL_GPIO_Init+0x268>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a1f      	ldr	r2, [pc, #124]	@ (8001ad8 <HAL_GPIO_Init+0x244>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d031      	beq.n	8001ac2 <HAL_GPIO_Init+0x22e>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a1e      	ldr	r2, [pc, #120]	@ (8001adc <HAL_GPIO_Init+0x248>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d02b      	beq.n	8001abe <HAL_GPIO_Init+0x22a>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae0 <HAL_GPIO_Init+0x24c>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d025      	beq.n	8001aba <HAL_GPIO_Init+0x226>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a1c      	ldr	r2, [pc, #112]	@ (8001ae4 <HAL_GPIO_Init+0x250>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d01f      	beq.n	8001ab6 <HAL_GPIO_Init+0x222>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae8 <HAL_GPIO_Init+0x254>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d019      	beq.n	8001ab2 <HAL_GPIO_Init+0x21e>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a1a      	ldr	r2, [pc, #104]	@ (8001aec <HAL_GPIO_Init+0x258>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d013      	beq.n	8001aae <HAL_GPIO_Init+0x21a>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a19      	ldr	r2, [pc, #100]	@ (8001af0 <HAL_GPIO_Init+0x25c>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d00d      	beq.n	8001aaa <HAL_GPIO_Init+0x216>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a18      	ldr	r2, [pc, #96]	@ (8001af4 <HAL_GPIO_Init+0x260>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d007      	beq.n	8001aa6 <HAL_GPIO_Init+0x212>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a17      	ldr	r2, [pc, #92]	@ (8001af8 <HAL_GPIO_Init+0x264>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d101      	bne.n	8001aa2 <HAL_GPIO_Init+0x20e>
 8001a9e:	2309      	movs	r3, #9
 8001aa0:	e02d      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001aa2:	230a      	movs	r3, #10
 8001aa4:	e02b      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001aa6:	2308      	movs	r3, #8
 8001aa8:	e029      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001aaa:	2307      	movs	r3, #7
 8001aac:	e027      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001aae:	2306      	movs	r3, #6
 8001ab0:	e025      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001ab2:	2305      	movs	r3, #5
 8001ab4:	e023      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	e021      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001aba:	2303      	movs	r3, #3
 8001abc:	e01f      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e01d      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e01b      	b.n	8001afe <HAL_GPIO_Init+0x26a>
 8001ac6:	bf00      	nop
 8001ac8:	58000080 	.word	0x58000080
 8001acc:	58024400 	.word	0x58024400
 8001ad0:	58000400 	.word	0x58000400
 8001ad4:	58020000 	.word	0x58020000
 8001ad8:	58020400 	.word	0x58020400
 8001adc:	58020800 	.word	0x58020800
 8001ae0:	58020c00 	.word	0x58020c00
 8001ae4:	58021000 	.word	0x58021000
 8001ae8:	58021400 	.word	0x58021400
 8001aec:	58021800 	.word	0x58021800
 8001af0:	58021c00 	.word	0x58021c00
 8001af4:	58022000 	.word	0x58022000
 8001af8:	58022400 	.word	0x58022400
 8001afc:	2300      	movs	r3, #0
 8001afe:	69fa      	ldr	r2, [r7, #28]
 8001b00:	f002 0203 	and.w	r2, r2, #3
 8001b04:	0092      	lsls	r2, r2, #2
 8001b06:	4093      	lsls	r3, r2
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b0e:	4938      	ldr	r1, [pc, #224]	@ (8001bf0 <HAL_GPIO_Init+0x35c>)
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	089b      	lsrs	r3, r3, #2
 8001b14:	3302      	adds	r3, #2
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001b42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	43db      	mvns	r3, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001b70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f47f ae63 	bne.w	80018a8 <HAL_GPIO_Init+0x14>
  }
}
 8001be2:	bf00      	nop
 8001be4:	bf00      	nop
 8001be6:	3724      	adds	r7, #36	@ 0x24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	58000400 	.word	0x58000400

08001bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	807b      	strh	r3, [r7, #2]
 8001c00:	4613      	mov	r3, r2
 8001c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c04:	787b      	ldrb	r3, [r7, #1]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c0a:	887a      	ldrh	r2, [r7, #2]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001c10:	e003      	b.n	8001c1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001c12:	887b      	ldrh	r3, [r7, #2]
 8001c14:	041a      	lsls	r2, r3, #16
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	619a      	str	r2, [r3, #24]
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
	...

08001c28 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001c30:	4b19      	ldr	r3, [pc, #100]	@ (8001c98 <HAL_PWREx_ConfigSupply+0x70>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d00a      	beq.n	8001c52 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001c3c:	4b16      	ldr	r3, [pc, #88]	@ (8001c98 <HAL_PWREx_ConfigSupply+0x70>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d001      	beq.n	8001c4e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e01f      	b.n	8001c8e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e01d      	b.n	8001c8e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001c52:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <HAL_PWREx_ConfigSupply+0x70>)
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	f023 0207 	bic.w	r2, r3, #7
 8001c5a:	490f      	ldr	r1, [pc, #60]	@ (8001c98 <HAL_PWREx_ConfigSupply+0x70>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001c62:	f7ff fc7f 	bl	8001564 <HAL_GetTick>
 8001c66:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c68:	e009      	b.n	8001c7e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c6a:	f7ff fc7b 	bl	8001564 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c78:	d901      	bls.n	8001c7e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e007      	b.n	8001c8e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c7e:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <HAL_PWREx_ConfigSupply+0x70>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c8a:	d1ee      	bne.n	8001c6a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	58024800 	.word	0x58024800

08001c9c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af02      	add	r7, sp, #8
 8001ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001ca4:	f7ff fc5e 	bl	8001564 <HAL_GetTick>
 8001ca8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d101      	bne.n	8001cb4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e05f      	b.n	8001d74 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d107      	bne.n	8001cd0 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f7fe fd59 	bl	8000778 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001cc6:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 fac0 	bl	8002250 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	021a      	lsls	r2, r3, #8
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2120      	movs	r1, #32
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 fab8 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001d00:	7afb      	ldrb	r3, [r7, #11]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d135      	bne.n	8001d72 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d7c <HAL_QSPI_Init+0xe0>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6852      	ldr	r2, [r2, #4]
 8001d14:	0611      	lsls	r1, r2, #24
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	68d2      	ldr	r2, [r2, #12]
 8001d1a:	4311      	orrs	r1, r2
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	69d2      	ldr	r2, [r2, #28]
 8001d20:	4311      	orrs	r1, r2
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6a12      	ldr	r2, [r2, #32]
 8001d26:	4311      	orrs	r1, r2
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	430b      	orrs	r3, r1
 8001d2e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_QSPI_Init+0xe4>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	6912      	ldr	r2, [r2, #16]
 8001d3e:	0411      	lsls	r1, r2, #16
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	6952      	ldr	r2, [r2, #20]
 8001d44:	4311      	orrs	r1, r2
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6992      	ldr	r2, [r2, #24]
 8001d4a:	4311      	orrs	r1, r2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	430b      	orrs	r3, r1
 8001d52:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f042 0201 	orr.w	r2, r2, #1
 8001d62:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8001d72:	7afb      	ldrb	r3, [r7, #11]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	00ffff2f 	.word	0x00ffff2f
 8001d80:	ffe0f8fe 	.word	0xffe0f8fe

08001d84 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af02      	add	r7, sp, #8
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001d90:	f7ff fbe8 	bl	8001564 <HAL_GetTick>
 8001d94:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <HAL_QSPI_Command+0x22>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e048      	b.n	8001e38 <HAL_QSPI_Command+0xb4>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d137      	bne.n	8001e2a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2120      	movs	r1, #32
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 fa4a 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8001ddc:	7dfb      	ldrb	r3, [r7, #23]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d125      	bne.n	8001e2e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001de2:	2200      	movs	r2, #0
 8001de4:	68b9      	ldr	r1, [r7, #8]
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f000 fa77 	bl	80022da <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d115      	bne.n	8001e20 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	2102      	movs	r1, #2
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f000 fa34 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 8001e04:	4603      	mov	r3, r0
 8001e06:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8001e08:	7dfb      	ldrb	r3, [r7, #23]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10f      	bne.n	8001e2e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2202      	movs	r2, #2
 8001e14:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001e1e:	e006      	b.n	8001e2e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001e28:	e001      	b.n	8001e2e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2200      	movs	r2, #0
 8001e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001e50:	f7ff fb88 	bl	8001564 <HAL_GetTick>
 8001e54:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	3320      	adds	r3, #32
 8001e5c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d101      	bne.n	8001e6e <HAL_QSPI_Transmit+0x2e>
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	e076      	b.n	8001f5c <HAL_QSPI_Transmit+0x11c>
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d165      	bne.n	8001f4e <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d056      	beq.n	8001f3c <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2212      	movs	r2, #18
 8001e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8001ec2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8001ec4:	e01b      	b.n	8001efe <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	2104      	movs	r1, #4
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f000 f9cb 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8001eda:	7ffb      	ldrb	r3, [r7, #31]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d113      	bne.n	8001f08 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee4:	781a      	ldrb	r2, [r3, #0]
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef8:	1e5a      	subs	r2, r3, #1
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1df      	bne.n	8001ec6 <HAL_QSPI_Transmit+0x86>
 8001f06:	e000      	b.n	8001f0a <HAL_QSPI_Transmit+0xca>
          break;
 8001f08:	bf00      	nop
      }

      if (status == HAL_OK)
 8001f0a:	7ffb      	ldrb	r3, [r7, #31]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d110      	bne.n	8001f32 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2201      	movs	r2, #1
 8001f18:	2102      	movs	r1, #2
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f000 f9a6 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 8001f20:	4603      	mov	r3, r0
 8001f22:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8001f24:	7ffb      	ldrb	r3, [r7, #31]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d103      	bne.n	8001f32 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f3a:	e00a      	b.n	8001f52 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f40:	f043 0208 	orr.w	r2, r3, #8
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	77fb      	strb	r3, [r7, #31]
 8001f4c:	e001      	b.n	8001f52 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8001f5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3720      	adds	r7, #32
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	@ 0x28
 8001f68:	af02      	add	r7, sp, #8
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001f74:	f7ff faf6 	bl	8001564 <HAL_GetTick>
 8001f78:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	3320      	adds	r3, #32
 8001f88:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d101      	bne.n	8001f9a <HAL_QSPI_Receive+0x36>
 8001f96:	2302      	movs	r3, #2
 8001f98:	e07d      	b.n	8002096 <HAL_QSPI_Receive+0x132>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d16c      	bne.n	8002088 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d05d      	beq.n	8002076 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2222      	movs	r2, #34	@ 0x22
 8001fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	1c5a      	adds	r2, r3, #1
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	68ba      	ldr	r2, [r7, #8]
 8001fde:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001ff2:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8001ffc:	e01c      	b.n	8002038 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	9300      	str	r3, [sp, #0]
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	2201      	movs	r2, #1
 8002006:	2106      	movs	r1, #6
 8002008:	68f8      	ldr	r0, [r7, #12]
 800200a:	f000 f92f 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 800200e:	4603      	mov	r3, r0
 8002010:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8002012:	7ffb      	ldrb	r3, [r7, #31]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d114      	bne.n	8002042 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	7812      	ldrb	r2, [r2, #0]
 8002020:	b2d2      	uxtb	r2, r2
 8002022:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002028:	1c5a      	adds	r2, r3, #1
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002032:	1e5a      	subs	r2, r3, #1
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1de      	bne.n	8001ffe <HAL_QSPI_Receive+0x9a>
 8002040:	e000      	b.n	8002044 <HAL_QSPI_Receive+0xe0>
          break;
 8002042:	bf00      	nop
      }

      if (status == HAL_OK)
 8002044:	7ffb      	ldrb	r3, [r7, #31]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d110      	bne.n	800206c <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	2201      	movs	r2, #1
 8002052:	2102      	movs	r1, #2
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f000 f909 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 800205a:	4603      	mov	r3, r0
 800205c:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800205e:	7ffb      	ldrb	r3, [r7, #31]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d103      	bne.n	800206c <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2202      	movs	r2, #2
 800206a:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2201      	movs	r2, #1
 8002070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002074:	e00a      	b.n	800208c <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207a:	f043 0208 	orr.w	r2, r3, #8
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	77fb      	strb	r3, [r7, #31]
 8002086:	e001      	b.n	800208c <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002088:	2302      	movs	r3, #2
 800208a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8002094:	7ffb      	ldrb	r3, [r7, #31]
}
 8002096:	4618      	mov	r0, r3
 8002098:	3720      	adds	r7, #32
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b088      	sub	sp, #32
 80020a2:	af02      	add	r7, sp, #8
 80020a4:	60f8      	str	r0, [r7, #12]
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
 80020aa:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80020ac:	f7ff fa5a 	bl	8001564 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_QSPI_AutoPolling+0x24>
 80020be:	2302      	movs	r3, #2
 80020c0:	e060      	b.n	8002184 <HAL_QSPI_AutoPolling+0xe6>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d14f      	bne.n	8002176 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2242      	movs	r2, #66	@ 0x42
 80020e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	2200      	movs	r2, #0
 80020ec:	2120      	movs	r1, #32
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 f8bc 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 80020f4:	4603      	mov	r3, r0
 80020f6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80020f8:	7dfb      	ldrb	r3, [r7, #23]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d13d      	bne.n	800217a <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	6852      	ldr	r2, [r2, #4]
 8002110:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6892      	ldr	r2, [r2, #8]
 800211a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	431a      	orrs	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002134:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800213e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002142:	68b9      	ldr	r1, [r7, #8]
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f000 f8c8 	bl	80022da <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	2201      	movs	r2, #1
 8002152:	2108      	movs	r1, #8
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f889 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 800215a:	4603      	mov	r3, r0
 800215c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10a      	bne.n	800217a <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2208      	movs	r2, #8
 800216a:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002174:	e001      	b.n	800217a <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8002176:	2302      	movs	r3, #2
 8002178:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8002182:	7dfb      	ldrb	r3, [r7, #23]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_QSPI_MemoryMapped>:
  * @param  cfg structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b088      	sub	sp, #32
 8002190:	af02      	add	r7, sp, #8
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002198:	f7ff f9e4 	bl	8001564 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_QSPI_MemoryMapped+0x22>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e04c      	b.n	8002248 <HAL_QSPI_MemoryMapped+0xbc>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d13b      	bne.n	800223a <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2282      	movs	r2, #130	@ 0x82
 80021cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	2200      	movs	r2, #0
 80021da:	2120      	movs	r1, #32
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f845 	bl	800226c <QSPI_WaitFlagStateUntilTimeout>
 80021e2:	4603      	mov	r3, r0
 80021e4:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80021e6:	7dfb      	ldrb	r3, [r7, #23]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d128      	bne.n	800223e <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f023 0108 	bic.w	r1, r3, #8
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2b08      	cmp	r3, #8
 8002208:	d110      	bne.n	800222c <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6812      	ldr	r2, [r2, #0]
 8002212:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2210      	movs	r2, #16
 800221a:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800222a:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 800222c:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002230:	68b9      	ldr	r1, [r7, #8]
 8002232:	68f8      	ldr	r0, [r7, #12]
 8002234:	f000 f851 	bl	80022da <QSPI_Config>
 8002238:	e001      	b.n	800223e <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 800223a:	2302      	movs	r3, #2
 800223c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8002246:	7dfb      	ldrb	r3, [r7, #23]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	603b      	str	r3, [r7, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800227c:	e01a      	b.n	80022b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002284:	d016      	beq.n	80022b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002286:	f7ff f96d 	bl	8001564 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	429a      	cmp	r2, r3
 8002294:	d302      	bcc.n	800229c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d10b      	bne.n	80022b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2204      	movs	r2, #4
 80022a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a8:	f043 0201 	orr.w	r2, r3, #1
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e00e      	b.n	80022d2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	4013      	ands	r3, r2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	bf14      	ite	ne
 80022c2:	2301      	movne	r3, #1
 80022c4:	2300      	moveq	r3, #0
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	461a      	mov	r2, r3
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d1d6      	bne.n	800227e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80022da:	b480      	push	{r7}
 80022dc:	b085      	sub	sp, #20
 80022de:	af00      	add	r7, sp, #0
 80022e0:	60f8      	str	r0, [r7, #12]
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d009      	beq.n	8002302 <QSPI_Config+0x28>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80022f4:	d005      	beq.n	8002302 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	3a01      	subs	r2, #1
 8002300:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80c1 	beq.w	800248e <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d063      	beq.n	80023dc <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	6892      	ldr	r2, [r2, #8]
 800231c:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d031      	beq.n	800238a <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	431a      	orrs	r2, r3
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002334:	431a      	orrs	r2, r3
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	431a      	orrs	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	049b      	lsls	r3, r3, #18
 8002342:	431a      	orrs	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	431a      	orrs	r2, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	431a      	orrs	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	431a      	orrs	r2, r3
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	431a      	orrs	r2, r3
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	431a      	orrs	r2, r3
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	ea42 0103 	orr.w	r1, r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	430a      	orrs	r2, r1
 8002372:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800237a:	f000 813f 	beq.w	80025fc <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	6852      	ldr	r2, [r2, #4]
 8002386:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8002388:	e138      	b.n	80025fc <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	431a      	orrs	r2, r3
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002398:	431a      	orrs	r2, r3
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800239e:	431a      	orrs	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	049b      	lsls	r3, r3, #18
 80023a6:	431a      	orrs	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	431a      	orrs	r2, r3
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	431a      	orrs	r2, r3
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	431a      	orrs	r2, r3
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	ea42 0103 	orr.w	r1, r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2200      	movs	r2, #0
 80023d8:	619a      	str	r2, [r3, #24]
}
 80023da:	e10f      	b.n	80025fc <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d02e      	beq.n	8002442 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ec:	431a      	orrs	r2, r3
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023f2:	431a      	orrs	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f8:	431a      	orrs	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	049b      	lsls	r3, r3, #18
 8002400:	431a      	orrs	r2, r3
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	431a      	orrs	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	431a      	orrs	r2, r3
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	431a      	orrs	r2, r3
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	431a      	orrs	r2, r3
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	ea42 0103 	orr.w	r1, r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	430a      	orrs	r2, r1
 800242a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002432:	f000 80e3 	beq.w	80025fc <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	6852      	ldr	r2, [r2, #4]
 800243e:	619a      	str	r2, [r3, #24]
}
 8002440:	e0dc      	b.n	80025fc <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	431a      	orrs	r2, r3
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002450:	431a      	orrs	r2, r3
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002456:	431a      	orrs	r2, r3
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	049b      	lsls	r3, r3, #18
 800245e:	431a      	orrs	r2, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	431a      	orrs	r2, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	431a      	orrs	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	431a      	orrs	r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	ea42 0103 	orr.w	r1, r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	430a      	orrs	r2, r1
 8002482:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]
}
 800248c:	e0b6      	b.n	80025fc <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d05d      	beq.n	8002552 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	6892      	ldr	r2, [r2, #8]
 800249e:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d02e      	beq.n	8002506 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b0:	431a      	orrs	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b6:	431a      	orrs	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	431a      	orrs	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	049b      	lsls	r3, r3, #18
 80024c4:	431a      	orrs	r2, r3
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	431a      	orrs	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	431a      	orrs	r2, r3
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	431a      	orrs	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	431a      	orrs	r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	ea42 0103 	orr.w	r1, r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80024f6:	f000 8081 	beq.w	80025fc <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	6852      	ldr	r2, [r2, #4]
 8002502:	619a      	str	r2, [r3, #24]
}
 8002504:	e07a      	b.n	80025fc <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	431a      	orrs	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002514:	431a      	orrs	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251a:	431a      	orrs	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	695b      	ldr	r3, [r3, #20]
 8002520:	049b      	lsls	r3, r3, #18
 8002522:	431a      	orrs	r2, r3
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	431a      	orrs	r2, r3
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	431a      	orrs	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	431a      	orrs	r2, r3
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	ea42 0103 	orr.w	r1, r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	430a      	orrs	r2, r1
 8002546:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
}
 8002550:	e054      	b.n	80025fc <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d02a      	beq.n	80025b0 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	431a      	orrs	r2, r3
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002568:	431a      	orrs	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256e:	431a      	orrs	r2, r3
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	049b      	lsls	r3, r3, #18
 8002576:	431a      	orrs	r2, r3
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	431a      	orrs	r2, r3
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	431a      	orrs	r2, r3
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	431a      	orrs	r2, r3
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	ea42 0103 	orr.w	r1, r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	430a      	orrs	r2, r1
 800259a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80025a2:	d02b      	beq.n	80025fc <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	6852      	ldr	r2, [r2, #4]
 80025ac:	619a      	str	r2, [r3, #24]
}
 80025ae:	e025      	b.n	80025fc <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d021      	beq.n	80025fc <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c0:	431a      	orrs	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c6:	431a      	orrs	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025cc:	431a      	orrs	r2, r3
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	049b      	lsls	r3, r3, #18
 80025d4:	431a      	orrs	r2, r3
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	431a      	orrs	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	431a      	orrs	r2, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	ea42 0103 	orr.w	r1, r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
}
 80025fc:	bf00      	nop
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08c      	sub	sp, #48	@ 0x30
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d102      	bne.n	800261c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	f000 bc48 	b.w	8002eac <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b00      	cmp	r3, #0
 8002626:	f000 8088 	beq.w	800273a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800262a:	4b99      	ldr	r3, [pc, #612]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002634:	4b96      	ldr	r3, [pc, #600]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002638:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800263a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800263c:	2b10      	cmp	r3, #16
 800263e:	d007      	beq.n	8002650 <HAL_RCC_OscConfig+0x48>
 8002640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002642:	2b18      	cmp	r3, #24
 8002644:	d111      	bne.n	800266a <HAL_RCC_OscConfig+0x62>
 8002646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002648:	f003 0303 	and.w	r3, r3, #3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d10c      	bne.n	800266a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	4b8f      	ldr	r3, [pc, #572]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d06d      	beq.n	8002738 <HAL_RCC_OscConfig+0x130>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d169      	bne.n	8002738 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	f000 bc21 	b.w	8002eac <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002672:	d106      	bne.n	8002682 <HAL_RCC_OscConfig+0x7a>
 8002674:	4b86      	ldr	r3, [pc, #536]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a85      	ldr	r2, [pc, #532]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800267a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	e02e      	b.n	80026e0 <HAL_RCC_OscConfig+0xd8>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10c      	bne.n	80026a4 <HAL_RCC_OscConfig+0x9c>
 800268a:	4b81      	ldr	r3, [pc, #516]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a80      	ldr	r2, [pc, #512]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	4b7e      	ldr	r3, [pc, #504]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a7d      	ldr	r2, [pc, #500]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800269c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026a0:	6013      	str	r3, [r2, #0]
 80026a2:	e01d      	b.n	80026e0 <HAL_RCC_OscConfig+0xd8>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026ac:	d10c      	bne.n	80026c8 <HAL_RCC_OscConfig+0xc0>
 80026ae:	4b78      	ldr	r3, [pc, #480]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a77      	ldr	r2, [pc, #476]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	4b75      	ldr	r3, [pc, #468]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a74      	ldr	r2, [pc, #464]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e00b      	b.n	80026e0 <HAL_RCC_OscConfig+0xd8>
 80026c8:	4b71      	ldr	r3, [pc, #452]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a70      	ldr	r2, [pc, #448]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026d2:	6013      	str	r3, [r2, #0]
 80026d4:	4b6e      	ldr	r3, [pc, #440]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a6d      	ldr	r2, [pc, #436]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80026da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d013      	beq.n	8002710 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7fe ff3c 	bl	8001564 <HAL_GetTick>
 80026ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f0:	f7fe ff38 	bl	8001564 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b64      	cmp	r3, #100	@ 0x64
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e3d4      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002702:	4b63      	ldr	r3, [pc, #396]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0xe8>
 800270e:	e014      	b.n	800273a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002710:	f7fe ff28 	bl	8001564 <HAL_GetTick>
 8002714:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002718:	f7fe ff24 	bl	8001564 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b64      	cmp	r3, #100	@ 0x64
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e3c0      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800272a:	4b59      	ldr	r3, [pc, #356]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f0      	bne.n	8002718 <HAL_RCC_OscConfig+0x110>
 8002736:	e000      	b.n	800273a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002738:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 80ca 	beq.w	80028dc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002748:	4b51      	ldr	r3, [pc, #324]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002750:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002752:	4b4f      	ldr	r3, [pc, #316]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002756:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002758:	6a3b      	ldr	r3, [r7, #32]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d007      	beq.n	800276e <HAL_RCC_OscConfig+0x166>
 800275e:	6a3b      	ldr	r3, [r7, #32]
 8002760:	2b18      	cmp	r3, #24
 8002762:	d156      	bne.n	8002812 <HAL_RCC_OscConfig+0x20a>
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d151      	bne.n	8002812 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800276e:	4b48      	ldr	r3, [pc, #288]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0304 	and.w	r3, r3, #4
 8002776:	2b00      	cmp	r3, #0
 8002778:	d005      	beq.n	8002786 <HAL_RCC_OscConfig+0x17e>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e392      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002786:	4b42      	ldr	r3, [pc, #264]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 0219 	bic.w	r2, r3, #25
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	493f      	ldr	r1, [pc, #252]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002794:	4313      	orrs	r3, r2
 8002796:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7fe fee4 	bl	8001564 <HAL_GetTick>
 800279c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027a0:	f7fe fee0 	bl	8001564 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e37c      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027b2:	4b37      	ldr	r3, [pc, #220]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027be:	f7fe ff01 	bl	80015c4 <HAL_GetREVID>
 80027c2:	4603      	mov	r3, r0
 80027c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d817      	bhi.n	80027fc <HAL_RCC_OscConfig+0x1f4>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	2b40      	cmp	r3, #64	@ 0x40
 80027d2:	d108      	bne.n	80027e6 <HAL_RCC_OscConfig+0x1de>
 80027d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80027dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80027de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027e2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027e4:	e07a      	b.n	80028dc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	031b      	lsls	r3, r3, #12
 80027f4:	4926      	ldr	r1, [pc, #152]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027fa:	e06f      	b.n	80028dc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027fc:	4b24      	ldr	r3, [pc, #144]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	061b      	lsls	r3, r3, #24
 800280a:	4921      	ldr	r1, [pc, #132]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800280c:	4313      	orrs	r3, r2
 800280e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002810:	e064      	b.n	80028dc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d047      	beq.n	80028aa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800281a:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f023 0219 	bic.w	r2, r3, #25
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	491a      	ldr	r1, [pc, #104]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002828:	4313      	orrs	r3, r2
 800282a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7fe fe9a 	bl	8001564 <HAL_GetTick>
 8002830:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002834:	f7fe fe96 	bl	8001564 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e332      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002846:	4b12      	ldr	r3, [pc, #72]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002852:	f7fe feb7 	bl	80015c4 <HAL_GetREVID>
 8002856:	4603      	mov	r3, r0
 8002858:	f241 0203 	movw	r2, #4099	@ 0x1003
 800285c:	4293      	cmp	r3, r2
 800285e:	d819      	bhi.n	8002894 <HAL_RCC_OscConfig+0x28c>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	2b40      	cmp	r3, #64	@ 0x40
 8002866:	d108      	bne.n	800287a <HAL_RCC_OscConfig+0x272>
 8002868:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002870:	4a07      	ldr	r2, [pc, #28]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 8002872:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002876:	6053      	str	r3, [r2, #4]
 8002878:	e030      	b.n	80028dc <HAL_RCC_OscConfig+0x2d4>
 800287a:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	031b      	lsls	r3, r3, #12
 8002888:	4901      	ldr	r1, [pc, #4]	@ (8002890 <HAL_RCC_OscConfig+0x288>)
 800288a:	4313      	orrs	r3, r2
 800288c:	604b      	str	r3, [r1, #4]
 800288e:	e025      	b.n	80028dc <HAL_RCC_OscConfig+0x2d4>
 8002890:	58024400 	.word	0x58024400
 8002894:	4b9a      	ldr	r3, [pc, #616]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	061b      	lsls	r3, r3, #24
 80028a2:	4997      	ldr	r1, [pc, #604]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	604b      	str	r3, [r1, #4]
 80028a8:	e018      	b.n	80028dc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028aa:	4b95      	ldr	r3, [pc, #596]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a94      	ldr	r2, [pc, #592]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80028b0:	f023 0301 	bic.w	r3, r3, #1
 80028b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b6:	f7fe fe55 	bl	8001564 <HAL_GetTick>
 80028ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028be:	f7fe fe51 	bl	8001564 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e2ed      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028d0:	4b8b      	ldr	r3, [pc, #556]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f0      	bne.n	80028be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0310 	and.w	r3, r3, #16
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 80a9 	beq.w	8002a3c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028ea:	4b85      	ldr	r3, [pc, #532]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028f2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028f4:	4b82      	ldr	r3, [pc, #520]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d007      	beq.n	8002910 <HAL_RCC_OscConfig+0x308>
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2b18      	cmp	r3, #24
 8002904:	d13a      	bne.n	800297c <HAL_RCC_OscConfig+0x374>
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	2b01      	cmp	r3, #1
 800290e:	d135      	bne.n	800297c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002910:	4b7b      	ldr	r3, [pc, #492]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_OscConfig+0x320>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	2b80      	cmp	r3, #128	@ 0x80
 8002922:	d001      	beq.n	8002928 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e2c1      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002928:	f7fe fe4c 	bl	80015c4 <HAL_GetREVID>
 800292c:	4603      	mov	r3, r0
 800292e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002932:	4293      	cmp	r3, r2
 8002934:	d817      	bhi.n	8002966 <HAL_RCC_OscConfig+0x35e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	2b20      	cmp	r3, #32
 800293c:	d108      	bne.n	8002950 <HAL_RCC_OscConfig+0x348>
 800293e:	4b70      	ldr	r3, [pc, #448]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002946:	4a6e      	ldr	r2, [pc, #440]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002948:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800294c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800294e:	e075      	b.n	8002a3c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002950:	4b6b      	ldr	r3, [pc, #428]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	069b      	lsls	r3, r3, #26
 800295e:	4968      	ldr	r1, [pc, #416]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002964:	e06a      	b.n	8002a3c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002966:	4b66      	ldr	r3, [pc, #408]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	061b      	lsls	r3, r3, #24
 8002974:	4962      	ldr	r1, [pc, #392]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002976:	4313      	orrs	r3, r2
 8002978:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800297a:	e05f      	b.n	8002a3c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d042      	beq.n	8002a0a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002984:	4b5e      	ldr	r3, [pc, #376]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a5d      	ldr	r2, [pc, #372]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 800298a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800298e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002990:	f7fe fde8 	bl	8001564 <HAL_GetTick>
 8002994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002998:	f7fe fde4 	bl	8001564 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e280      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80029aa:	4b55      	ldr	r3, [pc, #340]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029b6:	f7fe fe05 	bl	80015c4 <HAL_GetREVID>
 80029ba:	4603      	mov	r3, r0
 80029bc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d817      	bhi.n	80029f4 <HAL_RCC_OscConfig+0x3ec>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	2b20      	cmp	r3, #32
 80029ca:	d108      	bne.n	80029de <HAL_RCC_OscConfig+0x3d6>
 80029cc:	4b4c      	ldr	r3, [pc, #304]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80029d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029da:	6053      	str	r3, [r2, #4]
 80029dc:	e02e      	b.n	8002a3c <HAL_RCC_OscConfig+0x434>
 80029de:	4b48      	ldr	r3, [pc, #288]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	069b      	lsls	r3, r3, #26
 80029ec:	4944      	ldr	r1, [pc, #272]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	604b      	str	r3, [r1, #4]
 80029f2:	e023      	b.n	8002a3c <HAL_RCC_OscConfig+0x434>
 80029f4:	4b42      	ldr	r3, [pc, #264]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	061b      	lsls	r3, r3, #24
 8002a02:	493f      	ldr	r1, [pc, #252]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60cb      	str	r3, [r1, #12]
 8002a08:	e018      	b.n	8002a3c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002a0a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a16:	f7fe fda5 	bl	8001564 <HAL_GetTick>
 8002a1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002a1e:	f7fe fda1 	bl	8001564 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e23d      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002a30:	4b33      	ldr	r3, [pc, #204]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1f0      	bne.n	8002a1e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0308 	and.w	r3, r3, #8
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d036      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d019      	beq.n	8002a84 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a50:	4b2b      	ldr	r3, [pc, #172]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a54:	4a2a      	ldr	r2, [pc, #168]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a56:	f043 0301 	orr.w	r3, r3, #1
 8002a5a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5c:	f7fe fd82 	bl	8001564 <HAL_GetTick>
 8002a60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a64:	f7fe fd7e 	bl	8001564 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e21a      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a76:	4b22      	ldr	r3, [pc, #136]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f0      	beq.n	8002a64 <HAL_RCC_OscConfig+0x45c>
 8002a82:	e018      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a84:	4b1e      	ldr	r3, [pc, #120]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a88:	4a1d      	ldr	r2, [pc, #116]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002a8a:	f023 0301 	bic.w	r3, r3, #1
 8002a8e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a90:	f7fe fd68 	bl	8001564 <HAL_GetTick>
 8002a94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a98:	f7fe fd64 	bl	8001564 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e200      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002aaa:	4b15      	ldr	r3, [pc, #84]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d039      	beq.n	8002b36 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d01c      	beq.n	8002b04 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002aca:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a0c      	ldr	r2, [pc, #48]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002ad0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ad4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ad6:	f7fe fd45 	bl	8001564 <HAL_GetTick>
 8002ada:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002adc:	e008      	b.n	8002af0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ade:	f7fe fd41 	bl	8001564 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e1dd      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002af0:	4b03      	ldr	r3, [pc, #12]	@ (8002b00 <HAL_RCC_OscConfig+0x4f8>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d0f0      	beq.n	8002ade <HAL_RCC_OscConfig+0x4d6>
 8002afc:	e01b      	b.n	8002b36 <HAL_RCC_OscConfig+0x52e>
 8002afe:	bf00      	nop
 8002b00:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b04:	4b9b      	ldr	r3, [pc, #620]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a9a      	ldr	r2, [pc, #616]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b0e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002b10:	f7fe fd28 	bl	8001564 <HAL_GetTick>
 8002b14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b18:	f7fe fd24 	bl	8001564 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1c0      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002b2a:	4b92      	ldr	r3, [pc, #584]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 8081 	beq.w	8002c46 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b44:	4b8c      	ldr	r3, [pc, #560]	@ (8002d78 <HAL_RCC_OscConfig+0x770>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a8b      	ldr	r2, [pc, #556]	@ (8002d78 <HAL_RCC_OscConfig+0x770>)
 8002b4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b50:	f7fe fd08 	bl	8001564 <HAL_GetTick>
 8002b54:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b58:	f7fe fd04 	bl	8001564 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b64      	cmp	r3, #100	@ 0x64
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e1a0      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b6a:	4b83      	ldr	r3, [pc, #524]	@ (8002d78 <HAL_RCC_OscConfig+0x770>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d106      	bne.n	8002b8c <HAL_RCC_OscConfig+0x584>
 8002b7e:	4b7d      	ldr	r3, [pc, #500]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b82:	4a7c      	ldr	r2, [pc, #496]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b8a:	e02d      	b.n	8002be8 <HAL_RCC_OscConfig+0x5e0>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10c      	bne.n	8002bae <HAL_RCC_OscConfig+0x5a6>
 8002b94:	4b77      	ldr	r3, [pc, #476]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b98:	4a76      	ldr	r2, [pc, #472]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002b9a:	f023 0301 	bic.w	r3, r3, #1
 8002b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ba0:	4b74      	ldr	r3, [pc, #464]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba4:	4a73      	ldr	r2, [pc, #460]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002ba6:	f023 0304 	bic.w	r3, r3, #4
 8002baa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bac:	e01c      	b.n	8002be8 <HAL_RCC_OscConfig+0x5e0>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d10c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x5c8>
 8002bb6:	4b6f      	ldr	r3, [pc, #444]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bba:	4a6e      	ldr	r2, [pc, #440]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bbc:	f043 0304 	orr.w	r3, r3, #4
 8002bc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bc2:	4b6c      	ldr	r3, [pc, #432]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bc6:	4a6b      	ldr	r2, [pc, #428]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bce:	e00b      	b.n	8002be8 <HAL_RCC_OscConfig+0x5e0>
 8002bd0:	4b68      	ldr	r3, [pc, #416]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd4:	4a67      	ldr	r2, [pc, #412]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bd6:	f023 0301 	bic.w	r3, r3, #1
 8002bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bdc:	4b65      	ldr	r3, [pc, #404]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be0:	4a64      	ldr	r2, [pc, #400]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002be2:	f023 0304 	bic.w	r3, r3, #4
 8002be6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d015      	beq.n	8002c1c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf0:	f7fe fcb8 	bl	8001564 <HAL_GetTick>
 8002bf4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf8:	f7fe fcb4 	bl	8001564 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e14e      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c0e:	4b59      	ldr	r3, [pc, #356]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0ee      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x5f0>
 8002c1a:	e014      	b.n	8002c46 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1c:	f7fe fca2 	bl	8001564 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c22:	e00a      	b.n	8002c3a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c24:	f7fe fc9e 	bl	8001564 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e138      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c3a:	4b4e      	ldr	r3, [pc, #312]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1ee      	bne.n	8002c24 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f000 812d 	beq.w	8002eaa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002c50:	4b48      	ldr	r3, [pc, #288]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c58:	2b18      	cmp	r3, #24
 8002c5a:	f000 80bd 	beq.w	8002dd8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	f040 809e 	bne.w	8002da4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c68:	4b42      	ldr	r3, [pc, #264]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a41      	ldr	r2, [pc, #260]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c74:	f7fe fc76 	bl	8001564 <HAL_GetTick>
 8002c78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe fc72 	bl	8001564 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e10e      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c8e:	4b39      	ldr	r3, [pc, #228]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c9a:	4b36      	ldr	r3, [pc, #216]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002c9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c9e:	4b37      	ldr	r3, [pc, #220]	@ (8002d7c <HAL_RCC_OscConfig+0x774>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002caa:	0112      	lsls	r2, r2, #4
 8002cac:	430a      	orrs	r2, r1
 8002cae:	4931      	ldr	r1, [pc, #196]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	628b      	str	r3, [r1, #40]	@ 0x28
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	025b      	lsls	r3, r3, #9
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	041b      	lsls	r3, r3, #16
 8002cd2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	061b      	lsls	r3, r3, #24
 8002ce0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002ce4:	4923      	ldr	r1, [pc, #140]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002cea:	4b22      	ldr	r3, [pc, #136]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cee:	4a21      	ldr	r2, [pc, #132]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cfa:	4b21      	ldr	r3, [pc, #132]	@ (8002d80 <HAL_RCC_OscConfig+0x778>)
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d02:	00d2      	lsls	r2, r2, #3
 8002d04:	491b      	ldr	r1, [pc, #108]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0e:	f023 020c 	bic.w	r2, r3, #12
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	4917      	ldr	r1, [pc, #92]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002d1c:	4b15      	ldr	r3, [pc, #84]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d20:	f023 0202 	bic.w	r2, r3, #2
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d28:	4912      	ldr	r1, [pc, #72]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002d2e:	4b11      	ldr	r3, [pc, #68]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d32:	4a10      	ldr	r2, [pc, #64]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002d46:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002d52:	4b08      	ldr	r3, [pc, #32]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d56:	4a07      	ldr	r2, [pc, #28]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a04      	ldr	r2, [pc, #16]	@ (8002d74 <HAL_RCC_OscConfig+0x76c>)
 8002d64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6a:	f7fe fbfb 	bl	8001564 <HAL_GetTick>
 8002d6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d70:	e011      	b.n	8002d96 <HAL_RCC_OscConfig+0x78e>
 8002d72:	bf00      	nop
 8002d74:	58024400 	.word	0x58024400
 8002d78:	58024800 	.word	0x58024800
 8002d7c:	fffffc0c 	.word	0xfffffc0c
 8002d80:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d84:	f7fe fbee 	bl	8001564 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e08a      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d96:	4b47      	ldr	r3, [pc, #284]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f0      	beq.n	8002d84 <HAL_RCC_OscConfig+0x77c>
 8002da2:	e082      	b.n	8002eaa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002da4:	4b43      	ldr	r3, [pc, #268]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a42      	ldr	r2, [pc, #264]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002daa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db0:	f7fe fbd8 	bl	8001564 <HAL_GetTick>
 8002db4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db8:	f7fe fbd4 	bl	8001564 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e070      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002dca:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1f0      	bne.n	8002db8 <HAL_RCC_OscConfig+0x7b0>
 8002dd6:	e068      	b.n	8002eaa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002dd8:	4b36      	ldr	r3, [pc, #216]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ddc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002dde:	4b35      	ldr	r3, [pc, #212]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d031      	beq.n	8002e50 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	f003 0203 	and.w	r2, r3, #3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d12a      	bne.n	8002e50 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	091b      	lsrs	r3, r3, #4
 8002dfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d122      	bne.n	8002e50 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e14:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d11a      	bne.n	8002e50 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	0a5b      	lsrs	r3, r3, #9
 8002e1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e26:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d111      	bne.n	8002e50 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	0c1b      	lsrs	r3, r3, #16
 8002e30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e38:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d108      	bne.n	8002e50 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	0e1b      	lsrs	r3, r3, #24
 8002e42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e4a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d001      	beq.n	8002e54 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e02b      	b.n	8002eac <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002e54:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e58:	08db      	lsrs	r3, r3, #3
 8002e5a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e5e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d01f      	beq.n	8002eaa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e6a:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6e:	4a11      	ldr	r2, [pc, #68]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e76:	f7fe fb75 	bl	8001564 <HAL_GetTick>
 8002e7a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e7c:	bf00      	nop
 8002e7e:	f7fe fb71 	bl	8001564 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d0f9      	beq.n	8002e7e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002e8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb8 <HAL_RCC_OscConfig+0x8b0>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e96:	00d2      	lsls	r2, r2, #3
 8002e98:	4906      	ldr	r1, [pc, #24]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e9e:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea2:	4a04      	ldr	r2, [pc, #16]	@ (8002eb4 <HAL_RCC_OscConfig+0x8ac>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3730      	adds	r7, #48	@ 0x30
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	58024400 	.word	0x58024400
 8002eb8:	ffff0007 	.word	0xffff0007

08002ebc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e19c      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ed0:	4b8a      	ldr	r3, [pc, #552]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 030f 	and.w	r3, r3, #15
 8002ed8:	683a      	ldr	r2, [r7, #0]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d910      	bls.n	8002f00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ede:	4b87      	ldr	r3, [pc, #540]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f023 020f 	bic.w	r2, r3, #15
 8002ee6:	4985      	ldr	r1, [pc, #532]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eee:	4b83      	ldr	r3, [pc, #524]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d001      	beq.n	8002f00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e184      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d010      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	4b7b      	ldr	r3, [pc, #492]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d908      	bls.n	8002f2e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f1c:	4b78      	ldr	r3, [pc, #480]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	4975      	ldr	r1, [pc, #468]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d010      	beq.n	8002f5c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	695a      	ldr	r2, [r3, #20]
 8002f3e:	4b70      	ldr	r3, [pc, #448]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d908      	bls.n	8002f5c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f4a:	4b6d      	ldr	r3, [pc, #436]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	496a      	ldr	r1, [pc, #424]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d010      	beq.n	8002f8a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699a      	ldr	r2, [r3, #24]
 8002f6c:	4b64      	ldr	r3, [pc, #400]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d908      	bls.n	8002f8a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f78:	4b61      	ldr	r3, [pc, #388]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	495e      	ldr	r1, [pc, #376]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0320 	and.w	r3, r3, #32
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d010      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69da      	ldr	r2, [r3, #28]
 8002f9a:	4b59      	ldr	r3, [pc, #356]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d908      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fa6:	4b56      	ldr	r3, [pc, #344]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	4953      	ldr	r1, [pc, #332]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d010      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68da      	ldr	r2, [r3, #12]
 8002fc8:	4b4d      	ldr	r3, [pc, #308]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	f003 030f 	and.w	r3, r3, #15
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d908      	bls.n	8002fe6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd4:	4b4a      	ldr	r3, [pc, #296]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	f023 020f 	bic.w	r2, r3, #15
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4947      	ldr	r1, [pc, #284]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d055      	beq.n	800309e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002ff2:	4b43      	ldr	r3, [pc, #268]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	4940      	ldr	r1, [pc, #256]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8003000:	4313      	orrs	r3, r2
 8003002:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b02      	cmp	r3, #2
 800300a:	d107      	bne.n	800301c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800300c:	4b3c      	ldr	r3, [pc, #240]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d121      	bne.n	800305c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0f6      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b03      	cmp	r3, #3
 8003022:	d107      	bne.n	8003034 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003024:	4b36      	ldr	r3, [pc, #216]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d115      	bne.n	800305c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e0ea      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d107      	bne.n	800304c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800303c:	4b30      	ldr	r3, [pc, #192]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003044:	2b00      	cmp	r3, #0
 8003046:	d109      	bne.n	800305c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0de      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800304c:	4b2c      	ldr	r3, [pc, #176]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0d6      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800305c:	4b28      	ldr	r3, [pc, #160]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	f023 0207 	bic.w	r2, r3, #7
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	4925      	ldr	r1, [pc, #148]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 800306a:	4313      	orrs	r3, r2
 800306c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800306e:	f7fe fa79 	bl	8001564 <HAL_GetTick>
 8003072:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003074:	e00a      	b.n	800308c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003076:	f7fe fa75 	bl	8001564 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003084:	4293      	cmp	r3, r2
 8003086:	d901      	bls.n	800308c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e0be      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308c:	4b1c      	ldr	r3, [pc, #112]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	429a      	cmp	r2, r3
 800309c:	d1eb      	bne.n	8003076 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d010      	beq.n	80030cc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	4b14      	ldr	r3, [pc, #80]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d208      	bcs.n	80030cc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030ba:	4b11      	ldr	r3, [pc, #68]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	f023 020f 	bic.w	r2, r3, #15
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	490e      	ldr	r1, [pc, #56]	@ (8003100 <HAL_RCC_ClockConfig+0x244>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030cc:	4b0b      	ldr	r3, [pc, #44]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 030f 	and.w	r3, r3, #15
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d214      	bcs.n	8003104 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030da:	4b08      	ldr	r3, [pc, #32]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 020f 	bic.w	r2, r3, #15
 80030e2:	4906      	ldr	r1, [pc, #24]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ea:	4b04      	ldr	r3, [pc, #16]	@ (80030fc <HAL_RCC_ClockConfig+0x240>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 030f 	and.w	r3, r3, #15
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d005      	beq.n	8003104 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e086      	b.n	800320a <HAL_RCC_ClockConfig+0x34e>
 80030fc:	52002000 	.word	0x52002000
 8003100:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	d010      	beq.n	8003132 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	4b3f      	ldr	r3, [pc, #252]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800311c:	429a      	cmp	r2, r3
 800311e:	d208      	bcs.n	8003132 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003120:	4b3c      	ldr	r3, [pc, #240]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	4939      	ldr	r1, [pc, #228]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 800312e:	4313      	orrs	r3, r2
 8003130:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0308 	and.w	r3, r3, #8
 800313a:	2b00      	cmp	r3, #0
 800313c:	d010      	beq.n	8003160 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695a      	ldr	r2, [r3, #20]
 8003142:	4b34      	ldr	r3, [pc, #208]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800314a:	429a      	cmp	r2, r3
 800314c:	d208      	bcs.n	8003160 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800314e:	4b31      	ldr	r3, [pc, #196]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	492e      	ldr	r1, [pc, #184]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 800315c:	4313      	orrs	r3, r2
 800315e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0310 	and.w	r3, r3, #16
 8003168:	2b00      	cmp	r3, #0
 800316a:	d010      	beq.n	800318e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	699a      	ldr	r2, [r3, #24]
 8003170:	4b28      	ldr	r3, [pc, #160]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003178:	429a      	cmp	r2, r3
 800317a:	d208      	bcs.n	800318e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800317c:	4b25      	ldr	r3, [pc, #148]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	4922      	ldr	r1, [pc, #136]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 800318a:	4313      	orrs	r3, r2
 800318c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0320 	and.w	r3, r3, #32
 8003196:	2b00      	cmp	r3, #0
 8003198:	d010      	beq.n	80031bc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69da      	ldr	r2, [r3, #28]
 800319e:	4b1d      	ldr	r3, [pc, #116]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d208      	bcs.n	80031bc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80031aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	4917      	ldr	r1, [pc, #92]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80031bc:	f000 f844 	bl	8003248 <HAL_RCC_GetSysClockFreq>
 80031c0:	4602      	mov	r2, r0
 80031c2:	4b14      	ldr	r3, [pc, #80]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	0a1b      	lsrs	r3, r3, #8
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	4912      	ldr	r1, [pc, #72]	@ (8003218 <HAL_RCC_ClockConfig+0x35c>)
 80031ce:	5ccb      	ldrb	r3, [r1, r3]
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	fa22 f303 	lsr.w	r3, r2, r3
 80031d8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031da:	4b0e      	ldr	r3, [pc, #56]	@ (8003214 <HAL_RCC_ClockConfig+0x358>)
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	4a0d      	ldr	r2, [pc, #52]	@ (8003218 <HAL_RCC_ClockConfig+0x35c>)
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	f003 031f 	and.w	r3, r3, #31
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
 80031f0:	4a0a      	ldr	r2, [pc, #40]	@ (800321c <HAL_RCC_ClockConfig+0x360>)
 80031f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003220 <HAL_RCC_ClockConfig+0x364>)
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80031fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003224 <HAL_RCC_ClockConfig+0x368>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe f966 	bl	80014d0 <HAL_InitTick>
 8003204:	4603      	mov	r3, r0
 8003206:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003208:	7bfb      	ldrb	r3, [r7, #15]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3718      	adds	r7, #24
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	58024400 	.word	0x58024400
 8003218:	08004cc0 	.word	0x08004cc0
 800321c:	24000004 	.word	0x24000004
 8003220:	24000000 	.word	0x24000000
 8003224:	24000014 	.word	0x24000014

08003228 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 800322c:	4b05      	ldr	r3, [pc, #20]	@ (8003244 <HAL_RCC_EnableCSS+0x1c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a04      	ldr	r2, [pc, #16]	@ (8003244 <HAL_RCC_EnableCSS+0x1c>)
 8003232:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003236:	6013      	str	r3, [r2, #0]
}
 8003238:	bf00      	nop
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	58024400 	.word	0x58024400

08003248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003248:	b480      	push	{r7}
 800324a:	b089      	sub	sp, #36	@ 0x24
 800324c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800324e:	4bb3      	ldr	r3, [pc, #716]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003256:	2b18      	cmp	r3, #24
 8003258:	f200 8155 	bhi.w	8003506 <HAL_RCC_GetSysClockFreq+0x2be>
 800325c:	a201      	add	r2, pc, #4	@ (adr r2, 8003264 <HAL_RCC_GetSysClockFreq+0x1c>)
 800325e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003262:	bf00      	nop
 8003264:	080032c9 	.word	0x080032c9
 8003268:	08003507 	.word	0x08003507
 800326c:	08003507 	.word	0x08003507
 8003270:	08003507 	.word	0x08003507
 8003274:	08003507 	.word	0x08003507
 8003278:	08003507 	.word	0x08003507
 800327c:	08003507 	.word	0x08003507
 8003280:	08003507 	.word	0x08003507
 8003284:	080032ef 	.word	0x080032ef
 8003288:	08003507 	.word	0x08003507
 800328c:	08003507 	.word	0x08003507
 8003290:	08003507 	.word	0x08003507
 8003294:	08003507 	.word	0x08003507
 8003298:	08003507 	.word	0x08003507
 800329c:	08003507 	.word	0x08003507
 80032a0:	08003507 	.word	0x08003507
 80032a4:	080032f5 	.word	0x080032f5
 80032a8:	08003507 	.word	0x08003507
 80032ac:	08003507 	.word	0x08003507
 80032b0:	08003507 	.word	0x08003507
 80032b4:	08003507 	.word	0x08003507
 80032b8:	08003507 	.word	0x08003507
 80032bc:	08003507 	.word	0x08003507
 80032c0:	08003507 	.word	0x08003507
 80032c4:	080032fb 	.word	0x080032fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032c8:	4b94      	ldr	r3, [pc, #592]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0320 	and.w	r3, r3, #32
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d009      	beq.n	80032e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032d4:	4b91      	ldr	r3, [pc, #580]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	08db      	lsrs	r3, r3, #3
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	4a90      	ldr	r2, [pc, #576]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
 80032e4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80032e6:	e111      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80032e8:	4b8d      	ldr	r3, [pc, #564]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032ea:	61bb      	str	r3, [r7, #24]
      break;
 80032ec:	e10e      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80032ee:	4b8d      	ldr	r3, [pc, #564]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032f0:	61bb      	str	r3, [r7, #24]
      break;
 80032f2:	e10b      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80032f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80032f6:	61bb      	str	r3, [r7, #24]
      break;
 80032f8:	e108      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80032fa:	4b88      	ldr	r3, [pc, #544]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003304:	4b85      	ldr	r3, [pc, #532]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003308:	091b      	lsrs	r3, r3, #4
 800330a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800330e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003310:	4b82      	ldr	r3, [pc, #520]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800331a:	4b80      	ldr	r3, [pc, #512]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800331c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800331e:	08db      	lsrs	r3, r3, #3
 8003320:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	fb02 f303 	mul.w	r3, r2, r3
 800332a:	ee07 3a90 	vmov	s15, r3
 800332e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003332:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80e1 	beq.w	8003500 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	2b02      	cmp	r3, #2
 8003342:	f000 8083 	beq.w	800344c <HAL_RCC_GetSysClockFreq+0x204>
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2b02      	cmp	r3, #2
 800334a:	f200 80a1 	bhi.w	8003490 <HAL_RCC_GetSysClockFreq+0x248>
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <HAL_RCC_GetSysClockFreq+0x114>
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d056      	beq.n	8003408 <HAL_RCC_GetSysClockFreq+0x1c0>
 800335a:	e099      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800335c:	4b6f      	ldr	r3, [pc, #444]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0320 	and.w	r3, r3, #32
 8003364:	2b00      	cmp	r3, #0
 8003366:	d02d      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003368:	4b6c      	ldr	r3, [pc, #432]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	08db      	lsrs	r3, r3, #3
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	4a6b      	ldr	r2, [pc, #428]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003374:	fa22 f303 	lsr.w	r3, r2, r3
 8003378:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	ee07 3a90 	vmov	s15, r3
 8003380:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	ee07 3a90 	vmov	s15, r3
 800338a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003392:	4b62      	ldr	r3, [pc, #392]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033a6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2e4>
 80033aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80033c2:	e087      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	ee07 3a90 	vmov	s15, r3
 80033ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003530 <HAL_RCC_GetSysClockFreq+0x2e8>
 80033d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033d6:	4b51      	ldr	r3, [pc, #324]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80033ea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003402:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003406:	e065      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	ee07 3a90 	vmov	s15, r3
 800340e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003412:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003534 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800341a:	4b40      	ldr	r3, [pc, #256]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003422:	ee07 3a90 	vmov	s15, r3
 8003426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800342a:	ed97 6a02 	vldr	s12, [r7, #8]
 800342e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800343a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800343e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003446:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800344a:	e043      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	ee07 3a90 	vmov	s15, r3
 8003452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003456:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003538 <HAL_RCC_GetSysClockFreq+0x2f0>
 800345a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800345e:	4b2f      	ldr	r3, [pc, #188]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800346e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003472:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800347a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800347e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800348e:	e021      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	ee07 3a90 	vmov	s15, r3
 8003496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003534 <HAL_RCC_GetSysClockFreq+0x2ec>
 800349e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034a2:	4b1e      	ldr	r3, [pc, #120]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034aa:	ee07 3a90 	vmov	s15, r3
 80034ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80034b6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2e4>
 80034ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80034d2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80034d4:	4b11      	ldr	r3, [pc, #68]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d8:	0a5b      	lsrs	r3, r3, #9
 80034da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034de:	3301      	adds	r3, #1
 80034e0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	ee07 3a90 	vmov	s15, r3
 80034e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80034f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f8:	ee17 3a90 	vmov	r3, s15
 80034fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80034fe:	e005      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	61bb      	str	r3, [r7, #24]
      break;
 8003504:	e002      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003506:	4b07      	ldr	r3, [pc, #28]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003508:	61bb      	str	r3, [r7, #24]
      break;
 800350a:	bf00      	nop
  }

  return sysclockfreq;
 800350c:	69bb      	ldr	r3, [r7, #24]
}
 800350e:	4618      	mov	r0, r3
 8003510:	3724      	adds	r7, #36	@ 0x24
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	58024400 	.word	0x58024400
 8003520:	03d09000 	.word	0x03d09000
 8003524:	003d0900 	.word	0x003d0900
 8003528:	017d7840 	.word	0x017d7840
 800352c:	46000000 	.word	0x46000000
 8003530:	4c742400 	.word	0x4c742400
 8003534:	4a742400 	.word	0x4a742400
 8003538:	4bbebc20 	.word	0x4bbebc20

0800353c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003540:	4b07      	ldr	r3, [pc, #28]	@ (8003560 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800354c:	d105      	bne.n	800355a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800354e:	f000 f809 	bl	8003564 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003552:	4b03      	ldr	r3, [pc, #12]	@ (8003560 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003554:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003558:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	58024400 	.word	0x58024400

08003564 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003568:	bf00      	nop
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
	...

08003574 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003578:	b0ca      	sub	sp, #296	@ 0x128
 800357a:	af00      	add	r7, sp, #0
 800357c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003580:	2300      	movs	r3, #0
 8003582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003586:	2300      	movs	r3, #0
 8003588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800358c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003594:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003598:	2500      	movs	r5, #0
 800359a:	ea54 0305 	orrs.w	r3, r4, r5
 800359e:	d049      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80035a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035aa:	d02f      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035b0:	d828      	bhi.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035b6:	d01a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80035b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035bc:	d822      	bhi.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x56>
 80035c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035c6:	d007      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80035c8:	e01c      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ca:	4bb8      	ldr	r3, [pc, #736]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ce:	4ab7      	ldr	r2, [pc, #732]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035d6:	e01a      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035dc:	3308      	adds	r3, #8
 80035de:	2102      	movs	r1, #2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f001 f9d1 	bl	8004988 <RCCEx_PLL2_Config>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035ec:	e00f      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f2:	3328      	adds	r3, #40	@ 0x28
 80035f4:	2102      	movs	r1, #2
 80035f6:	4618      	mov	r0, r3
 80035f8:	f001 fa78 	bl	8004aec <RCCEx_PLL3_Config>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003602:	e004      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800360a:	e000      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800360c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800360e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10a      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003616:	4ba5      	ldr	r3, [pc, #660]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800361e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003622:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003624:	4aa1      	ldr	r2, [pc, #644]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003626:	430b      	orrs	r3, r1
 8003628:	6513      	str	r3, [r2, #80]	@ 0x50
 800362a:	e003      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800362c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003630:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003640:	f04f 0900 	mov.w	r9, #0
 8003644:	ea58 0309 	orrs.w	r3, r8, r9
 8003648:	d047      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800364a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003650:	2b04      	cmp	r3, #4
 8003652:	d82a      	bhi.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003654:	a201      	add	r2, pc, #4	@ (adr r2, 800365c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365a:	bf00      	nop
 800365c:	08003671 	.word	0x08003671
 8003660:	0800367f 	.word	0x0800367f
 8003664:	08003695 	.word	0x08003695
 8003668:	080036b3 	.word	0x080036b3
 800366c:	080036b3 	.word	0x080036b3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003670:	4b8e      	ldr	r3, [pc, #568]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003674:	4a8d      	ldr	r2, [pc, #564]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003676:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800367a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800367c:	e01a      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800367e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003682:	3308      	adds	r3, #8
 8003684:	2100      	movs	r1, #0
 8003686:	4618      	mov	r0, r3
 8003688:	f001 f97e 	bl	8004988 <RCCEx_PLL2_Config>
 800368c:	4603      	mov	r3, r0
 800368e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003692:	e00f      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003698:	3328      	adds	r3, #40	@ 0x28
 800369a:	2100      	movs	r1, #0
 800369c:	4618      	mov	r0, r3
 800369e:	f001 fa25 	bl	8004aec <RCCEx_PLL3_Config>
 80036a2:	4603      	mov	r3, r0
 80036a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036a8:	e004      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036b0:	e000      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80036b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10a      	bne.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036bc:	4b7b      	ldr	r3, [pc, #492]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c0:	f023 0107 	bic.w	r1, r3, #7
 80036c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ca:	4a78      	ldr	r2, [pc, #480]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036cc:	430b      	orrs	r3, r1
 80036ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80036d0:	e003      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80036da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80036e6:	f04f 0b00 	mov.w	fp, #0
 80036ea:	ea5a 030b 	orrs.w	r3, sl, fp
 80036ee:	d04c      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80036f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fa:	d030      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80036fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003700:	d829      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003702:	2bc0      	cmp	r3, #192	@ 0xc0
 8003704:	d02d      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003706:	2bc0      	cmp	r3, #192	@ 0xc0
 8003708:	d825      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800370a:	2b80      	cmp	r3, #128	@ 0x80
 800370c:	d018      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800370e:	2b80      	cmp	r3, #128	@ 0x80
 8003710:	d821      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003712:	2b00      	cmp	r3, #0
 8003714:	d002      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003716:	2b40      	cmp	r3, #64	@ 0x40
 8003718:	d007      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800371a:	e01c      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800371c:	4b63      	ldr	r3, [pc, #396]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	4a62      	ldr	r2, [pc, #392]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003722:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003726:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003728:	e01c      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800372a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372e:	3308      	adds	r3, #8
 8003730:	2100      	movs	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f001 f928 	bl	8004988 <RCCEx_PLL2_Config>
 8003738:	4603      	mov	r3, r0
 800373a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800373e:	e011      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003744:	3328      	adds	r3, #40	@ 0x28
 8003746:	2100      	movs	r1, #0
 8003748:	4618      	mov	r0, r3
 800374a:	f001 f9cf 	bl	8004aec <RCCEx_PLL3_Config>
 800374e:	4603      	mov	r3, r0
 8003750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003754:	e006      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800375c:	e002      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800375e:	bf00      	nop
 8003760:	e000      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003762:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003764:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10a      	bne.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800376c:	4b4f      	ldr	r3, [pc, #316]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800376e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003770:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377a:	4a4c      	ldr	r2, [pc, #304]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800377c:	430b      	orrs	r3, r1
 800377e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003780:	e003      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003786:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800378a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003792:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003796:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800379a:	2300      	movs	r3, #0
 800379c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80037a0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80037a4:	460b      	mov	r3, r1
 80037a6:	4313      	orrs	r3, r2
 80037a8:	d053      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80037aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037b6:	d035      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80037b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037bc:	d82e      	bhi.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037c2:	d031      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80037c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037c8:	d828      	bhi.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037ce:	d01a      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80037d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d4:	d822      	bhi.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80037da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037de:	d007      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80037e0:	e01c      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e2:	4b32      	ldr	r3, [pc, #200]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e6:	4a31      	ldr	r2, [pc, #196]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037ee:	e01c      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f4:	3308      	adds	r3, #8
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f001 f8c5 	bl	8004988 <RCCEx_PLL2_Config>
 80037fe:	4603      	mov	r3, r0
 8003800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003804:	e011      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380a:	3328      	adds	r3, #40	@ 0x28
 800380c:	2100      	movs	r1, #0
 800380e:	4618      	mov	r0, r3
 8003810:	f001 f96c 	bl	8004aec <RCCEx_PLL3_Config>
 8003814:	4603      	mov	r3, r0
 8003816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800381a:	e006      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003822:	e002      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003824:	bf00      	nop
 8003826:	e000      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800382a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10b      	bne.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003832:	4b1e      	ldr	r3, [pc, #120]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003836:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800383a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800383e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003842:	4a1a      	ldr	r2, [pc, #104]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003844:	430b      	orrs	r3, r1
 8003846:	6593      	str	r3, [r2, #88]	@ 0x58
 8003848:	e003      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800384a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800384e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800385e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003862:	2300      	movs	r3, #0
 8003864:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003868:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800386c:	460b      	mov	r3, r1
 800386e:	4313      	orrs	r3, r2
 8003870:	d056      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003876:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800387a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800387e:	d038      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003880:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003884:	d831      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003886:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800388a:	d034      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800388c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003890:	d82b      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003896:	d01d      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003898:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800389c:	d825      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d006      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80038a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038a6:	d00a      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80038a8:	e01f      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038aa:	bf00      	nop
 80038ac:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038b0:	4ba2      	ldr	r3, [pc, #648]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b4:	4aa1      	ldr	r2, [pc, #644]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038bc:	e01c      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c2:	3308      	adds	r3, #8
 80038c4:	2100      	movs	r1, #0
 80038c6:	4618      	mov	r0, r3
 80038c8:	f001 f85e 	bl	8004988 <RCCEx_PLL2_Config>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80038d2:	e011      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d8:	3328      	adds	r3, #40	@ 0x28
 80038da:	2100      	movs	r1, #0
 80038dc:	4618      	mov	r0, r3
 80038de:	f001 f905 	bl	8004aec <RCCEx_PLL3_Config>
 80038e2:	4603      	mov	r3, r0
 80038e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038e8:	e006      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038f0:	e002      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80038f2:	bf00      	nop
 80038f4:	e000      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80038f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10b      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003900:	4b8e      	ldr	r3, [pc, #568]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003904:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003910:	4a8a      	ldr	r2, [pc, #552]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003912:	430b      	orrs	r3, r1
 8003914:	6593      	str	r3, [r2, #88]	@ 0x58
 8003916:	e003      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003918:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800391c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800392c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003930:	2300      	movs	r3, #0
 8003932:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003936:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800393a:	460b      	mov	r3, r1
 800393c:	4313      	orrs	r3, r2
 800393e:	d03a      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003946:	2b30      	cmp	r3, #48	@ 0x30
 8003948:	d01f      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800394a:	2b30      	cmp	r3, #48	@ 0x30
 800394c:	d819      	bhi.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800394e:	2b20      	cmp	r3, #32
 8003950:	d00c      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003952:	2b20      	cmp	r3, #32
 8003954:	d815      	bhi.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003956:	2b00      	cmp	r3, #0
 8003958:	d019      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800395a:	2b10      	cmp	r3, #16
 800395c:	d111      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800395e:	4b77      	ldr	r3, [pc, #476]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003962:	4a76      	ldr	r2, [pc, #472]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800396a:	e011      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	3308      	adds	r3, #8
 8003972:	2102      	movs	r1, #2
 8003974:	4618      	mov	r0, r3
 8003976:	f001 f807 	bl	8004988 <RCCEx_PLL2_Config>
 800397a:	4603      	mov	r3, r0
 800397c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003980:	e006      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003988:	e002      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800398a:	bf00      	nop
 800398c:	e000      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800398e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10a      	bne.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003998:	4b68      	ldr	r3, [pc, #416]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800399a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800399c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80039a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a6:	4a65      	ldr	r2, [pc, #404]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039a8:	430b      	orrs	r3, r1
 80039aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ac:	e003      	b.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039be:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80039c2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80039c6:	2300      	movs	r3, #0
 80039c8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80039cc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80039d0:	460b      	mov	r3, r1
 80039d2:	4313      	orrs	r3, r2
 80039d4:	d051      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80039d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039e0:	d035      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80039e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039e6:	d82e      	bhi.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039ec:	d031      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80039ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039f2:	d828      	bhi.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039f8:	d01a      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80039fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039fe:	d822      	bhi.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d003      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a08:	d007      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003a0a:	e01c      	b.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a0c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a10:	4a4a      	ldr	r2, [pc, #296]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a18:	e01c      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1e:	3308      	adds	r3, #8
 8003a20:	2100      	movs	r1, #0
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 ffb0 	bl	8004988 <RCCEx_PLL2_Config>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a2e:	e011      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a34:	3328      	adds	r3, #40	@ 0x28
 8003a36:	2100      	movs	r1, #0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f001 f857 	bl	8004aec <RCCEx_PLL3_Config>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a44:	e006      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a4c:	e002      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a4e:	bf00      	nop
 8003a50:	e000      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10a      	bne.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a5c:	4b37      	ldr	r3, [pc, #220]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a60:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6a:	4a34      	ldr	r2, [pc, #208]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a6c:	430b      	orrs	r3, r1
 8003a6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a70:	e003      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a82:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003a86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003a90:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003a94:	460b      	mov	r3, r1
 8003a96:	4313      	orrs	r3, r2
 8003a98:	d056      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003aa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aa4:	d033      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003aa6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aaa:	d82c      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003aac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ab0:	d02f      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003ab2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ab6:	d826      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ab8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003abc:	d02b      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003abe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ac2:	d820      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ac8:	d012      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003aca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ace:	d81a      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d022      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad8:	d115      	bne.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ade:	3308      	adds	r3, #8
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 ff50 	bl	8004988 <RCCEx_PLL2_Config>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003aee:	e015      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af4:	3328      	adds	r3, #40	@ 0x28
 8003af6:	2101      	movs	r1, #1
 8003af8:	4618      	mov	r0, r3
 8003afa:	f000 fff7 	bl	8004aec <RCCEx_PLL3_Config>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b04:	e00a      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b0c:	e006      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b0e:	bf00      	nop
 8003b10:	e004      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b12:	bf00      	nop
 8003b14:	e002      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b16:	bf00      	nop
 8003b18:	e000      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10d      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b24:	4b05      	ldr	r3, [pc, #20]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b28:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b32:	4a02      	ldr	r2, [pc, #8]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b34:	430b      	orrs	r3, r1
 8003b36:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b38:	e006      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b3a:	bf00      	nop
 8003b3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b50:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b5e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4313      	orrs	r3, r2
 8003b66:	d055      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b74:	d033      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003b76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b7a:	d82c      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b80:	d02f      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b86:	d826      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b8c:	d02b      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003b8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b92:	d820      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b98:	d012      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003b9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b9e:	d81a      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d022      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003ba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ba8:	d115      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bae:	3308      	adds	r3, #8
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 fee8 	bl	8004988 <RCCEx_PLL2_Config>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bbe:	e015      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc4:	3328      	adds	r3, #40	@ 0x28
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 ff8f 	bl	8004aec <RCCEx_PLL3_Config>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bd4:	e00a      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bdc:	e006      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bde:	bf00      	nop
 8003be0:	e004      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003be2:	bf00      	nop
 8003be4:	e002      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003be6:	bf00      	nop
 8003be8:	e000      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10b      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003bf4:	4ba3      	ldr	r3, [pc, #652]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c04:	4a9f      	ldr	r2, [pc, #636]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c06:	430b      	orrs	r3, r1
 8003c08:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c0a:	e003      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c24:	2300      	movs	r3, #0
 8003c26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4313      	orrs	r3, r2
 8003c32:	d037      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c3e:	d00e      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003c40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c44:	d816      	bhi.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d018      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003c4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c4e:	d111      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c50:	4b8c      	ldr	r3, [pc, #560]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c54:	4a8b      	ldr	r2, [pc, #556]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c5c:	e00f      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c62:	3308      	adds	r3, #8
 8003c64:	2101      	movs	r1, #1
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 fe8e 	bl	8004988 <RCCEx_PLL2_Config>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c72:	e004      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c7a:	e000      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10a      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c86:	4b7f      	ldr	r3, [pc, #508]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c8a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c94:	4a7b      	ldr	r2, [pc, #492]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c96:	430b      	orrs	r3, r1
 8003c98:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c9a:	e003      	b.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ca0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cac:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003cba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	d039      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d81c      	bhi.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003cce:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd4:	08003d11 	.word	0x08003d11
 8003cd8:	08003ce5 	.word	0x08003ce5
 8003cdc:	08003cf3 	.word	0x08003cf3
 8003ce0:	08003d11 	.word	0x08003d11
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ce4:	4b67      	ldr	r3, [pc, #412]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce8:	4a66      	ldr	r2, [pc, #408]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003cf0:	e00f      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf6:	3308      	adds	r3, #8
 8003cf8:	2102      	movs	r1, #2
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fe44 	bl	8004988 <RCCEx_PLL2_Config>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d06:	e004      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d0e:	e000      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003d10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10a      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d1a:	4b5a      	ldr	r3, [pc, #360]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1e:	f023 0103 	bic.w	r1, r3, #3
 8003d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d28:	4a56      	ldr	r2, [pc, #344]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d2a:	430b      	orrs	r3, r1
 8003d2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d2e:	e003      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d4e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d52:	460b      	mov	r3, r1
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f000 809f 	beq.w	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d5a:	4b4b      	ldr	r3, [pc, #300]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a4a      	ldr	r2, [pc, #296]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d66:	f7fd fbfd 	bl	8001564 <HAL_GetTick>
 8003d6a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d6e:	e00b      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d70:	f7fd fbf8 	bl	8001564 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b64      	cmp	r3, #100	@ 0x64
 8003d7e:	d903      	bls.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d86:	e005      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d88:	4b3f      	ldr	r3, [pc, #252]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0ed      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003d94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d179      	bne.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003d9c:	4b39      	ldr	r3, [pc, #228]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003da8:	4053      	eors	r3, r2
 8003daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d015      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003db2:	4b34      	ldr	r3, [pc, #208]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dbe:	4b31      	ldr	r3, [pc, #196]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc2:	4a30      	ldr	r2, [pc, #192]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dca:	4b2e      	ldr	r3, [pc, #184]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dce:	4a2d      	ldr	r2, [pc, #180]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003dd6:	4a2b      	ldr	r2, [pc, #172]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ddc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003de6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dea:	d118      	bne.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dec:	f7fd fbba 	bl	8001564 <HAL_GetTick>
 8003df0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003df4:	e00d      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df6:	f7fd fbb5 	bl	8001564 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e00:	1ad2      	subs	r2, r2, r3
 8003e02:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d903      	bls.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003e10:	e005      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e12:	4b1c      	ldr	r3, [pc, #112]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0eb      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003e1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d129      	bne.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e36:	d10e      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003e38:	4b12      	ldr	r3, [pc, #72]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e48:	091a      	lsrs	r2, r3, #4
 8003e4a:	4b10      	ldr	r3, [pc, #64]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e50:	430b      	orrs	r3, r1
 8003e52:	6113      	str	r3, [r2, #16]
 8003e54:	e005      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003e56:	4b0b      	ldr	r3, [pc, #44]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e5c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e60:	6113      	str	r3, [r2, #16]
 8003e62:	4b08      	ldr	r3, [pc, #32]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e64:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e72:	4a04      	ldr	r2, [pc, #16]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e74:	430b      	orrs	r3, r1
 8003e76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e78:	e00e      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003e82:	e009      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003e84:	58024400 	.word	0x58024400
 8003e88:	58024800 	.word	0x58024800
 8003e8c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea0:	f002 0301 	and.w	r3, r2, #1
 8003ea4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003eae:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	f000 8089 	beq.w	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ec0:	2b28      	cmp	r3, #40	@ 0x28
 8003ec2:	d86b      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8003ecc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eca:	bf00      	nop
 8003ecc:	08003fa5 	.word	0x08003fa5
 8003ed0:	08003f9d 	.word	0x08003f9d
 8003ed4:	08003f9d 	.word	0x08003f9d
 8003ed8:	08003f9d 	.word	0x08003f9d
 8003edc:	08003f9d 	.word	0x08003f9d
 8003ee0:	08003f9d 	.word	0x08003f9d
 8003ee4:	08003f9d 	.word	0x08003f9d
 8003ee8:	08003f9d 	.word	0x08003f9d
 8003eec:	08003f71 	.word	0x08003f71
 8003ef0:	08003f9d 	.word	0x08003f9d
 8003ef4:	08003f9d 	.word	0x08003f9d
 8003ef8:	08003f9d 	.word	0x08003f9d
 8003efc:	08003f9d 	.word	0x08003f9d
 8003f00:	08003f9d 	.word	0x08003f9d
 8003f04:	08003f9d 	.word	0x08003f9d
 8003f08:	08003f9d 	.word	0x08003f9d
 8003f0c:	08003f87 	.word	0x08003f87
 8003f10:	08003f9d 	.word	0x08003f9d
 8003f14:	08003f9d 	.word	0x08003f9d
 8003f18:	08003f9d 	.word	0x08003f9d
 8003f1c:	08003f9d 	.word	0x08003f9d
 8003f20:	08003f9d 	.word	0x08003f9d
 8003f24:	08003f9d 	.word	0x08003f9d
 8003f28:	08003f9d 	.word	0x08003f9d
 8003f2c:	08003fa5 	.word	0x08003fa5
 8003f30:	08003f9d 	.word	0x08003f9d
 8003f34:	08003f9d 	.word	0x08003f9d
 8003f38:	08003f9d 	.word	0x08003f9d
 8003f3c:	08003f9d 	.word	0x08003f9d
 8003f40:	08003f9d 	.word	0x08003f9d
 8003f44:	08003f9d 	.word	0x08003f9d
 8003f48:	08003f9d 	.word	0x08003f9d
 8003f4c:	08003fa5 	.word	0x08003fa5
 8003f50:	08003f9d 	.word	0x08003f9d
 8003f54:	08003f9d 	.word	0x08003f9d
 8003f58:	08003f9d 	.word	0x08003f9d
 8003f5c:	08003f9d 	.word	0x08003f9d
 8003f60:	08003f9d 	.word	0x08003f9d
 8003f64:	08003f9d 	.word	0x08003f9d
 8003f68:	08003f9d 	.word	0x08003f9d
 8003f6c:	08003fa5 	.word	0x08003fa5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f74:	3308      	adds	r3, #8
 8003f76:	2101      	movs	r1, #1
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f000 fd05 	bl	8004988 <RCCEx_PLL2_Config>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f84:	e00f      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8a:	3328      	adds	r3, #40	@ 0x28
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 fdac 	bl	8004aec <RCCEx_PLL3_Config>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f9a:	e004      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10a      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003fae:	4bbf      	ldr	r3, [pc, #764]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fbc:	4abb      	ldr	r2, [pc, #748]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fbe:	430b      	orrs	r3, r1
 8003fc0:	6553      	str	r3, [r2, #84]	@ 0x54
 8003fc2:	e003      	b.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd4:	f002 0302 	and.w	r3, r2, #2
 8003fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003fe2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	d041      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ff2:	2b05      	cmp	r3, #5
 8003ff4:	d824      	bhi.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ffc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffc:	08004049 	.word	0x08004049
 8004000:	08004015 	.word	0x08004015
 8004004:	0800402b 	.word	0x0800402b
 8004008:	08004049 	.word	0x08004049
 800400c:	08004049 	.word	0x08004049
 8004010:	08004049 	.word	0x08004049
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004018:	3308      	adds	r3, #8
 800401a:	2101      	movs	r1, #1
 800401c:	4618      	mov	r0, r3
 800401e:	f000 fcb3 	bl	8004988 <RCCEx_PLL2_Config>
 8004022:	4603      	mov	r3, r0
 8004024:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004028:	e00f      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800402a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402e:	3328      	adds	r3, #40	@ 0x28
 8004030:	2101      	movs	r1, #1
 8004032:	4618      	mov	r0, r3
 8004034:	f000 fd5a 	bl	8004aec <RCCEx_PLL3_Config>
 8004038:	4603      	mov	r3, r0
 800403a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800403e:	e004      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004046:	e000      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800404a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10a      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004052:	4b96      	ldr	r3, [pc, #600]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004056:	f023 0107 	bic.w	r1, r3, #7
 800405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004060:	4a92      	ldr	r2, [pc, #584]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004062:	430b      	orrs	r3, r1
 8004064:	6553      	str	r3, [r2, #84]	@ 0x54
 8004066:	e003      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004068:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800406c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004078:	f002 0304 	and.w	r3, r2, #4
 800407c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004080:	2300      	movs	r3, #0
 8004082:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004086:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800408a:	460b      	mov	r3, r1
 800408c:	4313      	orrs	r3, r2
 800408e:	d044      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004098:	2b05      	cmp	r3, #5
 800409a:	d825      	bhi.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800409c:	a201      	add	r2, pc, #4	@ (adr r2, 80040a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800409e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a2:	bf00      	nop
 80040a4:	080040f1 	.word	0x080040f1
 80040a8:	080040bd 	.word	0x080040bd
 80040ac:	080040d3 	.word	0x080040d3
 80040b0:	080040f1 	.word	0x080040f1
 80040b4:	080040f1 	.word	0x080040f1
 80040b8:	080040f1 	.word	0x080040f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c0:	3308      	adds	r3, #8
 80040c2:	2101      	movs	r1, #1
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 fc5f 	bl	8004988 <RCCEx_PLL2_Config>
 80040ca:	4603      	mov	r3, r0
 80040cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040d0:	e00f      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d6:	3328      	adds	r3, #40	@ 0x28
 80040d8:	2101      	movs	r1, #1
 80040da:	4618      	mov	r0, r3
 80040dc:	f000 fd06 	bl	8004aec <RCCEx_PLL3_Config>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040e6:	e004      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040ee:	e000      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80040f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10b      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040fa:	4b6c      	ldr	r3, [pc, #432]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fe:	f023 0107 	bic.w	r1, r3, #7
 8004102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004106:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800410a:	4a68      	ldr	r2, [pc, #416]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800410c:	430b      	orrs	r3, r1
 800410e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004110:	e003      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004116:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004122:	f002 0320 	and.w	r3, r2, #32
 8004126:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004130:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004134:	460b      	mov	r3, r1
 8004136:	4313      	orrs	r3, r2
 8004138:	d055      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004142:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004146:	d033      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004148:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800414c:	d82c      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800414e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004152:	d02f      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004158:	d826      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800415a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800415e:	d02b      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004160:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004164:	d820      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004166:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800416a:	d012      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800416c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004170:	d81a      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004172:	2b00      	cmp	r3, #0
 8004174:	d022      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004176:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800417a:	d115      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	3308      	adds	r3, #8
 8004182:	2100      	movs	r1, #0
 8004184:	4618      	mov	r0, r3
 8004186:	f000 fbff 	bl	8004988 <RCCEx_PLL2_Config>
 800418a:	4603      	mov	r3, r0
 800418c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004190:	e015      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004196:	3328      	adds	r3, #40	@ 0x28
 8004198:	2102      	movs	r1, #2
 800419a:	4618      	mov	r0, r3
 800419c:	f000 fca6 	bl	8004aec <RCCEx_PLL3_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041a6:	e00a      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ae:	e006      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b0:	bf00      	nop
 80041b2:	e004      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b4:	bf00      	nop
 80041b6:	e002      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b8:	bf00      	nop
 80041ba:	e000      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10b      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041c6:	4b39      	ldr	r3, [pc, #228]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ca:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d6:	4a35      	ldr	r2, [pc, #212]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041d8:	430b      	orrs	r3, r1
 80041da:	6553      	str	r3, [r2, #84]	@ 0x54
 80041dc:	e003      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ee:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80041f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041f6:	2300      	movs	r3, #0
 80041f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80041fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004200:	460b      	mov	r3, r1
 8004202:	4313      	orrs	r3, r2
 8004204:	d058      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800420e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004212:	d033      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004214:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004218:	d82c      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800421a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800421e:	d02f      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004220:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004224:	d826      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004226:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800422a:	d02b      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800422c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004230:	d820      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004232:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004236:	d012      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800423c:	d81a      	bhi.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800423e:	2b00      	cmp	r3, #0
 8004240:	d022      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004246:	d115      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	3308      	adds	r3, #8
 800424e:	2100      	movs	r1, #0
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fb99 	bl	8004988 <RCCEx_PLL2_Config>
 8004256:	4603      	mov	r3, r0
 8004258:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800425c:	e015      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800425e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004262:	3328      	adds	r3, #40	@ 0x28
 8004264:	2102      	movs	r1, #2
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fc40 	bl	8004aec <RCCEx_PLL3_Config>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004272:	e00a      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800427a:	e006      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800427c:	bf00      	nop
 800427e:	e004      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004280:	bf00      	nop
 8004282:	e002      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004284:	bf00      	nop
 8004286:	e000      	b.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004288:	bf00      	nop
    }

    if (ret == HAL_OK)
 800428a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10e      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004292:	4b06      	ldr	r3, [pc, #24]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004296:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800429a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042a2:	4a02      	ldr	r2, [pc, #8]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042a4:	430b      	orrs	r3, r1
 80042a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80042a8:	e006      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80042aa:	bf00      	nop
 80042ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80042b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80042c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042c8:	2300      	movs	r3, #0
 80042ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042ce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80042d2:	460b      	mov	r3, r1
 80042d4:	4313      	orrs	r3, r2
 80042d6:	d055      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80042e0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042e4:	d033      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80042e6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042ea:	d82c      	bhi.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f0:	d02f      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80042f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f6:	d826      	bhi.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042f8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80042fc:	d02b      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80042fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004302:	d820      	bhi.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004304:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004308:	d012      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800430a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800430e:	d81a      	bhi.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d022      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004314:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004318:	d115      	bne.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800431a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431e:	3308      	adds	r3, #8
 8004320:	2100      	movs	r1, #0
 8004322:	4618      	mov	r0, r3
 8004324:	f000 fb30 	bl	8004988 <RCCEx_PLL2_Config>
 8004328:	4603      	mov	r3, r0
 800432a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800432e:	e015      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004334:	3328      	adds	r3, #40	@ 0x28
 8004336:	2102      	movs	r1, #2
 8004338:	4618      	mov	r0, r3
 800433a:	f000 fbd7 	bl	8004aec <RCCEx_PLL3_Config>
 800433e:	4603      	mov	r3, r0
 8004340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004344:	e00a      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800434c:	e006      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800434e:	bf00      	nop
 8004350:	e004      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004352:	bf00      	nop
 8004354:	e002      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004356:	bf00      	nop
 8004358:	e000      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800435a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800435c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004360:	2b00      	cmp	r3, #0
 8004362:	d10b      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004364:	4ba1      	ldr	r3, [pc, #644]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004368:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800436c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004370:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004374:	4a9d      	ldr	r2, [pc, #628]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004376:	430b      	orrs	r3, r1
 8004378:	6593      	str	r3, [r2, #88]	@ 0x58
 800437a:	e003      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800437c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004380:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438c:	f002 0308 	and.w	r3, r2, #8
 8004390:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004394:	2300      	movs	r3, #0
 8004396:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800439a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800439e:	460b      	mov	r3, r1
 80043a0:	4313      	orrs	r3, r2
 80043a2:	d01e      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80043a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b0:	d10c      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b6:	3328      	adds	r3, #40	@ 0x28
 80043b8:	2102      	movs	r1, #2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 fb96 	bl	8004aec <RCCEx_PLL3_Config>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d002      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80043cc:	4b87      	ldr	r3, [pc, #540]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043dc:	4a83      	ldr	r2, [pc, #524]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043de:	430b      	orrs	r3, r1
 80043e0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f002 0310 	and.w	r3, r2, #16
 80043ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043f2:	2300      	movs	r3, #0
 80043f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80043f8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80043fc:	460b      	mov	r3, r1
 80043fe:	4313      	orrs	r3, r2
 8004400:	d01e      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004406:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800440a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800440e:	d10c      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004414:	3328      	adds	r3, #40	@ 0x28
 8004416:	2102      	movs	r1, #2
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fb67 	bl	8004aec <RCCEx_PLL3_Config>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800442a:	4b70      	ldr	r3, [pc, #448]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800442c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800443a:	4a6c      	ldr	r2, [pc, #432]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800443c:	430b      	orrs	r3, r1
 800443e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004448:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800444c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004450:	2300      	movs	r3, #0
 8004452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004456:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800445a:	460b      	mov	r3, r1
 800445c:	4313      	orrs	r3, r2
 800445e:	d03e      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004464:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004468:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800446c:	d022      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800446e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004472:	d81b      	bhi.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800447c:	d00b      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800447e:	e015      	b.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004484:	3308      	adds	r3, #8
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fa7d 	bl	8004988 <RCCEx_PLL2_Config>
 800448e:	4603      	mov	r3, r0
 8004490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004494:	e00f      	b.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449a:	3328      	adds	r3, #40	@ 0x28
 800449c:	2102      	movs	r1, #2
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fb24 	bl	8004aec <RCCEx_PLL3_Config>
 80044a4:	4603      	mov	r3, r0
 80044a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044aa:	e004      	b.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044b2:	e000      	b.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80044b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10b      	bne.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044be:	4b4b      	ldr	r3, [pc, #300]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80044ce:	4a47      	ldr	r2, [pc, #284]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d4:	e003      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80044ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044ec:	2300      	movs	r3, #0
 80044ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80044f0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80044f4:	460b      	mov	r3, r1
 80044f6:	4313      	orrs	r3, r2
 80044f8:	d03b      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004502:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004506:	d01f      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004508:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800450c:	d818      	bhi.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800450e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004512:	d003      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004514:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004518:	d007      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800451a:	e011      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800451c:	4b33      	ldr	r3, [pc, #204]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800451e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004520:	4a32      	ldr	r2, [pc, #200]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004522:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004526:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004528:	e00f      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800452a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452e:	3328      	adds	r3, #40	@ 0x28
 8004530:	2101      	movs	r1, #1
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fada 	bl	8004aec <RCCEx_PLL3_Config>
 8004538:	4603      	mov	r3, r0
 800453a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800453e:	e004      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004546:	e000      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800454a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10b      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004552:	4b26      	ldr	r3, [pc, #152]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800455a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004562:	4a22      	ldr	r2, [pc, #136]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004564:	430b      	orrs	r3, r1
 8004566:	6553      	str	r3, [r2, #84]	@ 0x54
 8004568:	e003      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800457e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004580:	2300      	movs	r3, #0
 8004582:	677b      	str	r3, [r7, #116]	@ 0x74
 8004584:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004588:	460b      	mov	r3, r1
 800458a:	4313      	orrs	r3, r2
 800458c:	d034      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800458e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800459c:	d007      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800459e:	e011      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045a0:	4b12      	ldr	r3, [pc, #72]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a4:	4a11      	ldr	r2, [pc, #68]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045ac:	e00e      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b2:	3308      	adds	r3, #8
 80045b4:	2102      	movs	r1, #2
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 f9e6 	bl	8004988 <RCCEx_PLL2_Config>
 80045bc:	4603      	mov	r3, r0
 80045be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045c2:	e003      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10d      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80045d4:	4b05      	ldr	r3, [pc, #20]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80045dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e2:	4a02      	ldr	r2, [pc, #8]	@ (80045ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045e4:	430b      	orrs	r3, r1
 80045e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045e8:	e006      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80045ea:	bf00      	nop
 80045ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004600:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004604:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004606:	2300      	movs	r3, #0
 8004608:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800460a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800460e:	460b      	mov	r3, r1
 8004610:	4313      	orrs	r3, r2
 8004612:	d00c      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004618:	3328      	adds	r3, #40	@ 0x28
 800461a:	2102      	movs	r1, #2
 800461c:	4618      	mov	r0, r3
 800461e:	f000 fa65 	bl	8004aec <RCCEx_PLL3_Config>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800462e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004636:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800463a:	663b      	str	r3, [r7, #96]	@ 0x60
 800463c:	2300      	movs	r3, #0
 800463e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004640:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004644:	460b      	mov	r3, r1
 8004646:	4313      	orrs	r3, r2
 8004648:	d038      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004656:	d018      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004658:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800465c:	d811      	bhi.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800465e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004662:	d014      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004668:	d80b      	bhi.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800466a:	2b00      	cmp	r3, #0
 800466c:	d011      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800466e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004672:	d106      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004674:	4bc3      	ldr	r3, [pc, #780]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004678:	4ac2      	ldr	r2, [pc, #776]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800467a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800467e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004680:	e008      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004688:	e004      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800468a:	bf00      	nop
 800468c:	e002      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800468e:	bf00      	nop
 8004690:	e000      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10b      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800469c:	4bb9      	ldr	r3, [pc, #740]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800469e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ac:	4ab5      	ldr	r2, [pc, #724]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ae:	430b      	orrs	r3, r1
 80046b0:	6553      	str	r3, [r2, #84]	@ 0x54
 80046b2:	e003      	b.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80046c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046ca:	2300      	movs	r3, #0
 80046cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046ce:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80046d2:	460b      	mov	r3, r1
 80046d4:	4313      	orrs	r3, r2
 80046d6:	d009      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80046d8:	4baa      	ldr	r3, [pc, #680]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80046e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e6:	4aa7      	ldr	r2, [pc, #668]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046e8:	430b      	orrs	r3, r1
 80046ea:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80046f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80046fa:	2300      	movs	r3, #0
 80046fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80046fe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004702:	460b      	mov	r3, r1
 8004704:	4313      	orrs	r3, r2
 8004706:	d00a      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004708:	4b9e      	ldr	r3, [pc, #632]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004714:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004718:	4a9a      	ldr	r2, [pc, #616]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800471a:	430b      	orrs	r3, r1
 800471c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800471e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004726:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800472a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800472c:	2300      	movs	r3, #0
 800472e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004730:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004734:	460b      	mov	r3, r1
 8004736:	4313      	orrs	r3, r2
 8004738:	d009      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800473a:	4b92      	ldr	r3, [pc, #584]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800473c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800473e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004748:	4a8e      	ldr	r2, [pc, #568]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800474a:	430b      	orrs	r3, r1
 800474c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800474e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004756:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800475a:	643b      	str	r3, [r7, #64]	@ 0x40
 800475c:	2300      	movs	r3, #0
 800475e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004760:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004764:	460b      	mov	r3, r1
 8004766:	4313      	orrs	r3, r2
 8004768:	d00e      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800476a:	4b86      	ldr	r3, [pc, #536]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	4a85      	ldr	r2, [pc, #532]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004770:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004774:	6113      	str	r3, [r2, #16]
 8004776:	4b83      	ldr	r3, [pc, #524]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004778:	6919      	ldr	r1, [r3, #16]
 800477a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004782:	4a80      	ldr	r2, [pc, #512]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004784:	430b      	orrs	r3, r1
 8004786:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004790:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004794:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004796:	2300      	movs	r3, #0
 8004798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800479a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800479e:	460b      	mov	r3, r1
 80047a0:	4313      	orrs	r3, r2
 80047a2:	d009      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80047a4:	4b77      	ldr	r3, [pc, #476]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b2:	4a74      	ldr	r2, [pc, #464]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047b4:	430b      	orrs	r3, r1
 80047b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80047c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80047c6:	2300      	movs	r3, #0
 80047c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80047ca:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80047ce:	460b      	mov	r3, r1
 80047d0:	4313      	orrs	r3, r2
 80047d2:	d00a      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047d4:	4b6b      	ldr	r3, [pc, #428]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047e4:	4a67      	ldr	r2, [pc, #412]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047e6:	430b      	orrs	r3, r1
 80047e8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80047ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f2:	2100      	movs	r1, #0
 80047f4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047fc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004800:	460b      	mov	r3, r1
 8004802:	4313      	orrs	r3, r2
 8004804:	d011      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480a:	3308      	adds	r3, #8
 800480c:	2100      	movs	r1, #0
 800480e:	4618      	mov	r0, r3
 8004810:	f000 f8ba 	bl	8004988 <RCCEx_PLL2_Config>
 8004814:	4603      	mov	r3, r0
 8004816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800481a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004826:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800482a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	2100      	movs	r1, #0
 8004834:	6239      	str	r1, [r7, #32]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	627b      	str	r3, [r7, #36]	@ 0x24
 800483c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004840:	460b      	mov	r3, r1
 8004842:	4313      	orrs	r3, r2
 8004844:	d011      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484a:	3308      	adds	r3, #8
 800484c:	2101      	movs	r1, #1
 800484e:	4618      	mov	r0, r3
 8004850:	f000 f89a 	bl	8004988 <RCCEx_PLL2_Config>
 8004854:	4603      	mov	r3, r0
 8004856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800485a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004866:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800486a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004872:	2100      	movs	r1, #0
 8004874:	61b9      	str	r1, [r7, #24]
 8004876:	f003 0304 	and.w	r3, r3, #4
 800487a:	61fb      	str	r3, [r7, #28]
 800487c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004880:	460b      	mov	r3, r1
 8004882:	4313      	orrs	r3, r2
 8004884:	d011      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	3308      	adds	r3, #8
 800488c:	2102      	movs	r1, #2
 800488e:	4618      	mov	r0, r3
 8004890:	f000 f87a 	bl	8004988 <RCCEx_PLL2_Config>
 8004894:	4603      	mov	r3, r0
 8004896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800489a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d003      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80048aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b2:	2100      	movs	r1, #0
 80048b4:	6139      	str	r1, [r7, #16]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80048c0:	460b      	mov	r3, r1
 80048c2:	4313      	orrs	r3, r2
 80048c4:	d011      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ca:	3328      	adds	r3, #40	@ 0x28
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f90c 	bl	8004aec <RCCEx_PLL3_Config>
 80048d4:	4603      	mov	r3, r0
 80048d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80048da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80048ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f2:	2100      	movs	r1, #0
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	f003 0310 	and.w	r3, r3, #16
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004900:	460b      	mov	r3, r1
 8004902:	4313      	orrs	r3, r2
 8004904:	d011      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490a:	3328      	adds	r3, #40	@ 0x28
 800490c:	2101      	movs	r1, #1
 800490e:	4618      	mov	r0, r3
 8004910:	f000 f8ec 	bl	8004aec <RCCEx_PLL3_Config>
 8004914:	4603      	mov	r3, r0
 8004916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800491a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800491e:	2b00      	cmp	r3, #0
 8004920:	d003      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004926:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800492a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	2100      	movs	r1, #0
 8004934:	6039      	str	r1, [r7, #0]
 8004936:	f003 0320 	and.w	r3, r3, #32
 800493a:	607b      	str	r3, [r7, #4]
 800493c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004940:	460b      	mov	r3, r1
 8004942:	4313      	orrs	r3, r2
 8004944:	d011      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494a:	3328      	adds	r3, #40	@ 0x28
 800494c:	2102      	movs	r1, #2
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f8cc 	bl	8004aec <RCCEx_PLL3_Config>
 8004954:	4603      	mov	r3, r0
 8004956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800495a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800496a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	e000      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
}
 8004978:	4618      	mov	r0, r3
 800497a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800497e:	46bd      	mov	sp, r7
 8004980:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004984:	58024400 	.word	0x58024400

08004988 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004996:	4b53      	ldr	r3, [pc, #332]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499a:	f003 0303 	and.w	r3, r3, #3
 800499e:	2b03      	cmp	r3, #3
 80049a0:	d101      	bne.n	80049a6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e099      	b.n	8004ada <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80049a6:	4b4f      	ldr	r3, [pc, #316]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a4e      	ldr	r2, [pc, #312]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 80049ac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049b2:	f7fc fdd7 	bl	8001564 <HAL_GetTick>
 80049b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80049b8:	e008      	b.n	80049cc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80049ba:	f7fc fdd3 	bl	8001564 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d901      	bls.n	80049cc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e086      	b.n	8004ada <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80049cc:	4b45      	ldr	r3, [pc, #276]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1f0      	bne.n	80049ba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80049d8:	4b42      	ldr	r3, [pc, #264]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 80049da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049dc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	031b      	lsls	r3, r3, #12
 80049e6:	493f      	ldr	r1, [pc, #252]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	3b01      	subs	r3, #1
 80049f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	025b      	lsls	r3, r3, #9
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	3b01      	subs	r3, #1
 8004a08:	041b      	lsls	r3, r3, #16
 8004a0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	3b01      	subs	r3, #1
 8004a16:	061b      	lsls	r3, r3, #24
 8004a18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a1c:	4931      	ldr	r1, [pc, #196]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004a22:	4b30      	ldr	r3, [pc, #192]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	492d      	ldr	r1, [pc, #180]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004a34:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a38:	f023 0220 	bic.w	r2, r3, #32
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	4928      	ldr	r1, [pc, #160]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004a46:	4b27      	ldr	r3, [pc, #156]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4a:	4a26      	ldr	r2, [pc, #152]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a4c:	f023 0310 	bic.w	r3, r3, #16
 8004a50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004a52:	4b24      	ldr	r3, [pc, #144]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a56:	4b24      	ldr	r3, [pc, #144]	@ (8004ae8 <RCCEx_PLL2_Config+0x160>)
 8004a58:	4013      	ands	r3, r2
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	69d2      	ldr	r2, [r2, #28]
 8004a5e:	00d2      	lsls	r2, r2, #3
 8004a60:	4920      	ldr	r1, [pc, #128]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004a66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a6c:	f043 0310 	orr.w	r3, r3, #16
 8004a70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004a78:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7c:	4a19      	ldr	r2, [pc, #100]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a7e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004a82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004a84:	e00f      	b.n	8004aa6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d106      	bne.n	8004a9a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004a8c:	4b15      	ldr	r3, [pc, #84]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a90:	4a14      	ldr	r2, [pc, #80]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004a98:	e005      	b.n	8004aa6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004a9a:	4b12      	ldr	r3, [pc, #72]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9e:	4a11      	ldr	r2, [pc, #68]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004aa0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004aac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ab0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ab2:	f7fc fd57 	bl	8001564 <HAL_GetTick>
 8004ab6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ab8:	e008      	b.n	8004acc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004aba:	f7fc fd53 	bl	8001564 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e006      	b.n	8004ada <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004acc:	4b05      	ldr	r3, [pc, #20]	@ (8004ae4 <RCCEx_PLL2_Config+0x15c>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0f0      	beq.n	8004aba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	58024400 	.word	0x58024400
 8004ae8:	ffff0007 	.word	0xffff0007

08004aec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004afa:	4b53      	ldr	r3, [pc, #332]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	2b03      	cmp	r3, #3
 8004b04:	d101      	bne.n	8004b0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e099      	b.n	8004c3e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004b0a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a4e      	ldr	r2, [pc, #312]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b16:	f7fc fd25 	bl	8001564 <HAL_GetTick>
 8004b1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b1c:	e008      	b.n	8004b30 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b1e:	f7fc fd21 	bl	8001564 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e086      	b.n	8004c3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b30:	4b45      	ldr	r3, [pc, #276]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f0      	bne.n	8004b1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004b3c:	4b42      	ldr	r3, [pc, #264]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b40:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	051b      	lsls	r3, r3, #20
 8004b4a:	493f      	ldr	r1, [pc, #252]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	025b      	lsls	r3, r3, #9
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	431a      	orrs	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	041b      	lsls	r3, r3, #16
 8004b6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004b72:	431a      	orrs	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	061b      	lsls	r3, r3, #24
 8004b7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004b80:	4931      	ldr	r1, [pc, #196]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004b86:	4b30      	ldr	r3, [pc, #192]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	492d      	ldr	r1, [pc, #180]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004b98:	4b2b      	ldr	r3, [pc, #172]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	4928      	ldr	r1, [pc, #160]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004baa:	4b27      	ldr	r3, [pc, #156]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bae:	4a26      	ldr	r2, [pc, #152]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004bb6:	4b24      	ldr	r3, [pc, #144]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bba:	4b24      	ldr	r3, [pc, #144]	@ (8004c4c <RCCEx_PLL3_Config+0x160>)
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	69d2      	ldr	r2, [r2, #28]
 8004bc2:	00d2      	lsls	r2, r2, #3
 8004bc4:	4920      	ldr	r1, [pc, #128]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004bca:	4b1f      	ldr	r3, [pc, #124]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bce:	4a1e      	ldr	r2, [pc, #120]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d106      	bne.n	8004bea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be0:	4a19      	ldr	r2, [pc, #100]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004be2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004be6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004be8:	e00f      	b.n	8004c0a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d106      	bne.n	8004bfe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004bf0:	4b15      	ldr	r3, [pc, #84]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf4:	4a14      	ldr	r2, [pc, #80]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004bf6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004bfc:	e005      	b.n	8004c0a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004bfe:	4b12      	ldr	r3, [pc, #72]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c02:	4a11      	ldr	r2, [pc, #68]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004c04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c08:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004c10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c16:	f7fc fca5 	bl	8001564 <HAL_GetTick>
 8004c1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c1c:	e008      	b.n	8004c30 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c1e:	f7fc fca1 	bl	8001564 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e006      	b.n	8004c3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c30:	4b05      	ldr	r3, [pc, #20]	@ (8004c48 <RCCEx_PLL3_Config+0x15c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0f0      	beq.n	8004c1e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	58024400 	.word	0x58024400
 8004c4c:	ffff0007 	.word	0xffff0007

08004c50 <memset>:
 8004c50:	4402      	add	r2, r0
 8004c52:	4603      	mov	r3, r0
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d100      	bne.n	8004c5a <memset+0xa>
 8004c58:	4770      	bx	lr
 8004c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c5e:	e7f9      	b.n	8004c54 <memset+0x4>

08004c60 <__libc_init_array>:
 8004c60:	b570      	push	{r4, r5, r6, lr}
 8004c62:	4d0d      	ldr	r5, [pc, #52]	@ (8004c98 <__libc_init_array+0x38>)
 8004c64:	4c0d      	ldr	r4, [pc, #52]	@ (8004c9c <__libc_init_array+0x3c>)
 8004c66:	1b64      	subs	r4, r4, r5
 8004c68:	10a4      	asrs	r4, r4, #2
 8004c6a:	2600      	movs	r6, #0
 8004c6c:	42a6      	cmp	r6, r4
 8004c6e:	d109      	bne.n	8004c84 <__libc_init_array+0x24>
 8004c70:	4d0b      	ldr	r5, [pc, #44]	@ (8004ca0 <__libc_init_array+0x40>)
 8004c72:	4c0c      	ldr	r4, [pc, #48]	@ (8004ca4 <__libc_init_array+0x44>)
 8004c74:	f000 f818 	bl	8004ca8 <_init>
 8004c78:	1b64      	subs	r4, r4, r5
 8004c7a:	10a4      	asrs	r4, r4, #2
 8004c7c:	2600      	movs	r6, #0
 8004c7e:	42a6      	cmp	r6, r4
 8004c80:	d105      	bne.n	8004c8e <__libc_init_array+0x2e>
 8004c82:	bd70      	pop	{r4, r5, r6, pc}
 8004c84:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c88:	4798      	blx	r3
 8004c8a:	3601      	adds	r6, #1
 8004c8c:	e7ee      	b.n	8004c6c <__libc_init_array+0xc>
 8004c8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c92:	4798      	blx	r3
 8004c94:	3601      	adds	r6, #1
 8004c96:	e7f2      	b.n	8004c7e <__libc_init_array+0x1e>
 8004c98:	08004cd8 	.word	0x08004cd8
 8004c9c:	08004cd8 	.word	0x08004cd8
 8004ca0:	08004cd8 	.word	0x08004cd8
 8004ca4:	08004cdc 	.word	0x08004cdc

08004ca8 <_init>:
 8004ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004caa:	bf00      	nop
 8004cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cae:	bc08      	pop	{r3}
 8004cb0:	469e      	mov	lr, r3
 8004cb2:	4770      	bx	lr

08004cb4 <_fini>:
 8004cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb6:	bf00      	nop
 8004cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cba:	bc08      	pop	{r3}
 8004cbc:	469e      	mov	lr, r3
 8004cbe:	4770      	bx	lr
