
---------- Begin Simulation Statistics ----------
final_tick                               1166112787000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692956                       # Number of bytes of host memory used
host_op_rate                                   202460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   909.90                       # Real time elapsed on the host
host_tick_rate                             1281579793                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218784                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.166113                       # Number of seconds simulated
sim_ticks                                1166112787000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218784                       # Number of ops (including micro ops) committed
system.cpu.cpi                              11.661128                       # CPI: cycles per instruction
system.cpu.discardedOps                          4348                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       907335260                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.085755                       # IPC: instructions per cycle
system.cpu.numCycles                       1166112787                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640468     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380886     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218784                       # Class of committed instruction
system.cpu.tickCycles                       258777527                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10395199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20922356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10522401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21049793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            925                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657931                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649852                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650052                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648864                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988845                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2683                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              163                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65333389                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65333389                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65333419                       # number of overall hits
system.cpu.dcache.overall_hits::total        65333419                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21047340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047381                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2151718840999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2151718840999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2151718840999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2151718840999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243658                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243658                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243658                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243658                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102232.341046                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102232.341046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102232.141899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102232.141899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10521927                       # number of writebacks
system.cpu.dcache.writebacks::total          10521927                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520930                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526451                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1055116682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1055116682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1055120841000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1055120841000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121861                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121861                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121861                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121861                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100235.187685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100235.187685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100235.192374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100235.192374                       # average overall mshr miss latency
system.cpu.dcache.replacements               10522358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89592.178771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89592.178771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89072.580645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89072.580645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63289819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63289819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2151670729999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2151670729999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102232.663555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102232.663555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1055072502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1055072502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100235.713687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100235.713687                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.577465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.577465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4159000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4159000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.577465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.577465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101439.024390                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101439.024390                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 104333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 104333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 102333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 102333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4088.809737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75859938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526454                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4088.809737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96907322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96907322                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070208                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086030                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168936                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42891261                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42891261                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42891261                       # number of overall hits
system.cpu.icache.overall_hits::total        42891261                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            938                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          938                       # number of overall misses
system.cpu.icache.overall_misses::total           938                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     95293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95293000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     95293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95293000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42892199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42892199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42892199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42892199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101591.684435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101591.684435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101591.684435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101591.684435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          938                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93417000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93417000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99591.684435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99591.684435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99591.684435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99591.684435                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42891261                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42891261                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     95293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42892199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42892199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101591.684435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101591.684435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93417000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93417000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99591.684435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99591.684435                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           744.302216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42892199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45727.291045                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   744.302216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.181714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.181714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.218506                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42893137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42893137                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1166112787000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218784                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  187                       # number of demand (read+write) hits
system.l2.demand_hits::total                      220                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data                 187                       # number of overall hits
system.l2.overall_hits::total                     220                       # number of overall hits
system.l2.demand_misses::.cpu.inst                905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526265                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               905                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526265                       # number of overall misses
system.l2.overall_misses::total              10527170                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1023536324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1023626178000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89854000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1023536324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1023626178000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99286.187845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97236.419946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97236.596160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99286.187845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97236.419946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97236.596160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10394812                       # number of writebacks
system.l2.writebacks::total                  10394812                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71708000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 813010798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 813082506000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71708000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 813010798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813082506000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.963753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.963753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79323.008850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77236.427826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77236.607007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79323.008850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77236.427826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77236.607007                       # average overall mshr miss latency
system.l2.replacements                       10396115                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10521927                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10521927                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10521927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10521927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           42                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               42                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           42                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           42                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    66                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525846                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1023491891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1023491891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97236.069291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97236.069291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 812974971000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 812974971000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77236.069291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77236.069291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89854000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89854000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99286.187845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99286.187845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71708000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71708000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.963753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79323.008850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79323.008850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     44433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     44433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.775926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.775926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106045.346062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106045.346062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35827000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35827000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.768519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.768519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86330.120482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86330.120482                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 129694.699288                       # Cycle average of tags in use
system.l2.tags.total_refs                    21049728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.236746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.318348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     129683.144193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        81630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        40372                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52626656                       # Number of tag accesses
system.l2.tags.data_accesses                 52626656                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5197891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000947926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31410757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4885026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10394812                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527165                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10394812                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5196921                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527165                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10394812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10526771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.426941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.026334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    211.758687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       324641    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.011068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.010432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.148398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           322846     99.45%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1795      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336869280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332633984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    288.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1166112754000                       # Total gap between requests
system.mem_ctrls.avgGap                      55736.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336840352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    166331680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 24807.205891654456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 288857437.938376665115                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 142637729.261089026928                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526261                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10394812                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25320250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 273392788250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 28233856663000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28009.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25972.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2716148.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336840352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336869280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332633984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332633984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          904                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526261                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10394812                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10394812                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        24807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    288857438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        288882245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        24807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        24807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    285250267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       285250267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    285250267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        24807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    288857438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       574132512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527165                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197865                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       657806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       658122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       658052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       658125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       657952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       658115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       658130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       658023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       657774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       657712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       657766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       657809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       657984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       658001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       657937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       657857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324840                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             76033764750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52635825000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       273418108500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7222.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25972.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9702080                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4826154                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1196795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   840.914101                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   732.441679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   300.885618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        38484      3.22%      3.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        51917      4.34%      7.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        64048      5.35%     12.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        43561      3.64%     16.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        64903      5.42%     21.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        52154      4.36%     26.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        47862      4.00%     30.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        49923      4.17%     34.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       783943     65.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1196795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673738560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332663360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              577.764490                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              285.275459                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4269791400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2269444155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37587280500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13568507820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 92051559600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 270698789490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 219830435040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  640275808005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.068508                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 564067615500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  38938900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 563106271500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4275332040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2272392870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37576677600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13564347480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 92051559600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 270627396420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 219890555520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  640258261530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   549.053461                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 564222727000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  38938900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 562951160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10394812                       # Transaction distribution
system.membus.trans_dist::CleanEvict              378                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525846                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1319                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31449521                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31449521                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669503264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669503264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527166                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527166    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527166                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         41711980000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34360457500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20916739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          540                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1919                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31575266                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31577185                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673548128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673579520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10396115                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332633984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20923507                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006858                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20922523    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    984      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20923507                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1166112787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31571763000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1876999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21052909996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
