<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'readidx_V' is power-on initialization." projectName="proj" solutionName="solution" date="2022-06-02T14:30:40.644+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rdptr_V' is power-on initialization." projectName="proj" solutionName="solution" date="2022-06-02T14:30:40.635+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'wrptr_V' is power-on initialization." projectName="proj" solutionName="solution" date="2022-06-02T14:30:40.627+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'ptrsep_V' is power-on initialization." projectName="proj" solutionName="solution" date="2022-06-02T14:30:40.598+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_r' is power-on initialization." projectName="proj" solutionName="solution" date="2022-06-02T14:30:40.587+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'streamv/write' to 'streamv/write_r' to avoid the conflict with HDL keywords or other object names." projectName="proj" solutionName="solution" date="2022-06-02T14:30:40.028+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
