ðŸŽ¯ Mini UVM Project â€“ LFSR Verification
This project is a compact UVM verification environment for an LFSR (Linear Feedback Shift Register) block.
It demonstrates the main concepts of UVM in a small, educational setup.

ðŸ—‚ **Project Structure**
ðŸ”¹ LFSR_agent.sv       # Combines driver, monitor, and sequencer into a single agent
ðŸ”¹ LFSR_design.sv      # DUT (LFSR design)
ðŸ”¹ LFSR_driver.sv      # Sends transactions to DUT based on sequence items
ðŸ”¹ LFSR_env.sv         # Environment
ðŸ”¹ LFSR_if.sv          # Interface
ðŸ”¹ LFSR_monitor.sv     # Observes DUT outputs and forwards to scoreboard
ðŸ”¹ LFSR_pkg.sv         # Package includes & macros
ðŸ”¹ LFSR_scoreboard.sv  # Compares expected vs actual
ðŸ”¹ LFSR_seq_item.sv    # Transactions
ðŸ”¹ LFSR_seq_lib.sv     # Sequence Items Library
ðŸ”¹ LFSR_sequence.sv    # Driving sequence
ðŸ”¹ LFSR_sequencer.sv   # Driving sequencer
ðŸ”¹ LFSR_test.sv        # Test instance
ðŸ”¹ testbench.sv        # Top-level testbench

âš¡ **Features**

âœ… Transaction-level verification (sequence items)

âœ… Agent with driver, monitor, sequencer

âœ… Scoreboard validates expected vs actual outputs

âœ… Supports multiple polynomials & seed values

âœ… Waveform dump (dump.vcd) for easy inspection

ðŸš€ How to Run

Compile all files with your simulator:

vlog *.sv


**Run the test:**

vsim -c -do "run -all; quit" LFSR_tb


**View waveform:**

gtkwave dump.vcd

ðŸ§  **Notes**

Designed for learning & demonstration

Minimal, clear UVM architecture

Easy to extend for more complex tests
