DSCH3
VERSION 5/24/2009 9:59:33 PM
BB(-84,135,305,313)
SYM  #dreg
BB(0,250,30,275)
TITLE 12 258  #dreg30
MODEL 860
PROP                                                                                                                                   
REC(-25,240,0,0,r)
VIS 5
PIN(0,255,0.000,0.000)D
PIN(0,265,0.000,0.000)RST
PIN(15,275,0.000,0.000)H
PIN(30,265,0.120,0.140)Q
PIN(30,255,0.120,0.070)nQ
LIG(0,265,5,265)
LIG(0,255,5,255)
LIG(15,275,15,274)
LIG(15,272,15,272)
LIG(25,265,30,265)
LIG(25,255,30,255)
LIG(25,270,5,270)
LIG(25,250,25,270)
LIG(5,250,25,250)
LIG(5,270,5,250)
LIG(14,270,15,268)
LIG(15,268,16,270)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #xor2
BB(210,165,230,200)
TITLE 220 183  #^
MODEL 602
PROP                                                                                                                                   
REC(35,180,0,0, )
VIS 0
PIN(215,200,0.000,0.000)a
PIN(225,200,0.000,0.000)b
PIN(220,165,0.090,0.070)out
LIG(227,192,230,196)
LIG(227,188,230,192)
LIG(220,172,220,165)
LIG(222,173,226,176)
LIG(220,172,222,173)
LIG(218,173,220,172)
LIG(214,176,218,173)
LIG(211,181,214,176)
LIG(226,176,229,181)
LIG(229,181,230,192)
LIG(210,192,211,181)
LIG(223,186,227,188)
LIG(210,192,213,188)
LIG(213,188,217,186)
LIG(217,186,220,185)
LIG(220,185,223,186)
LIG(210,196,213,192)
LIG(213,192,217,190)
LIG(217,190,220,189)
LIG(220,189,223,190)
LIG(223,190,227,192)
LIG(215,200,215,191)
LIG(225,200,225,191)
VLG  xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(-30,165,-10,200)
TITLE -20 183  #^
MODEL 602
PROP                                                                                                                                   
REC(-205,180,0,0, )
VIS 0
PIN(-25,200,0.000,0.000)a
PIN(-15,200,0.000,0.000)b
PIN(-20,165,0.090,0.070)out
LIG(-13,192,-10,196)
LIG(-13,188,-10,192)
LIG(-20,172,-20,165)
LIG(-18,173,-14,176)
LIG(-20,172,-18,173)
LIG(-22,173,-20,172)
LIG(-26,176,-22,173)
LIG(-29,181,-26,176)
LIG(-14,176,-11,181)
LIG(-11,181,-10,192)
LIG(-30,192,-29,181)
LIG(-17,186,-13,188)
LIG(-30,192,-27,188)
LIG(-27,188,-23,186)
LIG(-23,186,-20,185)
LIG(-20,185,-17,186)
LIG(-30,196,-27,192)
LIG(-27,192,-23,190)
LIG(-23,190,-20,189)
LIG(-20,189,-17,190)
LIG(-17,190,-13,192)
LIG(-25,200,-25,191)
LIG(-15,200,-15,191)
VLG  xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(50,165,70,200)
TITLE 60 183  #^
MODEL 602
PROP                                                                                                                                   
REC(-125,180,0,0, )
VIS 0
PIN(55,200,0.000,0.000)a
PIN(65,200,0.000,0.000)b
PIN(60,165,0.090,0.070)out
LIG(67,192,70,196)
LIG(67,188,70,192)
LIG(60,172,60,165)
LIG(62,173,66,176)
LIG(60,172,62,173)
LIG(58,173,60,172)
LIG(54,176,58,173)
LIG(51,181,54,176)
LIG(66,176,69,181)
LIG(69,181,70,192)
LIG(50,192,51,181)
LIG(63,186,67,188)
LIG(50,192,53,188)
LIG(53,188,57,186)
LIG(57,186,60,185)
LIG(60,185,63,186)
LIG(50,196,53,192)
LIG(53,192,57,190)
LIG(57,190,60,189)
LIG(60,189,63,190)
LIG(63,190,67,192)
LIG(55,200,55,191)
LIG(65,200,65,191)
VLG  xor xor2(out,a,b);
FSYM
SYM  #light
BB(218,135,224,149)
TITLE 220 149  #light4
MODEL 49
PROP                                                                                                                                   
REC(219,136,4,4,r)
VIS 1
PIN(220,150,0.000,0.000)out4
LIG(223,141,223,136)
LIG(223,136,222,135)
LIG(219,136,219,141)
LIG(222,146,222,143)
LIG(221,146,224,146)
LIG(221,148,223,146)
LIG(222,148,224,146)
LIG(218,143,224,143)
LIG(220,143,220,150)
LIG(218,141,218,143)
LIG(224,141,218,141)
LIG(224,143,224,141)
LIG(220,135,219,136)
LIG(222,135,220,135)
FSYM
SYM  #xor2
BB(130,165,150,200)
TITLE 140 183  #^
MODEL 602
PROP                                                                                                                                   
REC(-45,180,0,0, )
VIS 0
PIN(135,200,0.000,0.000)a
PIN(145,200,0.000,0.000)b
PIN(140,165,0.090,0.070)out
LIG(147,192,150,196)
LIG(147,188,150,192)
LIG(140,172,140,165)
LIG(142,173,146,176)
LIG(140,172,142,173)
LIG(138,173,140,172)
LIG(134,176,138,173)
LIG(131,181,134,176)
LIG(146,176,149,181)
LIG(149,181,150,192)
LIG(130,192,131,181)
LIG(143,186,147,188)
LIG(130,192,133,188)
LIG(133,188,137,186)
LIG(137,186,140,185)
LIG(140,185,143,186)
LIG(130,196,133,192)
LIG(133,192,137,190)
LIG(137,190,140,189)
LIG(140,189,143,190)
LIG(143,190,147,192)
LIG(135,200,135,191)
LIG(145,200,145,191)
VLG  xor xor2(out,a,b);
FSYM
SYM  #dreg
BB(245,250,275,275)
TITLE 257 258  #dreg33
MODEL 860
PROP                                                                                                                                   
REC(220,240,0,0,r)
VIS 5
PIN(245,255,0.000,0.000)D
PIN(245,265,0.000,0.000)RST
PIN(260,275,0.000,0.000)H
PIN(275,265,0.120,0.140)Q
PIN(275,255,0.120,0.070)nQ
LIG(245,265,250,265)
LIG(245,255,250,255)
LIG(260,275,260,274)
LIG(260,272,260,272)
LIG(270,265,275,265)
LIG(270,255,275,255)
LIG(270,270,250,270)
LIG(270,250,270,270)
LIG(250,250,270,250)
LIG(250,270,250,250)
LIG(259,270,260,268)
LIG(260,268,261,270)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #dreg
BB(160,250,190,275)
TITLE 172 258  #dreg32
MODEL 860
PROP                                                                                                                                   
REC(135,240,0,0,r)
VIS 5
PIN(160,255,0.000,0.000)D
PIN(160,265,0.000,0.000)RST
PIN(175,275,0.000,0.000)H
PIN(190,265,0.120,0.210)Q
PIN(190,255,0.120,0.000)nQ
LIG(160,265,165,265)
LIG(160,255,165,255)
LIG(175,275,175,274)
LIG(175,272,175,272)
LIG(185,265,190,265)
LIG(185,255,190,255)
LIG(185,270,165,270)
LIG(185,250,185,270)
LIG(165,250,185,250)
LIG(165,270,165,250)
LIG(174,270,175,268)
LIG(175,268,176,270)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #dreg
BB(75,250,105,275)
TITLE 87 258  #dreg31
MODEL 860
PROP                                                                                                                                   
REC(50,240,0,0,r)
VIS 5
PIN(75,255,0.000,0.000)D
PIN(75,265,0.000,0.000)RST
PIN(90,275,0.000,0.000)H
PIN(105,265,0.120,0.210)Q
PIN(105,255,0.120,0.000)nQ
LIG(75,265,80,265)
LIG(75,255,80,255)
LIG(90,275,90,274)
LIG(90,272,90,272)
LIG(100,265,105,265)
LIG(100,255,105,255)
LIG(100,270,80,270)
LIG(100,250,100,270)
LIG(80,250,100,250)
LIG(80,270,80,250)
LIG(89,270,90,268)
LIG(90,268,91,270)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #light
BB(-22,135,-16,149)
TITLE -20 149  #light1
MODEL 49
PROP                                                                                                                                   
REC(-21,136,4,4,r)
VIS 1
PIN(-20,150,0.000,0.000)out1
LIG(-17,141,-17,136)
LIG(-17,136,-18,135)
LIG(-21,136,-21,141)
LIG(-18,146,-18,143)
LIG(-19,146,-16,146)
LIG(-19,148,-17,146)
LIG(-18,148,-16,146)
LIG(-22,143,-16,143)
LIG(-20,143,-20,150)
LIG(-22,141,-22,143)
LIG(-16,141,-22,141)
LIG(-16,143,-16,141)
LIG(-20,135,-21,136)
LIG(-18,135,-20,135)
FSYM
SYM  #light
BB(58,135,64,149)
TITLE 60 149  #light2
MODEL 49
PROP                                                                                                                                   
REC(59,136,4,4,r)
VIS 1
PIN(60,150,0.000,0.000)out2
LIG(63,141,63,136)
LIG(63,136,62,135)
LIG(59,136,59,141)
LIG(62,146,62,143)
LIG(61,146,64,146)
LIG(61,148,63,146)
LIG(62,148,64,146)
LIG(58,143,64,143)
LIG(60,143,60,150)
LIG(58,141,58,143)
LIG(64,141,58,141)
LIG(64,143,64,141)
LIG(60,135,59,136)
LIG(62,135,60,135)
FSYM
SYM  #light
BB(138,135,144,149)
TITLE 140 149  #light3
MODEL 49
PROP                                                                                                                                   
REC(139,136,4,4,r)
VIS 1
PIN(140,150,0.000,0.000)out3
LIG(143,141,143,136)
LIG(143,136,142,135)
LIG(139,136,139,141)
LIG(142,146,142,143)
LIG(141,146,144,146)
LIG(141,148,143,146)
LIG(142,148,144,146)
LIG(138,143,144,143)
LIG(140,143,140,150)
LIG(138,141,138,143)
LIG(144,141,138,141)
LIG(144,143,144,141)
LIG(140,135,139,136)
LIG(142,135,140,135)
FSYM
SYM  #inv
BB(-55,270,-20,290)
TITLE -40 280  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-55,280,0.000,0.000)in
PIN(-20,280,0.030,0.280)out
LIG(-55,280,-45,280)
LIG(-45,270,-45,290)
LIG(-45,270,-30,280)
LIG(-45,290,-30,280)
LIG(-28,280,-28,280)
LIG(-26,280,-20,280)
VLG  not not1(out,in);
FSYM
SYM  #button
BB(-84,276,-75,284)
TITLE -80 280  #~Clear
MODEL 59
PROP                                                                                                                                   
REC(-83,277,6,6,r)
VIS 1
PIN(-75,280,0.000,0.000)~Clear
LIG(-76,280,-75,280)
LIG(-84,284,-84,276)
LIG(-76,284,-84,284)
LIG(-76,276,-76,284)
LIG(-84,276,-76,276)
LIG(-83,283,-83,277)
LIG(-77,283,-83,283)
LIG(-77,277,-77,283)
LIG(-83,277,-77,277)
FSYM
SYM  #clock
BB(-15,307,0,313)
TITLE -10 310  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                               
REC(-13,308,6,4,r)
VIS 1
PIN(0,310,1.500,0.280)PhaseCount
LIG(-5,310,0,310)
LIG(-10,308,-12,308)
LIG(-6,308,-8,308)
LIG(-5,307,-5,313)
LIG(-15,313,-15,307)
LIG(-10,312,-10,308)
LIG(-8,308,-8,312)
LIG(-8,312,-10,312)
LIG(-12,312,-14,312)
LIG(-12,308,-12,312)
LIG(-5,313,-15,313)
LIG(-5,307,-15,307)
FSYM
CNC(135 255)
CNC(215 255)
CNC(55 255)
CNC(160 290)
CNC(75 290)
CNC(0 280)
CNC(175 310)
CNC(90 310)
CNC(15 310)
CNC(305 230)
CNC(135 220)
CNC(215 220)
LIG(-20,150,-20,165)
LIG(215,220,215,255)
LIG(60,150,60,165)
LIG(140,150,140,165)
LIG(220,150,220,165)
LIG(30,265,55,265)
LIG(55,265,55,255)
LIG(105,265,135,265)
LIG(135,265,135,255)
LIG(190,265,215,265)
LIG(215,200,215,220)
LIG(225,200,225,220)
LIG(225,220,305,220)
LIG(305,220,305,230)
LIG(305,265,275,265)
LIG(160,255,135,255)
LIG(135,255,135,220)
LIG(245,255,215,255)
LIG(215,255,215,265)
LIG(75,255,55,255)
LIG(55,255,55,200)
LIG(0,290,75,290)
LIG(245,265,245,290)
LIG(160,265,160,290)
LIG(160,290,245,290)
LIG(75,265,75,290)
LIG(75,290,160,290)
LIG(0,265,0,280)
LIG(0,280,-20,280)
LIG(0,280,0,290)
LIG(-55,280,-75,280)
LIG(0,310,15,310)
LIG(260,275,260,310)
LIG(175,275,175,310)
LIG(175,310,260,310)
LIG(90,275,90,310)
LIG(90,310,175,310)
LIG(15,275,15,310)
LIG(15,310,90,310)
LIG(275,255,275,235)
LIG(275,235,-15,235)
LIG(-15,235,-15,255)
LIG(-15,255,0,255)
LIG(305,230,-25,230)
LIG(305,230,305,265)
LIG(-25,230,-25,200)
LIG(-15,200,-15,220)
LIG(-15,220,30,220)
LIG(30,220,30,255)
LIG(65,200,65,220)
LIG(65,220,135,220)
LIG(135,220,135,200)
LIG(145,200,145,220)
LIG(145,220,215,220)
FFIG C:\vlsi-tema curs\ringCounter.sch
