// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_wrapper_6_0_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_dout,
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n,
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read,
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din,
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n,
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write,
        fifo_D_drain_PE_0_6_x1165_dout,
        fifo_D_drain_PE_0_6_x1165_empty_n,
        fifo_D_drain_PE_0_6_x1165_read
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_dout;
input   fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n;
output   fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din;
input   fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write;
input  [31:0] fifo_D_drain_PE_0_6_x1165_dout;
input   fifo_D_drain_PE_0_6_x1165_empty_n;
output   fifo_D_drain_PE_0_6_x1165_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read;
reg[127:0] fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din;
reg fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write;
reg fifo_D_drain_PE_0_6_x1165_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n;
wire    ap_CS_fsm_state13;
reg    fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n;
wire    ap_CS_fsm_state15;
reg    fifo_D_drain_PE_0_6_x1165_blk_n;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln691_fu_469_p2;
reg   [2:0] add_ln691_reg_750;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_592_fu_481_p2;
reg   [2:0] add_ln691_592_reg_758;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln890_641_fu_507_p2;
reg   [0:0] icmp_ln890_641_reg_766;
wire   [0:0] icmp_ln890_640_fu_487_p2;
wire   [3:0] add_ln691_591_fu_513_p2;
reg   [3:0] add_ln691_591_reg_770;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_778;
wire   [0:0] icmp_ln890_642_fu_519_p2;
wire   [1:0] empty_fu_533_p1;
reg   [1:0] empty_reg_783;
wire   [4:0] add_ln691_594_fu_537_p2;
reg   [4:0] add_ln691_594_reg_787;
wire    ap_CS_fsm_state5;
reg   [4:0] local_D_V_addr_reg_804;
reg   [31:0] data_split_V_0_reg_812;
wire   [127:0] local_D_V_q0;
wire   [2:0] add_ln691_595_fu_573_p2;
reg   [2:0] add_ln691_595_reg_825;
wire    ap_CS_fsm_state7;
wire   [31:0] data_split_V_0_11_fu_585_p1;
wire   [0:0] icmp_ln878_fu_579_p2;
wire   [127:0] zext_ln1497_fu_603_p1;
reg   [127:0] zext_ln1497_reg_844;
wire   [2:0] add_ln691_593_fu_640_p2;
reg   [2:0] add_ln691_593_reg_849;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln870_fu_652_p2;
reg   [0:0] icmp_ln870_reg_857;
wire   [0:0] icmp_ln890_643_fu_646_p2;
wire   [4:0] add_ln691_598_fu_658_p2;
reg   [4:0] add_ln691_598_reg_861;
wire    ap_CS_fsm_state11;
wire   [4:0] add_ln691_596_fu_670_p2;
reg   [4:0] add_ln691_596_reg_869;
wire   [4:0] shl_ln890_fu_676_p2;
reg   [4:0] shl_ln890_reg_874;
wire   [1:0] add_ln691_599_fu_688_p2;
reg   [1:0] add_ln691_599_reg_882;
wire    ap_CS_fsm_state12;
wire   [1:0] add_ln691_597_fu_700_p2;
reg   [1:0] add_ln691_597_reg_890;
wire    ap_CS_fsm_state14;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg    local_D_V_we0;
wire   [127:0] local_D_V_d0;
reg   [2:0] c0_V_reg_174;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_185;
wire   [0:0] icmp_ln890_fu_475_p2;
reg   [3:0] c7_V_reg_196;
wire   [0:0] icmp_ln890_644_fu_567_p2;
reg   [4:0] c8_V_reg_207;
wire    ap_CS_fsm_state9;
reg   [31:0] data_split_V_3_4_reg_218;
wire    ap_CS_fsm_state8;
reg   [31:0] data_split_V_2_4_reg_228;
reg   [31:0] data_split_V_1_4_reg_238;
reg   [31:0] data_split_V_0_4_reg_248;
reg   [2:0] n_V_reg_258;
reg   [127:0] p_Val2_s_reg_269;
reg   [31:0] data_split_V_3_5_reg_278;
wire   [1:0] trunc_ln25021_fu_589_p1;
reg   [31:0] data_split_V_2_5_reg_296;
reg   [31:0] data_split_V_1_5_reg_314;
reg   [31:0] data_split_V_0_5_reg_332;
reg   [31:0] v1_V_reg_350;
reg   [31:0] v2_V_929_reg_366;
reg   [31:0] v2_V_928_reg_382;
reg   [31:0] v2_V_reg_398;
reg   [2:0] c4_V_reg_414;
wire   [0:0] icmp_ln890_645_fu_682_p2;
wire   [0:0] icmp_ln890_646_fu_664_p2;
reg   [4:0] c5_V_25_reg_425;
wire   [0:0] icmp_ln890_648_fu_694_p2;
reg   [4:0] c5_V_reg_436;
wire   [0:0] icmp_ln890_647_fu_720_p2;
reg   [1:0] c6_V_89_reg_447;
reg    ap_block_state13;
reg   [1:0] c6_V_reg_458;
wire   [63:0] zext_ln25019_fu_562_p1;
wire   [63:0] zext_ln25045_1_fu_715_p1;
reg   [31:0] p_Repl2_s_fu_114;
reg   [31:0] p_Repl2_1034_fu_118;
reg   [31:0] p_Repl2_1035_fu_122;
reg   [31:0] p_Repl2_1036_fu_126;
wire   [5:0] ret_118_fu_493_p3;
wire   [5:0] ret_fu_501_p2;
wire   [5:0] tmp_s_fu_555_p3;
wire   [95:0] r_fu_593_p4;
wire   [4:0] zext_ln25045_fu_706_p1;
wire   [4:0] add_ln25045_fu_710_p2;
reg   [14:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .we0(local_D_V_we0),
    .d0(local_D_V_d0),
    .q0(local_D_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_475_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_640_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_174 <= add_ln691_reg_750;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_174 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln890_641_reg_766 == 1'd0) | (icmp_ln890_643_fu_646_p2 == 1'd1)))) begin
        c1_V_reg_185 <= add_ln691_592_reg_758;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_475_p2 == 1'd0))) begin
        c1_V_reg_185 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_642_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_reg_414 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_646_fu_664_p2 == 1'd1) & (icmp_ln870_reg_857 == 1'd0)) | ((icmp_ln890_645_fu_682_p2 == 1'd1) & (icmp_ln870_reg_857 == 1'd1))))) begin
        c4_V_reg_414 <= add_ln691_593_reg_849;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_641_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln890_643_fu_646_p2 == 1'd0) & (icmp_ln870_fu_652_p2 == 1'd0))) begin
        c5_V_25_reg_425 <= 5'd0;
    end else if (((icmp_ln890_648_fu_694_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_25_reg_425 <= add_ln691_598_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_641_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln890_643_fu_646_p2 == 1'd0) & (icmp_ln870_fu_652_p2 == 1'd1))) begin
        c5_V_reg_436 <= 5'd0;
    end else if (((icmp_ln890_647_fu_720_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_reg_436 <= add_ln691_596_reg_869;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_646_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_857 == 1'd0))) begin
        c6_V_89_reg_447 <= 2'd0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_89_reg_447 <= add_ln691_599_reg_882;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_645_fu_682_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_857 == 1'd1))) begin
        c6_V_reg_458 <= 2'd0;
    end else if (((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        c6_V_reg_458 <= add_ln691_597_reg_890;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_640_fu_487_p2 == 1'd0) & (icmp_ln890_641_fu_507_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c7_V_reg_196 <= 4'd0;
    end else if (((icmp_ln890_644_fu_567_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_196 <= add_ln691_591_reg_770;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c8_V_reg_207 <= add_ln691_594_reg_787;
    end else if (((icmp_ln890_642_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c8_V_reg_207 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_0_4_reg_248 <= data_split_V_0_5_reg_332;
    end else if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_0_4_reg_248 <= p_Repl2_s_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln25021_fu_589_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0))) begin
        data_split_V_0_5_reg_332 <= data_split_V_0_11_fu_585_p1;
    end else if ((((trunc_ln25021_fu_589_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)))) begin
        data_split_V_0_5_reg_332 <= data_split_V_0_4_reg_248;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_1_4_reg_238 <= data_split_V_1_5_reg_314;
    end else if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_1_4_reg_238 <= p_Repl2_1034_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln25021_fu_589_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0))) begin
        data_split_V_1_5_reg_314 <= data_split_V_0_11_fu_585_p1;
    end else if ((((trunc_ln25021_fu_589_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)))) begin
        data_split_V_1_5_reg_314 <= data_split_V_1_4_reg_238;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_2_4_reg_228 <= data_split_V_2_5_reg_296;
    end else if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_2_4_reg_228 <= p_Repl2_1035_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln25021_fu_589_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0))) begin
        data_split_V_2_5_reg_296 <= data_split_V_0_11_fu_585_p1;
    end else if ((((trunc_ln25021_fu_589_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)))) begin
        data_split_V_2_5_reg_296 <= data_split_V_2_4_reg_228;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_3_4_reg_218 <= data_split_V_3_5_reg_278;
    end else if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_3_4_reg_218 <= p_Repl2_1036_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln25021_fu_589_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)) | ((trunc_ln25021_fu_589_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0)))) begin
        data_split_V_3_5_reg_278 <= data_split_V_3_4_reg_218;
    end else if (((trunc_ln25021_fu_589_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0))) begin
        data_split_V_3_5_reg_278 <= data_split_V_0_11_fu_585_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        n_V_reg_258 <= add_ln691_595_reg_825;
    end else if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_258 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_s_reg_269 <= zext_ln1497_reg_844;
    end else if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_269 <= local_D_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd2)))) begin
        v1_V_reg_350 <= data_split_V_3_4_reg_218;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd3))) begin
        v1_V_reg_350 <= data_split_V_0_reg_812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd1))) begin
        v2_V_928_reg_382 <= data_split_V_0_reg_812;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd3)))) begin
        v2_V_928_reg_382 <= data_split_V_1_4_reg_238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd2))) begin
        v2_V_929_reg_366 <= data_split_V_0_reg_812;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd3)))) begin
        v2_V_929_reg_366 <= data_split_V_2_4_reg_228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd0))) begin
        v2_V_reg_398 <= data_split_V_0_reg_812;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1) & (empty_reg_783 == 2'd3)))) begin
        v2_V_reg_398 <= data_split_V_0_4_reg_248;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_591_reg_770 <= add_ln691_591_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_592_reg_758 <= add_ln691_592_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_641_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        add_ln691_593_reg_849 <= add_ln691_593_fu_640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_594_reg_787 <= add_ln691_594_fu_537_p2;
        local_D_V_addr_reg_804 <= zext_ln25019_fu_562_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_595_reg_825 <= add_ln691_595_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_857 == 1'd1))) begin
        add_ln691_596_reg_869 <= add_ln691_596_fu_670_p2;
        shl_ln890_reg_874[4 : 1] <= shl_ln890_fu_676_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_597_reg_890 <= add_ln691_597_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_857 == 1'd0))) begin
        add_ln691_598_reg_861 <= add_ln691_598_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_599_reg_882 <= add_ln691_599_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_750 <= add_ln691_fu_469_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_split_V_0_reg_812 <= fifo_D_drain_PE_0_6_x1165_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_642_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_783 <= empty_fu_533_p1;
        tmp_reg_778 <= c7_V_reg_196[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_641_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln890_643_fu_646_p2 == 1'd0))) begin
        icmp_ln870_reg_857 <= icmp_ln870_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_640_fu_487_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln890_641_reg_766 <= icmp_ln890_641_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Repl2_1034_fu_118 <= v2_V_928_reg_382;
        p_Repl2_1035_fu_122 <= v2_V_929_reg_366;
        p_Repl2_1036_fu_126 <= v1_V_reg_350;
        p_Repl2_s_fu_114 <= v2_V_reg_398;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd0))) begin
        zext_ln1497_reg_844[95 : 0] <= zext_ln1497_fu_603_p1[95 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_475_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_475_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n = fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din = local_D_V_q0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din = fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_dout;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13)))) begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n = fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifo_D_drain_PE_0_6_x1165_blk_n = fifo_D_drain_PE_0_6_x1165_empty_n;
    end else begin
        fifo_D_drain_PE_0_6_x1165_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_D_drain_PE_0_6_x1165_read = 1'b1;
    end else begin
        fifo_D_drain_PE_0_6_x1165_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        local_D_V_address0 = zext_ln25045_1_fu_715_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_address0 = local_D_V_addr_reg_804;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_V_address0 = zext_ln25019_fu_562_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_we0 = 1'b1;
    end else begin
        local_D_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_475_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_640_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln890_640_fu_487_p2 == 1'd0) & (icmp_ln890_641_fu_507_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_642_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_644_fu_567_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_D_drain_PE_0_6_x1165_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_579_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln890_641_reg_766 == 1'd0) | (icmp_ln890_643_fu_646_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_646_fu_664_p2 == 1'd1) & (icmp_ln870_reg_857 == 1'd0)) | ((icmp_ln890_645_fu_682_p2 == 1'd1) & (icmp_ln870_reg_857 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((icmp_ln890_645_fu_682_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_857 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_648_fu_694_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_647_fu_720_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25045_fu_710_p2 = (shl_ln890_reg_874 + zext_ln25045_fu_706_p1);

assign add_ln691_591_fu_513_p2 = (c7_V_reg_196 + 4'd1);

assign add_ln691_592_fu_481_p2 = (c1_V_reg_185 + 3'd1);

assign add_ln691_593_fu_640_p2 = (c4_V_reg_414 + 3'd1);

assign add_ln691_594_fu_537_p2 = (c8_V_reg_207 + 5'd1);

assign add_ln691_595_fu_573_p2 = (n_V_reg_258 + 3'd1);

assign add_ln691_596_fu_670_p2 = (c5_V_reg_436 + 5'd1);

assign add_ln691_597_fu_700_p2 = (c6_V_reg_458 + 2'd1);

assign add_ln691_598_fu_658_p2 = (c5_V_25_reg_425 + 5'd1);

assign add_ln691_599_fu_688_p2 = (c6_V_89_reg_447 + 2'd1);

assign add_ln691_fu_469_p2 = (c0_V_reg_174 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n == 1'b0));
end

assign data_split_V_0_11_fu_585_p1 = p_Val2_s_reg_269[31:0];

assign empty_fu_533_p1 = c7_V_reg_196[1:0];

assign icmp_ln870_fu_652_p2 = ((c4_V_reg_414 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_579_p2 = ((n_V_reg_258 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_640_fu_487_p2 = ((c1_V_reg_185 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_641_fu_507_p2 = ((ret_fu_501_p2 < 6'd42) ? 1'b1 : 1'b0);

assign icmp_ln890_642_fu_519_p2 = ((c7_V_reg_196 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_643_fu_646_p2 = ((c4_V_reg_414 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_644_fu_567_p2 = ((c8_V_reg_207 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_645_fu_682_p2 = ((c5_V_reg_436 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_646_fu_664_p2 = ((c5_V_25_reg_425 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_647_fu_720_p2 = ((c6_V_reg_458 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_648_fu_694_p2 = ((c6_V_89_reg_447 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_475_p2 = ((c0_V_reg_174 == 3'd4) ? 1'b1 : 1'b0);

assign local_D_V_d0 = {{{{v1_V_reg_350}, {v2_V_929_reg_366}}, {v2_V_928_reg_382}}, {v2_V_reg_398}};

assign r_fu_593_p4 = {{p_Val2_s_reg_269[127:32]}};

assign ret_118_fu_493_p3 = {{c1_V_reg_185}, {3'd0}};

assign ret_fu_501_p2 = (ret_118_fu_493_p3 | 6'd6);

assign shl_ln890_fu_676_p2 = c5_V_reg_436 << 5'd1;

assign tmp_s_fu_555_p3 = {{c8_V_reg_207}, {tmp_reg_778}};

assign trunc_ln25021_fu_589_p1 = n_V_reg_258[1:0];

assign zext_ln1497_fu_603_p1 = r_fu_593_p4;

assign zext_ln25019_fu_562_p1 = tmp_s_fu_555_p3;

assign zext_ln25045_1_fu_715_p1 = add_ln25045_fu_710_p2;

assign zext_ln25045_fu_706_p1 = c6_V_reg_458;

always @ (posedge ap_clk) begin
    zext_ln1497_reg_844[127:96] <= 32'b00000000000000000000000000000000;
    shl_ln890_reg_874[0] <= 1'b0;
end

endmodule //top_D_drain_IO_L1_out_wrapper_6_0_x1
