[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5504       tick       4609552       1837028       1787001       4609552 
      2   5504       tick       6869803       2838545       2818857       6869803 
      3   5504       tick       6868104       2837626       2817914       6868104 
      4   5504       tick       6849163       2832664       2808967       6849163 
      5   5504       tick       6869594       2836627       2819503       6869594 
      6   5504       tick       6862112       2836938       2817353       6862112 
      7   5504       tick       6743282       2789224       2770016       6743282 
      8   5504       tick       6940038       2869258       2845379       6940038 
      9   5504       tick       6852278       2834869       2811431       6852278 
     10   5504       tick       6869097       2837456       2816294       6869097 
     11   5504       tick       6862378       2836345       2818166       6862378 
     12   5504       tick       6857405       2835024       2815362       6857405 
     13   5504       tick       6867054       2837964       2820920       6867054 
     14   5504       tick       6856339       2836673       2820079       6856339 
     15   5504       tick       6873862       2840732       2824010       6873862 
     16   5504       tick       6872456       2840498       2820476       6872456 
     17   5504       tick       6851073       2828990       2796476       6851073 
     18   5504       tick       6820736       2821797       2783848       6820736 
     19   5504       exit       3674628       1521563       1494598       3674628 
