// Seed: 2826029903
module module_0 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
  ;
  id_4 :
  assert property (@(posedge 1'b0 + id_4) -1 ? id_0 : -1)
  else $clog2(66);
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd8
) (
    input wand id_0,
    output wire id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4,
    input wand id_5,
    input supply1 _id_6,
    input tri0 id_7,
    output tri0 id_8
);
  wire [-1 'b0 : ~  id_6] id_10;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
