#[doc = "Register `DMAUPST1R` reader"]
pub type R = crate::R<DMAUPST1R_SPEC>;
#[doc = "Register `DMAUPST1R` writer"]
pub type W = crate::W<DMAUPST1R_SPEC>;
#[doc = "Field `ST1CTL0` reader - SHRTIMER_ST1CTL0 update by DMA mode"]
pub type ST1CTL0_R = crate::BitReader;
#[doc = "Field `ST1CTL0` writer - SHRTIMER_ST1CTL0 update by DMA mode"]
pub type ST1CTL0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1INTC` reader - SHRTIMER_ST1INTC update by DMA mode"]
pub type ST1INTC_R = crate::BitReader;
#[doc = "Field `ST1INTC` writer - SHRTIMER_ST1INTC update by DMA mode"]
pub type ST1INTC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1DMAINTEN` reader - SHRTIMER_ST1DMAINTEN update by DMA mode"]
pub type ST1DMAINTEN_R = crate::BitReader;
#[doc = "Field `ST1DMAINTEN` writer - SHRTIMER_ST1DMAINTEN update by DMA mode"]
pub type ST1DMAINTEN_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CNT` reader - SHRTIMER_ST1CNT update by DMA mode"]
pub type ST1CNT_R = crate::BitReader;
#[doc = "Field `ST1CNT` writer - SHRTIMER_ST1CNT update by DMA mode"]
pub type ST1CNT_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CAR` reader - SHRTIMER_ST1CAR update by DMA mode"]
pub type ST1CAR_R = crate::BitReader;
#[doc = "Field `ST1CAR` writer - SHRTIMER_ST1CAR update by DMA mode"]
pub type ST1CAR_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CREP` reader - SHRTIMER_ST1CREP update by DMA mode"]
pub type ST1CREP_R = crate::BitReader;
#[doc = "Field `ST1CREP` writer - SHRTIMER_ST1CREP update by DMA mode"]
pub type ST1CREP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CMP0V` reader - SHRTIMER_ST1CMP0V update by DMA mode"]
pub type ST1CMP0V_R = crate::BitReader;
#[doc = "Field `ST1CMP0V` writer - SHRTIMER_ST1CMP0V update by DMA mode"]
pub type ST1CMP0V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CMP1V` reader - SHRTIMER_ST1CMP1V update by DMA mode"]
pub type ST1CMP1V_R = crate::BitReader;
#[doc = "Field `ST1CMP1V` writer - SHRTIMER_ST1CMP1V update by DMA mode"]
pub type ST1CMP1V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CMP2V` reader - SHRTIMER_ST1CMP2V update by DMA mode"]
pub type ST1CMP2V_R = crate::BitReader;
#[doc = "Field `ST1CMP2V` writer - SHRTIMER_ST1CMP2V update by DMA mode"]
pub type ST1CMP2V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CMP3V` reader - SHRTIMER_ST1CMP3V update by DMA mode"]
pub type ST1CMP3V_R = crate::BitReader;
#[doc = "Field `ST1CMP3V` writer - SHRTIMER_ST1CMP3V update by DMA mode"]
pub type ST1CMP3V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1DTCTL` reader - SHRTIMER_ST1DTCTL update by DMA mode"]
pub type ST1DTCTL_R = crate::BitReader;
#[doc = "Field `ST1DTCTL` writer - SHRTIMER_ST1DTCTL update by DMA mode"]
pub type ST1DTCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CH0SET` reader - SHRTIMER_ST1CH0SET update by DMA mode"]
pub type ST1CH0SET_R = crate::BitReader;
#[doc = "Field `ST1CH0SET` writer - SHRTIMER_ST1CH0SET update by DMA mode"]
pub type ST1CH0SET_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CH0RST` reader - SHRTIMER_ST1CH0RST update by DMA mode"]
pub type ST1CH0RST_R = crate::BitReader;
#[doc = "Field `ST1CH0RST` writer - SHRTIMER_ST1CH0RST update by DMA mode"]
pub type ST1CH0RST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CH1SET` reader - SHRTIMER_ST1CH1SET update by DMA mode"]
pub type ST1CH1SET_R = crate::BitReader;
#[doc = "Field `ST1CH1SET` writer - SHRTIMER_ST1CH1SET update by DMA mode"]
pub type ST1CH1SET_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CH1RST` reader - SHRTIMER_ST1CH1RST update by DMA mode"]
pub type ST1CH1RST_R = crate::BitReader;
#[doc = "Field `ST1CH1RST` writer - SHRTIMER_ST1CH1RST update by DMA mode"]
pub type ST1CH1RST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1EXEVFCFG0` reader - SHRTIMER_ST1EXEVFCFG0update by DMA mode"]
pub type ST1EXEVFCFG0_R = crate::BitReader;
#[doc = "Field `ST1EXEVFCFG0` writer - SHRTIMER_ST1EXEVFCFG0update by DMA mode"]
pub type ST1EXEVFCFG0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1EXEVFCFG1` reader - SHRTIMER_ST1EXEVFCFG1update by DMA mode"]
pub type ST1EXEVFCFG1_R = crate::BitReader;
#[doc = "Field `ST1EXEVFCFG1` writer - SHRTIMER_ST1EXEVFCFG1update by DMA mode"]
pub type ST1EXEVFCFG1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CNTRST` reader - SHRTIMER_ST1CNTRST update by DMA mode"]
pub type ST1CNTRST_R = crate::BitReader;
#[doc = "Field `ST1CNTRST` writer - SHRTIMER_ST1CNTRST update by DMA mode"]
pub type ST1CNTRST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CSCTL` reader - SHRTIMER_ST1CSCTL update by DMA mode"]
pub type ST1CSCTL_R = crate::BitReader;
#[doc = "Field `ST1CSCTL` writer - SHRTIMER_ST1CSCTL update by DMA mode"]
pub type ST1CSCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1CHOCTL` reader - SHRTIMER_ST1CHOCTL update by DMA mode"]
pub type ST1CHOCTL_R = crate::BitReader;
#[doc = "Field `ST1CHOCTL` writer - SHRTIMER_ST1CHOCTL update by DMA mode"]
pub type ST1CHOCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1FLTCTL` reader - SHRTIMER_ST1FLTCTL update by DMA mode"]
pub type ST1FLTCTL_R = crate::BitReader;
#[doc = "Field `ST1FLTCTL` writer - SHRTIMER_ST1FLTCTL update by DMA mode"]
pub type ST1FLTCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST1ACTL` reader - SHRTIMER_ST1ACTL update by DMA mode"]
pub type ST1ACTL_R = crate::BitReader;
#[doc = "Field `ST1ACTL` writer - SHRTIMER_ST1ACTL update by DMA mode"]
pub type ST1ACTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - SHRTIMER_ST1CTL0 update by DMA mode"]
    #[inline(always)]
    pub fn st1ctl0(&self) -> ST1CTL0_R {
        ST1CTL0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - SHRTIMER_ST1INTC update by DMA mode"]
    #[inline(always)]
    pub fn st1intc(&self) -> ST1INTC_R {
        ST1INTC_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - SHRTIMER_ST1DMAINTEN update by DMA mode"]
    #[inline(always)]
    pub fn st1dmainten(&self) -> ST1DMAINTEN_R {
        ST1DMAINTEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - SHRTIMER_ST1CNT update by DMA mode"]
    #[inline(always)]
    pub fn st1cnt(&self) -> ST1CNT_R {
        ST1CNT_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - SHRTIMER_ST1CAR update by DMA mode"]
    #[inline(always)]
    pub fn st1car(&self) -> ST1CAR_R {
        ST1CAR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - SHRTIMER_ST1CREP update by DMA mode"]
    #[inline(always)]
    pub fn st1crep(&self) -> ST1CREP_R {
        ST1CREP_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - SHRTIMER_ST1CMP0V update by DMA mode"]
    #[inline(always)]
    pub fn st1cmp0v(&self) -> ST1CMP0V_R {
        ST1CMP0V_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - SHRTIMER_ST1CMP1V update by DMA mode"]
    #[inline(always)]
    pub fn st1cmp1v(&self) -> ST1CMP1V_R {
        ST1CMP1V_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - SHRTIMER_ST1CMP2V update by DMA mode"]
    #[inline(always)]
    pub fn st1cmp2v(&self) -> ST1CMP2V_R {
        ST1CMP2V_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - SHRTIMER_ST1CMP3V update by DMA mode"]
    #[inline(always)]
    pub fn st1cmp3v(&self) -> ST1CMP3V_R {
        ST1CMP3V_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - SHRTIMER_ST1DTCTL update by DMA mode"]
    #[inline(always)]
    pub fn st1dtctl(&self) -> ST1DTCTL_R {
        ST1DTCTL_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - SHRTIMER_ST1CH0SET update by DMA mode"]
    #[inline(always)]
    pub fn st1ch0set(&self) -> ST1CH0SET_R {
        ST1CH0SET_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - SHRTIMER_ST1CH0RST update by DMA mode"]
    #[inline(always)]
    pub fn st1ch0rst(&self) -> ST1CH0RST_R {
        ST1CH0RST_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - SHRTIMER_ST1CH1SET update by DMA mode"]
    #[inline(always)]
    pub fn st1ch1set(&self) -> ST1CH1SET_R {
        ST1CH1SET_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - SHRTIMER_ST1CH1RST update by DMA mode"]
    #[inline(always)]
    pub fn st1ch1rst(&self) -> ST1CH1RST_R {
        ST1CH1RST_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - SHRTIMER_ST1EXEVFCFG0update by DMA mode"]
    #[inline(always)]
    pub fn st1exevfcfg0(&self) -> ST1EXEVFCFG0_R {
        ST1EXEVFCFG0_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - SHRTIMER_ST1EXEVFCFG1update by DMA mode"]
    #[inline(always)]
    pub fn st1exevfcfg1(&self) -> ST1EXEVFCFG1_R {
        ST1EXEVFCFG1_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - SHRTIMER_ST1CNTRST update by DMA mode"]
    #[inline(always)]
    pub fn st1cntrst(&self) -> ST1CNTRST_R {
        ST1CNTRST_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - SHRTIMER_ST1CSCTL update by DMA mode"]
    #[inline(always)]
    pub fn st1csctl(&self) -> ST1CSCTL_R {
        ST1CSCTL_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - SHRTIMER_ST1CHOCTL update by DMA mode"]
    #[inline(always)]
    pub fn st1choctl(&self) -> ST1CHOCTL_R {
        ST1CHOCTL_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - SHRTIMER_ST1FLTCTL update by DMA mode"]
    #[inline(always)]
    pub fn st1fltctl(&self) -> ST1FLTCTL_R {
        ST1FLTCTL_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 31 - SHRTIMER_ST1ACTL update by DMA mode"]
    #[inline(always)]
    pub fn st1actl(&self) -> ST1ACTL_R {
        ST1ACTL_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - SHRTIMER_ST1CTL0 update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1ctl0(&mut self) -> ST1CTL0_W<DMAUPST1R_SPEC, 0> {
        ST1CTL0_W::new(self)
    }
    #[doc = "Bit 1 - SHRTIMER_ST1INTC update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1intc(&mut self) -> ST1INTC_W<DMAUPST1R_SPEC, 1> {
        ST1INTC_W::new(self)
    }
    #[doc = "Bit 2 - SHRTIMER_ST1DMAINTEN update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1dmainten(&mut self) -> ST1DMAINTEN_W<DMAUPST1R_SPEC, 2> {
        ST1DMAINTEN_W::new(self)
    }
    #[doc = "Bit 3 - SHRTIMER_ST1CNT update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1cnt(&mut self) -> ST1CNT_W<DMAUPST1R_SPEC, 3> {
        ST1CNT_W::new(self)
    }
    #[doc = "Bit 4 - SHRTIMER_ST1CAR update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1car(&mut self) -> ST1CAR_W<DMAUPST1R_SPEC, 4> {
        ST1CAR_W::new(self)
    }
    #[doc = "Bit 5 - SHRTIMER_ST1CREP update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1crep(&mut self) -> ST1CREP_W<DMAUPST1R_SPEC, 5> {
        ST1CREP_W::new(self)
    }
    #[doc = "Bit 6 - SHRTIMER_ST1CMP0V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1cmp0v(&mut self) -> ST1CMP0V_W<DMAUPST1R_SPEC, 6> {
        ST1CMP0V_W::new(self)
    }
    #[doc = "Bit 7 - SHRTIMER_ST1CMP1V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1cmp1v(&mut self) -> ST1CMP1V_W<DMAUPST1R_SPEC, 7> {
        ST1CMP1V_W::new(self)
    }
    #[doc = "Bit 8 - SHRTIMER_ST1CMP2V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1cmp2v(&mut self) -> ST1CMP2V_W<DMAUPST1R_SPEC, 8> {
        ST1CMP2V_W::new(self)
    }
    #[doc = "Bit 9 - SHRTIMER_ST1CMP3V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1cmp3v(&mut self) -> ST1CMP3V_W<DMAUPST1R_SPEC, 9> {
        ST1CMP3V_W::new(self)
    }
    #[doc = "Bit 10 - SHRTIMER_ST1DTCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1dtctl(&mut self) -> ST1DTCTL_W<DMAUPST1R_SPEC, 10> {
        ST1DTCTL_W::new(self)
    }
    #[doc = "Bit 11 - SHRTIMER_ST1CH0SET update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1ch0set(&mut self) -> ST1CH0SET_W<DMAUPST1R_SPEC, 11> {
        ST1CH0SET_W::new(self)
    }
    #[doc = "Bit 12 - SHRTIMER_ST1CH0RST update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1ch0rst(&mut self) -> ST1CH0RST_W<DMAUPST1R_SPEC, 12> {
        ST1CH0RST_W::new(self)
    }
    #[doc = "Bit 13 - SHRTIMER_ST1CH1SET update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1ch1set(&mut self) -> ST1CH1SET_W<DMAUPST1R_SPEC, 13> {
        ST1CH1SET_W::new(self)
    }
    #[doc = "Bit 14 - SHRTIMER_ST1CH1RST update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1ch1rst(&mut self) -> ST1CH1RST_W<DMAUPST1R_SPEC, 14> {
        ST1CH1RST_W::new(self)
    }
    #[doc = "Bit 15 - SHRTIMER_ST1EXEVFCFG0update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1exevfcfg0(&mut self) -> ST1EXEVFCFG0_W<DMAUPST1R_SPEC, 15> {
        ST1EXEVFCFG0_W::new(self)
    }
    #[doc = "Bit 16 - SHRTIMER_ST1EXEVFCFG1update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1exevfcfg1(&mut self) -> ST1EXEVFCFG1_W<DMAUPST1R_SPEC, 16> {
        ST1EXEVFCFG1_W::new(self)
    }
    #[doc = "Bit 17 - SHRTIMER_ST1CNTRST update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1cntrst(&mut self) -> ST1CNTRST_W<DMAUPST1R_SPEC, 17> {
        ST1CNTRST_W::new(self)
    }
    #[doc = "Bit 18 - SHRTIMER_ST1CSCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1csctl(&mut self) -> ST1CSCTL_W<DMAUPST1R_SPEC, 18> {
        ST1CSCTL_W::new(self)
    }
    #[doc = "Bit 19 - SHRTIMER_ST1CHOCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1choctl(&mut self) -> ST1CHOCTL_W<DMAUPST1R_SPEC, 19> {
        ST1CHOCTL_W::new(self)
    }
    #[doc = "Bit 20 - SHRTIMER_ST1FLTCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1fltctl(&mut self) -> ST1FLTCTL_W<DMAUPST1R_SPEC, 20> {
        ST1FLTCTL_W::new(self)
    }
    #[doc = "Bit 31 - SHRTIMER_ST1ACTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st1actl(&mut self) -> ST1ACTL_W<DMAUPST1R_SPEC, 31> {
        ST1ACTL_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "SHRTIMER DMA update Slave_TIMER1 register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`dmaupst1r::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaupst1r::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DMAUPST1R_SPEC;
impl crate::RegisterSpec for DMAUPST1R_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dmaupst1r::R`](R) reader structure"]
impl crate::Readable for DMAUPST1R_SPEC {}
#[doc = "`write(|w| ..)` method takes [`dmaupst1r::W`](W) writer structure"]
impl crate::Writable for DMAUPST1R_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DMAUPST1R to value 0"]
impl crate::Resettable for DMAUPST1R_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
