#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029d961978c0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v0000029d962295e0_0 .net "PC", 31 0, L_0000029d962ae400;  1 drivers
v0000029d962288c0_0 .net "cycles_consumed", 31 0, v0000029d96228280_0;  1 drivers
v0000029d96229400_0 .var "input_clk", 0 0;
v0000029d96229a40_0 .var "rst", 0 0;
S_0000029d95fc9fd0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_0000029d961978c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000029d9616ca70 .functor NOR 1, v0000029d96229400_0, v0000029d96216310_0, C4<0>, C4<0>;
L_0000029d9616cb50 .functor AND 1, v0000029d961ff9f0_0, v0000029d961ff810_0, C4<1>, C4<1>;
L_0000029d9616ba40 .functor AND 1, L_0000029d9616cb50, L_0000029d96228e60, C4<1>, C4<1>;
L_0000029d9616d090 .functor AND 1, v0000029d961ef350_0, v0000029d961f0250_0, C4<1>, C4<1>;
L_0000029d9616b8f0 .functor AND 1, L_0000029d9616d090, L_0000029d96228f00, C4<1>, C4<1>;
L_0000029d9616bc70 .functor AND 1, v0000029d96217df0_0, v0000029d96216270_0, C4<1>, C4<1>;
L_0000029d9616cc30 .functor AND 1, L_0000029d9616bc70, L_0000029d96228fa0, C4<1>, C4<1>;
L_0000029d9616d170 .functor AND 1, v0000029d961ff9f0_0, v0000029d961ff810_0, C4<1>, C4<1>;
L_0000029d9616bce0 .functor AND 1, L_0000029d9616d170, L_0000029d962297c0, C4<1>, C4<1>;
L_0000029d9616bd50 .functor AND 1, v0000029d961ef350_0, v0000029d961f0250_0, C4<1>, C4<1>;
L_0000029d9616bf10 .functor AND 1, L_0000029d9616bd50, L_0000029d96229d60, C4<1>, C4<1>;
L_0000029d9616cae0 .functor AND 1, v0000029d96217df0_0, v0000029d96216270_0, C4<1>, C4<1>;
L_0000029d9616c0d0 .functor AND 1, L_0000029d9616cae0, L_0000029d96229ea0, C4<1>, C4<1>;
L_0000029d96235350 .functor NOT 1, L_0000029d9616ca70, C4<0>, C4<0>, C4<0>;
L_0000029d96235120 .functor NOT 1, L_0000029d9616ca70, C4<0>, C4<0>, C4<0>;
L_0000029d9629baf0 .functor NOT 1, L_0000029d9616ca70, C4<0>, C4<0>, C4<0>;
L_0000029d9629bcb0 .functor NOT 1, L_0000029d9616ca70, C4<0>, C4<0>, C4<0>;
L_0000029d9629bb60 .functor NOT 1, L_0000029d9616ca70, C4<0>, C4<0>, C4<0>;
L_0000029d962ae400 .functor BUFZ 32, v0000029d9621b590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d962169f0_0 .net "EX1_ALU_OPER1", 31 0, L_0000029d96235c10;  1 drivers
v0000029d962168b0_0 .net "EX1_ALU_OPER2", 31 0, L_0000029d9629b8c0;  1 drivers
v0000029d96215eb0_0 .net "EX1_PC", 31 0, v0000029d961fe4b0_0;  1 drivers
v0000029d96215f50_0 .net "EX1_PFC", 31 0, v0000029d961fd150_0;  1 drivers
v0000029d96216bd0_0 .net "EX1_PFC_to_IF", 31 0, L_0000029d9622e720;  1 drivers
v0000029d962181b0_0 .net "EX1_forward_to_B", 31 0, v0000029d961fe050_0;  1 drivers
v0000029d96215ff0_0 .net "EX1_is_beq", 0 0, v0000029d961fdb50_0;  1 drivers
v0000029d96216a90_0 .net "EX1_is_bne", 0 0, v0000029d961fdbf0_0;  1 drivers
v0000029d962186b0_0 .net "EX1_is_jal", 0 0, v0000029d961fc890_0;  1 drivers
v0000029d96219ab0_0 .net "EX1_is_jr", 0 0, v0000029d961fce30_0;  1 drivers
v0000029d96219650_0 .net "EX1_is_oper2_immed", 0 0, v0000029d961feb90_0;  1 drivers
v0000029d96219010_0 .net "EX1_memread", 0 0, v0000029d961fd3d0_0;  1 drivers
v0000029d96218430_0 .net "EX1_memwrite", 0 0, v0000029d961fe0f0_0;  1 drivers
v0000029d96218250_0 .net "EX1_opcode", 11 0, v0000029d961fddd0_0;  1 drivers
v0000029d962184d0_0 .net "EX1_predicted", 0 0, v0000029d961fdc90_0;  1 drivers
v0000029d9621a410_0 .net "EX1_rd_ind", 4 0, v0000029d961feaf0_0;  1 drivers
v0000029d96218d90_0 .net "EX1_rd_indzero", 0 0, v0000029d961fc9d0_0;  1 drivers
v0000029d96218b10_0 .net "EX1_regwrite", 0 0, v0000029d961fca70_0;  1 drivers
v0000029d96219e70_0 .net "EX1_rs1", 31 0, v0000029d961fec30_0;  1 drivers
v0000029d96218e30_0 .net "EX1_rs1_ind", 4 0, v0000029d961fced0_0;  1 drivers
v0000029d96219510_0 .net "EX1_rs2", 31 0, v0000029d961fe5f0_0;  1 drivers
v0000029d962193d0_0 .net "EX1_rs2_ind", 4 0, v0000029d961fe370_0;  1 drivers
v0000029d9621a9b0_0 .net "EX1_rs2_out", 31 0, L_0000029d9629a510;  1 drivers
v0000029d962187f0_0 .net "EX2_ALU_OPER1", 31 0, v0000029d961ff1d0_0;  1 drivers
v0000029d9621a550_0 .net "EX2_ALU_OPER2", 31 0, v0000029d961ff3b0_0;  1 drivers
v0000029d96218f70_0 .net "EX2_ALU_OUT", 31 0, L_0000029d9622e900;  1 drivers
v0000029d96218ed0_0 .net "EX2_PC", 31 0, v0000029d961ff8b0_0;  1 drivers
v0000029d9621a370_0 .net "EX2_PFC_to_IF", 31 0, v0000029d961ff270_0;  1 drivers
v0000029d96219fb0_0 .net "EX2_forward_to_B", 31 0, v0000029d961ff310_0;  1 drivers
v0000029d96219d30_0 .net "EX2_is_beq", 0 0, v0000029d961ff450_0;  1 drivers
v0000029d9621a4b0_0 .net "EX2_is_bne", 0 0, v0000029d961ff4f0_0;  1 drivers
v0000029d96218c50_0 .net "EX2_is_jal", 0 0, v0000029d96200490_0;  1 drivers
v0000029d9621a230_0 .net "EX2_is_jr", 0 0, v0000029d961ff950_0;  1 drivers
v0000029d96218570_0 .net "EX2_is_oper2_immed", 0 0, v0000029d96200030_0;  1 drivers
v0000029d9621a050_0 .net "EX2_memread", 0 0, v0000029d961ff630_0;  1 drivers
v0000029d9621a5f0_0 .net "EX2_memwrite", 0 0, v0000029d961ff770_0;  1 drivers
v0000029d9621a910_0 .net "EX2_opcode", 11 0, v0000029d962002b0_0;  1 drivers
v0000029d96219150_0 .net "EX2_predicted", 0 0, v0000029d962003f0_0;  1 drivers
v0000029d96218930_0 .net "EX2_rd_ind", 4 0, v0000029d96200530_0;  1 drivers
v0000029d96218610_0 .net "EX2_rd_indzero", 0 0, v0000029d961ff810_0;  1 drivers
v0000029d962182f0_0 .net "EX2_regwrite", 0 0, v0000029d961ff9f0_0;  1 drivers
v0000029d96218750_0 .net "EX2_rs1", 31 0, v0000029d961ffa90_0;  1 drivers
v0000029d96218bb0_0 .net "EX2_rs1_ind", 4 0, v0000029d961ffbd0_0;  1 drivers
v0000029d96219bf0_0 .net "EX2_rs2_ind", 4 0, v0000029d961ffc70_0;  1 drivers
v0000029d9621a0f0_0 .net "EX2_rs2_out", 31 0, v0000029d961ffd10_0;  1 drivers
v0000029d962196f0_0 .net "ID_INST", 31 0, v0000029d96206c90_0;  1 drivers
v0000029d962191f0_0 .net "ID_PC", 31 0, v0000029d96206bf0_0;  1 drivers
v0000029d96218a70_0 .net "ID_PFC_to_EX", 31 0, L_0000029d9622ab20;  1 drivers
v0000029d96219790_0 .net "ID_PFC_to_IF", 31 0, L_0000029d9622c100;  1 drivers
v0000029d96218390_0 .net "ID_forward_to_B", 31 0, L_0000029d9622cc40;  1 drivers
v0000029d962198d0_0 .net "ID_is_beq", 0 0, L_0000029d9622b700;  1 drivers
v0000029d96218890_0 .net "ID_is_bne", 0 0, L_0000029d9622b7a0;  1 drivers
v0000029d96218cf0_0 .net "ID_is_j", 0 0, L_0000029d9622db40;  1 drivers
v0000029d96219470_0 .net "ID_is_jal", 0 0, L_0000029d9622d280;  1 drivers
v0000029d962195b0_0 .net "ID_is_jr", 0 0, L_0000029d9622bca0;  1 drivers
v0000029d962190b0_0 .net "ID_is_oper2_immed", 0 0, L_0000029d96234160;  1 drivers
v0000029d9621a190_0 .net "ID_memread", 0 0, L_0000029d9622e180;  1 drivers
v0000029d96219dd0_0 .net "ID_memwrite", 0 0, L_0000029d9622d960;  1 drivers
v0000029d96219830_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  1 drivers
v0000029d96219970_0 .net "ID_predicted", 0 0, v0000029d96208450_0;  1 drivers
v0000029d96219a10_0 .net "ID_rd_ind", 4 0, v0000029d9621b1d0_0;  1 drivers
v0000029d962189d0_0 .net "ID_regwrite", 0 0, L_0000029d9622f260;  1 drivers
v0000029d96219330_0 .net "ID_rs1", 31 0, v0000029d96204710_0;  1 drivers
v0000029d96219290_0 .net "ID_rs1_ind", 4 0, v0000029d9621b3b0_0;  1 drivers
v0000029d96219f10_0 .net "ID_rs2", 31 0, v0000029d96205890_0;  1 drivers
v0000029d96219b50_0 .net "ID_rs2_ind", 4 0, v0000029d9621b310_0;  1 drivers
v0000029d96219c90_0 .net "IF_INST", 31 0, L_0000029d962350b0;  1 drivers
v0000029d9621a2d0_0 .net "IF_pc", 31 0, v0000029d9621b590_0;  1 drivers
v0000029d9621a690_0 .net "MEM_ALU_OUT", 31 0, v0000029d961f0610_0;  1 drivers
v0000029d9621a730_0 .net "MEM_Data_mem_out", 31 0, v0000029d96216590_0;  1 drivers
v0000029d9621a7d0_0 .net "MEM_memread", 0 0, v0000029d961f0110_0;  1 drivers
v0000029d9621a870_0 .net "MEM_memwrite", 0 0, v0000029d961f0750_0;  1 drivers
v0000029d96228c80_0 .net "MEM_opcode", 11 0, v0000029d961f07f0_0;  1 drivers
v0000029d96228be0_0 .net "MEM_rd_ind", 4 0, v0000029d961f04d0_0;  1 drivers
v0000029d96229c20_0 .net "MEM_rd_indzero", 0 0, v0000029d961f0250_0;  1 drivers
v0000029d9622a260_0 .net "MEM_regwrite", 0 0, v0000029d961ef350_0;  1 drivers
v0000029d9622a3a0_0 .net "MEM_rs2", 31 0, v0000029d961f0930_0;  1 drivers
v0000029d962294a0_0 .net "PC", 31 0, L_0000029d962ae400;  alias, 1 drivers
v0000029d96229720_0 .net "STALL_ID1_FLUSH", 0 0, v0000029d96209990_0;  1 drivers
v0000029d96228960_0 .net "STALL_ID2_FLUSH", 0 0, v0000029d96209a30_0;  1 drivers
v0000029d9622a440_0 .net "STALL_IF_FLUSH", 0 0, v0000029d9620ad90_0;  1 drivers
v0000029d962286e0_0 .net "WB_ALU_OUT", 31 0, v0000029d96217670_0;  1 drivers
v0000029d9622a120_0 .net "WB_Data_mem_out", 31 0, v0000029d96217350_0;  1 drivers
v0000029d96228640_0 .net "WB_memread", 0 0, v0000029d96217530_0;  1 drivers
v0000029d962290e0_0 .net "WB_rd_ind", 4 0, v0000029d962173f0_0;  1 drivers
v0000029d96228a00_0 .net "WB_rd_indzero", 0 0, v0000029d96216270_0;  1 drivers
v0000029d96229b80_0 .net "WB_regwrite", 0 0, v0000029d96217df0_0;  1 drivers
v0000029d962299a0_0 .net "Wrong_prediction", 0 0, L_0000029d9629be00;  1 drivers
v0000029d9622a4e0_0 .net *"_ivl_1", 0 0, L_0000029d9616cb50;  1 drivers
v0000029d9622a1c0_0 .net *"_ivl_13", 0 0, L_0000029d9616bc70;  1 drivers
v0000029d96228140_0 .net *"_ivl_14", 0 0, L_0000029d96228fa0;  1 drivers
v0000029d9622a080_0 .net *"_ivl_19", 0 0, L_0000029d9616d170;  1 drivers
v0000029d96229fe0_0 .net *"_ivl_2", 0 0, L_0000029d96228e60;  1 drivers
v0000029d96228500_0 .net *"_ivl_20", 0 0, L_0000029d962297c0;  1 drivers
v0000029d9622a300_0 .net *"_ivl_25", 0 0, L_0000029d9616bd50;  1 drivers
v0000029d96229900_0 .net *"_ivl_26", 0 0, L_0000029d96229d60;  1 drivers
v0000029d96228aa0_0 .net *"_ivl_31", 0 0, L_0000029d9616cae0;  1 drivers
v0000029d96228b40_0 .net *"_ivl_32", 0 0, L_0000029d96229ea0;  1 drivers
v0000029d96229040_0 .net *"_ivl_40", 31 0, L_0000029d9622d0a0;  1 drivers
L_0000029d96250c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96228780_0 .net *"_ivl_43", 26 0, L_0000029d96250c58;  1 drivers
L_0000029d96250ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d9622a580_0 .net/2u *"_ivl_44", 31 0, L_0000029d96250ca0;  1 drivers
v0000029d96228820_0 .net *"_ivl_52", 31 0, L_0000029d962a0c90;  1 drivers
L_0000029d96250d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d9622a760_0 .net *"_ivl_55", 26 0, L_0000029d96250d30;  1 drivers
L_0000029d96250d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96229cc0_0 .net/2u *"_ivl_56", 31 0, L_0000029d96250d78;  1 drivers
v0000029d96229f40_0 .net *"_ivl_7", 0 0, L_0000029d9616d090;  1 drivers
v0000029d96229ae0_0 .net *"_ivl_8", 0 0, L_0000029d96228f00;  1 drivers
v0000029d962281e0_0 .net "alu_selA", 1 0, L_0000029d96229680;  1 drivers
v0000029d96228000_0 .net "alu_selB", 1 0, L_0000029d9622cf60;  1 drivers
v0000029d9622a620_0 .net "clk", 0 0, L_0000029d9616ca70;  1 drivers
v0000029d96228280_0 .var "cycles_consumed", 31 0;
v0000029d962280a0_0 .net "exhaz", 0 0, L_0000029d9616b8f0;  1 drivers
v0000029d96229180_0 .net "exhaz2", 0 0, L_0000029d9616bf10;  1 drivers
v0000029d96228d20_0 .net "hlt", 0 0, v0000029d96216310_0;  1 drivers
v0000029d9622a6c0_0 .net "idhaz", 0 0, L_0000029d9616ba40;  1 drivers
v0000029d96229540_0 .net "idhaz2", 0 0, L_0000029d9616bce0;  1 drivers
v0000029d96228320_0 .net "if_id_write", 0 0, v0000029d9620b150_0;  1 drivers
v0000029d962283c0_0 .net "input_clk", 0 0, v0000029d96229400_0;  1 drivers
v0000029d96229220_0 .net "is_branch_and_taken", 0 0, L_0000029d962354a0;  1 drivers
v0000029d96228dc0_0 .net "memhaz", 0 0, L_0000029d9616cc30;  1 drivers
v0000029d96229e00_0 .net "memhaz2", 0 0, L_0000029d9616c0d0;  1 drivers
v0000029d962292c0_0 .net "pc_src", 2 0, L_0000029d9622cd80;  1 drivers
v0000029d96228460_0 .net "pc_write", 0 0, v0000029d9620abb0_0;  1 drivers
v0000029d962285a0_0 .net "rst", 0 0, v0000029d96229a40_0;  1 drivers
v0000029d96229360_0 .net "store_rs2_forward", 1 0, L_0000029d9622c920;  1 drivers
v0000029d96229860_0 .net "wdata_to_reg_file", 31 0, L_0000029d962ae6a0;  1 drivers
E_0000029d96188b70/0 .event negedge, v0000029d96208e50_0;
E_0000029d96188b70/1 .event posedge, v0000029d961ef2b0_0;
E_0000029d96188b70 .event/or E_0000029d96188b70/0, E_0000029d96188b70/1;
L_0000029d96228e60 .cmp/eq 5, v0000029d96200530_0, v0000029d961fced0_0;
L_0000029d96228f00 .cmp/eq 5, v0000029d961f04d0_0, v0000029d961fced0_0;
L_0000029d96228fa0 .cmp/eq 5, v0000029d962173f0_0, v0000029d961fced0_0;
L_0000029d962297c0 .cmp/eq 5, v0000029d96200530_0, v0000029d961fe370_0;
L_0000029d96229d60 .cmp/eq 5, v0000029d961f04d0_0, v0000029d961fe370_0;
L_0000029d96229ea0 .cmp/eq 5, v0000029d962173f0_0, v0000029d961fe370_0;
L_0000029d9622d0a0 .concat [ 5 27 0 0], v0000029d9621b1d0_0, L_0000029d96250c58;
L_0000029d9622eae0 .cmp/ne 32, L_0000029d9622d0a0, L_0000029d96250ca0;
L_0000029d962a0c90 .concat [ 5 27 0 0], v0000029d96200530_0, L_0000029d96250d30;
L_0000029d962a1910 .cmp/ne 32, L_0000029d962a0c90, L_0000029d96250d78;
S_0000029d95fd96f0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000029d9616c5a0 .functor NOT 1, L_0000029d9616b8f0, C4<0>, C4<0>, C4<0>;
L_0000029d9616c060 .functor AND 1, L_0000029d9616cc30, L_0000029d9616c5a0, C4<1>, C4<1>;
L_0000029d9616c140 .functor OR 1, L_0000029d9616ba40, L_0000029d9616c060, C4<0>, C4<0>;
L_0000029d9616d100 .functor OR 1, L_0000029d9616ba40, L_0000029d9616b8f0, C4<0>, C4<0>;
v0000029d96196680_0 .net *"_ivl_12", 0 0, L_0000029d9616d100;  1 drivers
v0000029d96196040_0 .net *"_ivl_2", 0 0, L_0000029d9616c5a0;  1 drivers
v0000029d96196220_0 .net *"_ivl_5", 0 0, L_0000029d9616c060;  1 drivers
v0000029d96196720_0 .net *"_ivl_7", 0 0, L_0000029d9616c140;  1 drivers
v0000029d961962c0_0 .net "alu_selA", 1 0, L_0000029d96229680;  alias, 1 drivers
v0000029d96195dc0_0 .net "exhaz", 0 0, L_0000029d9616b8f0;  alias, 1 drivers
v0000029d96195c80_0 .net "idhaz", 0 0, L_0000029d9616ba40;  alias, 1 drivers
v0000029d96195780_0 .net "memhaz", 0 0, L_0000029d9616cc30;  alias, 1 drivers
L_0000029d96229680 .concat8 [ 1 1 0 0], L_0000029d9616c140, L_0000029d9616d100;
S_0000029d95f96040 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000029d9616c1b0 .functor NOT 1, L_0000029d9616bf10, C4<0>, C4<0>, C4<0>;
L_0000029d9616c610 .functor AND 1, L_0000029d9616c0d0, L_0000029d9616c1b0, C4<1>, C4<1>;
L_0000029d9616cbc0 .functor OR 1, L_0000029d9616bce0, L_0000029d9616c610, C4<0>, C4<0>;
L_0000029d9616c300 .functor NOT 1, v0000029d961feb90_0, C4<0>, C4<0>, C4<0>;
L_0000029d9616c370 .functor AND 1, L_0000029d9616cbc0, L_0000029d9616c300, C4<1>, C4<1>;
L_0000029d9616c8b0 .functor OR 1, L_0000029d9616bce0, L_0000029d9616bf10, C4<0>, C4<0>;
L_0000029d9616c920 .functor NOT 1, v0000029d961feb90_0, C4<0>, C4<0>, C4<0>;
L_0000029d9616d3a0 .functor AND 1, L_0000029d9616c8b0, L_0000029d9616c920, C4<1>, C4<1>;
v0000029d96196d60_0 .net "EX1_is_oper2_immed", 0 0, v0000029d961feb90_0;  alias, 1 drivers
v0000029d96196ea0_0 .net *"_ivl_11", 0 0, L_0000029d9616c370;  1 drivers
v0000029d96197300_0 .net *"_ivl_16", 0 0, L_0000029d9616c8b0;  1 drivers
v0000029d96196360_0 .net *"_ivl_17", 0 0, L_0000029d9616c920;  1 drivers
v0000029d96196860_0 .net *"_ivl_2", 0 0, L_0000029d9616c1b0;  1 drivers
v0000029d96196900_0 .net *"_ivl_20", 0 0, L_0000029d9616d3a0;  1 drivers
v0000029d961969a0_0 .net *"_ivl_5", 0 0, L_0000029d9616c610;  1 drivers
v0000029d96196ae0_0 .net *"_ivl_7", 0 0, L_0000029d9616cbc0;  1 drivers
v0000029d96195be0_0 .net *"_ivl_8", 0 0, L_0000029d9616c300;  1 drivers
v0000029d96195a00_0 .net "alu_selB", 1 0, L_0000029d9622cf60;  alias, 1 drivers
v0000029d96195e60_0 .net "exhaz", 0 0, L_0000029d9616bf10;  alias, 1 drivers
v0000029d96196fe0_0 .net "idhaz", 0 0, L_0000029d9616bce0;  alias, 1 drivers
v0000029d96196b80_0 .net "memhaz", 0 0, L_0000029d9616c0d0;  alias, 1 drivers
L_0000029d9622cf60 .concat8 [ 1 1 0 0], L_0000029d9616c370, L_0000029d9616d3a0;
S_0000029d95f961d0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000029d9616d480 .functor NOT 1, L_0000029d9616bf10, C4<0>, C4<0>, C4<0>;
L_0000029d9616d4f0 .functor AND 1, L_0000029d9616c0d0, L_0000029d9616d480, C4<1>, C4<1>;
L_0000029d9616d250 .functor OR 1, L_0000029d9616bce0, L_0000029d9616d4f0, C4<0>, C4<0>;
L_0000029d9616d2c0 .functor OR 1, L_0000029d9616bce0, L_0000029d9616bf10, C4<0>, C4<0>;
v0000029d96197080_0 .net *"_ivl_12", 0 0, L_0000029d9616d2c0;  1 drivers
v0000029d961973a0_0 .net *"_ivl_2", 0 0, L_0000029d9616d480;  1 drivers
v0000029d96197440_0 .net *"_ivl_5", 0 0, L_0000029d9616d4f0;  1 drivers
v0000029d96195820_0 .net *"_ivl_7", 0 0, L_0000029d9616d250;  1 drivers
v0000029d96195aa0_0 .net "exhaz", 0 0, L_0000029d9616bf10;  alias, 1 drivers
v0000029d96195b40_0 .net "idhaz", 0 0, L_0000029d9616bce0;  alias, 1 drivers
v0000029d961122e0_0 .net "memhaz", 0 0, L_0000029d9616c0d0;  alias, 1 drivers
v0000029d961112a0_0 .net "store_rs2_forward", 1 0, L_0000029d9622c920;  alias, 1 drivers
L_0000029d9622c920 .concat8 [ 1 1 0 0], L_0000029d9616d250, L_0000029d9616d2c0;
S_0000029d95f629c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000029d961127e0_0 .net "EX_ALU_OUT", 31 0, L_0000029d9622e900;  alias, 1 drivers
v0000029d96112880_0 .net "EX_memread", 0 0, v0000029d961ff630_0;  alias, 1 drivers
v0000029d960fe380_0 .net "EX_memwrite", 0 0, v0000029d961ff770_0;  alias, 1 drivers
v0000029d960fc4e0_0 .net "EX_opcode", 11 0, v0000029d962002b0_0;  alias, 1 drivers
v0000029d961efad0_0 .net "EX_rd_ind", 4 0, v0000029d96200530_0;  alias, 1 drivers
v0000029d961ef8f0_0 .net "EX_rd_indzero", 0 0, L_0000029d962a1910;  1 drivers
v0000029d961f02f0_0 .net "EX_regwrite", 0 0, v0000029d961ff9f0_0;  alias, 1 drivers
v0000029d961ef670_0 .net "EX_rs2_out", 31 0, v0000029d961ffd10_0;  alias, 1 drivers
v0000029d961f0610_0 .var "MEM_ALU_OUT", 31 0;
v0000029d961f0110_0 .var "MEM_memread", 0 0;
v0000029d961f0750_0 .var "MEM_memwrite", 0 0;
v0000029d961f07f0_0 .var "MEM_opcode", 11 0;
v0000029d961f04d0_0 .var "MEM_rd_ind", 4 0;
v0000029d961f0250_0 .var "MEM_rd_indzero", 0 0;
v0000029d961ef350_0 .var "MEM_regwrite", 0 0;
v0000029d961f0930_0 .var "MEM_rs2", 31 0;
v0000029d961ef3f0_0 .net "clk", 0 0, L_0000029d9629bcb0;  1 drivers
v0000029d961ef2b0_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
E_0000029d96188870 .event posedge, v0000029d961ef2b0_0, v0000029d961ef3f0_0;
S_0000029d95f62b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000029d95fa14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d95fa1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d95fa1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d95fa1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d95fa15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d95fa15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d95fa1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d95fa1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d95fa16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d95fa16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d95fa1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d95fa1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d95fa1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d95fa17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d95fa17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d95fa1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d95fa1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d95fa1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d95fa18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d95fa1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d95fa1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d95fa1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d95fa19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d95fa19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d95fa1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029d9629b0e0 .functor XOR 1, L_0000029d9629b000, v0000029d962003f0_0, C4<0>, C4<0>;
L_0000029d9629bc40 .functor NOT 1, L_0000029d9629b0e0, C4<0>, C4<0>, C4<0>;
L_0000029d9629be70 .functor OR 1, v0000029d96229a40_0, L_0000029d9629bc40, C4<0>, C4<0>;
L_0000029d9629be00 .functor NOT 1, L_0000029d9629be70, C4<0>, C4<0>, C4<0>;
v0000029d961f1f60_0 .net "ALU_OP", 3 0, v0000029d961f1ce0_0;  1 drivers
v0000029d961f3540_0 .net "BranchDecision", 0 0, L_0000029d9629b000;  1 drivers
v0000029d961f4620_0 .net "CF", 0 0, v0000029d961f1060_0;  1 drivers
v0000029d961f48a0_0 .net "EX_opcode", 11 0, v0000029d962002b0_0;  alias, 1 drivers
v0000029d961f4580_0 .net "Wrong_prediction", 0 0, L_0000029d9629be00;  alias, 1 drivers
v0000029d961f3fe0_0 .net "ZF", 0 0, L_0000029d9629b3f0;  1 drivers
L_0000029d96250ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029d961f3a40_0 .net/2u *"_ivl_0", 31 0, L_0000029d96250ce8;  1 drivers
v0000029d961f46c0_0 .net *"_ivl_11", 0 0, L_0000029d9629be70;  1 drivers
v0000029d961f3cc0_0 .net *"_ivl_2", 31 0, L_0000029d9622e860;  1 drivers
v0000029d961f4760_0 .net *"_ivl_6", 0 0, L_0000029d9629b0e0;  1 drivers
v0000029d961f3e00_0 .net *"_ivl_8", 0 0, L_0000029d9629bc40;  1 drivers
v0000029d961f4800_0 .net "alu_out", 31 0, L_0000029d9622e900;  alias, 1 drivers
v0000029d961f3ea0_0 .net "alu_outw", 31 0, v0000029d961f1c40_0;  1 drivers
v0000029d961f34a0_0 .net "is_beq", 0 0, v0000029d961ff450_0;  alias, 1 drivers
v0000029d961f4940_0 .net "is_bne", 0 0, v0000029d961ff4f0_0;  alias, 1 drivers
v0000029d961f44e0_0 .net "is_jal", 0 0, v0000029d96200490_0;  alias, 1 drivers
v0000029d961f3860_0 .net "oper1", 31 0, v0000029d961ff1d0_0;  alias, 1 drivers
v0000029d961f3d60_0 .net "oper2", 31 0, v0000029d961ff3b0_0;  alias, 1 drivers
v0000029d961f43a0_0 .net "pc", 31 0, v0000029d961ff8b0_0;  alias, 1 drivers
v0000029d961f3f40_0 .net "predicted", 0 0, v0000029d962003f0_0;  alias, 1 drivers
v0000029d961f4080_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
L_0000029d9622e860 .arith/sum 32, v0000029d961ff8b0_0, L_0000029d96250ce8;
L_0000029d9622e900 .functor MUXZ 32, v0000029d961f1c40_0, L_0000029d9622e860, v0000029d96200490_0, C4<>;
S_0000029d95fb9b20 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000029d95f62b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000029d9629ac80 .functor AND 1, v0000029d961ff450_0, L_0000029d9629aba0, C4<1>, C4<1>;
L_0000029d9629acf0 .functor NOT 1, L_0000029d9629aba0, C4<0>, C4<0>, C4<0>;
L_0000029d9629af20 .functor AND 1, v0000029d961ff4f0_0, L_0000029d9629acf0, C4<1>, C4<1>;
L_0000029d9629b000 .functor OR 1, L_0000029d9629ac80, L_0000029d9629af20, C4<0>, C4<0>;
v0000029d961f23c0_0 .net "BranchDecision", 0 0, L_0000029d9629b000;  alias, 1 drivers
v0000029d961f1380_0 .net *"_ivl_2", 0 0, L_0000029d9629acf0;  1 drivers
v0000029d961f1420_0 .net "is_beq", 0 0, v0000029d961ff450_0;  alias, 1 drivers
v0000029d961f2c80_0 .net "is_beq_taken", 0 0, L_0000029d9629ac80;  1 drivers
v0000029d961f1b00_0 .net "is_bne", 0 0, v0000029d961ff4f0_0;  alias, 1 drivers
v0000029d961f0f20_0 .net "is_bne_taken", 0 0, L_0000029d9629af20;  1 drivers
v0000029d961f2aa0_0 .net "is_eq", 0 0, L_0000029d9629aba0;  1 drivers
v0000029d961f2460_0 .net "oper1", 31 0, v0000029d961ff1d0_0;  alias, 1 drivers
v0000029d961f3040_0 .net "oper2", 31 0, v0000029d961ff3b0_0;  alias, 1 drivers
S_0000029d95fb9cb0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000029d95fb9b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000029d9629a200 .functor XOR 1, L_0000029d9622fd00, L_0000029d9622fbc0, C4<0>, C4<0>;
L_0000029d9629b460 .functor XOR 1, L_0000029d9622fee0, L_0000029d9622f9e0, C4<0>, C4<0>;
L_0000029d9629a900 .functor XOR 1, L_0000029d9622fc60, L_0000029d9622f800, C4<0>, C4<0>;
L_0000029d96299f60 .functor XOR 1, L_0000029d9622fa80, L_0000029d9622fda0, C4<0>, C4<0>;
L_0000029d9629b770 .functor XOR 1, L_0000029d9622f8a0, L_0000029d9622fe40, C4<0>, C4<0>;
L_0000029d9629b4d0 .functor XOR 1, L_0000029d9622f940, L_0000029d9622fb20, C4<0>, C4<0>;
L_0000029d9629b540 .functor XOR 1, L_0000029d9629ead0, L_0000029d9629e3f0, C4<0>, C4<0>;
L_0000029d9629a660 .functor XOR 1, L_0000029d9629fd90, L_0000029d9629fe30, C4<0>, C4<0>;
L_0000029d9629aa50 .functor XOR 1, L_0000029d962a06f0, L_0000029d9629f610, C4<0>, C4<0>;
L_0000029d9629ac10 .functor XOR 1, L_0000029d9629e530, L_0000029d9629fc50, C4<0>, C4<0>;
L_0000029d9629a580 .functor XOR 1, L_0000029d9629ff70, L_0000029d9629df90, C4<0>, C4<0>;
L_0000029d9629a820 .functor XOR 1, L_0000029d9629f390, L_0000029d9629eb70, C4<0>, C4<0>;
L_0000029d9629aac0 .functor XOR 1, L_0000029d9629e350, L_0000029d9629f430, C4<0>, C4<0>;
L_0000029d9629a5f0 .functor XOR 1, L_0000029d9629f4d0, L_0000029d9629f9d0, C4<0>, C4<0>;
L_0000029d9629ba80 .functor XOR 1, L_0000029d9629e7b0, L_0000029d9629e490, C4<0>, C4<0>;
L_0000029d9629ab30 .functor XOR 1, L_0000029d9629e030, L_0000029d9629e5d0, C4<0>, C4<0>;
L_0000029d9629b1c0 .functor XOR 1, L_0000029d9629fbb0, L_0000029d9629e0d0, C4<0>, C4<0>;
L_0000029d9629a970 .functor XOR 1, L_0000029d9629fcf0, L_0000029d962a0290, C4<0>, C4<0>;
L_0000029d9629b850 .functor XOR 1, L_0000029d9629e8f0, L_0000029d9629e670, C4<0>, C4<0>;
L_0000029d9629b7e0 .functor XOR 1, L_0000029d9629f070, L_0000029d9629e990, C4<0>, C4<0>;
L_0000029d96299fd0 .functor XOR 1, L_0000029d9629e170, L_0000029d962a0010, C4<0>, C4<0>;
L_0000029d9629a040 .functor XOR 1, L_0000029d9629ed50, L_0000029d962a00b0, C4<0>, C4<0>;
L_0000029d9629a740 .functor XOR 1, L_0000029d9629e710, L_0000029d9629e2b0, C4<0>, C4<0>;
L_0000029d9629a0b0 .functor XOR 1, L_0000029d962a0510, L_0000029d9629e850, C4<0>, C4<0>;
L_0000029d9629a120 .functor XOR 1, L_0000029d9629fa70, L_0000029d9629e210, C4<0>, C4<0>;
L_0000029d9629a190 .functor XOR 1, L_0000029d962a05b0, L_0000029d9629ef30, C4<0>, C4<0>;
L_0000029d9629a270 .functor XOR 1, L_0000029d9629f570, L_0000029d9629fed0, C4<0>, C4<0>;
L_0000029d9629ae40 .functor XOR 1, L_0000029d9629f6b0, L_0000029d962a0330, C4<0>, C4<0>;
L_0000029d9629a2e0 .functor XOR 1, L_0000029d9629edf0, L_0000029d9629ea30, C4<0>, C4<0>;
L_0000029d9629a350 .functor XOR 1, L_0000029d962a0150, L_0000029d962a01f0, C4<0>, C4<0>;
L_0000029d9629ad60 .functor XOR 1, L_0000029d962a0650, L_0000029d9629ec10, C4<0>, C4<0>;
L_0000029d9629a7b0 .functor XOR 1, L_0000029d962a0470, L_0000029d9629ecb0, C4<0>, C4<0>;
L_0000029d9629aba0/0/0 .functor OR 1, L_0000029d9629ee90, L_0000029d9629f750, L_0000029d9629f1b0, L_0000029d9629efd0;
L_0000029d9629aba0/0/4 .functor OR 1, L_0000029d9629f250, L_0000029d9629f110, L_0000029d9629fb10, L_0000029d9629f2f0;
L_0000029d9629aba0/0/8 .functor OR 1, L_0000029d9629f7f0, L_0000029d9629f890, L_0000029d9629f930, L_0000029d962a2130;
L_0000029d9629aba0/0/12 .functor OR 1, L_0000029d962a1690, L_0000029d962a08d0, L_0000029d962a23b0, L_0000029d962a0830;
L_0000029d9629aba0/0/16 .functor OR 1, L_0000029d962a1410, L_0000029d962a1230, L_0000029d962a2310, L_0000029d962a2450;
L_0000029d9629aba0/0/20 .functor OR 1, L_0000029d962a29f0, L_0000029d962a2b30, L_0000029d962a1c30, L_0000029d962a0bf0;
L_0000029d9629aba0/0/24 .functor OR 1, L_0000029d962a10f0, L_0000029d962a0e70, L_0000029d962a24f0, L_0000029d962a0dd0;
L_0000029d9629aba0/0/28 .functor OR 1, L_0000029d962a0f10, L_0000029d962a1870, L_0000029d962a1190, L_0000029d962a21d0;
L_0000029d9629aba0/1/0 .functor OR 1, L_0000029d9629aba0/0/0, L_0000029d9629aba0/0/4, L_0000029d9629aba0/0/8, L_0000029d9629aba0/0/12;
L_0000029d9629aba0/1/4 .functor OR 1, L_0000029d9629aba0/0/16, L_0000029d9629aba0/0/20, L_0000029d9629aba0/0/24, L_0000029d9629aba0/0/28;
L_0000029d9629aba0 .functor NOR 1, L_0000029d9629aba0/1/0, L_0000029d9629aba0/1/4, C4<0>, C4<0>;
v0000029d961efd50_0 .net *"_ivl_0", 0 0, L_0000029d9629a200;  1 drivers
v0000029d961efc10_0 .net *"_ivl_101", 0 0, L_0000029d9629e0d0;  1 drivers
v0000029d961ef990_0 .net *"_ivl_102", 0 0, L_0000029d9629a970;  1 drivers
v0000029d961ef7b0_0 .net *"_ivl_105", 0 0, L_0000029d9629fcf0;  1 drivers
v0000029d961efb70_0 .net *"_ivl_107", 0 0, L_0000029d962a0290;  1 drivers
v0000029d961ef490_0 .net *"_ivl_108", 0 0, L_0000029d9629b850;  1 drivers
v0000029d961f0890_0 .net *"_ivl_11", 0 0, L_0000029d9622f9e0;  1 drivers
v0000029d961ef530_0 .net *"_ivl_111", 0 0, L_0000029d9629e8f0;  1 drivers
v0000029d961effd0_0 .net *"_ivl_113", 0 0, L_0000029d9629e670;  1 drivers
v0000029d961f0570_0 .net *"_ivl_114", 0 0, L_0000029d9629b7e0;  1 drivers
v0000029d961efcb0_0 .net *"_ivl_117", 0 0, L_0000029d9629f070;  1 drivers
v0000029d961f01b0_0 .net *"_ivl_119", 0 0, L_0000029d9629e990;  1 drivers
v0000029d961efa30_0 .net *"_ivl_12", 0 0, L_0000029d9629a900;  1 drivers
v0000029d961ef710_0 .net *"_ivl_120", 0 0, L_0000029d96299fd0;  1 drivers
v0000029d961efdf0_0 .net *"_ivl_123", 0 0, L_0000029d9629e170;  1 drivers
v0000029d961f0390_0 .net *"_ivl_125", 0 0, L_0000029d962a0010;  1 drivers
v0000029d961eff30_0 .net *"_ivl_126", 0 0, L_0000029d9629a040;  1 drivers
v0000029d961f0070_0 .net *"_ivl_129", 0 0, L_0000029d9629ed50;  1 drivers
v0000029d961ef5d0_0 .net *"_ivl_131", 0 0, L_0000029d962a00b0;  1 drivers
v0000029d961ef850_0 .net *"_ivl_132", 0 0, L_0000029d9629a740;  1 drivers
v0000029d961f0430_0 .net *"_ivl_135", 0 0, L_0000029d9629e710;  1 drivers
v0000029d961f06b0_0 .net *"_ivl_137", 0 0, L_0000029d9629e2b0;  1 drivers
v0000029d961eee50_0 .net *"_ivl_138", 0 0, L_0000029d9629a0b0;  1 drivers
v0000029d961ee4f0_0 .net *"_ivl_141", 0 0, L_0000029d962a0510;  1 drivers
v0000029d961ed410_0 .net *"_ivl_143", 0 0, L_0000029d9629e850;  1 drivers
v0000029d961ee950_0 .net *"_ivl_144", 0 0, L_0000029d9629a120;  1 drivers
v0000029d961ed0f0_0 .net *"_ivl_147", 0 0, L_0000029d9629fa70;  1 drivers
v0000029d961eec70_0 .net *"_ivl_149", 0 0, L_0000029d9629e210;  1 drivers
v0000029d961ed910_0 .net *"_ivl_15", 0 0, L_0000029d9622fc60;  1 drivers
v0000029d961edc30_0 .net *"_ivl_150", 0 0, L_0000029d9629a190;  1 drivers
v0000029d961ee450_0 .net *"_ivl_153", 0 0, L_0000029d962a05b0;  1 drivers
v0000029d961eea90_0 .net *"_ivl_155", 0 0, L_0000029d9629ef30;  1 drivers
v0000029d961eeb30_0 .net *"_ivl_156", 0 0, L_0000029d9629a270;  1 drivers
v0000029d961edff0_0 .net *"_ivl_159", 0 0, L_0000029d9629f570;  1 drivers
v0000029d961ee3b0_0 .net *"_ivl_161", 0 0, L_0000029d9629fed0;  1 drivers
v0000029d961ecfb0_0 .net *"_ivl_162", 0 0, L_0000029d9629ae40;  1 drivers
v0000029d961edaf0_0 .net *"_ivl_165", 0 0, L_0000029d9629f6b0;  1 drivers
v0000029d961ed190_0 .net *"_ivl_167", 0 0, L_0000029d962a0330;  1 drivers
v0000029d961eed10_0 .net *"_ivl_168", 0 0, L_0000029d9629a2e0;  1 drivers
v0000029d961eef90_0 .net *"_ivl_17", 0 0, L_0000029d9622f800;  1 drivers
v0000029d961eeef0_0 .net *"_ivl_171", 0 0, L_0000029d9629edf0;  1 drivers
v0000029d961ee770_0 .net *"_ivl_173", 0 0, L_0000029d9629ea30;  1 drivers
v0000029d961ee9f0_0 .net *"_ivl_174", 0 0, L_0000029d9629a350;  1 drivers
v0000029d961ed730_0 .net *"_ivl_177", 0 0, L_0000029d962a0150;  1 drivers
v0000029d961ef210_0 .net *"_ivl_179", 0 0, L_0000029d962a01f0;  1 drivers
v0000029d961ecbf0_0 .net *"_ivl_18", 0 0, L_0000029d96299f60;  1 drivers
v0000029d961ecab0_0 .net *"_ivl_180", 0 0, L_0000029d9629ad60;  1 drivers
v0000029d961ef030_0 .net *"_ivl_183", 0 0, L_0000029d962a0650;  1 drivers
v0000029d961eedb0_0 .net *"_ivl_185", 0 0, L_0000029d9629ec10;  1 drivers
v0000029d961ecb50_0 .net *"_ivl_186", 0 0, L_0000029d9629a7b0;  1 drivers
v0000029d961ed870_0 .net *"_ivl_190", 0 0, L_0000029d962a0470;  1 drivers
v0000029d961ed050_0 .net *"_ivl_192", 0 0, L_0000029d9629ecb0;  1 drivers
v0000029d961ecc90_0 .net *"_ivl_194", 0 0, L_0000029d9629ee90;  1 drivers
v0000029d961ed230_0 .net *"_ivl_196", 0 0, L_0000029d9629f750;  1 drivers
v0000029d961ed550_0 .net *"_ivl_198", 0 0, L_0000029d9629f1b0;  1 drivers
v0000029d961ee310_0 .net *"_ivl_200", 0 0, L_0000029d9629efd0;  1 drivers
v0000029d961ecf10_0 .net *"_ivl_202", 0 0, L_0000029d9629f250;  1 drivers
v0000029d961ecd30_0 .net *"_ivl_204", 0 0, L_0000029d9629f110;  1 drivers
v0000029d961ecdd0_0 .net *"_ivl_206", 0 0, L_0000029d9629fb10;  1 drivers
v0000029d961ef170_0 .net *"_ivl_208", 0 0, L_0000029d9629f2f0;  1 drivers
v0000029d961edeb0_0 .net *"_ivl_21", 0 0, L_0000029d9622fa80;  1 drivers
v0000029d961ee590_0 .net *"_ivl_210", 0 0, L_0000029d9629f7f0;  1 drivers
v0000029d961ee1d0_0 .net *"_ivl_212", 0 0, L_0000029d9629f890;  1 drivers
v0000029d961edcd0_0 .net *"_ivl_214", 0 0, L_0000029d9629f930;  1 drivers
v0000029d961ed9b0_0 .net *"_ivl_216", 0 0, L_0000029d962a2130;  1 drivers
v0000029d961ece70_0 .net *"_ivl_218", 0 0, L_0000029d962a1690;  1 drivers
v0000029d961ee130_0 .net *"_ivl_220", 0 0, L_0000029d962a08d0;  1 drivers
v0000029d961ed5f0_0 .net *"_ivl_222", 0 0, L_0000029d962a23b0;  1 drivers
v0000029d961ee630_0 .net *"_ivl_224", 0 0, L_0000029d962a0830;  1 drivers
v0000029d961ee6d0_0 .net *"_ivl_226", 0 0, L_0000029d962a1410;  1 drivers
v0000029d961ed690_0 .net *"_ivl_228", 0 0, L_0000029d962a1230;  1 drivers
v0000029d961ee270_0 .net *"_ivl_23", 0 0, L_0000029d9622fda0;  1 drivers
v0000029d961ed2d0_0 .net *"_ivl_230", 0 0, L_0000029d962a2310;  1 drivers
v0000029d961eebd0_0 .net *"_ivl_232", 0 0, L_0000029d962a2450;  1 drivers
v0000029d961ef0d0_0 .net *"_ivl_234", 0 0, L_0000029d962a29f0;  1 drivers
v0000029d961ee810_0 .net *"_ivl_236", 0 0, L_0000029d962a2b30;  1 drivers
v0000029d961ee8b0_0 .net *"_ivl_238", 0 0, L_0000029d962a1c30;  1 drivers
v0000029d961ed370_0 .net *"_ivl_24", 0 0, L_0000029d9629b770;  1 drivers
v0000029d961ed4b0_0 .net *"_ivl_240", 0 0, L_0000029d962a0bf0;  1 drivers
v0000029d961eda50_0 .net *"_ivl_242", 0 0, L_0000029d962a10f0;  1 drivers
v0000029d961ed7d0_0 .net *"_ivl_244", 0 0, L_0000029d962a0e70;  1 drivers
v0000029d961edb90_0 .net *"_ivl_246", 0 0, L_0000029d962a24f0;  1 drivers
v0000029d961edd70_0 .net *"_ivl_248", 0 0, L_0000029d962a0dd0;  1 drivers
v0000029d961ede10_0 .net *"_ivl_250", 0 0, L_0000029d962a0f10;  1 drivers
v0000029d961edf50_0 .net *"_ivl_252", 0 0, L_0000029d962a1870;  1 drivers
v0000029d961ee090_0 .net *"_ivl_254", 0 0, L_0000029d962a1190;  1 drivers
v0000029d96112420_0 .net *"_ivl_256", 0 0, L_0000029d962a21d0;  1 drivers
v0000029d961f25a0_0 .net *"_ivl_27", 0 0, L_0000029d9622f8a0;  1 drivers
v0000029d961f11a0_0 .net *"_ivl_29", 0 0, L_0000029d9622fe40;  1 drivers
v0000029d961f3220_0 .net *"_ivl_3", 0 0, L_0000029d9622fd00;  1 drivers
v0000029d961f2140_0 .net *"_ivl_30", 0 0, L_0000029d9629b4d0;  1 drivers
v0000029d961f1600_0 .net *"_ivl_33", 0 0, L_0000029d9622f940;  1 drivers
v0000029d961f2320_0 .net *"_ivl_35", 0 0, L_0000029d9622fb20;  1 drivers
v0000029d961f2640_0 .net *"_ivl_36", 0 0, L_0000029d9629b540;  1 drivers
v0000029d961f16a0_0 .net *"_ivl_39", 0 0, L_0000029d9629ead0;  1 drivers
v0000029d961f21e0_0 .net *"_ivl_41", 0 0, L_0000029d9629e3f0;  1 drivers
v0000029d961f0ac0_0 .net *"_ivl_42", 0 0, L_0000029d9629a660;  1 drivers
v0000029d961f2960_0 .net *"_ivl_45", 0 0, L_0000029d9629fd90;  1 drivers
v0000029d961f2d20_0 .net *"_ivl_47", 0 0, L_0000029d9629fe30;  1 drivers
v0000029d961f2820_0 .net *"_ivl_48", 0 0, L_0000029d9629aa50;  1 drivers
v0000029d961f26e0_0 .net *"_ivl_5", 0 0, L_0000029d9622fbc0;  1 drivers
v0000029d961f30e0_0 .net *"_ivl_51", 0 0, L_0000029d962a06f0;  1 drivers
v0000029d961f0de0_0 .net *"_ivl_53", 0 0, L_0000029d9629f610;  1 drivers
v0000029d961f1920_0 .net *"_ivl_54", 0 0, L_0000029d9629ac10;  1 drivers
v0000029d961f3180_0 .net *"_ivl_57", 0 0, L_0000029d9629e530;  1 drivers
v0000029d961f1740_0 .net *"_ivl_59", 0 0, L_0000029d9629fc50;  1 drivers
v0000029d961f2b40_0 .net *"_ivl_6", 0 0, L_0000029d9629b460;  1 drivers
v0000029d961f17e0_0 .net *"_ivl_60", 0 0, L_0000029d9629a580;  1 drivers
v0000029d961f2be0_0 .net *"_ivl_63", 0 0, L_0000029d9629ff70;  1 drivers
v0000029d961f1100_0 .net *"_ivl_65", 0 0, L_0000029d9629df90;  1 drivers
v0000029d961f2dc0_0 .net *"_ivl_66", 0 0, L_0000029d9629a820;  1 drivers
v0000029d961f1e20_0 .net *"_ivl_69", 0 0, L_0000029d9629f390;  1 drivers
v0000029d961f2e60_0 .net *"_ivl_71", 0 0, L_0000029d9629eb70;  1 drivers
v0000029d961f2000_0 .net *"_ivl_72", 0 0, L_0000029d9629aac0;  1 drivers
v0000029d961f0e80_0 .net *"_ivl_75", 0 0, L_0000029d9629e350;  1 drivers
v0000029d961f28c0_0 .net *"_ivl_77", 0 0, L_0000029d9629f430;  1 drivers
v0000029d961f14c0_0 .net *"_ivl_78", 0 0, L_0000029d9629a5f0;  1 drivers
v0000029d961f1d80_0 .net *"_ivl_81", 0 0, L_0000029d9629f4d0;  1 drivers
v0000029d961f2780_0 .net *"_ivl_83", 0 0, L_0000029d9629f9d0;  1 drivers
v0000029d961f1880_0 .net *"_ivl_84", 0 0, L_0000029d9629ba80;  1 drivers
v0000029d961f20a0_0 .net *"_ivl_87", 0 0, L_0000029d9629e7b0;  1 drivers
v0000029d961f1240_0 .net *"_ivl_89", 0 0, L_0000029d9629e490;  1 drivers
v0000029d961f0c00_0 .net *"_ivl_9", 0 0, L_0000029d9622fee0;  1 drivers
v0000029d961f12e0_0 .net *"_ivl_90", 0 0, L_0000029d9629ab30;  1 drivers
v0000029d961f2280_0 .net *"_ivl_93", 0 0, L_0000029d9629e030;  1 drivers
v0000029d961f19c0_0 .net *"_ivl_95", 0 0, L_0000029d9629e5d0;  1 drivers
v0000029d961f2f00_0 .net *"_ivl_96", 0 0, L_0000029d9629b1c0;  1 drivers
v0000029d961f0ca0_0 .net *"_ivl_99", 0 0, L_0000029d9629fbb0;  1 drivers
v0000029d961f0b60_0 .net "a", 31 0, v0000029d961ff1d0_0;  alias, 1 drivers
v0000029d961f1a60_0 .net "b", 31 0, v0000029d961ff3b0_0;  alias, 1 drivers
v0000029d961f2a00_0 .net "out", 0 0, L_0000029d9629aba0;  alias, 1 drivers
v0000029d961f2fa0_0 .net "temp", 31 0, L_0000029d962a03d0;  1 drivers
L_0000029d9622fd00 .part v0000029d961ff1d0_0, 0, 1;
L_0000029d9622fbc0 .part v0000029d961ff3b0_0, 0, 1;
L_0000029d9622fee0 .part v0000029d961ff1d0_0, 1, 1;
L_0000029d9622f9e0 .part v0000029d961ff3b0_0, 1, 1;
L_0000029d9622fc60 .part v0000029d961ff1d0_0, 2, 1;
L_0000029d9622f800 .part v0000029d961ff3b0_0, 2, 1;
L_0000029d9622fa80 .part v0000029d961ff1d0_0, 3, 1;
L_0000029d9622fda0 .part v0000029d961ff3b0_0, 3, 1;
L_0000029d9622f8a0 .part v0000029d961ff1d0_0, 4, 1;
L_0000029d9622fe40 .part v0000029d961ff3b0_0, 4, 1;
L_0000029d9622f940 .part v0000029d961ff1d0_0, 5, 1;
L_0000029d9622fb20 .part v0000029d961ff3b0_0, 5, 1;
L_0000029d9629ead0 .part v0000029d961ff1d0_0, 6, 1;
L_0000029d9629e3f0 .part v0000029d961ff3b0_0, 6, 1;
L_0000029d9629fd90 .part v0000029d961ff1d0_0, 7, 1;
L_0000029d9629fe30 .part v0000029d961ff3b0_0, 7, 1;
L_0000029d962a06f0 .part v0000029d961ff1d0_0, 8, 1;
L_0000029d9629f610 .part v0000029d961ff3b0_0, 8, 1;
L_0000029d9629e530 .part v0000029d961ff1d0_0, 9, 1;
L_0000029d9629fc50 .part v0000029d961ff3b0_0, 9, 1;
L_0000029d9629ff70 .part v0000029d961ff1d0_0, 10, 1;
L_0000029d9629df90 .part v0000029d961ff3b0_0, 10, 1;
L_0000029d9629f390 .part v0000029d961ff1d0_0, 11, 1;
L_0000029d9629eb70 .part v0000029d961ff3b0_0, 11, 1;
L_0000029d9629e350 .part v0000029d961ff1d0_0, 12, 1;
L_0000029d9629f430 .part v0000029d961ff3b0_0, 12, 1;
L_0000029d9629f4d0 .part v0000029d961ff1d0_0, 13, 1;
L_0000029d9629f9d0 .part v0000029d961ff3b0_0, 13, 1;
L_0000029d9629e7b0 .part v0000029d961ff1d0_0, 14, 1;
L_0000029d9629e490 .part v0000029d961ff3b0_0, 14, 1;
L_0000029d9629e030 .part v0000029d961ff1d0_0, 15, 1;
L_0000029d9629e5d0 .part v0000029d961ff3b0_0, 15, 1;
L_0000029d9629fbb0 .part v0000029d961ff1d0_0, 16, 1;
L_0000029d9629e0d0 .part v0000029d961ff3b0_0, 16, 1;
L_0000029d9629fcf0 .part v0000029d961ff1d0_0, 17, 1;
L_0000029d962a0290 .part v0000029d961ff3b0_0, 17, 1;
L_0000029d9629e8f0 .part v0000029d961ff1d0_0, 18, 1;
L_0000029d9629e670 .part v0000029d961ff3b0_0, 18, 1;
L_0000029d9629f070 .part v0000029d961ff1d0_0, 19, 1;
L_0000029d9629e990 .part v0000029d961ff3b0_0, 19, 1;
L_0000029d9629e170 .part v0000029d961ff1d0_0, 20, 1;
L_0000029d962a0010 .part v0000029d961ff3b0_0, 20, 1;
L_0000029d9629ed50 .part v0000029d961ff1d0_0, 21, 1;
L_0000029d962a00b0 .part v0000029d961ff3b0_0, 21, 1;
L_0000029d9629e710 .part v0000029d961ff1d0_0, 22, 1;
L_0000029d9629e2b0 .part v0000029d961ff3b0_0, 22, 1;
L_0000029d962a0510 .part v0000029d961ff1d0_0, 23, 1;
L_0000029d9629e850 .part v0000029d961ff3b0_0, 23, 1;
L_0000029d9629fa70 .part v0000029d961ff1d0_0, 24, 1;
L_0000029d9629e210 .part v0000029d961ff3b0_0, 24, 1;
L_0000029d962a05b0 .part v0000029d961ff1d0_0, 25, 1;
L_0000029d9629ef30 .part v0000029d961ff3b0_0, 25, 1;
L_0000029d9629f570 .part v0000029d961ff1d0_0, 26, 1;
L_0000029d9629fed0 .part v0000029d961ff3b0_0, 26, 1;
L_0000029d9629f6b0 .part v0000029d961ff1d0_0, 27, 1;
L_0000029d962a0330 .part v0000029d961ff3b0_0, 27, 1;
L_0000029d9629edf0 .part v0000029d961ff1d0_0, 28, 1;
L_0000029d9629ea30 .part v0000029d961ff3b0_0, 28, 1;
L_0000029d962a0150 .part v0000029d961ff1d0_0, 29, 1;
L_0000029d962a01f0 .part v0000029d961ff3b0_0, 29, 1;
L_0000029d962a0650 .part v0000029d961ff1d0_0, 30, 1;
L_0000029d9629ec10 .part v0000029d961ff3b0_0, 30, 1;
LS_0000029d962a03d0_0_0 .concat8 [ 1 1 1 1], L_0000029d9629a200, L_0000029d9629b460, L_0000029d9629a900, L_0000029d96299f60;
LS_0000029d962a03d0_0_4 .concat8 [ 1 1 1 1], L_0000029d9629b770, L_0000029d9629b4d0, L_0000029d9629b540, L_0000029d9629a660;
LS_0000029d962a03d0_0_8 .concat8 [ 1 1 1 1], L_0000029d9629aa50, L_0000029d9629ac10, L_0000029d9629a580, L_0000029d9629a820;
LS_0000029d962a03d0_0_12 .concat8 [ 1 1 1 1], L_0000029d9629aac0, L_0000029d9629a5f0, L_0000029d9629ba80, L_0000029d9629ab30;
LS_0000029d962a03d0_0_16 .concat8 [ 1 1 1 1], L_0000029d9629b1c0, L_0000029d9629a970, L_0000029d9629b850, L_0000029d9629b7e0;
LS_0000029d962a03d0_0_20 .concat8 [ 1 1 1 1], L_0000029d96299fd0, L_0000029d9629a040, L_0000029d9629a740, L_0000029d9629a0b0;
LS_0000029d962a03d0_0_24 .concat8 [ 1 1 1 1], L_0000029d9629a120, L_0000029d9629a190, L_0000029d9629a270, L_0000029d9629ae40;
LS_0000029d962a03d0_0_28 .concat8 [ 1 1 1 1], L_0000029d9629a2e0, L_0000029d9629a350, L_0000029d9629ad60, L_0000029d9629a7b0;
LS_0000029d962a03d0_1_0 .concat8 [ 4 4 4 4], LS_0000029d962a03d0_0_0, LS_0000029d962a03d0_0_4, LS_0000029d962a03d0_0_8, LS_0000029d962a03d0_0_12;
LS_0000029d962a03d0_1_4 .concat8 [ 4 4 4 4], LS_0000029d962a03d0_0_16, LS_0000029d962a03d0_0_20, LS_0000029d962a03d0_0_24, LS_0000029d962a03d0_0_28;
L_0000029d962a03d0 .concat8 [ 16 16 0 0], LS_0000029d962a03d0_1_0, LS_0000029d962a03d0_1_4;
L_0000029d962a0470 .part v0000029d961ff1d0_0, 31, 1;
L_0000029d9629ecb0 .part v0000029d961ff3b0_0, 31, 1;
L_0000029d9629ee90 .part L_0000029d962a03d0, 0, 1;
L_0000029d9629f750 .part L_0000029d962a03d0, 1, 1;
L_0000029d9629f1b0 .part L_0000029d962a03d0, 2, 1;
L_0000029d9629efd0 .part L_0000029d962a03d0, 3, 1;
L_0000029d9629f250 .part L_0000029d962a03d0, 4, 1;
L_0000029d9629f110 .part L_0000029d962a03d0, 5, 1;
L_0000029d9629fb10 .part L_0000029d962a03d0, 6, 1;
L_0000029d9629f2f0 .part L_0000029d962a03d0, 7, 1;
L_0000029d9629f7f0 .part L_0000029d962a03d0, 8, 1;
L_0000029d9629f890 .part L_0000029d962a03d0, 9, 1;
L_0000029d9629f930 .part L_0000029d962a03d0, 10, 1;
L_0000029d962a2130 .part L_0000029d962a03d0, 11, 1;
L_0000029d962a1690 .part L_0000029d962a03d0, 12, 1;
L_0000029d962a08d0 .part L_0000029d962a03d0, 13, 1;
L_0000029d962a23b0 .part L_0000029d962a03d0, 14, 1;
L_0000029d962a0830 .part L_0000029d962a03d0, 15, 1;
L_0000029d962a1410 .part L_0000029d962a03d0, 16, 1;
L_0000029d962a1230 .part L_0000029d962a03d0, 17, 1;
L_0000029d962a2310 .part L_0000029d962a03d0, 18, 1;
L_0000029d962a2450 .part L_0000029d962a03d0, 19, 1;
L_0000029d962a29f0 .part L_0000029d962a03d0, 20, 1;
L_0000029d962a2b30 .part L_0000029d962a03d0, 21, 1;
L_0000029d962a1c30 .part L_0000029d962a03d0, 22, 1;
L_0000029d962a0bf0 .part L_0000029d962a03d0, 23, 1;
L_0000029d962a10f0 .part L_0000029d962a03d0, 24, 1;
L_0000029d962a0e70 .part L_0000029d962a03d0, 25, 1;
L_0000029d962a24f0 .part L_0000029d962a03d0, 26, 1;
L_0000029d962a0dd0 .part L_0000029d962a03d0, 27, 1;
L_0000029d962a0f10 .part L_0000029d962a03d0, 28, 1;
L_0000029d962a1870 .part L_0000029d962a03d0, 29, 1;
L_0000029d962a1190 .part L_0000029d962a03d0, 30, 1;
L_0000029d962a21d0 .part L_0000029d962a03d0, 31, 1;
S_0000029d95ffc910 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000029d95f62b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000029d961888f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000029d9629b3f0 .functor NOT 1, L_0000029d9622e7c0, C4<0>, C4<0>, C4<0>;
v0000029d961f0d40_0 .net "A", 31 0, v0000029d961ff1d0_0;  alias, 1 drivers
v0000029d961f2500_0 .net "ALUOP", 3 0, v0000029d961f1ce0_0;  alias, 1 drivers
v0000029d961f0fc0_0 .net "B", 31 0, v0000029d961ff3b0_0;  alias, 1 drivers
v0000029d961f1060_0 .var "CF", 0 0;
v0000029d961f1560_0 .net "ZF", 0 0, L_0000029d9629b3f0;  alias, 1 drivers
v0000029d961f1ba0_0 .net *"_ivl_1", 0 0, L_0000029d9622e7c0;  1 drivers
v0000029d961f1c40_0 .var "res", 31 0;
E_0000029d96188970 .event anyedge, v0000029d961f2500_0, v0000029d961f0b60_0, v0000029d961f1a60_0, v0000029d961f1060_0;
L_0000029d9622e7c0 .reduce/or v0000029d961f1c40_0;
S_0000029d95ffcaa0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000029d95f62b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000029d961f5280 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d961f52b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d961f52f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d961f5328 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d961f5360 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d961f5398 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d961f53d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d961f5408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d961f5440 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d961f5478 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d961f54b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d961f54e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d961f5520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d961f5558 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d961f5590 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d961f55c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d961f5600 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d961f5638 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d961f5670 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d961f56a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d961f56e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d961f5718 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d961f5750 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d961f5788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d961f57c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d961f1ce0_0 .var "ALU_OP", 3 0;
v0000029d961f1ec0_0 .net "opcode", 11 0, v0000029d962002b0_0;  alias, 1 drivers
E_0000029d961887b0 .event anyedge, v0000029d960fc4e0_0;
S_0000029d960031c0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000029d961fc930_0 .net "EX1_forward_to_B", 31 0, v0000029d961fe050_0;  alias, 1 drivers
v0000029d961fdab0_0 .net "EX_PFC", 31 0, v0000029d961fd150_0;  alias, 1 drivers
v0000029d961fdfb0_0 .net "EX_PFC_to_IF", 31 0, L_0000029d9622e720;  alias, 1 drivers
v0000029d961fcb10_0 .net "alu_selA", 1 0, L_0000029d96229680;  alias, 1 drivers
v0000029d961fd470_0 .net "alu_selB", 1 0, L_0000029d9622cf60;  alias, 1 drivers
v0000029d961fcd90_0 .net "ex_haz", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d961fccf0_0 .net "id_haz", 31 0, L_0000029d9622e900;  alias, 1 drivers
v0000029d961fe9b0_0 .net "is_jr", 0 0, v0000029d961fce30_0;  alias, 1 drivers
v0000029d961feeb0_0 .net "mem_haz", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
v0000029d961fcbb0_0 .net "oper1", 31 0, L_0000029d96235c10;  alias, 1 drivers
v0000029d961fd6f0_0 .net "oper2", 31 0, L_0000029d9629b8c0;  alias, 1 drivers
v0000029d961fef50_0 .net "pc", 31 0, v0000029d961fe4b0_0;  alias, 1 drivers
v0000029d961fd510_0 .net "rs1", 31 0, v0000029d961fec30_0;  alias, 1 drivers
v0000029d961fe910_0 .net "rs2_in", 31 0, v0000029d961fe5f0_0;  alias, 1 drivers
v0000029d961fd5b0_0 .net "rs2_out", 31 0, L_0000029d9629a510;  alias, 1 drivers
v0000029d961fea50_0 .net "store_rs2_forward", 1 0, L_0000029d9622c920;  alias, 1 drivers
L_0000029d9622e720 .functor MUXZ 32, v0000029d961fd150_0, L_0000029d96235c10, v0000029d961fce30_0, C4<>;
S_0000029d96003350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000029d960031c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029d961889f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029d96235970 .functor NOT 1, L_0000029d9622d3c0, C4<0>, C4<0>, C4<0>;
L_0000029d962359e0 .functor NOT 1, L_0000029d9622ec20, C4<0>, C4<0>, C4<0>;
L_0000029d96235ac0 .functor NOT 1, L_0000029d9622f440, C4<0>, C4<0>, C4<0>;
L_0000029d96234240 .functor NOT 1, L_0000029d9622dc80, C4<0>, C4<0>, C4<0>;
L_0000029d96234940 .functor AND 32, L_0000029d96234be0, v0000029d961fec30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d962349b0 .functor AND 32, L_0000029d96234a90, L_0000029d962ae6a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96234b00 .functor OR 32, L_0000029d96234940, L_0000029d962349b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d96234c50 .functor AND 32, L_0000029d962341d0, v0000029d961f0610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96235dd0 .functor OR 32, L_0000029d96234b00, L_0000029d96234c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d96235f20 .functor AND 32, L_0000029d962342b0, L_0000029d9622e900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96235c10 .functor OR 32, L_0000029d96235dd0, L_0000029d96235f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d961f4440_0 .net *"_ivl_1", 0 0, L_0000029d9622d3c0;  1 drivers
v0000029d961f3360_0 .net *"_ivl_13", 0 0, L_0000029d9622f440;  1 drivers
v0000029d961f3400_0 .net *"_ivl_14", 0 0, L_0000029d96235ac0;  1 drivers
v0000029d961f35e0_0 .net *"_ivl_19", 0 0, L_0000029d9622f4e0;  1 drivers
v0000029d961f3720_0 .net *"_ivl_2", 0 0, L_0000029d96235970;  1 drivers
v0000029d961f7b30_0 .net *"_ivl_23", 0 0, L_0000029d9622d500;  1 drivers
v0000029d961f73b0_0 .net *"_ivl_27", 0 0, L_0000029d9622dc80;  1 drivers
v0000029d961f6cd0_0 .net *"_ivl_28", 0 0, L_0000029d96234240;  1 drivers
v0000029d961f80d0_0 .net *"_ivl_33", 0 0, L_0000029d9622e2c0;  1 drivers
v0000029d961f6a50_0 .net *"_ivl_37", 0 0, L_0000029d9622e540;  1 drivers
v0000029d961f7d10_0 .net *"_ivl_40", 31 0, L_0000029d96234940;  1 drivers
v0000029d961f8170_0 .net *"_ivl_42", 31 0, L_0000029d962349b0;  1 drivers
v0000029d961f8490_0 .net *"_ivl_44", 31 0, L_0000029d96234b00;  1 drivers
v0000029d961f8fd0_0 .net *"_ivl_46", 31 0, L_0000029d96234c50;  1 drivers
v0000029d961f74f0_0 .net *"_ivl_48", 31 0, L_0000029d96235dd0;  1 drivers
v0000029d961f7450_0 .net *"_ivl_50", 31 0, L_0000029d96235f20;  1 drivers
v0000029d961f7c70_0 .net *"_ivl_7", 0 0, L_0000029d9622ec20;  1 drivers
v0000029d961f78b0_0 .net *"_ivl_8", 0 0, L_0000029d962359e0;  1 drivers
v0000029d961f6d70_0 .net "ina", 31 0, v0000029d961fec30_0;  alias, 1 drivers
v0000029d961f6c30_0 .net "inb", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
v0000029d961f8530_0 .net "inc", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d961f8210_0 .net "ind", 31 0, L_0000029d9622e900;  alias, 1 drivers
v0000029d961f82b0_0 .net "out", 31 0, L_0000029d96235c10;  alias, 1 drivers
v0000029d961f6ff0_0 .net "s0", 31 0, L_0000029d96234be0;  1 drivers
v0000029d961f8df0_0 .net "s1", 31 0, L_0000029d96234a90;  1 drivers
v0000029d961f7130_0 .net "s2", 31 0, L_0000029d962341d0;  1 drivers
v0000029d961f7db0_0 .net "s3", 31 0, L_0000029d962342b0;  1 drivers
v0000029d961f8ad0_0 .net "sel", 1 0, L_0000029d96229680;  alias, 1 drivers
L_0000029d9622d3c0 .part L_0000029d96229680, 1, 1;
LS_0000029d9622ea40_0_0 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_4 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_8 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_12 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_16 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_20 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_24 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_0_28 .concat [ 1 1 1 1], L_0000029d96235970, L_0000029d96235970, L_0000029d96235970, L_0000029d96235970;
LS_0000029d9622ea40_1_0 .concat [ 4 4 4 4], LS_0000029d9622ea40_0_0, LS_0000029d9622ea40_0_4, LS_0000029d9622ea40_0_8, LS_0000029d9622ea40_0_12;
LS_0000029d9622ea40_1_4 .concat [ 4 4 4 4], LS_0000029d9622ea40_0_16, LS_0000029d9622ea40_0_20, LS_0000029d9622ea40_0_24, LS_0000029d9622ea40_0_28;
L_0000029d9622ea40 .concat [ 16 16 0 0], LS_0000029d9622ea40_1_0, LS_0000029d9622ea40_1_4;
L_0000029d9622ec20 .part L_0000029d96229680, 0, 1;
LS_0000029d9622eb80_0_0 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_4 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_8 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_12 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_16 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_20 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_24 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_0_28 .concat [ 1 1 1 1], L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0, L_0000029d962359e0;
LS_0000029d9622eb80_1_0 .concat [ 4 4 4 4], LS_0000029d9622eb80_0_0, LS_0000029d9622eb80_0_4, LS_0000029d9622eb80_0_8, LS_0000029d9622eb80_0_12;
LS_0000029d9622eb80_1_4 .concat [ 4 4 4 4], LS_0000029d9622eb80_0_16, LS_0000029d9622eb80_0_20, LS_0000029d9622eb80_0_24, LS_0000029d9622eb80_0_28;
L_0000029d9622eb80 .concat [ 16 16 0 0], LS_0000029d9622eb80_1_0, LS_0000029d9622eb80_1_4;
L_0000029d9622f440 .part L_0000029d96229680, 1, 1;
LS_0000029d9622f1c0_0_0 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_4 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_8 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_12 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_16 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_20 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_24 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_0_28 .concat [ 1 1 1 1], L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0, L_0000029d96235ac0;
LS_0000029d9622f1c0_1_0 .concat [ 4 4 4 4], LS_0000029d9622f1c0_0_0, LS_0000029d9622f1c0_0_4, LS_0000029d9622f1c0_0_8, LS_0000029d9622f1c0_0_12;
LS_0000029d9622f1c0_1_4 .concat [ 4 4 4 4], LS_0000029d9622f1c0_0_16, LS_0000029d9622f1c0_0_20, LS_0000029d9622f1c0_0_24, LS_0000029d9622f1c0_0_28;
L_0000029d9622f1c0 .concat [ 16 16 0 0], LS_0000029d9622f1c0_1_0, LS_0000029d9622f1c0_1_4;
L_0000029d9622f4e0 .part L_0000029d96229680, 0, 1;
LS_0000029d9622d140_0_0 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_4 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_8 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_12 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_16 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_20 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_24 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_0_28 .concat [ 1 1 1 1], L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0, L_0000029d9622f4e0;
LS_0000029d9622d140_1_0 .concat [ 4 4 4 4], LS_0000029d9622d140_0_0, LS_0000029d9622d140_0_4, LS_0000029d9622d140_0_8, LS_0000029d9622d140_0_12;
LS_0000029d9622d140_1_4 .concat [ 4 4 4 4], LS_0000029d9622d140_0_16, LS_0000029d9622d140_0_20, LS_0000029d9622d140_0_24, LS_0000029d9622d140_0_28;
L_0000029d9622d140 .concat [ 16 16 0 0], LS_0000029d9622d140_1_0, LS_0000029d9622d140_1_4;
L_0000029d9622d500 .part L_0000029d96229680, 1, 1;
LS_0000029d9622e040_0_0 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_4 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_8 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_12 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_16 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_20 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_24 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_0_28 .concat [ 1 1 1 1], L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500, L_0000029d9622d500;
LS_0000029d9622e040_1_0 .concat [ 4 4 4 4], LS_0000029d9622e040_0_0, LS_0000029d9622e040_0_4, LS_0000029d9622e040_0_8, LS_0000029d9622e040_0_12;
LS_0000029d9622e040_1_4 .concat [ 4 4 4 4], LS_0000029d9622e040_0_16, LS_0000029d9622e040_0_20, LS_0000029d9622e040_0_24, LS_0000029d9622e040_0_28;
L_0000029d9622e040 .concat [ 16 16 0 0], LS_0000029d9622e040_1_0, LS_0000029d9622e040_1_4;
L_0000029d9622dc80 .part L_0000029d96229680, 0, 1;
LS_0000029d9622ecc0_0_0 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_4 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_8 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_12 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_16 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_20 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_24 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_0_28 .concat [ 1 1 1 1], L_0000029d96234240, L_0000029d96234240, L_0000029d96234240, L_0000029d96234240;
LS_0000029d9622ecc0_1_0 .concat [ 4 4 4 4], LS_0000029d9622ecc0_0_0, LS_0000029d9622ecc0_0_4, LS_0000029d9622ecc0_0_8, LS_0000029d9622ecc0_0_12;
LS_0000029d9622ecc0_1_4 .concat [ 4 4 4 4], LS_0000029d9622ecc0_0_16, LS_0000029d9622ecc0_0_20, LS_0000029d9622ecc0_0_24, LS_0000029d9622ecc0_0_28;
L_0000029d9622ecc0 .concat [ 16 16 0 0], LS_0000029d9622ecc0_1_0, LS_0000029d9622ecc0_1_4;
L_0000029d9622e2c0 .part L_0000029d96229680, 1, 1;
LS_0000029d9622dfa0_0_0 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_4 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_8 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_12 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_16 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_20 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_24 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_0_28 .concat [ 1 1 1 1], L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0, L_0000029d9622e2c0;
LS_0000029d9622dfa0_1_0 .concat [ 4 4 4 4], LS_0000029d9622dfa0_0_0, LS_0000029d9622dfa0_0_4, LS_0000029d9622dfa0_0_8, LS_0000029d9622dfa0_0_12;
LS_0000029d9622dfa0_1_4 .concat [ 4 4 4 4], LS_0000029d9622dfa0_0_16, LS_0000029d9622dfa0_0_20, LS_0000029d9622dfa0_0_24, LS_0000029d9622dfa0_0_28;
L_0000029d9622dfa0 .concat [ 16 16 0 0], LS_0000029d9622dfa0_1_0, LS_0000029d9622dfa0_1_4;
L_0000029d9622e540 .part L_0000029d96229680, 0, 1;
LS_0000029d9622ed60_0_0 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_4 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_8 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_12 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_16 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_20 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_24 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_0_28 .concat [ 1 1 1 1], L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540, L_0000029d9622e540;
LS_0000029d9622ed60_1_0 .concat [ 4 4 4 4], LS_0000029d9622ed60_0_0, LS_0000029d9622ed60_0_4, LS_0000029d9622ed60_0_8, LS_0000029d9622ed60_0_12;
LS_0000029d9622ed60_1_4 .concat [ 4 4 4 4], LS_0000029d9622ed60_0_16, LS_0000029d9622ed60_0_20, LS_0000029d9622ed60_0_24, LS_0000029d9622ed60_0_28;
L_0000029d9622ed60 .concat [ 16 16 0 0], LS_0000029d9622ed60_1_0, LS_0000029d9622ed60_1_4;
S_0000029d95fb8280 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029d96003350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d96234be0 .functor AND 32, L_0000029d9622ea40, L_0000029d9622eb80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f3900_0 .net "in1", 31 0, L_0000029d9622ea40;  1 drivers
v0000029d961f37c0_0 .net "in2", 31 0, L_0000029d9622eb80;  1 drivers
v0000029d961f3ae0_0 .net "out", 31 0, L_0000029d96234be0;  alias, 1 drivers
S_0000029d95fb8410 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029d96003350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d96234a90 .functor AND 32, L_0000029d9622f1c0, L_0000029d9622d140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f3680_0 .net "in1", 31 0, L_0000029d9622f1c0;  1 drivers
v0000029d961f39a0_0 .net "in2", 31 0, L_0000029d9622d140;  1 drivers
v0000029d961f4120_0 .net "out", 31 0, L_0000029d96234a90;  alias, 1 drivers
S_0000029d95ff15c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029d96003350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d962341d0 .functor AND 32, L_0000029d9622e040, L_0000029d9622ecc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f41c0_0 .net "in1", 31 0, L_0000029d9622e040;  1 drivers
v0000029d961f3b80_0 .net "in2", 31 0, L_0000029d9622ecc0;  1 drivers
v0000029d961f3c20_0 .net "out", 31 0, L_0000029d962341d0;  alias, 1 drivers
S_0000029d961f6340 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029d96003350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d962342b0 .functor AND 32, L_0000029d9622dfa0, L_0000029d9622ed60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f32c0_0 .net "in1", 31 0, L_0000029d9622dfa0;  1 drivers
v0000029d961f4260_0 .net "in2", 31 0, L_0000029d9622ed60;  1 drivers
v0000029d961f4300_0 .net "out", 31 0, L_0000029d962342b0;  alias, 1 drivers
S_0000029d961f6020 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000029d960031c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029d96188ab0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029d96235cf0 .functor NOT 1, L_0000029d9622d5a0, C4<0>, C4<0>, C4<0>;
L_0000029d96235d60 .functor NOT 1, L_0000029d9622dd20, C4<0>, C4<0>, C4<0>;
L_0000029d96235eb0 .functor NOT 1, L_0000029d9622e5e0, C4<0>, C4<0>, C4<0>;
L_0000029d9629b150 .functor NOT 1, L_0000029d9622d640, C4<0>, C4<0>, C4<0>;
L_0000029d9629a3c0 .functor AND 32, L_0000029d96235c80, v0000029d961fe050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629a9e0 .functor AND 32, L_0000029d96235e40, L_0000029d962ae6a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629b310 .functor OR 32, L_0000029d9629a3c0, L_0000029d9629a9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d9629a6d0 .functor AND 32, L_0000029d9616c7d0, v0000029d961f0610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629b380 .functor OR 32, L_0000029d9629b310, L_0000029d9629a6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d9629add0 .functor AND 32, L_0000029d9629b5b0, L_0000029d9622e900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629b8c0 .functor OR 32, L_0000029d9629b380, L_0000029d9629add0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d961f7a90_0 .net *"_ivl_1", 0 0, L_0000029d9622d5a0;  1 drivers
v0000029d961f7630_0 .net *"_ivl_13", 0 0, L_0000029d9622e5e0;  1 drivers
v0000029d961f6af0_0 .net *"_ivl_14", 0 0, L_0000029d96235eb0;  1 drivers
v0000029d961f83f0_0 .net *"_ivl_19", 0 0, L_0000029d9622e360;  1 drivers
v0000029d961f85d0_0 .net *"_ivl_2", 0 0, L_0000029d96235cf0;  1 drivers
v0000029d961f71d0_0 .net *"_ivl_23", 0 0, L_0000029d9622d6e0;  1 drivers
v0000029d961f8f30_0 .net *"_ivl_27", 0 0, L_0000029d9622d640;  1 drivers
v0000029d961f7590_0 .net *"_ivl_28", 0 0, L_0000029d9629b150;  1 drivers
v0000029d961f7e50_0 .net *"_ivl_33", 0 0, L_0000029d9622e400;  1 drivers
v0000029d961f6b90_0 .net *"_ivl_37", 0 0, L_0000029d9622d820;  1 drivers
v0000029d961f7ef0_0 .net *"_ivl_40", 31 0, L_0000029d9629a3c0;  1 drivers
v0000029d961f76d0_0 .net *"_ivl_42", 31 0, L_0000029d9629a9e0;  1 drivers
v0000029d961f87b0_0 .net *"_ivl_44", 31 0, L_0000029d9629b310;  1 drivers
v0000029d961f88f0_0 .net *"_ivl_46", 31 0, L_0000029d9629a6d0;  1 drivers
v0000029d961f7770_0 .net *"_ivl_48", 31 0, L_0000029d9629b380;  1 drivers
v0000029d961f7f90_0 .net *"_ivl_50", 31 0, L_0000029d9629add0;  1 drivers
v0000029d961f6eb0_0 .net *"_ivl_7", 0 0, L_0000029d9622dd20;  1 drivers
v0000029d961f7810_0 .net *"_ivl_8", 0 0, L_0000029d96235d60;  1 drivers
v0000029d961f8990_0 .net "ina", 31 0, v0000029d961fe050_0;  alias, 1 drivers
v0000029d961f6f50_0 .net "inb", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
v0000029d961f8a30_0 .net "inc", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d961f8c10_0 .net "ind", 31 0, L_0000029d9622e900;  alias, 1 drivers
v0000029d961f7090_0 .net "out", 31 0, L_0000029d9629b8c0;  alias, 1 drivers
v0000029d961f7950_0 .net "s0", 31 0, L_0000029d96235c80;  1 drivers
v0000029d961f79f0_0 .net "s1", 31 0, L_0000029d96235e40;  1 drivers
v0000029d961f7bd0_0 .net "s2", 31 0, L_0000029d9616c7d0;  1 drivers
v0000029d961f8cb0_0 .net "s3", 31 0, L_0000029d9629b5b0;  1 drivers
v0000029d961f8030_0 .net "sel", 1 0, L_0000029d9622cf60;  alias, 1 drivers
L_0000029d9622d5a0 .part L_0000029d9622cf60, 1, 1;
LS_0000029d9622eea0_0_0 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_4 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_8 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_12 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_16 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_20 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_24 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_0_28 .concat [ 1 1 1 1], L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0, L_0000029d96235cf0;
LS_0000029d9622eea0_1_0 .concat [ 4 4 4 4], LS_0000029d9622eea0_0_0, LS_0000029d9622eea0_0_4, LS_0000029d9622eea0_0_8, LS_0000029d9622eea0_0_12;
LS_0000029d9622eea0_1_4 .concat [ 4 4 4 4], LS_0000029d9622eea0_0_16, LS_0000029d9622eea0_0_20, LS_0000029d9622eea0_0_24, LS_0000029d9622eea0_0_28;
L_0000029d9622eea0 .concat [ 16 16 0 0], LS_0000029d9622eea0_1_0, LS_0000029d9622eea0_1_4;
L_0000029d9622dd20 .part L_0000029d9622cf60, 0, 1;
LS_0000029d9622dbe0_0_0 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_4 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_8 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_12 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_16 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_20 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_24 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_0_28 .concat [ 1 1 1 1], L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60, L_0000029d96235d60;
LS_0000029d9622dbe0_1_0 .concat [ 4 4 4 4], LS_0000029d9622dbe0_0_0, LS_0000029d9622dbe0_0_4, LS_0000029d9622dbe0_0_8, LS_0000029d9622dbe0_0_12;
LS_0000029d9622dbe0_1_4 .concat [ 4 4 4 4], LS_0000029d9622dbe0_0_16, LS_0000029d9622dbe0_0_20, LS_0000029d9622dbe0_0_24, LS_0000029d9622dbe0_0_28;
L_0000029d9622dbe0 .concat [ 16 16 0 0], LS_0000029d9622dbe0_1_0, LS_0000029d9622dbe0_1_4;
L_0000029d9622e5e0 .part L_0000029d9622cf60, 1, 1;
LS_0000029d9622ee00_0_0 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_4 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_8 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_12 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_16 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_20 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_24 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_0_28 .concat [ 1 1 1 1], L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0, L_0000029d96235eb0;
LS_0000029d9622ee00_1_0 .concat [ 4 4 4 4], LS_0000029d9622ee00_0_0, LS_0000029d9622ee00_0_4, LS_0000029d9622ee00_0_8, LS_0000029d9622ee00_0_12;
LS_0000029d9622ee00_1_4 .concat [ 4 4 4 4], LS_0000029d9622ee00_0_16, LS_0000029d9622ee00_0_20, LS_0000029d9622ee00_0_24, LS_0000029d9622ee00_0_28;
L_0000029d9622ee00 .concat [ 16 16 0 0], LS_0000029d9622ee00_1_0, LS_0000029d9622ee00_1_4;
L_0000029d9622e360 .part L_0000029d9622cf60, 0, 1;
LS_0000029d9622da00_0_0 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_4 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_8 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_12 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_16 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_20 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_24 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_0_28 .concat [ 1 1 1 1], L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360, L_0000029d9622e360;
LS_0000029d9622da00_1_0 .concat [ 4 4 4 4], LS_0000029d9622da00_0_0, LS_0000029d9622da00_0_4, LS_0000029d9622da00_0_8, LS_0000029d9622da00_0_12;
LS_0000029d9622da00_1_4 .concat [ 4 4 4 4], LS_0000029d9622da00_0_16, LS_0000029d9622da00_0_20, LS_0000029d9622da00_0_24, LS_0000029d9622da00_0_28;
L_0000029d9622da00 .concat [ 16 16 0 0], LS_0000029d9622da00_1_0, LS_0000029d9622da00_1_4;
L_0000029d9622d6e0 .part L_0000029d9622cf60, 1, 1;
LS_0000029d9622d1e0_0_0 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_4 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_8 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_12 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_16 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_20 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_24 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_0_28 .concat [ 1 1 1 1], L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0, L_0000029d9622d6e0;
LS_0000029d9622d1e0_1_0 .concat [ 4 4 4 4], LS_0000029d9622d1e0_0_0, LS_0000029d9622d1e0_0_4, LS_0000029d9622d1e0_0_8, LS_0000029d9622d1e0_0_12;
LS_0000029d9622d1e0_1_4 .concat [ 4 4 4 4], LS_0000029d9622d1e0_0_16, LS_0000029d9622d1e0_0_20, LS_0000029d9622d1e0_0_24, LS_0000029d9622d1e0_0_28;
L_0000029d9622d1e0 .concat [ 16 16 0 0], LS_0000029d9622d1e0_1_0, LS_0000029d9622d1e0_1_4;
L_0000029d9622d640 .part L_0000029d9622cf60, 0, 1;
LS_0000029d9622d780_0_0 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_4 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_8 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_12 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_16 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_20 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_24 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_0_28 .concat [ 1 1 1 1], L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150, L_0000029d9629b150;
LS_0000029d9622d780_1_0 .concat [ 4 4 4 4], LS_0000029d9622d780_0_0, LS_0000029d9622d780_0_4, LS_0000029d9622d780_0_8, LS_0000029d9622d780_0_12;
LS_0000029d9622d780_1_4 .concat [ 4 4 4 4], LS_0000029d9622d780_0_16, LS_0000029d9622d780_0_20, LS_0000029d9622d780_0_24, LS_0000029d9622d780_0_28;
L_0000029d9622d780 .concat [ 16 16 0 0], LS_0000029d9622d780_1_0, LS_0000029d9622d780_1_4;
L_0000029d9622e400 .part L_0000029d9622cf60, 1, 1;
LS_0000029d9622ef40_0_0 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_4 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_8 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_12 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_16 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_20 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_24 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_0_28 .concat [ 1 1 1 1], L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400, L_0000029d9622e400;
LS_0000029d9622ef40_1_0 .concat [ 4 4 4 4], LS_0000029d9622ef40_0_0, LS_0000029d9622ef40_0_4, LS_0000029d9622ef40_0_8, LS_0000029d9622ef40_0_12;
LS_0000029d9622ef40_1_4 .concat [ 4 4 4 4], LS_0000029d9622ef40_0_16, LS_0000029d9622ef40_0_20, LS_0000029d9622ef40_0_24, LS_0000029d9622ef40_0_28;
L_0000029d9622ef40 .concat [ 16 16 0 0], LS_0000029d9622ef40_1_0, LS_0000029d9622ef40_1_4;
L_0000029d9622d820 .part L_0000029d9622cf60, 0, 1;
LS_0000029d9622e0e0_0_0 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_4 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_8 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_12 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_16 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_20 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_24 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_0_28 .concat [ 1 1 1 1], L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820, L_0000029d9622d820;
LS_0000029d9622e0e0_1_0 .concat [ 4 4 4 4], LS_0000029d9622e0e0_0_0, LS_0000029d9622e0e0_0_4, LS_0000029d9622e0e0_0_8, LS_0000029d9622e0e0_0_12;
LS_0000029d9622e0e0_1_4 .concat [ 4 4 4 4], LS_0000029d9622e0e0_0_16, LS_0000029d9622e0e0_0_20, LS_0000029d9622e0e0_0_24, LS_0000029d9622e0e0_0_28;
L_0000029d9622e0e0 .concat [ 16 16 0 0], LS_0000029d9622e0e0_1_0, LS_0000029d9622e0e0_1_4;
S_0000029d961f59e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029d961f6020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d96235c80 .functor AND 32, L_0000029d9622eea0, L_0000029d9622dbe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f7310_0 .net "in1", 31 0, L_0000029d9622eea0;  1 drivers
v0000029d961f8350_0 .net "in2", 31 0, L_0000029d9622dbe0;  1 drivers
v0000029d961f8850_0 .net "out", 31 0, L_0000029d96235c80;  alias, 1 drivers
S_0000029d961f5b70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029d961f6020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d96235e40 .functor AND 32, L_0000029d9622ee00, L_0000029d9622da00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f7270_0 .net "in1", 31 0, L_0000029d9622ee00;  1 drivers
v0000029d961f8e90_0 .net "in2", 31 0, L_0000029d9622da00;  1 drivers
v0000029d961f8b70_0 .net "out", 31 0, L_0000029d96235e40;  alias, 1 drivers
S_0000029d961f61b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029d961f6020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d9616c7d0 .functor AND 32, L_0000029d9622d1e0, L_0000029d9622d780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f8670_0 .net "in1", 31 0, L_0000029d9622d1e0;  1 drivers
v0000029d961f6870_0 .net "in2", 31 0, L_0000029d9622d780;  1 drivers
v0000029d961f69b0_0 .net "out", 31 0, L_0000029d9616c7d0;  alias, 1 drivers
S_0000029d961f5d00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029d961f6020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d9629b5b0 .functor AND 32, L_0000029d9622ef40, L_0000029d9622e0e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f6910_0 .net "in1", 31 0, L_0000029d9622ef40;  1 drivers
v0000029d961f6e10_0 .net "in2", 31 0, L_0000029d9622e0e0;  1 drivers
v0000029d961f8710_0 .net "out", 31 0, L_0000029d9629b5b0;  alias, 1 drivers
S_0000029d961f64d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000029d960031c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029d96188af0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029d9629b930 .functor NOT 1, L_0000029d9622d8c0, C4<0>, C4<0>, C4<0>;
L_0000029d9629a4a0 .functor NOT 1, L_0000029d9622e4a0, C4<0>, C4<0>, C4<0>;
L_0000029d9629b230 .functor NOT 1, L_0000029d9622f080, C4<0>, C4<0>, C4<0>;
L_0000029d9629b070 .functor NOT 1, L_0000029d9622f120, C4<0>, C4<0>, C4<0>;
L_0000029d9629b700 .functor AND 32, L_0000029d9629a430, v0000029d961fe5f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629b2a0 .functor AND 32, L_0000029d9629b9a0, L_0000029d962ae6a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629b690 .functor OR 32, L_0000029d9629b700, L_0000029d9629b2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d9629b620 .functor AND 32, L_0000029d9629a890, v0000029d961f0610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629aeb0 .functor OR 32, L_0000029d9629b690, L_0000029d9629b620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d9629ba10 .functor AND 32, L_0000029d9629af90, L_0000029d9622e900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629a510 .functor OR 32, L_0000029d9629aeb0, L_0000029d9629ba10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d961f99d0_0 .net *"_ivl_1", 0 0, L_0000029d9622d8c0;  1 drivers
v0000029d961fa650_0 .net *"_ivl_13", 0 0, L_0000029d9622f080;  1 drivers
v0000029d961fa150_0 .net *"_ivl_14", 0 0, L_0000029d9629b230;  1 drivers
v0000029d961fa6f0_0 .net *"_ivl_19", 0 0, L_0000029d9622f620;  1 drivers
v0000029d961fa0b0_0 .net *"_ivl_2", 0 0, L_0000029d9629b930;  1 drivers
v0000029d961fa330_0 .net *"_ivl_23", 0 0, L_0000029d9622ddc0;  1 drivers
v0000029d961f91b0_0 .net *"_ivl_27", 0 0, L_0000029d9622f120;  1 drivers
v0000029d961f92f0_0 .net *"_ivl_28", 0 0, L_0000029d9629b070;  1 drivers
v0000029d961f9b10_0 .net *"_ivl_33", 0 0, L_0000029d9622df00;  1 drivers
v0000029d961f9a70_0 .net *"_ivl_37", 0 0, L_0000029d9622e680;  1 drivers
v0000029d961f9390_0 .net *"_ivl_40", 31 0, L_0000029d9629b700;  1 drivers
v0000029d961f9cf0_0 .net *"_ivl_42", 31 0, L_0000029d9629b2a0;  1 drivers
v0000029d961f9610_0 .net *"_ivl_44", 31 0, L_0000029d9629b690;  1 drivers
v0000029d961f9bb0_0 .net *"_ivl_46", 31 0, L_0000029d9629b620;  1 drivers
v0000029d961fa5b0_0 .net *"_ivl_48", 31 0, L_0000029d9629aeb0;  1 drivers
v0000029d961f9e30_0 .net *"_ivl_50", 31 0, L_0000029d9629ba10;  1 drivers
v0000029d961f9070_0 .net *"_ivl_7", 0 0, L_0000029d9622e4a0;  1 drivers
v0000029d961f9570_0 .net *"_ivl_8", 0 0, L_0000029d9629a4a0;  1 drivers
v0000029d961f9930_0 .net "ina", 31 0, v0000029d961fe5f0_0;  alias, 1 drivers
v0000029d961f96b0_0 .net "inb", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
v0000029d961f9890_0 .net "inc", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d961f9750_0 .net "ind", 31 0, L_0000029d9622e900;  alias, 1 drivers
v0000029d961f9ed0_0 .net "out", 31 0, L_0000029d9629a510;  alias, 1 drivers
v0000029d961f9f70_0 .net "s0", 31 0, L_0000029d9629a430;  1 drivers
v0000029d961f97f0_0 .net "s1", 31 0, L_0000029d9629b9a0;  1 drivers
v0000029d961fa010_0 .net "s2", 31 0, L_0000029d9629a890;  1 drivers
v0000029d961fda10_0 .net "s3", 31 0, L_0000029d9629af90;  1 drivers
v0000029d961feff0_0 .net "sel", 1 0, L_0000029d9622c920;  alias, 1 drivers
L_0000029d9622d8c0 .part L_0000029d9622c920, 1, 1;
LS_0000029d9622efe0_0_0 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_4 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_8 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_12 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_16 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_20 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_24 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_0_28 .concat [ 1 1 1 1], L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930, L_0000029d9629b930;
LS_0000029d9622efe0_1_0 .concat [ 4 4 4 4], LS_0000029d9622efe0_0_0, LS_0000029d9622efe0_0_4, LS_0000029d9622efe0_0_8, LS_0000029d9622efe0_0_12;
LS_0000029d9622efe0_1_4 .concat [ 4 4 4 4], LS_0000029d9622efe0_0_16, LS_0000029d9622efe0_0_20, LS_0000029d9622efe0_0_24, LS_0000029d9622efe0_0_28;
L_0000029d9622efe0 .concat [ 16 16 0 0], LS_0000029d9622efe0_1_0, LS_0000029d9622efe0_1_4;
L_0000029d9622e4a0 .part L_0000029d9622c920, 0, 1;
LS_0000029d9622f580_0_0 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_4 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_8 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_12 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_16 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_20 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_24 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_0_28 .concat [ 1 1 1 1], L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0, L_0000029d9629a4a0;
LS_0000029d9622f580_1_0 .concat [ 4 4 4 4], LS_0000029d9622f580_0_0, LS_0000029d9622f580_0_4, LS_0000029d9622f580_0_8, LS_0000029d9622f580_0_12;
LS_0000029d9622f580_1_4 .concat [ 4 4 4 4], LS_0000029d9622f580_0_16, LS_0000029d9622f580_0_20, LS_0000029d9622f580_0_24, LS_0000029d9622f580_0_28;
L_0000029d9622f580 .concat [ 16 16 0 0], LS_0000029d9622f580_1_0, LS_0000029d9622f580_1_4;
L_0000029d9622f080 .part L_0000029d9622c920, 1, 1;
LS_0000029d9622d460_0_0 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_4 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_8 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_12 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_16 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_20 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_24 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_0_28 .concat [ 1 1 1 1], L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230, L_0000029d9629b230;
LS_0000029d9622d460_1_0 .concat [ 4 4 4 4], LS_0000029d9622d460_0_0, LS_0000029d9622d460_0_4, LS_0000029d9622d460_0_8, LS_0000029d9622d460_0_12;
LS_0000029d9622d460_1_4 .concat [ 4 4 4 4], LS_0000029d9622d460_0_16, LS_0000029d9622d460_0_20, LS_0000029d9622d460_0_24, LS_0000029d9622d460_0_28;
L_0000029d9622d460 .concat [ 16 16 0 0], LS_0000029d9622d460_1_0, LS_0000029d9622d460_1_4;
L_0000029d9622f620 .part L_0000029d9622c920, 0, 1;
LS_0000029d9622d320_0_0 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_4 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_8 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_12 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_16 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_20 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_24 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_0_28 .concat [ 1 1 1 1], L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620, L_0000029d9622f620;
LS_0000029d9622d320_1_0 .concat [ 4 4 4 4], LS_0000029d9622d320_0_0, LS_0000029d9622d320_0_4, LS_0000029d9622d320_0_8, LS_0000029d9622d320_0_12;
LS_0000029d9622d320_1_4 .concat [ 4 4 4 4], LS_0000029d9622d320_0_16, LS_0000029d9622d320_0_20, LS_0000029d9622d320_0_24, LS_0000029d9622d320_0_28;
L_0000029d9622d320 .concat [ 16 16 0 0], LS_0000029d9622d320_1_0, LS_0000029d9622d320_1_4;
L_0000029d9622ddc0 .part L_0000029d9622c920, 1, 1;
LS_0000029d9622daa0_0_0 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_4 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_8 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_12 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_16 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_20 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_24 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_0_28 .concat [ 1 1 1 1], L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0, L_0000029d9622ddc0;
LS_0000029d9622daa0_1_0 .concat [ 4 4 4 4], LS_0000029d9622daa0_0_0, LS_0000029d9622daa0_0_4, LS_0000029d9622daa0_0_8, LS_0000029d9622daa0_0_12;
LS_0000029d9622daa0_1_4 .concat [ 4 4 4 4], LS_0000029d9622daa0_0_16, LS_0000029d9622daa0_0_20, LS_0000029d9622daa0_0_24, LS_0000029d9622daa0_0_28;
L_0000029d9622daa0 .concat [ 16 16 0 0], LS_0000029d9622daa0_1_0, LS_0000029d9622daa0_1_4;
L_0000029d9622f120 .part L_0000029d9622c920, 0, 1;
LS_0000029d9622f300_0_0 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_4 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_8 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_12 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_16 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_20 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_24 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_0_28 .concat [ 1 1 1 1], L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070, L_0000029d9629b070;
LS_0000029d9622f300_1_0 .concat [ 4 4 4 4], LS_0000029d9622f300_0_0, LS_0000029d9622f300_0_4, LS_0000029d9622f300_0_8, LS_0000029d9622f300_0_12;
LS_0000029d9622f300_1_4 .concat [ 4 4 4 4], LS_0000029d9622f300_0_16, LS_0000029d9622f300_0_20, LS_0000029d9622f300_0_24, LS_0000029d9622f300_0_28;
L_0000029d9622f300 .concat [ 16 16 0 0], LS_0000029d9622f300_1_0, LS_0000029d9622f300_1_4;
L_0000029d9622df00 .part L_0000029d9622c920, 1, 1;
LS_0000029d9622f3a0_0_0 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_4 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_8 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_12 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_16 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_20 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_24 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_0_28 .concat [ 1 1 1 1], L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00, L_0000029d9622df00;
LS_0000029d9622f3a0_1_0 .concat [ 4 4 4 4], LS_0000029d9622f3a0_0_0, LS_0000029d9622f3a0_0_4, LS_0000029d9622f3a0_0_8, LS_0000029d9622f3a0_0_12;
LS_0000029d9622f3a0_1_4 .concat [ 4 4 4 4], LS_0000029d9622f3a0_0_16, LS_0000029d9622f3a0_0_20, LS_0000029d9622f3a0_0_24, LS_0000029d9622f3a0_0_28;
L_0000029d9622f3a0 .concat [ 16 16 0 0], LS_0000029d9622f3a0_1_0, LS_0000029d9622f3a0_1_4;
L_0000029d9622e680 .part L_0000029d9622c920, 0, 1;
LS_0000029d9622f6c0_0_0 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_4 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_8 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_12 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_16 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_20 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_24 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_0_28 .concat [ 1 1 1 1], L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680, L_0000029d9622e680;
LS_0000029d9622f6c0_1_0 .concat [ 4 4 4 4], LS_0000029d9622f6c0_0_0, LS_0000029d9622f6c0_0_4, LS_0000029d9622f6c0_0_8, LS_0000029d9622f6c0_0_12;
LS_0000029d9622f6c0_1_4 .concat [ 4 4 4 4], LS_0000029d9622f6c0_0_16, LS_0000029d9622f6c0_0_20, LS_0000029d9622f6c0_0_24, LS_0000029d9622f6c0_0_28;
L_0000029d9622f6c0 .concat [ 16 16 0 0], LS_0000029d9622f6c0_1_0, LS_0000029d9622f6c0_1_4;
S_0000029d961f6660 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029d961f64d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d9629a430 .functor AND 32, L_0000029d9622efe0, L_0000029d9622f580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f8d50_0 .net "in1", 31 0, L_0000029d9622efe0;  1 drivers
v0000029d961f9430_0 .net "in2", 31 0, L_0000029d9622f580;  1 drivers
v0000029d961f9250_0 .net "out", 31 0, L_0000029d9629a430;  alias, 1 drivers
S_0000029d961f5850 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029d961f64d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d9629b9a0 .functor AND 32, L_0000029d9622d460, L_0000029d9622d320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961fa470_0 .net "in1", 31 0, L_0000029d9622d460;  1 drivers
v0000029d961fa3d0_0 .net "in2", 31 0, L_0000029d9622d320;  1 drivers
v0000029d961f9c50_0 .net "out", 31 0, L_0000029d9629b9a0;  alias, 1 drivers
S_0000029d961f5e90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029d961f64d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d9629a890 .functor AND 32, L_0000029d9622daa0, L_0000029d9622f300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f9d90_0 .net "in1", 31 0, L_0000029d9622daa0;  1 drivers
v0000029d961fa1f0_0 .net "in2", 31 0, L_0000029d9622f300;  1 drivers
v0000029d961f94d0_0 .net "out", 31 0, L_0000029d9629a890;  alias, 1 drivers
S_0000029d961fc490 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029d961f64d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029d9629af90 .functor AND 32, L_0000029d9622f3a0, L_0000029d9622f6c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029d961f9110_0 .net "in1", 31 0, L_0000029d9622f3a0;  1 drivers
v0000029d961fa290_0 .net "in2", 31 0, L_0000029d9622f6c0;  1 drivers
v0000029d961fa510_0 .net "out", 31 0, L_0000029d9629af90;  alias, 1 drivers
S_0000029d961fc170 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000029d96200840 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d96200878 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d962008b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d962008e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d96200920 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d96200958 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d96200990 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d962009c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d96200a00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d96200a38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d96200a70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d96200aa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d96200ae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d96200b18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d96200b50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d96200b88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d96200bc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d96200bf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d96200c30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d96200c68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d96200ca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d96200cd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d96200d10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d96200d48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d96200d80 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d961fe4b0_0 .var "EX1_PC", 31 0;
v0000029d961fd150_0 .var "EX1_PFC", 31 0;
v0000029d961fe050_0 .var "EX1_forward_to_B", 31 0;
v0000029d961fdb50_0 .var "EX1_is_beq", 0 0;
v0000029d961fdbf0_0 .var "EX1_is_bne", 0 0;
v0000029d961fc890_0 .var "EX1_is_jal", 0 0;
v0000029d961fce30_0 .var "EX1_is_jr", 0 0;
v0000029d961feb90_0 .var "EX1_is_oper2_immed", 0 0;
v0000029d961fd3d0_0 .var "EX1_memread", 0 0;
v0000029d961fe0f0_0 .var "EX1_memwrite", 0 0;
v0000029d961fddd0_0 .var "EX1_opcode", 11 0;
v0000029d961fdc90_0 .var "EX1_predicted", 0 0;
v0000029d961feaf0_0 .var "EX1_rd_ind", 4 0;
v0000029d961fc9d0_0 .var "EX1_rd_indzero", 0 0;
v0000029d961fca70_0 .var "EX1_regwrite", 0 0;
v0000029d961fec30_0 .var "EX1_rs1", 31 0;
v0000029d961fced0_0 .var "EX1_rs1_ind", 4 0;
v0000029d961fe5f0_0 .var "EX1_rs2", 31 0;
v0000029d961fe370_0 .var "EX1_rs2_ind", 4 0;
v0000029d961fcc50_0 .net "FLUSH", 0 0, v0000029d96209990_0;  alias, 1 drivers
v0000029d961fe230_0 .net "ID_PC", 31 0, v0000029d96206bf0_0;  alias, 1 drivers
v0000029d961fe690_0 .net "ID_PFC_to_EX", 31 0, L_0000029d9622ab20;  alias, 1 drivers
v0000029d961fe730_0 .net "ID_forward_to_B", 31 0, L_0000029d9622cc40;  alias, 1 drivers
v0000029d961fd790_0 .net "ID_is_beq", 0 0, L_0000029d9622b700;  alias, 1 drivers
v0000029d961fecd0_0 .net "ID_is_bne", 0 0, L_0000029d9622b7a0;  alias, 1 drivers
v0000029d961fed70_0 .net "ID_is_jal", 0 0, L_0000029d9622d280;  alias, 1 drivers
v0000029d961fcf70_0 .net "ID_is_jr", 0 0, L_0000029d9622bca0;  alias, 1 drivers
v0000029d961fdd30_0 .net "ID_is_oper2_immed", 0 0, L_0000029d96234160;  alias, 1 drivers
v0000029d961fee10_0 .net "ID_memread", 0 0, L_0000029d9622e180;  alias, 1 drivers
v0000029d961fde70_0 .net "ID_memwrite", 0 0, L_0000029d9622d960;  alias, 1 drivers
v0000029d961fe2d0_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
v0000029d961fe190_0 .net "ID_predicted", 0 0, v0000029d96208450_0;  alias, 1 drivers
v0000029d961fdf10_0 .net "ID_rd_ind", 4 0, v0000029d9621b1d0_0;  alias, 1 drivers
v0000029d961fd010_0 .net "ID_rd_indzero", 0 0, L_0000029d9622eae0;  1 drivers
v0000029d961fe410_0 .net "ID_regwrite", 0 0, L_0000029d9622f260;  alias, 1 drivers
v0000029d961fe550_0 .net "ID_rs1", 31 0, v0000029d96204710_0;  alias, 1 drivers
v0000029d961fe7d0_0 .net "ID_rs1_ind", 4 0, v0000029d9621b3b0_0;  alias, 1 drivers
v0000029d961fe870_0 .net "ID_rs2", 31 0, v0000029d96205890_0;  alias, 1 drivers
v0000029d961fd650_0 .net "ID_rs2_ind", 4 0, v0000029d9621b310_0;  alias, 1 drivers
v0000029d961fd830_0 .net "clk", 0 0, L_0000029d96235120;  1 drivers
v0000029d961fd0b0_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
E_0000029d961890f0 .event posedge, v0000029d961ef2b0_0, v0000029d961fd830_0;
S_0000029d961fbcc0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000029d96200dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d96200df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d96200e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d96200e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d96200ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d96200ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d96200f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d96200f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d96200f80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d96200fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d96200ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d96201028 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d96201060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d96201098 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d962010d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d96201108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d96201140 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d96201178 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d962011b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d962011e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d96201220 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d96201258 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d96201290 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d962012c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d96201300 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d961fd1f0_0 .net "EX1_ALU_OPER1", 31 0, L_0000029d96235c10;  alias, 1 drivers
v0000029d961fd290_0 .net "EX1_ALU_OPER2", 31 0, L_0000029d9629b8c0;  alias, 1 drivers
v0000029d961fd330_0 .net "EX1_PC", 31 0, v0000029d961fe4b0_0;  alias, 1 drivers
v0000029d961fd8d0_0 .net "EX1_PFC_to_IF", 31 0, L_0000029d9622e720;  alias, 1 drivers
v0000029d961fd970_0 .net "EX1_forward_to_B", 31 0, v0000029d961fe050_0;  alias, 1 drivers
v0000029d961ffe50_0 .net "EX1_is_beq", 0 0, v0000029d961fdb50_0;  alias, 1 drivers
v0000029d96200670_0 .net "EX1_is_bne", 0 0, v0000029d961fdbf0_0;  alias, 1 drivers
v0000029d961ff6d0_0 .net "EX1_is_jal", 0 0, v0000029d961fc890_0;  alias, 1 drivers
v0000029d96200710_0 .net "EX1_is_jr", 0 0, v0000029d961fce30_0;  alias, 1 drivers
v0000029d962000d0_0 .net "EX1_is_oper2_immed", 0 0, v0000029d961feb90_0;  alias, 1 drivers
v0000029d961ffdb0_0 .net "EX1_memread", 0 0, v0000029d961fd3d0_0;  alias, 1 drivers
v0000029d96200170_0 .net "EX1_memwrite", 0 0, v0000029d961fe0f0_0;  alias, 1 drivers
v0000029d961ffb30_0 .net "EX1_opcode", 11 0, v0000029d961fddd0_0;  alias, 1 drivers
v0000029d96200350_0 .net "EX1_predicted", 0 0, v0000029d961fdc90_0;  alias, 1 drivers
v0000029d961ff090_0 .net "EX1_rd_ind", 4 0, v0000029d961feaf0_0;  alias, 1 drivers
v0000029d961ffef0_0 .net "EX1_rd_indzero", 0 0, v0000029d961fc9d0_0;  alias, 1 drivers
v0000029d96200210_0 .net "EX1_regwrite", 0 0, v0000029d961fca70_0;  alias, 1 drivers
v0000029d961fff90_0 .net "EX1_rs1", 31 0, v0000029d961fec30_0;  alias, 1 drivers
v0000029d961ff130_0 .net "EX1_rs1_ind", 4 0, v0000029d961fced0_0;  alias, 1 drivers
v0000029d961ff590_0 .net "EX1_rs2_ind", 4 0, v0000029d961fe370_0;  alias, 1 drivers
v0000029d962005d0_0 .net "EX1_rs2_out", 31 0, L_0000029d9629a510;  alias, 1 drivers
v0000029d961ff1d0_0 .var "EX2_ALU_OPER1", 31 0;
v0000029d961ff3b0_0 .var "EX2_ALU_OPER2", 31 0;
v0000029d961ff8b0_0 .var "EX2_PC", 31 0;
v0000029d961ff270_0 .var "EX2_PFC_to_IF", 31 0;
v0000029d961ff310_0 .var "EX2_forward_to_B", 31 0;
v0000029d961ff450_0 .var "EX2_is_beq", 0 0;
v0000029d961ff4f0_0 .var "EX2_is_bne", 0 0;
v0000029d96200490_0 .var "EX2_is_jal", 0 0;
v0000029d961ff950_0 .var "EX2_is_jr", 0 0;
v0000029d96200030_0 .var "EX2_is_oper2_immed", 0 0;
v0000029d961ff630_0 .var "EX2_memread", 0 0;
v0000029d961ff770_0 .var "EX2_memwrite", 0 0;
v0000029d962002b0_0 .var "EX2_opcode", 11 0;
v0000029d962003f0_0 .var "EX2_predicted", 0 0;
v0000029d96200530_0 .var "EX2_rd_ind", 4 0;
v0000029d961ff810_0 .var "EX2_rd_indzero", 0 0;
v0000029d961ff9f0_0 .var "EX2_regwrite", 0 0;
v0000029d961ffa90_0 .var "EX2_rs1", 31 0;
v0000029d961ffbd0_0 .var "EX2_rs1_ind", 4 0;
v0000029d961ffc70_0 .var "EX2_rs2_ind", 4 0;
v0000029d961ffd10_0 .var "EX2_rs2_out", 31 0;
v0000029d96208bd0_0 .net "FLUSH", 0 0, v0000029d96209a30_0;  alias, 1 drivers
v0000029d96209210_0 .net "clk", 0 0, L_0000029d9629baf0;  1 drivers
v0000029d96208590_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
E_0000029d961887f0 .event posedge, v0000029d961ef2b0_0, v0000029d96209210_0;
S_0000029d961fbe50 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000029d9620b360 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d9620b398 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d9620b3d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d9620b408 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d9620b440 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d9620b478 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d9620b4b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d9620b4e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d9620b520 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d9620b558 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d9620b590 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d9620b5c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d9620b600 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d9620b638 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d9620b670 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d9620b6a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d9620b6e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d9620b718 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d9620b750 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d9620b788 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d9620b7c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d9620b7f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d9620b830 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d9620b868 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d9620b8a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029d96234320 .functor OR 1, L_0000029d9622b700, L_0000029d9622b7a0, C4<0>, C4<0>;
L_0000029d962354a0 .functor AND 1, L_0000029d96234320, L_0000029d96234a20, C4<1>, C4<1>;
L_0000029d962357b0 .functor OR 1, L_0000029d9622b700, L_0000029d9622b7a0, C4<0>, C4<0>;
L_0000029d962345c0 .functor AND 1, L_0000029d962357b0, L_0000029d96234a20, C4<1>, C4<1>;
L_0000029d962348d0 .functor OR 1, L_0000029d9622b700, L_0000029d9622b7a0, C4<0>, C4<0>;
L_0000029d96235a50 .functor AND 1, L_0000029d962348d0, v0000029d96208450_0, C4<1>, C4<1>;
v0000029d96206290_0 .net "EX1_memread", 0 0, v0000029d961fd3d0_0;  alias, 1 drivers
v0000029d96207d70_0 .net "EX1_opcode", 11 0, v0000029d961fddd0_0;  alias, 1 drivers
v0000029d962065b0_0 .net "EX1_rd_ind", 4 0, v0000029d961feaf0_0;  alias, 1 drivers
v0000029d96207550_0 .net "EX1_rd_indzero", 0 0, v0000029d961fc9d0_0;  alias, 1 drivers
v0000029d96207ff0_0 .net "EX2_memread", 0 0, v0000029d961ff630_0;  alias, 1 drivers
v0000029d96207cd0_0 .net "EX2_opcode", 11 0, v0000029d962002b0_0;  alias, 1 drivers
v0000029d96205cf0_0 .net "EX2_rd_ind", 4 0, v0000029d96200530_0;  alias, 1 drivers
v0000029d96207c30_0 .net "EX2_rd_indzero", 0 0, v0000029d961ff810_0;  alias, 1 drivers
v0000029d96207b90_0 .net "ID_EX1_flush", 0 0, v0000029d96209990_0;  alias, 1 drivers
v0000029d962070f0_0 .net "ID_EX2_flush", 0 0, v0000029d96209a30_0;  alias, 1 drivers
v0000029d96206650_0 .net "ID_is_beq", 0 0, L_0000029d9622b700;  alias, 1 drivers
v0000029d96206ab0_0 .net "ID_is_bne", 0 0, L_0000029d9622b7a0;  alias, 1 drivers
v0000029d962060b0_0 .net "ID_is_j", 0 0, L_0000029d9622db40;  alias, 1 drivers
v0000029d962066f0_0 .net "ID_is_jal", 0 0, L_0000029d9622d280;  alias, 1 drivers
v0000029d96207870_0 .net "ID_is_jr", 0 0, L_0000029d9622bca0;  alias, 1 drivers
v0000029d96206330_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
v0000029d96206150_0 .net "ID_rs1_ind", 4 0, v0000029d9621b3b0_0;  alias, 1 drivers
v0000029d96207910_0 .net "ID_rs2_ind", 4 0, v0000029d9621b310_0;  alias, 1 drivers
v0000029d96206e70_0 .net "IF_ID_flush", 0 0, v0000029d9620ad90_0;  alias, 1 drivers
v0000029d96208310_0 .net "IF_ID_write", 0 0, v0000029d9620b150_0;  alias, 1 drivers
v0000029d96206fb0_0 .net "PC_src", 2 0, L_0000029d9622cd80;  alias, 1 drivers
v0000029d96207e10_0 .net "PFC_to_EX", 31 0, L_0000029d9622ab20;  alias, 1 drivers
v0000029d96207690_0 .net "PFC_to_IF", 31 0, L_0000029d9622c100;  alias, 1 drivers
v0000029d96205bb0_0 .net "WB_rd_ind", 4 0, v0000029d962173f0_0;  alias, 1 drivers
v0000029d96207eb0_0 .net "Wrong_prediction", 0 0, L_0000029d9629be00;  alias, 1 drivers
v0000029d96206f10_0 .net *"_ivl_11", 0 0, L_0000029d962345c0;  1 drivers
v0000029d96205c50_0 .net *"_ivl_13", 9 0, L_0000029d9622c6a0;  1 drivers
v0000029d96208090_0 .net *"_ivl_15", 9 0, L_0000029d9622bf20;  1 drivers
v0000029d96207f50_0 .net *"_ivl_16", 9 0, L_0000029d9622c060;  1 drivers
v0000029d96205d90_0 .net *"_ivl_19", 9 0, L_0000029d9622ad00;  1 drivers
v0000029d96207370_0 .net *"_ivl_20", 9 0, L_0000029d9622b840;  1 drivers
v0000029d96206790_0 .net *"_ivl_25", 0 0, L_0000029d962348d0;  1 drivers
v0000029d962079b0_0 .net *"_ivl_27", 0 0, L_0000029d96235a50;  1 drivers
v0000029d96206dd0_0 .net *"_ivl_29", 9 0, L_0000029d9622b8e0;  1 drivers
v0000029d96208130_0 .net *"_ivl_3", 0 0, L_0000029d96234320;  1 drivers
L_0000029d962501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000029d96206010_0 .net/2u *"_ivl_30", 9 0, L_0000029d962501f0;  1 drivers
v0000029d96207410_0 .net *"_ivl_32", 9 0, L_0000029d9622c2e0;  1 drivers
v0000029d962061f0_0 .net *"_ivl_35", 9 0, L_0000029d9622c880;  1 drivers
v0000029d96205e30_0 .net *"_ivl_37", 9 0, L_0000029d9622ce20;  1 drivers
v0000029d96205ed0_0 .net *"_ivl_38", 9 0, L_0000029d9622b980;  1 drivers
v0000029d96208270_0 .net *"_ivl_40", 9 0, L_0000029d9622ac60;  1 drivers
L_0000029d96250238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96207050_0 .net/2s *"_ivl_45", 21 0, L_0000029d96250238;  1 drivers
L_0000029d96250280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d962075f0_0 .net/2s *"_ivl_50", 21 0, L_0000029d96250280;  1 drivers
v0000029d962072d0_0 .net *"_ivl_9", 0 0, L_0000029d962357b0;  1 drivers
v0000029d96207a50_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d96207af0_0 .net "forward_to_B", 31 0, L_0000029d9622cc40;  alias, 1 drivers
v0000029d96206d30_0 .net "imm", 31 0, v0000029d96204990_0;  1 drivers
v0000029d96205f70_0 .net "inst", 31 0, v0000029d96206c90_0;  alias, 1 drivers
v0000029d96207230_0 .net "is_branch_and_taken", 0 0, L_0000029d962354a0;  alias, 1 drivers
v0000029d962081d0_0 .net "is_oper2_immed", 0 0, L_0000029d96234160;  alias, 1 drivers
v0000029d96207190_0 .net "mem_read", 0 0, L_0000029d9622e180;  alias, 1 drivers
v0000029d962074b0_0 .net "mem_write", 0 0, L_0000029d9622d960;  alias, 1 drivers
v0000029d96207730_0 .net "pc", 31 0, v0000029d96206bf0_0;  alias, 1 drivers
v0000029d962077d0_0 .net "pc_write", 0 0, v0000029d9620abb0_0;  alias, 1 drivers
v0000029d962063d0_0 .net "predicted", 0 0, L_0000029d96234a20;  1 drivers
v0000029d96206470_0 .net "predicted_to_EX", 0 0, v0000029d96208450_0;  alias, 1 drivers
v0000029d96206510_0 .net "reg_write", 0 0, L_0000029d9622f260;  alias, 1 drivers
v0000029d96206830_0 .net "reg_write_from_wb", 0 0, v0000029d96217df0_0;  alias, 1 drivers
v0000029d962068d0_0 .net "rs1", 31 0, v0000029d96204710_0;  alias, 1 drivers
v0000029d96206970_0 .net "rs2", 31 0, v0000029d96205890_0;  alias, 1 drivers
v0000029d96206a10_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
v0000029d96206b50_0 .net "wr_reg_data", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
L_0000029d9622cc40 .functor MUXZ 32, v0000029d96205890_0, v0000029d96204990_0, L_0000029d96234160, C4<>;
L_0000029d9622c6a0 .part v0000029d96206bf0_0, 0, 10;
L_0000029d9622bf20 .part v0000029d96206c90_0, 0, 10;
L_0000029d9622c060 .arith/sum 10, L_0000029d9622c6a0, L_0000029d9622bf20;
L_0000029d9622ad00 .part v0000029d96206c90_0, 0, 10;
L_0000029d9622b840 .functor MUXZ 10, L_0000029d9622ad00, L_0000029d9622c060, L_0000029d962345c0, C4<>;
L_0000029d9622b8e0 .part v0000029d96206bf0_0, 0, 10;
L_0000029d9622c2e0 .arith/sum 10, L_0000029d9622b8e0, L_0000029d962501f0;
L_0000029d9622c880 .part v0000029d96206bf0_0, 0, 10;
L_0000029d9622ce20 .part v0000029d96206c90_0, 0, 10;
L_0000029d9622b980 .arith/sum 10, L_0000029d9622c880, L_0000029d9622ce20;
L_0000029d9622ac60 .functor MUXZ 10, L_0000029d9622b980, L_0000029d9622c2e0, L_0000029d96235a50, C4<>;
L_0000029d9622c100 .concat8 [ 10 22 0 0], L_0000029d9622b840, L_0000029d96250238;
L_0000029d9622ab20 .concat8 [ 10 22 0 0], L_0000029d9622ac60, L_0000029d96250280;
S_0000029d961fbfe0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000029d961fbe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000029d9620b8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d9620b918 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d9620b950 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d9620b988 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d9620b9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d9620b9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d9620ba30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d9620ba68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d9620baa0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d9620bad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d9620bb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d9620bb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d9620bb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d9620bbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d9620bbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d9620bc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d9620bc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d9620bc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d9620bcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d9620bd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d9620bd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d9620bd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d9620bdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d9620bde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d9620be20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029d96234f60 .functor OR 1, L_0000029d96234a20, L_0000029d9622c240, C4<0>, C4<0>;
L_0000029d962355f0 .functor OR 1, L_0000029d96234f60, L_0000029d9622b160, C4<0>, C4<0>;
v0000029d962095d0_0 .net "EX1_opcode", 11 0, v0000029d961fddd0_0;  alias, 1 drivers
v0000029d96209170_0 .net "EX2_opcode", 11 0, v0000029d962002b0_0;  alias, 1 drivers
v0000029d9620a4d0_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
v0000029d9620a7f0_0 .net "PC_src", 2 0, L_0000029d9622cd80;  alias, 1 drivers
v0000029d962089f0_0 .net "Wrong_prediction", 0 0, L_0000029d9629be00;  alias, 1 drivers
L_0000029d962503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000029d9620a250_0 .net/2u *"_ivl_0", 2 0, L_0000029d962503e8;  1 drivers
v0000029d96209d50_0 .net *"_ivl_10", 0 0, L_0000029d9622b020;  1 drivers
L_0000029d96250508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000029d96208770_0 .net/2u *"_ivl_12", 2 0, L_0000029d96250508;  1 drivers
L_0000029d96250550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029d96208a90_0 .net/2u *"_ivl_14", 11 0, L_0000029d96250550;  1 drivers
v0000029d96208b30_0 .net *"_ivl_16", 0 0, L_0000029d9622c240;  1 drivers
v0000029d9620ab10_0 .net *"_ivl_19", 0 0, L_0000029d96234f60;  1 drivers
L_0000029d96250430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000029d96208d10_0 .net/2u *"_ivl_2", 11 0, L_0000029d96250430;  1 drivers
L_0000029d96250598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620a390_0 .net/2u *"_ivl_20", 11 0, L_0000029d96250598;  1 drivers
v0000029d9620a610_0 .net *"_ivl_22", 0 0, L_0000029d9622b160;  1 drivers
v0000029d96208f90_0 .net *"_ivl_25", 0 0, L_0000029d962355f0;  1 drivers
L_0000029d962505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000029d96209030_0 .net/2u *"_ivl_26", 2 0, L_0000029d962505e0;  1 drivers
L_0000029d96250628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000029d9620a570_0 .net/2u *"_ivl_28", 2 0, L_0000029d96250628;  1 drivers
v0000029d96209df0_0 .net *"_ivl_30", 2 0, L_0000029d9622bac0;  1 drivers
v0000029d9620a430_0 .net *"_ivl_32", 2 0, L_0000029d9622b520;  1 drivers
v0000029d9620a6b0_0 .net *"_ivl_34", 2 0, L_0000029d9622bb60;  1 drivers
v0000029d96209350_0 .net *"_ivl_4", 0 0, L_0000029d9622c1a0;  1 drivers
L_0000029d96250478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000029d9620a750_0 .net/2u *"_ivl_6", 2 0, L_0000029d96250478;  1 drivers
L_0000029d962504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029d96209b70_0 .net/2u *"_ivl_8", 11 0, L_0000029d962504c0;  1 drivers
v0000029d96209850_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d9620a890_0 .net "predicted", 0 0, L_0000029d96234a20;  alias, 1 drivers
v0000029d96209710_0 .net "predicted_to_EX", 0 0, v0000029d96208450_0;  alias, 1 drivers
v0000029d96209f30_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
v0000029d962090d0_0 .net "state", 1 0, v0000029d96208950_0;  1 drivers
L_0000029d9622c1a0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250430;
L_0000029d9622b020 .cmp/eq 12, v0000029d961fddd0_0, L_0000029d962504c0;
L_0000029d9622c240 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250550;
L_0000029d9622b160 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250598;
L_0000029d9622bac0 .functor MUXZ 3, L_0000029d96250628, L_0000029d962505e0, L_0000029d962355f0, C4<>;
L_0000029d9622b520 .functor MUXZ 3, L_0000029d9622bac0, L_0000029d96250508, L_0000029d9622b020, C4<>;
L_0000029d9622bb60 .functor MUXZ 3, L_0000029d9622b520, L_0000029d96250478, L_0000029d9622c1a0, C4<>;
L_0000029d9622cd80 .functor MUXZ 3, L_0000029d9622bb60, L_0000029d962503e8, L_0000029d9629be00, C4<>;
S_0000029d961fa870 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000029d961fbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000029d9620be60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d9620be98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d9620bed0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d9620bf08 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d9620bf40 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d9620bf78 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d9620bfb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d9620bfe8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d9620c020 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d9620c058 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d9620c090 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d9620c0c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d9620c100 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d9620c138 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d9620c170 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d9620c1a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d9620c1e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d9620c218 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d9620c250 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d9620c288 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d9620c2c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d9620c2f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d9620c330 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d9620c368 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d9620c3a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029d96235040 .functor OR 1, L_0000029d9622c740, L_0000029d9622cce0, C4<0>, C4<0>;
L_0000029d96235510 .functor OR 1, L_0000029d9622c7e0, L_0000029d9622abc0, C4<0>, C4<0>;
L_0000029d96234390 .functor AND 1, L_0000029d96235040, L_0000029d96235510, C4<1>, C4<1>;
L_0000029d96234400 .functor NOT 1, L_0000029d96234390, C4<0>, C4<0>, C4<0>;
L_0000029d96235660 .functor OR 1, v0000029d96229a40_0, L_0000029d96234400, C4<0>, C4<0>;
L_0000029d96234a20 .functor NOT 1, L_0000029d96235660, C4<0>, C4<0>, C4<0>;
v0000029d962088b0_0 .net "EX_opcode", 11 0, v0000029d962002b0_0;  alias, 1 drivers
v0000029d96209cb0_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
v0000029d96208db0_0 .net "Wrong_prediction", 0 0, L_0000029d9629be00;  alias, 1 drivers
L_0000029d962502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620a070_0 .net/2u *"_ivl_0", 11 0, L_0000029d962502c8;  1 drivers
L_0000029d96250358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029d9620a9d0_0 .net/2u *"_ivl_10", 1 0, L_0000029d96250358;  1 drivers
v0000029d9620a110_0 .net *"_ivl_12", 0 0, L_0000029d9622c7e0;  1 drivers
L_0000029d962503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000029d96209670_0 .net/2u *"_ivl_14", 1 0, L_0000029d962503a0;  1 drivers
v0000029d96208c70_0 .net *"_ivl_16", 0 0, L_0000029d9622abc0;  1 drivers
v0000029d9620a1b0_0 .net *"_ivl_19", 0 0, L_0000029d96235510;  1 drivers
v0000029d9620a2f0_0 .net *"_ivl_2", 0 0, L_0000029d9622c740;  1 drivers
v0000029d96209e90_0 .net *"_ivl_21", 0 0, L_0000029d96234390;  1 drivers
v0000029d962084f0_0 .net *"_ivl_22", 0 0, L_0000029d96234400;  1 drivers
v0000029d96208810_0 .net *"_ivl_25", 0 0, L_0000029d96235660;  1 drivers
L_0000029d96250310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029d96208630_0 .net/2u *"_ivl_4", 11 0, L_0000029d96250310;  1 drivers
v0000029d962083b0_0 .net *"_ivl_6", 0 0, L_0000029d9622cce0;  1 drivers
v0000029d96209530_0 .net *"_ivl_9", 0 0, L_0000029d96235040;  1 drivers
v0000029d96208e50_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d962086d0_0 .net "predicted", 0 0, L_0000029d96234a20;  alias, 1 drivers
v0000029d96208450_0 .var "predicted_to_EX", 0 0;
v0000029d96208ef0_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
v0000029d96208950_0 .var "state", 1 0;
E_0000029d96189170 .event posedge, v0000029d96208e50_0, v0000029d961ef2b0_0;
L_0000029d9622c740 .cmp/eq 12, v0000029d9621af50_0, L_0000029d962502c8;
L_0000029d9622cce0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250310;
L_0000029d9622c7e0 .cmp/eq 2, v0000029d96208950_0, L_0000029d96250358;
L_0000029d9622abc0 .cmp/eq 2, v0000029d96208950_0, L_0000029d962503a0;
S_0000029d961fb4f0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000029d961fbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000029d9620c3e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d9620c418 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d9620c450 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d9620c488 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d9620c4c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d9620c4f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d9620c530 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d9620c568 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d9620c5a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d9620c5d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d9620c610 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d9620c648 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d9620c680 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d9620c6b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d9620c6f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d9620c728 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d9620c760 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d9620c798 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d9620c7d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d9620c808 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d9620c840 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d9620c878 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d9620c8b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d9620c8e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d9620c920 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d9620a930_0 .net "EX1_memread", 0 0, v0000029d961fd3d0_0;  alias, 1 drivers
v0000029d962098f0_0 .net "EX1_rd_ind", 4 0, v0000029d961feaf0_0;  alias, 1 drivers
v0000029d962093f0_0 .net "EX1_rd_indzero", 0 0, v0000029d961fc9d0_0;  alias, 1 drivers
v0000029d96209490_0 .net "EX2_memread", 0 0, v0000029d961ff630_0;  alias, 1 drivers
v0000029d962097b0_0 .net "EX2_rd_ind", 4 0, v0000029d96200530_0;  alias, 1 drivers
v0000029d9620aa70_0 .net "EX2_rd_indzero", 0 0, v0000029d961ff810_0;  alias, 1 drivers
v0000029d96209990_0 .var "ID_EX1_flush", 0 0;
v0000029d96209a30_0 .var "ID_EX2_flush", 0 0;
v0000029d96209ad0_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
v0000029d96209c10_0 .net "ID_rs1_ind", 4 0, v0000029d9621b3b0_0;  alias, 1 drivers
v0000029d96209fd0_0 .net "ID_rs2_ind", 4 0, v0000029d9621b310_0;  alias, 1 drivers
v0000029d9620b150_0 .var "IF_ID_Write", 0 0;
v0000029d9620ad90_0 .var "IF_ID_flush", 0 0;
v0000029d9620abb0_0 .var "PC_Write", 0 0;
v0000029d9620acf0_0 .net "Wrong_prediction", 0 0, L_0000029d9629be00;  alias, 1 drivers
E_0000029d96188770/0 .event anyedge, v0000029d961f4580_0, v0000029d961fd3d0_0, v0000029d961fc9d0_0, v0000029d961fe7d0_0;
E_0000029d96188770/1 .event anyedge, v0000029d961feaf0_0, v0000029d961fd650_0, v0000029d96112880_0, v0000029d961ff810_0;
E_0000029d96188770/2 .event anyedge, v0000029d961efad0_0, v0000029d961fe2d0_0;
E_0000029d96188770 .event/or E_0000029d96188770/0, E_0000029d96188770/1, E_0000029d96188770/2;
S_0000029d961fb680 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000029d961fbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000029d9620c960 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d9620c998 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d9620c9d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d9620ca08 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d9620ca40 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d9620ca78 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d9620cab0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d9620cae8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d9620cb20 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d9620cb58 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d9620cb90 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d9620cbc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d9620cc00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d9620cc38 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d9620cc70 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d9620cca8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d9620cce0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d9620cd18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d9620cd50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d9620cd88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d9620cdc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d9620cdf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d9620ce30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d9620ce68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d9620cea0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029d96234780 .functor OR 1, L_0000029d9622c380, L_0000029d9622ada0, C4<0>, C4<0>;
L_0000029d962356d0 .functor OR 1, L_0000029d96234780, L_0000029d9622c4c0, C4<0>, C4<0>;
L_0000029d96234630 .functor OR 1, L_0000029d962356d0, L_0000029d9622c560, C4<0>, C4<0>;
L_0000029d96235820 .functor OR 1, L_0000029d96234630, L_0000029d9622ae40, C4<0>, C4<0>;
L_0000029d96235190 .functor OR 1, L_0000029d96235820, L_0000029d9622af80, C4<0>, C4<0>;
L_0000029d96234710 .functor OR 1, L_0000029d96235190, L_0000029d9622b340, C4<0>, C4<0>;
L_0000029d96234b70 .functor OR 1, L_0000029d96234710, L_0000029d9622b5c0, C4<0>, C4<0>;
L_0000029d96234160 .functor OR 1, L_0000029d96234b70, L_0000029d9622b660, C4<0>, C4<0>;
L_0000029d96235890 .functor OR 1, L_0000029d9622e220, L_0000029d9622e9a0, C4<0>, C4<0>;
L_0000029d962347f0 .functor OR 1, L_0000029d96235890, L_0000029d9622d000, C4<0>, C4<0>;
L_0000029d96235b30 .functor OR 1, L_0000029d962347f0, L_0000029d9622de60, C4<0>, C4<0>;
L_0000029d96235900 .functor OR 1, L_0000029d96235b30, L_0000029d9622f760, C4<0>, C4<0>;
v0000029d9620b1f0_0 .net "ID_opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
L_0000029d96250670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620ae30_0 .net/2u *"_ivl_0", 11 0, L_0000029d96250670;  1 drivers
L_0000029d96250700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620af70_0 .net/2u *"_ivl_10", 11 0, L_0000029d96250700;  1 drivers
L_0000029d96250bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620aed0_0 .net/2u *"_ivl_102", 11 0, L_0000029d96250bc8;  1 drivers
L_0000029d96250c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620b290_0 .net/2u *"_ivl_106", 11 0, L_0000029d96250c10;  1 drivers
v0000029d9620ac50_0 .net *"_ivl_12", 0 0, L_0000029d9622c4c0;  1 drivers
v0000029d9620b010_0 .net *"_ivl_15", 0 0, L_0000029d962356d0;  1 drivers
L_0000029d96250748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000029d9620b0b0_0 .net/2u *"_ivl_16", 11 0, L_0000029d96250748;  1 drivers
v0000029d96205b10_0 .net *"_ivl_18", 0 0, L_0000029d9622c560;  1 drivers
v0000029d96204fd0_0 .net *"_ivl_2", 0 0, L_0000029d9622c380;  1 drivers
v0000029d96204ad0_0 .net *"_ivl_21", 0 0, L_0000029d96234630;  1 drivers
L_0000029d96250790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000029d96205070_0 .net/2u *"_ivl_22", 11 0, L_0000029d96250790;  1 drivers
v0000029d962052f0_0 .net *"_ivl_24", 0 0, L_0000029d9622ae40;  1 drivers
v0000029d96205430_0 .net *"_ivl_27", 0 0, L_0000029d96235820;  1 drivers
L_0000029d962507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029d962033b0_0 .net/2u *"_ivl_28", 11 0, L_0000029d962507d8;  1 drivers
v0000029d96204a30_0 .net *"_ivl_30", 0 0, L_0000029d9622af80;  1 drivers
v0000029d96205110_0 .net *"_ivl_33", 0 0, L_0000029d96235190;  1 drivers
L_0000029d96250820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96204cb0_0 .net/2u *"_ivl_34", 11 0, L_0000029d96250820;  1 drivers
v0000029d962048f0_0 .net *"_ivl_36", 0 0, L_0000029d9622b340;  1 drivers
v0000029d962039f0_0 .net *"_ivl_39", 0 0, L_0000029d96234710;  1 drivers
L_0000029d962506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000029d96203ef0_0 .net/2u *"_ivl_4", 11 0, L_0000029d962506b8;  1 drivers
L_0000029d96250868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000029d96204b70_0 .net/2u *"_ivl_40", 11 0, L_0000029d96250868;  1 drivers
v0000029d96203450_0 .net *"_ivl_42", 0 0, L_0000029d9622b5c0;  1 drivers
v0000029d962056b0_0 .net *"_ivl_45", 0 0, L_0000029d96234b70;  1 drivers
L_0000029d962508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000029d96203f90_0 .net/2u *"_ivl_46", 11 0, L_0000029d962508b0;  1 drivers
v0000029d962054d0_0 .net *"_ivl_48", 0 0, L_0000029d9622b660;  1 drivers
L_0000029d962508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029d962051b0_0 .net/2u *"_ivl_52", 11 0, L_0000029d962508f8;  1 drivers
L_0000029d96250940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029d96204e90_0 .net/2u *"_ivl_56", 11 0, L_0000029d96250940;  1 drivers
v0000029d962059d0_0 .net *"_ivl_6", 0 0, L_0000029d9622ada0;  1 drivers
L_0000029d96250988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029d96204d50_0 .net/2u *"_ivl_60", 11 0, L_0000029d96250988;  1 drivers
L_0000029d962509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000029d96205250_0 .net/2u *"_ivl_64", 11 0, L_0000029d962509d0;  1 drivers
L_0000029d96250a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029d96205390_0 .net/2u *"_ivl_68", 11 0, L_0000029d96250a18;  1 drivers
L_0000029d96250a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029d962042b0_0 .net/2u *"_ivl_72", 11 0, L_0000029d96250a60;  1 drivers
v0000029d96204350_0 .net *"_ivl_74", 0 0, L_0000029d9622e220;  1 drivers
L_0000029d96250aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029d96204c10_0 .net/2u *"_ivl_76", 11 0, L_0000029d96250aa8;  1 drivers
v0000029d96204850_0 .net *"_ivl_78", 0 0, L_0000029d9622e9a0;  1 drivers
v0000029d96205570_0 .net *"_ivl_81", 0 0, L_0000029d96235890;  1 drivers
L_0000029d96250af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029d962045d0_0 .net/2u *"_ivl_82", 11 0, L_0000029d96250af0;  1 drivers
v0000029d962034f0_0 .net *"_ivl_84", 0 0, L_0000029d9622d000;  1 drivers
v0000029d96205610_0 .net *"_ivl_87", 0 0, L_0000029d962347f0;  1 drivers
L_0000029d96250b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029d96203e50_0 .net/2u *"_ivl_88", 11 0, L_0000029d96250b38;  1 drivers
v0000029d962043f0_0 .net *"_ivl_9", 0 0, L_0000029d96234780;  1 drivers
v0000029d96203bd0_0 .net *"_ivl_90", 0 0, L_0000029d9622de60;  1 drivers
v0000029d96203c70_0 .net *"_ivl_93", 0 0, L_0000029d96235b30;  1 drivers
L_0000029d96250b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029d96204210_0 .net/2u *"_ivl_94", 11 0, L_0000029d96250b80;  1 drivers
v0000029d96204030_0 .net *"_ivl_96", 0 0, L_0000029d9622f760;  1 drivers
v0000029d96203590_0 .net *"_ivl_99", 0 0, L_0000029d96235900;  1 drivers
v0000029d962040d0_0 .net "is_beq", 0 0, L_0000029d9622b700;  alias, 1 drivers
v0000029d96204670_0 .net "is_bne", 0 0, L_0000029d9622b7a0;  alias, 1 drivers
v0000029d96205750_0 .net "is_j", 0 0, L_0000029d9622db40;  alias, 1 drivers
v0000029d962047b0_0 .net "is_jal", 0 0, L_0000029d9622d280;  alias, 1 drivers
v0000029d96204170_0 .net "is_jr", 0 0, L_0000029d9622bca0;  alias, 1 drivers
v0000029d96204490_0 .net "is_oper2_immed", 0 0, L_0000029d96234160;  alias, 1 drivers
v0000029d96203a90_0 .net "memread", 0 0, L_0000029d9622e180;  alias, 1 drivers
v0000029d96203b30_0 .net "memwrite", 0 0, L_0000029d9622d960;  alias, 1 drivers
v0000029d96203770_0 .net "regwrite", 0 0, L_0000029d9622f260;  alias, 1 drivers
L_0000029d9622c380 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250670;
L_0000029d9622ada0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d962506b8;
L_0000029d9622c4c0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250700;
L_0000029d9622c560 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250748;
L_0000029d9622ae40 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250790;
L_0000029d9622af80 .cmp/eq 12, v0000029d9621af50_0, L_0000029d962507d8;
L_0000029d9622b340 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250820;
L_0000029d9622b5c0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250868;
L_0000029d9622b660 .cmp/eq 12, v0000029d9621af50_0, L_0000029d962508b0;
L_0000029d9622b700 .cmp/eq 12, v0000029d9621af50_0, L_0000029d962508f8;
L_0000029d9622b7a0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250940;
L_0000029d9622bca0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250988;
L_0000029d9622d280 .cmp/eq 12, v0000029d9621af50_0, L_0000029d962509d0;
L_0000029d9622db40 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250a18;
L_0000029d9622e220 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250a60;
L_0000029d9622e9a0 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250aa8;
L_0000029d9622d000 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250af0;
L_0000029d9622de60 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250b38;
L_0000029d9622f760 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250b80;
L_0000029d9622f260 .reduce/nor L_0000029d96235900;
L_0000029d9622e180 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250bc8;
L_0000029d9622d960 .cmp/eq 12, v0000029d9621af50_0, L_0000029d96250c10;
S_0000029d961fc620 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000029d961fbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000029d96214ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d96214f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d96214f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d96214f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d96214fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d96215008 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d96215040 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d96215078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d962150b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d962150e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d96215120 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d96215158 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d96215190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d962151c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d96215200 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d96215238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d96215270 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d962152a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d962152e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d96215318 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d96215350 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d96215388 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d962153c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d962153f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d96215430 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d96204990_0 .var "Immed", 31 0;
v0000029d96203d10_0 .net "Inst", 31 0, v0000029d96206c90_0;  alias, 1 drivers
v0000029d96204530_0 .net "opcode", 11 0, v0000029d9621af50_0;  alias, 1 drivers
E_0000029d96189270 .event anyedge, v0000029d961fe2d0_0, v0000029d96203d10_0;
S_0000029d961fb360 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000029d961fbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000029d96204710_0 .var "Read_data1", 31 0;
v0000029d96205890_0 .var "Read_data2", 31 0;
v0000029d96204f30_0 .net "Read_reg1", 4 0, v0000029d9621b3b0_0;  alias, 1 drivers
v0000029d96205930_0 .net "Read_reg2", 4 0, v0000029d9621b310_0;  alias, 1 drivers
v0000029d96203db0_0 .net "Write_data", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
v0000029d96205a70_0 .net "Write_en", 0 0, v0000029d96217df0_0;  alias, 1 drivers
v0000029d96203630_0 .net "Write_reg", 4 0, v0000029d962173f0_0;  alias, 1 drivers
v0000029d962036d0_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d96203810_0 .var/i "i", 31 0;
v0000029d962038b0 .array "reg_file", 0 31, 31 0;
v0000029d96203950_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
E_0000029d961891b0 .event posedge, v0000029d96208e50_0;
S_0000029d961fb810 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000029d961fb360;
 .timescale 0 0;
v0000029d96204df0_0 .var/i "i", 31 0;
S_0000029d961faa00 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000029d96215470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d962154a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d962154e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d96215518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d96215550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d96215588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d962155c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d962155f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d96215630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d96215668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d962156a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d962156d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d96215710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d96215748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d96215780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d962157b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d962157f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d96215828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d96215860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d96215898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d962158d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d96215908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d96215940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d96215978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d962159b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d96206c90_0 .var "ID_INST", 31 0;
v0000029d96206bf0_0 .var "ID_PC", 31 0;
v0000029d9621af50_0 .var "ID_opcode", 11 0;
v0000029d9621b1d0_0 .var "ID_rd_ind", 4 0;
v0000029d9621b3b0_0 .var "ID_rs1_ind", 4 0;
v0000029d9621b310_0 .var "ID_rs2_ind", 4 0;
v0000029d9621bef0_0 .net "IF_FLUSH", 0 0, v0000029d9620ad90_0;  alias, 1 drivers
v0000029d9621c5d0_0 .net "IF_INST", 31 0, L_0000029d962350b0;  alias, 1 drivers
v0000029d9621b450_0 .net "IF_PC", 31 0, v0000029d9621b590_0;  alias, 1 drivers
v0000029d9621b8b0_0 .net "clk", 0 0, L_0000029d96235350;  1 drivers
v0000029d9621c490_0 .net "if_id_Write", 0 0, v0000029d9620b150_0;  alias, 1 drivers
v0000029d9621c170_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
E_0000029d96188c30 .event posedge, v0000029d961ef2b0_0, v0000029d9621b8b0_0;
S_0000029d961fc300 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000029d962177b0_0 .net "EX1_PFC", 31 0, L_0000029d9622e720;  alias, 1 drivers
v0000029d96217990_0 .net "EX2_PFC", 31 0, v0000029d961ff270_0;  alias, 1 drivers
v0000029d96215b90_0 .net "ID_PFC", 31 0, L_0000029d9622c100;  alias, 1 drivers
v0000029d96217b70_0 .net "PC_src", 2 0, L_0000029d9622cd80;  alias, 1 drivers
v0000029d96216d10_0 .net "PC_write", 0 0, v0000029d9620abb0_0;  alias, 1 drivers
L_0000029d96250088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029d96215a50_0 .net/2u *"_ivl_0", 31 0, L_0000029d96250088;  1 drivers
v0000029d96217f30_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d962164f0_0 .net "inst", 31 0, L_0000029d962350b0;  alias, 1 drivers
v0000029d96215c30_0 .net "inst_mem_in", 31 0, v0000029d9621b590_0;  alias, 1 drivers
v0000029d96215d70_0 .net "pc_reg_in", 31 0, L_0000029d96234ef0;  1 drivers
v0000029d96217fd0_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
L_0000029d9622b3e0 .arith/sum 32, v0000029d9621b590_0, L_0000029d96250088;
S_0000029d961fab90 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000029d961fc300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000029d962350b0 .functor BUFZ 32, L_0000029d9622bc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d9621c210_0 .net "Data_Out", 31 0, L_0000029d962350b0;  alias, 1 drivers
v0000029d9621bf90 .array "InstMem", 2047 0, 31 0;
v0000029d9621c350_0 .net *"_ivl_0", 31 0, L_0000029d9622bc00;  1 drivers
v0000029d9621b4f0_0 .net *"_ivl_3", 10 0, L_0000029d9622cba0;  1 drivers
v0000029d9621c710_0 .net *"_ivl_4", 12 0, L_0000029d9622be80;  1 drivers
L_0000029d962501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029d9621aff0_0 .net *"_ivl_7", 1 0, L_0000029d962501a8;  1 drivers
v0000029d9621c7b0_0 .net "addr", 31 0, v0000029d9621b590_0;  alias, 1 drivers
v0000029d9621cfd0_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d9621b270_0 .var/i "i", 31 0;
L_0000029d9622bc00 .array/port v0000029d9621bf90, L_0000029d9622be80;
L_0000029d9622cba0 .part v0000029d9621b590_0, 0, 11;
L_0000029d9622be80 .concat [ 11 2 0 0], L_0000029d9622cba0, L_0000029d962501a8;
S_0000029d961fb9a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000029d961fc300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000029d96188cf0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000029d9621aaf0_0 .net "DataIn", 31 0, L_0000029d96234ef0;  alias, 1 drivers
v0000029d9621b590_0 .var "DataOut", 31 0;
v0000029d9621c030_0 .net "PC_Write", 0 0, v0000029d9620abb0_0;  alias, 1 drivers
v0000029d9621ad70_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d9621c2b0_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
S_0000029d961fad20 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000029d961fc300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000029d96188d70 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000029d9616d330 .functor NOT 1, L_0000029d9622c600, C4<0>, C4<0>, C4<0>;
L_0000029d9616d1e0 .functor NOT 1, L_0000029d9622a9e0, C4<0>, C4<0>, C4<0>;
L_0000029d9616d410 .functor AND 1, L_0000029d9616d330, L_0000029d9616d1e0, C4<1>, C4<1>;
L_0000029d9610bc20 .functor NOT 1, L_0000029d9622b2a0, C4<0>, C4<0>, C4<0>;
L_0000029d9610b360 .functor AND 1, L_0000029d9616d410, L_0000029d9610bc20, C4<1>, C4<1>;
L_0000029d9610b440 .functor AND 32, L_0000029d9622a800, L_0000029d9622b3e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9610b8a0 .functor NOT 1, L_0000029d9622bd40, C4<0>, C4<0>, C4<0>;
L_0000029d96235270 .functor NOT 1, L_0000029d9622aee0, C4<0>, C4<0>, C4<0>;
L_0000029d962340f0 .functor AND 1, L_0000029d9610b8a0, L_0000029d96235270, C4<1>, C4<1>;
L_0000029d96234860 .functor AND 1, L_0000029d962340f0, L_0000029d9622b480, C4<1>, C4<1>;
L_0000029d962346a0 .functor AND 32, L_0000029d9622bfc0, L_0000029d9622c100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96234470 .functor OR 32, L_0000029d9610b440, L_0000029d962346a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d96235430 .functor NOT 1, L_0000029d9622bde0, C4<0>, C4<0>, C4<0>;
L_0000029d96234cc0 .functor AND 1, L_0000029d96235430, L_0000029d9622aa80, C4<1>, C4<1>;
L_0000029d96234e10 .functor NOT 1, L_0000029d9622ba20, C4<0>, C4<0>, C4<0>;
L_0000029d96234010 .functor AND 1, L_0000029d96234cc0, L_0000029d96234e10, C4<1>, C4<1>;
L_0000029d962353c0 .functor AND 32, L_0000029d9622cec0, v0000029d9621b590_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96235580 .functor OR 32, L_0000029d96234470, L_0000029d962353c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d96234fd0 .functor NOT 1, L_0000029d9622a8a0, C4<0>, C4<0>, C4<0>;
L_0000029d962344e0 .functor AND 1, L_0000029d96234fd0, L_0000029d9622c9c0, C4<1>, C4<1>;
L_0000029d96234d30 .functor AND 1, L_0000029d962344e0, L_0000029d9622c420, C4<1>, C4<1>;
L_0000029d96235740 .functor AND 32, L_0000029d9622ca60, L_0000029d9622e720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96235200 .functor OR 32, L_0000029d96235580, L_0000029d96235740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029d96234550 .functor NOT 1, L_0000029d9622a940, C4<0>, C4<0>, C4<0>;
L_0000029d96235ba0 .functor AND 1, L_0000029d9622cb00, L_0000029d96234550, C4<1>, C4<1>;
L_0000029d962352e0 .functor NOT 1, L_0000029d9622b0c0, C4<0>, C4<0>, C4<0>;
L_0000029d96234da0 .functor AND 1, L_0000029d96235ba0, L_0000029d962352e0, C4<1>, C4<1>;
L_0000029d96234e80 .functor AND 32, L_0000029d9622b200, v0000029d961ff270_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d96234ef0 .functor OR 32, L_0000029d96235200, L_0000029d96234e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d9621b810_0 .net *"_ivl_1", 0 0, L_0000029d9622c600;  1 drivers
v0000029d9621ab90_0 .net *"_ivl_11", 0 0, L_0000029d9622b2a0;  1 drivers
v0000029d9621c3f0_0 .net *"_ivl_12", 0 0, L_0000029d9610bc20;  1 drivers
v0000029d9621b630_0 .net *"_ivl_14", 0 0, L_0000029d9610b360;  1 drivers
v0000029d9621b6d0_0 .net *"_ivl_16", 31 0, L_0000029d9622a800;  1 drivers
v0000029d9621c530_0 .net *"_ivl_18", 31 0, L_0000029d9610b440;  1 drivers
v0000029d9621c8f0_0 .net *"_ivl_2", 0 0, L_0000029d9616d330;  1 drivers
v0000029d9621c670_0 .net *"_ivl_21", 0 0, L_0000029d9622bd40;  1 drivers
v0000029d9621ac30_0 .net *"_ivl_22", 0 0, L_0000029d9610b8a0;  1 drivers
v0000029d9621b770_0 .net *"_ivl_25", 0 0, L_0000029d9622aee0;  1 drivers
v0000029d9621cb70_0 .net *"_ivl_26", 0 0, L_0000029d96235270;  1 drivers
v0000029d9621acd0_0 .net *"_ivl_28", 0 0, L_0000029d962340f0;  1 drivers
v0000029d9621cc10_0 .net *"_ivl_31", 0 0, L_0000029d9622b480;  1 drivers
v0000029d9621ca30_0 .net *"_ivl_32", 0 0, L_0000029d96234860;  1 drivers
v0000029d9621b090_0 .net *"_ivl_34", 31 0, L_0000029d9622bfc0;  1 drivers
v0000029d9621ccb0_0 .net *"_ivl_36", 31 0, L_0000029d962346a0;  1 drivers
v0000029d9621d110_0 .net *"_ivl_38", 31 0, L_0000029d96234470;  1 drivers
v0000029d9621d070_0 .net *"_ivl_41", 0 0, L_0000029d9622bde0;  1 drivers
v0000029d9621b950_0 .net *"_ivl_42", 0 0, L_0000029d96235430;  1 drivers
v0000029d9621cad0_0 .net *"_ivl_45", 0 0, L_0000029d9622aa80;  1 drivers
v0000029d9621b130_0 .net *"_ivl_46", 0 0, L_0000029d96234cc0;  1 drivers
v0000029d9621cd50_0 .net *"_ivl_49", 0 0, L_0000029d9622ba20;  1 drivers
v0000029d9621b9f0_0 .net *"_ivl_5", 0 0, L_0000029d9622a9e0;  1 drivers
v0000029d9621ba90_0 .net *"_ivl_50", 0 0, L_0000029d96234e10;  1 drivers
v0000029d9621cdf0_0 .net *"_ivl_52", 0 0, L_0000029d96234010;  1 drivers
v0000029d9621bb30_0 .net *"_ivl_54", 31 0, L_0000029d9622cec0;  1 drivers
v0000029d9621bbd0_0 .net *"_ivl_56", 31 0, L_0000029d962353c0;  1 drivers
v0000029d9621bc70_0 .net *"_ivl_58", 31 0, L_0000029d96235580;  1 drivers
v0000029d9621bd10_0 .net *"_ivl_6", 0 0, L_0000029d9616d1e0;  1 drivers
v0000029d9621c850_0 .net *"_ivl_61", 0 0, L_0000029d9622a8a0;  1 drivers
v0000029d9621bdb0_0 .net *"_ivl_62", 0 0, L_0000029d96234fd0;  1 drivers
v0000029d9621c0d0_0 .net *"_ivl_65", 0 0, L_0000029d9622c9c0;  1 drivers
v0000029d9621be50_0 .net *"_ivl_66", 0 0, L_0000029d962344e0;  1 drivers
v0000029d9621ae10_0 .net *"_ivl_69", 0 0, L_0000029d9622c420;  1 drivers
v0000029d9621c990_0 .net *"_ivl_70", 0 0, L_0000029d96234d30;  1 drivers
v0000029d9621aeb0_0 .net *"_ivl_72", 31 0, L_0000029d9622ca60;  1 drivers
v0000029d9621ce90_0 .net *"_ivl_74", 31 0, L_0000029d96235740;  1 drivers
v0000029d9621cf30_0 .net *"_ivl_76", 31 0, L_0000029d96235200;  1 drivers
v0000029d9621d1b0_0 .net *"_ivl_79", 0 0, L_0000029d9622cb00;  1 drivers
v0000029d9621d250_0 .net *"_ivl_8", 0 0, L_0000029d9616d410;  1 drivers
v0000029d9621d4d0_0 .net *"_ivl_81", 0 0, L_0000029d9622a940;  1 drivers
v0000029d9621d7f0_0 .net *"_ivl_82", 0 0, L_0000029d96234550;  1 drivers
v0000029d9621d750_0 .net *"_ivl_84", 0 0, L_0000029d96235ba0;  1 drivers
v0000029d9621d6b0_0 .net *"_ivl_87", 0 0, L_0000029d9622b0c0;  1 drivers
v0000029d9621d890_0 .net *"_ivl_88", 0 0, L_0000029d962352e0;  1 drivers
v0000029d9621d430_0 .net *"_ivl_90", 0 0, L_0000029d96234da0;  1 drivers
v0000029d9621d930_0 .net *"_ivl_92", 31 0, L_0000029d9622b200;  1 drivers
v0000029d9621d570_0 .net *"_ivl_94", 31 0, L_0000029d96234e80;  1 drivers
v0000029d9621d610_0 .net "ina", 31 0, L_0000029d9622b3e0;  1 drivers
v0000029d9621d2f0_0 .net "inb", 31 0, L_0000029d9622c100;  alias, 1 drivers
v0000029d9621d390_0 .net "inc", 31 0, v0000029d9621b590_0;  alias, 1 drivers
v0000029d962178f0_0 .net "ind", 31 0, L_0000029d9622e720;  alias, 1 drivers
v0000029d96217ad0_0 .net "ine", 31 0, v0000029d961ff270_0;  alias, 1 drivers
L_0000029d962500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96216c70_0 .net "inf", 31 0, L_0000029d962500d0;  1 drivers
L_0000029d96250118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96217d50_0 .net "ing", 31 0, L_0000029d96250118;  1 drivers
L_0000029d96250160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029d96216950_0 .net "inh", 31 0, L_0000029d96250160;  1 drivers
v0000029d96216450_0 .net "out", 31 0, L_0000029d96234ef0;  alias, 1 drivers
v0000029d96217710_0 .net "sel", 2 0, L_0000029d9622cd80;  alias, 1 drivers
L_0000029d9622c600 .part L_0000029d9622cd80, 2, 1;
L_0000029d9622a9e0 .part L_0000029d9622cd80, 1, 1;
L_0000029d9622b2a0 .part L_0000029d9622cd80, 0, 1;
LS_0000029d9622a800_0_0 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_4 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_8 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_12 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_16 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_20 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_24 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_0_28 .concat [ 1 1 1 1], L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360, L_0000029d9610b360;
LS_0000029d9622a800_1_0 .concat [ 4 4 4 4], LS_0000029d9622a800_0_0, LS_0000029d9622a800_0_4, LS_0000029d9622a800_0_8, LS_0000029d9622a800_0_12;
LS_0000029d9622a800_1_4 .concat [ 4 4 4 4], LS_0000029d9622a800_0_16, LS_0000029d9622a800_0_20, LS_0000029d9622a800_0_24, LS_0000029d9622a800_0_28;
L_0000029d9622a800 .concat [ 16 16 0 0], LS_0000029d9622a800_1_0, LS_0000029d9622a800_1_4;
L_0000029d9622bd40 .part L_0000029d9622cd80, 2, 1;
L_0000029d9622aee0 .part L_0000029d9622cd80, 1, 1;
L_0000029d9622b480 .part L_0000029d9622cd80, 0, 1;
LS_0000029d9622bfc0_0_0 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_4 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_8 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_12 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_16 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_20 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_24 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_0_28 .concat [ 1 1 1 1], L_0000029d96234860, L_0000029d96234860, L_0000029d96234860, L_0000029d96234860;
LS_0000029d9622bfc0_1_0 .concat [ 4 4 4 4], LS_0000029d9622bfc0_0_0, LS_0000029d9622bfc0_0_4, LS_0000029d9622bfc0_0_8, LS_0000029d9622bfc0_0_12;
LS_0000029d9622bfc0_1_4 .concat [ 4 4 4 4], LS_0000029d9622bfc0_0_16, LS_0000029d9622bfc0_0_20, LS_0000029d9622bfc0_0_24, LS_0000029d9622bfc0_0_28;
L_0000029d9622bfc0 .concat [ 16 16 0 0], LS_0000029d9622bfc0_1_0, LS_0000029d9622bfc0_1_4;
L_0000029d9622bde0 .part L_0000029d9622cd80, 2, 1;
L_0000029d9622aa80 .part L_0000029d9622cd80, 1, 1;
L_0000029d9622ba20 .part L_0000029d9622cd80, 0, 1;
LS_0000029d9622cec0_0_0 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_4 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_8 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_12 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_16 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_20 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_24 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_0_28 .concat [ 1 1 1 1], L_0000029d96234010, L_0000029d96234010, L_0000029d96234010, L_0000029d96234010;
LS_0000029d9622cec0_1_0 .concat [ 4 4 4 4], LS_0000029d9622cec0_0_0, LS_0000029d9622cec0_0_4, LS_0000029d9622cec0_0_8, LS_0000029d9622cec0_0_12;
LS_0000029d9622cec0_1_4 .concat [ 4 4 4 4], LS_0000029d9622cec0_0_16, LS_0000029d9622cec0_0_20, LS_0000029d9622cec0_0_24, LS_0000029d9622cec0_0_28;
L_0000029d9622cec0 .concat [ 16 16 0 0], LS_0000029d9622cec0_1_0, LS_0000029d9622cec0_1_4;
L_0000029d9622a8a0 .part L_0000029d9622cd80, 2, 1;
L_0000029d9622c9c0 .part L_0000029d9622cd80, 1, 1;
L_0000029d9622c420 .part L_0000029d9622cd80, 0, 1;
LS_0000029d9622ca60_0_0 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_4 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_8 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_12 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_16 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_20 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_24 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_0_28 .concat [ 1 1 1 1], L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30, L_0000029d96234d30;
LS_0000029d9622ca60_1_0 .concat [ 4 4 4 4], LS_0000029d9622ca60_0_0, LS_0000029d9622ca60_0_4, LS_0000029d9622ca60_0_8, LS_0000029d9622ca60_0_12;
LS_0000029d9622ca60_1_4 .concat [ 4 4 4 4], LS_0000029d9622ca60_0_16, LS_0000029d9622ca60_0_20, LS_0000029d9622ca60_0_24, LS_0000029d9622ca60_0_28;
L_0000029d9622ca60 .concat [ 16 16 0 0], LS_0000029d9622ca60_1_0, LS_0000029d9622ca60_1_4;
L_0000029d9622cb00 .part L_0000029d9622cd80, 2, 1;
L_0000029d9622a940 .part L_0000029d9622cd80, 1, 1;
L_0000029d9622b0c0 .part L_0000029d9622cd80, 0, 1;
LS_0000029d9622b200_0_0 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_4 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_8 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_12 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_16 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_20 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_24 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_0_28 .concat [ 1 1 1 1], L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0, L_0000029d96234da0;
LS_0000029d9622b200_1_0 .concat [ 4 4 4 4], LS_0000029d9622b200_0_0, LS_0000029d9622b200_0_4, LS_0000029d9622b200_0_8, LS_0000029d9622b200_0_12;
LS_0000029d9622b200_1_4 .concat [ 4 4 4 4], LS_0000029d9622b200_0_16, LS_0000029d9622b200_0_20, LS_0000029d9622b200_0_24, LS_0000029d9622b200_0_28;
L_0000029d9622b200 .concat [ 16 16 0 0], LS_0000029d9622b200_1_0, LS_0000029d9622b200_1_4;
S_0000029d961faeb0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000029d962170d0_0 .net "Write_Data", 31 0, v0000029d961f0930_0;  alias, 1 drivers
v0000029d96217030_0 .net "addr", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d96215af0_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d96216f90_0 .net "mem_out", 31 0, v0000029d96216590_0;  alias, 1 drivers
v0000029d96217170_0 .net "mem_read", 0 0, v0000029d961f0110_0;  alias, 1 drivers
v0000029d96217c10_0 .net "mem_write", 0 0, v0000029d961f0750_0;  alias, 1 drivers
S_0000029d961fbb30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000029d961faeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000029d96216ef0 .array "DataMem", 2047 0, 31 0;
v0000029d962172b0_0 .net "Data_In", 31 0, v0000029d961f0930_0;  alias, 1 drivers
v0000029d96216590_0 .var "Data_Out", 31 0;
v0000029d96217490_0 .net "Write_en", 0 0, v0000029d961f0750_0;  alias, 1 drivers
v0000029d96218110_0 .net "addr", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d96217850_0 .net "clk", 0 0, L_0000029d9616ca70;  alias, 1 drivers
v0000029d96217a30_0 .var/i "i", 31 0;
S_0000029d961fb040 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000029d9621fa10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029d9621fa48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029d9621fa80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029d9621fab8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029d9621faf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029d9621fb28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029d9621fb60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029d9621fb98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029d9621fbd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029d9621fc08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029d9621fc40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029d9621fc78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029d9621fcb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029d9621fce8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029d9621fd20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029d9621fd58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029d9621fd90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029d9621fdc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029d9621fe00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029d9621fe38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029d9621fe70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029d9621fea8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029d9621fee0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029d9621ff18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029d9621ff50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029d96216130_0 .net "MEM_ALU_OUT", 31 0, v0000029d961f0610_0;  alias, 1 drivers
v0000029d96215cd0_0 .net "MEM_Data_mem_out", 31 0, v0000029d96216590_0;  alias, 1 drivers
v0000029d962161d0_0 .net "MEM_memread", 0 0, v0000029d961f0110_0;  alias, 1 drivers
v0000029d962163b0_0 .net "MEM_opcode", 11 0, v0000029d961f07f0_0;  alias, 1 drivers
v0000029d96217cb0_0 .net "MEM_rd_ind", 4 0, v0000029d961f04d0_0;  alias, 1 drivers
v0000029d96217210_0 .net "MEM_rd_indzero", 0 0, v0000029d961f0250_0;  alias, 1 drivers
v0000029d962175d0_0 .net "MEM_regwrite", 0 0, v0000029d961ef350_0;  alias, 1 drivers
v0000029d96217670_0 .var "WB_ALU_OUT", 31 0;
v0000029d96217350_0 .var "WB_Data_mem_out", 31 0;
v0000029d96217530_0 .var "WB_memread", 0 0;
v0000029d962173f0_0 .var "WB_rd_ind", 4 0;
v0000029d96216270_0 .var "WB_rd_indzero", 0 0;
v0000029d96217df0_0 .var "WB_regwrite", 0 0;
v0000029d96216090_0 .net "clk", 0 0, L_0000029d9629bb60;  1 drivers
v0000029d96216310_0 .var "hlt", 0 0;
v0000029d96216b30_0 .net "rst", 0 0, v0000029d96229a40_0;  alias, 1 drivers
E_0000029d96188eb0 .event posedge, v0000029d961ef2b0_0, v0000029d96216090_0;
S_0000029d961fb1d0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000029d95fc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000029d9629bd20 .functor AND 32, v0000029d96217350_0, L_0000029d962a2270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d9629bbd0 .functor NOT 1, v0000029d96217530_0, C4<0>, C4<0>, C4<0>;
L_0000029d9629bd90 .functor AND 32, v0000029d96217670_0, L_0000029d962a1ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029d962ae6a0 .functor OR 32, L_0000029d9629bd20, L_0000029d9629bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029d96216630_0 .net "Write_Data_RegFile", 31 0, L_0000029d962ae6a0;  alias, 1 drivers
v0000029d962166d0_0 .net *"_ivl_0", 31 0, L_0000029d962a2270;  1 drivers
v0000029d96216770_0 .net *"_ivl_2", 31 0, L_0000029d9629bd20;  1 drivers
v0000029d96216810_0 .net *"_ivl_4", 0 0, L_0000029d9629bbd0;  1 drivers
v0000029d96216db0_0 .net *"_ivl_6", 31 0, L_0000029d962a1ff0;  1 drivers
v0000029d96216e50_0 .net *"_ivl_8", 31 0, L_0000029d9629bd90;  1 drivers
v0000029d96217e90_0 .net "alu_out", 31 0, v0000029d96217670_0;  alias, 1 drivers
v0000029d96218070_0 .net "mem_out", 31 0, v0000029d96217350_0;  alias, 1 drivers
v0000029d96215e10_0 .net "mem_read", 0 0, v0000029d96217530_0;  alias, 1 drivers
LS_0000029d962a2270_0_0 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_4 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_8 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_12 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_16 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_20 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_24 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_0_28 .concat [ 1 1 1 1], v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0, v0000029d96217530_0;
LS_0000029d962a2270_1_0 .concat [ 4 4 4 4], LS_0000029d962a2270_0_0, LS_0000029d962a2270_0_4, LS_0000029d962a2270_0_8, LS_0000029d962a2270_0_12;
LS_0000029d962a2270_1_4 .concat [ 4 4 4 4], LS_0000029d962a2270_0_16, LS_0000029d962a2270_0_20, LS_0000029d962a2270_0_24, LS_0000029d962a2270_0_28;
L_0000029d962a2270 .concat [ 16 16 0 0], LS_0000029d962a2270_1_0, LS_0000029d962a2270_1_4;
LS_0000029d962a1ff0_0_0 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_4 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_8 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_12 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_16 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_20 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_24 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_0_28 .concat [ 1 1 1 1], L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0, L_0000029d9629bbd0;
LS_0000029d962a1ff0_1_0 .concat [ 4 4 4 4], LS_0000029d962a1ff0_0_0, LS_0000029d962a1ff0_0_4, LS_0000029d962a1ff0_0_8, LS_0000029d962a1ff0_0_12;
LS_0000029d962a1ff0_1_4 .concat [ 4 4 4 4], LS_0000029d962a1ff0_0_16, LS_0000029d962a1ff0_0_20, LS_0000029d962a1ff0_0_24, LS_0000029d962a1ff0_0_28;
L_0000029d962a1ff0 .concat [ 16 16 0 0], LS_0000029d962a1ff0_1_0, LS_0000029d962a1ff0_1_4;
    .scope S_0000029d961fb9a0;
T_0 ;
    %wait E_0000029d96189170;
    %load/vec4 v0000029d9621c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029d9621b590_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029d9621c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000029d9621aaf0_0;
    %assign/vec4 v0000029d9621b590_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029d961fab90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029d9621b270_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000029d9621b270_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029d9621b270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %load/vec4 v0000029d9621b270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029d9621b270_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d9621bf90, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000029d961faa00;
T_2 ;
    %wait E_0000029d96188c30;
    %load/vec4 v0000029d9621c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000029d96206bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d96206c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d9621b1d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d9621b310_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d9621b3b0_0, 0;
    %assign/vec4 v0000029d9621af50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000029d9621c490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000029d9621bef0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000029d96206bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d96206c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d9621b1d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d9621b310_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d9621b3b0_0, 0;
    %assign/vec4 v0000029d9621af50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000029d9621c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000029d9621c5d0_0;
    %assign/vec4 v0000029d96206c90_0, 0;
    %load/vec4 v0000029d9621b450_0;
    %assign/vec4 v0000029d96206bf0_0, 0;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000029d9621b310_0, 0;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000029d9621af50_0, 4, 5;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000029d9621af50_0, 4, 5;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000029d9621b3b0_0, 0;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000029d9621b1d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000029d9621b1d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000029d9621c5d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000029d9621b1d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029d961fb360;
T_3 ;
    %wait E_0000029d96189170;
    %load/vec4 v0000029d96203950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029d96203810_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000029d96203810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029d96203810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d962038b0, 0, 4;
    %load/vec4 v0000029d96203810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029d96203810_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000029d96203630_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000029d96205a70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000029d96203db0_0;
    %load/vec4 v0000029d96203630_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d962038b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d962038b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029d961fb360;
T_4 ;
    %wait E_0000029d961891b0;
    %load/vec4 v0000029d96203630_0;
    %load/vec4 v0000029d96204f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000029d96203630_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000029d96205a70_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000029d96203db0_0;
    %assign/vec4 v0000029d96204710_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029d96204f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029d962038b0, 4;
    %assign/vec4 v0000029d96204710_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029d961fb360;
T_5 ;
    %wait E_0000029d961891b0;
    %load/vec4 v0000029d96203630_0;
    %load/vec4 v0000029d96205930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000029d96203630_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000029d96205a70_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000029d96203db0_0;
    %assign/vec4 v0000029d96205890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029d96205930_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029d962038b0, 4;
    %assign/vec4 v0000029d96205890_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029d961fb360;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000029d961fb810;
    %jmp t_0;
    .scope S_0000029d961fb810;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029d96204df0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000029d96204df0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000029d96204df0_0;
    %ix/getv/s 4, v0000029d96204df0_0;
    %load/vec4a v0000029d962038b0, 4;
    %ix/getv/s 4, v0000029d96204df0_0;
    %load/vec4a v0000029d962038b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029d96204df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029d96204df0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000029d961fb360;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000029d961fc620;
T_7 ;
    %wait E_0000029d96189270;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029d96204990_0, 0, 32;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029d96203d10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029d96204990_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029d96203d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029d96204990_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d96204530_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000029d96203d10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000029d96203d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029d96204990_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029d961fa870;
T_8 ;
    %wait E_0000029d96189170;
    %load/vec4 v0000029d96208ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029d962088b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029d962088b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000029d96208950_0;
    %load/vec4 v0000029d96208db0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029d96208950_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000029d961fa870;
T_9 ;
    %wait E_0000029d96189170;
    %load/vec4 v0000029d96208ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d96208450_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029d962086d0_0;
    %assign/vec4 v0000029d96208450_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029d961fb4f0;
T_10 ;
    %wait E_0000029d96188770;
    %load/vec4 v0000029d9620acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d9620abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d9620b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d9620ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d96209990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d96209a30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029d9620a930_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000029d962093f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000029d96209c10_0;
    %load/vec4 v0000029d962098f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000029d96209fd0_0;
    %load/vec4 v0000029d962098f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000029d96209490_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000029d9620aa70_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000029d96209c10_0;
    %load/vec4 v0000029d962097b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000029d96209fd0_0;
    %load/vec4 v0000029d962097b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d9620abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d9620b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d9620ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d96209990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d96209a30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000029d96209ad0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d9620abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d9620b150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d9620ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d96209990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d96209a30_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d9620abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029d9620b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d9620ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d96209990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d96209a30_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029d961fc170;
T_11 ;
    %wait E_0000029d961890f0;
    %load/vec4 v0000029d961fd0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000029d961fc9d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fe050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fc890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fce30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fdbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fdb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961feb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fdc90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fd150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fe0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fd3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fca70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fe5f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fec30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fe4b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961feaf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961fe370_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961fced0_0, 0;
    %assign/vec4 v0000029d961fddd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000029d961fcc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000029d961fe2d0_0;
    %assign/vec4 v0000029d961fddd0_0, 0;
    %load/vec4 v0000029d961fe7d0_0;
    %assign/vec4 v0000029d961fced0_0, 0;
    %load/vec4 v0000029d961fd650_0;
    %assign/vec4 v0000029d961fe370_0, 0;
    %load/vec4 v0000029d961fdf10_0;
    %assign/vec4 v0000029d961feaf0_0, 0;
    %load/vec4 v0000029d961fe230_0;
    %assign/vec4 v0000029d961fe4b0_0, 0;
    %load/vec4 v0000029d961fe550_0;
    %assign/vec4 v0000029d961fec30_0, 0;
    %load/vec4 v0000029d961fe870_0;
    %assign/vec4 v0000029d961fe5f0_0, 0;
    %load/vec4 v0000029d961fe410_0;
    %assign/vec4 v0000029d961fca70_0, 0;
    %load/vec4 v0000029d961fee10_0;
    %assign/vec4 v0000029d961fd3d0_0, 0;
    %load/vec4 v0000029d961fde70_0;
    %assign/vec4 v0000029d961fe0f0_0, 0;
    %load/vec4 v0000029d961fe690_0;
    %assign/vec4 v0000029d961fd150_0, 0;
    %load/vec4 v0000029d961fe190_0;
    %assign/vec4 v0000029d961fdc90_0, 0;
    %load/vec4 v0000029d961fdd30_0;
    %assign/vec4 v0000029d961feb90_0, 0;
    %load/vec4 v0000029d961fd790_0;
    %assign/vec4 v0000029d961fdb50_0, 0;
    %load/vec4 v0000029d961fecd0_0;
    %assign/vec4 v0000029d961fdbf0_0, 0;
    %load/vec4 v0000029d961fcf70_0;
    %assign/vec4 v0000029d961fce30_0, 0;
    %load/vec4 v0000029d961fed70_0;
    %assign/vec4 v0000029d961fc890_0, 0;
    %load/vec4 v0000029d961fe730_0;
    %assign/vec4 v0000029d961fe050_0, 0;
    %load/vec4 v0000029d961fd010_0;
    %assign/vec4 v0000029d961fc9d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000029d961fc9d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fe050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fc890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fce30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fdbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fdb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961feb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fdc90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fd150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fe0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fd3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961fca70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fe5f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fec30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961fe4b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961feaf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961fe370_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961fced0_0, 0;
    %assign/vec4 v0000029d961fddd0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029d961fbcc0;
T_12 ;
    %wait E_0000029d961887f0;
    %load/vec4 v0000029d96208590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff810_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff270_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96200490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96200030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d962003f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff9f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ffd10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ffa90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff8b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d96200530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961ffc70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961ffbd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029d962002b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff3b0_0, 0;
    %assign/vec4 v0000029d961ff1d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000029d96208bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000029d961fd1f0_0;
    %assign/vec4 v0000029d961ff1d0_0, 0;
    %load/vec4 v0000029d961fd290_0;
    %assign/vec4 v0000029d961ff3b0_0, 0;
    %load/vec4 v0000029d961ffb30_0;
    %assign/vec4 v0000029d962002b0_0, 0;
    %load/vec4 v0000029d961ff130_0;
    %assign/vec4 v0000029d961ffbd0_0, 0;
    %load/vec4 v0000029d961ff590_0;
    %assign/vec4 v0000029d961ffc70_0, 0;
    %load/vec4 v0000029d961ff090_0;
    %assign/vec4 v0000029d96200530_0, 0;
    %load/vec4 v0000029d961fd330_0;
    %assign/vec4 v0000029d961ff8b0_0, 0;
    %load/vec4 v0000029d961fff90_0;
    %assign/vec4 v0000029d961ffa90_0, 0;
    %load/vec4 v0000029d962005d0_0;
    %assign/vec4 v0000029d961ffd10_0, 0;
    %load/vec4 v0000029d96200210_0;
    %assign/vec4 v0000029d961ff9f0_0, 0;
    %load/vec4 v0000029d961ffdb0_0;
    %assign/vec4 v0000029d961ff630_0, 0;
    %load/vec4 v0000029d96200170_0;
    %assign/vec4 v0000029d961ff770_0, 0;
    %load/vec4 v0000029d96200350_0;
    %assign/vec4 v0000029d962003f0_0, 0;
    %load/vec4 v0000029d962000d0_0;
    %assign/vec4 v0000029d96200030_0, 0;
    %load/vec4 v0000029d961ffe50_0;
    %assign/vec4 v0000029d961ff450_0, 0;
    %load/vec4 v0000029d96200670_0;
    %assign/vec4 v0000029d961ff4f0_0, 0;
    %load/vec4 v0000029d96200710_0;
    %assign/vec4 v0000029d961ff950_0, 0;
    %load/vec4 v0000029d961ff6d0_0;
    %assign/vec4 v0000029d96200490_0, 0;
    %load/vec4 v0000029d961fd970_0;
    %assign/vec4 v0000029d961ff310_0, 0;
    %load/vec4 v0000029d961fd8d0_0;
    %assign/vec4 v0000029d961ff270_0, 0;
    %load/vec4 v0000029d961ffef0_0;
    %assign/vec4 v0000029d961ff810_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff810_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff270_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96200490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96200030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d962003f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ff9f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ffd10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ffa90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff8b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d96200530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961ffc70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961ffbd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029d962002b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961ff3b0_0, 0;
    %assign/vec4 v0000029d961ff1d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029d95ffcaa0;
T_13 ;
    %wait E_0000029d961887b0;
    %load/vec4 v0000029d961f1ec0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029d961f1ce0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029d95ffc910;
T_14 ;
    %wait E_0000029d96188970;
    %load/vec4 v0000029d961f2500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000029d961f0d40_0;
    %pad/u 33;
    %load/vec4 v0000029d961f0fc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %assign/vec4 v0000029d961f1060_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000029d961f0d40_0;
    %pad/u 33;
    %load/vec4 v0000029d961f0fc0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %assign/vec4 v0000029d961f1060_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000029d961f0d40_0;
    %pad/u 33;
    %load/vec4 v0000029d961f0fc0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %assign/vec4 v0000029d961f1060_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000029d961f0d40_0;
    %pad/u 33;
    %load/vec4 v0000029d961f0fc0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %assign/vec4 v0000029d961f1060_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000029d961f0d40_0;
    %pad/u 33;
    %load/vec4 v0000029d961f0fc0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %assign/vec4 v0000029d961f1060_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000029d961f0d40_0;
    %pad/u 33;
    %load/vec4 v0000029d961f0fc0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %assign/vec4 v0000029d961f1060_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000029d961f0fc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000029d961f1060_0;
    %load/vec4 v0000029d961f0fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029d961f0d40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000029d961f0fc0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000029d961f0fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000029d961f1060_0, 0;
    %load/vec4 v0000029d961f0d40_0;
    %ix/getv 4, v0000029d961f0fc0_0;
    %shiftl 4;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000029d961f0fc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000029d961f1060_0;
    %load/vec4 v0000029d961f0fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029d961f0d40_0;
    %load/vec4 v0000029d961f0fc0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000029d961f0fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000029d961f1060_0, 0;
    %load/vec4 v0000029d961f0d40_0;
    %ix/getv 4, v0000029d961f0fc0_0;
    %shiftr 4;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d961f1060_0, 0;
    %load/vec4 v0000029d961f0d40_0;
    %load/vec4 v0000029d961f0fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029d961f1060_0, 0;
    %load/vec4 v0000029d961f0fc0_0;
    %load/vec4 v0000029d961f0d40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000029d961f1c40_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000029d95f629c0;
T_15 ;
    %wait E_0000029d96188870;
    %load/vec4 v0000029d961ef2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000029d961f0250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961ef350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961f0750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d961f0110_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029d961f07f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d961f04d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d961f0930_0, 0;
    %assign/vec4 v0000029d961f0610_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000029d961127e0_0;
    %assign/vec4 v0000029d961f0610_0, 0;
    %load/vec4 v0000029d961ef670_0;
    %assign/vec4 v0000029d961f0930_0, 0;
    %load/vec4 v0000029d961efad0_0;
    %assign/vec4 v0000029d961f04d0_0, 0;
    %load/vec4 v0000029d960fc4e0_0;
    %assign/vec4 v0000029d961f07f0_0, 0;
    %load/vec4 v0000029d96112880_0;
    %assign/vec4 v0000029d961f0110_0, 0;
    %load/vec4 v0000029d960fe380_0;
    %assign/vec4 v0000029d961f0750_0, 0;
    %load/vec4 v0000029d961f02f0_0;
    %assign/vec4 v0000029d961ef350_0, 0;
    %load/vec4 v0000029d961ef8f0_0;
    %assign/vec4 v0000029d961f0250_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000029d961fbb30;
T_16 ;
    %wait E_0000029d961891b0;
    %load/vec4 v0000029d96217490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000029d962172b0_0;
    %load/vec4 v0000029d96218110_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d96216ef0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000029d961fbb30;
T_17 ;
    %wait E_0000029d961891b0;
    %load/vec4 v0000029d96218110_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000029d96216ef0, 4;
    %assign/vec4 v0000029d96216590_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000029d961fbb30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029d96217a30_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000029d96217a30_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029d96217a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029d96216ef0, 0, 4;
    %load/vec4 v0000029d96217a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029d96217a30_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000029d961fbb30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029d96217a30_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000029d96217a30_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000029d96217a30_0;
    %load/vec4a v0000029d96216ef0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000029d96217a30_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029d96217a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029d96217a30_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000029d961fb040;
T_20 ;
    %wait E_0000029d96188eb0;
    %load/vec4 v0000029d96216b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000029d96216270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96216310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96217df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029d96217530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029d962173f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029d96217350_0, 0;
    %assign/vec4 v0000029d96217670_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000029d96216130_0;
    %assign/vec4 v0000029d96217670_0, 0;
    %load/vec4 v0000029d96215cd0_0;
    %assign/vec4 v0000029d96217350_0, 0;
    %load/vec4 v0000029d962161d0_0;
    %assign/vec4 v0000029d96217530_0, 0;
    %load/vec4 v0000029d96217cb0_0;
    %assign/vec4 v0000029d962173f0_0, 0;
    %load/vec4 v0000029d962175d0_0;
    %assign/vec4 v0000029d96217df0_0, 0;
    %load/vec4 v0000029d96217210_0;
    %assign/vec4 v0000029d96216270_0, 0;
    %load/vec4 v0000029d962163b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000029d96216310_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000029d95fc9fd0;
T_21 ;
    %wait E_0000029d96188b70;
    %load/vec4 v0000029d962285a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029d96228280_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000029d96228280_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029d96228280_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000029d961978c0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029d96229400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029d96229a40_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000029d961978c0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000029d96229400_0;
    %inv;
    %assign/vec4 v0000029d96229400_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000029d961978c0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029d96229a40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029d96229a40_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000029d962288c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
