

================================================================
== Vitis HLS Report for 'module1_packet_detect'
================================================================
* Date:           Wed Feb  4 01:43:19 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        module1_packet_detect
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55  |module1_packet_detect_Pipeline_STREAM_LOOP  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|    2422|   2248|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     52|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   20|    2458|   2302|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55  |module1_packet_detect_Pipeline_STREAM_LOOP  |        0|  20|  2422|  2248|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                            |        0|  20|  2422|  2248|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state3  |       and|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |startOffset_out_blk_n  |   9|          2|    1|          2|
    |startOffset_out_din    |   9|          2|   16|         32|
    |startOffset_out_write  |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  52|         11|   19|         41|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   3|   0|    3|          0|
    |grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg  |   1|   0|    1|          0|
    |num_samples_read_reg_76                                            |  32|   0|   32|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  36|   0|   36|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|data_in_dout            |   in|   32|     ap_fifo|                data_in|       pointer|
|data_in_empty_n         |   in|    1|     ap_fifo|                data_in|       pointer|
|data_in_read            |  out|    1|     ap_fifo|                data_in|       pointer|
|data_out_din            |  out|   32|     ap_fifo|               data_out|       pointer|
|data_out_full_n         |   in|    1|     ap_fifo|               data_out|       pointer|
|data_out_write          |  out|    1|     ap_fifo|               data_out|       pointer|
|startOffset_out_din     |  out|   16|     ap_fifo|        startOffset_out|       pointer|
|startOffset_out_full_n  |   in|    1|     ap_fifo|        startOffset_out|       pointer|
|startOffset_out_write   |  out|    1|     ap_fifo|        startOffset_out|       pointer|
|num_samples             |   in|   32|     ap_none|            num_samples|        scalar|
+------------------------+-----+-----+------------+-----------------------+--------------+

