diff -drupN a/arch/arm/boot/dts/sun8iw16p1.dtsi b/arch/arm/boot/dts/sun8iw16p1.dtsi
--- a/arch/arm/boot/dts/sun8iw16p1.dtsi	1970-01-01 03:00:00.000000000 +0300
+++ b/arch/arm/boot/dts/sun8iw16p1.dtsi	2022-06-12 05:28:14.000000000 +0300
@@ -0,0 +1,1797 @@
+/*
+ * Allwinner Technology CO., Ltd. sun8iw16p1 platform
+ *
+ * modify base on juno.dts
+ */
+
+/* kernel used */
+/memreserve/ 0x419e4000 0x00013000; /* atf                        : [0x419e4000~0x419f7000], size = 76K */
+/memreserve/ 0x419f7000 0x00004000; /* arisc message pool range   : [0x419f7000~0x419fb000], size = 16K  */
+/memreserve/ 0x419fb000 0x00005000; /* arisc dram code space range: [0x419fb000~0x41a00000], size = 20K */
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/gpio/gpio.h>
+#include "sun8iw16p1-clk.dtsi"
+#include "sun8iw16p1-pinctrl.dtsi"
+#include <dt-bindings/thermal/thermal.h>
+/ {
+	model = "sun8iw16";
+	compatible = "allwinner,sun8iw16p1";
+	interrupt-parent = <&wakeupgen>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		serial3 = &uart3;
+		serial4 = &uart4;
+		twi0 = &twi0;
+		twi1 = &twi1;
+		twi2 = &twi2;
+		twi3 = &twi3;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		spi2 = &spi2;
+		spi3 = &spi3;
+		gmac0 = &gmac0;
+
+		global_timer0  = &soc_timer0;
+		mmc0 = &sdc0;
+		mmc2 = &sdc2;
+		nand0 =&nand0;
+		disp = &disp;
+		lcd0 = &lcd0;
+		lcd1 = &lcd1;
+		hdmi = &hdmi;
+		pwm = &pwm;
+		pwm0 = &pwm0;
+		pwm1 = &pwm1;
+		pwm2 = &pwm2;
+		pwm3 = &pwm3;
+		pwm4 = &pwm4;
+		pwm5 = &pwm5;
+		pwm6 = &pwm6;
+		pwm7 = &pwm7;
+		pwm8 = &pwm8;
+		tv0 = &tv0;
+		vdpo0 = &vdpo0;
+		boot_disp = &boot_disp;
+		pmu0 = &pmu0;
+		charger0 = &charger0;
+		regulator0 = &regulator0;
+	};
+
+	chosen {
+		bootargs = "earlyprintk=sunxi-uart,0x05000000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init";
+		linux,initrd-start = <0x0 0x0>;
+		linux,initrd-end = <0x0 0x0>;
+	};
+
+	cpus {
+		enable-method = "allwinner,sun8iw16p1";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			reg = <0x0>;
+			enable-method = "psci";
+			regulators = "vdd-cpua";
+			clocks = <&clk_pll_cpu>;
+			clock-frequency = <1008000000>;
+			clock-latency = <2000000>;
+		/* if divide bin <&cpu_opp_l_table0 &cpu_opp_l_table1> */
+			operating-points-v2 = <&cpu_opp_l_table0>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
+			cooling-min-level = <5>;
+			cooling-max-level = <0>;
+			#cooling-cells = <2>; /* min followed by max */
+			dynamic-power-coefficient = <150>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			reg = <0x1>;
+			enable-method = "psci";
+			regulators = "vdd-cpua";
+			clocks = <&clk_pll_cpu>;
+			clock-frequency = <1008000000>;
+			operating-points-v2 = <&cpu_opp_l_table0>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
+		};
+
+		idle-states {
+			entry-method = "arm,psci";
+
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <45>;
+				exit-latency-us = <90>;
+				min-residency-us = <3000>;
+				local-timer-stop;
+			};
+
+			CLUSTER_SLEEP_0: cluster-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x1010000>;
+				entry-latency-us = <55>;
+				exit-latency-us = <570>;
+				min-residency-us = <17000>;
+				local-timer-stop;
+			};
+
+			SYS_SLEEP_0: sys-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x2010000>;
+				entry-latency-us = <0xffffffff>;
+				exit-latency-us = <0xffffffff>;
+				min-residency-us = <0xffffffff>;
+				local-timer-stop;
+			};
+		};
+	};
+	opp_dvfs_table:opp_dvfs_table {
+		cluster_num = <1>;
+		opp_table_count = <1>;
+
+		cpu_opp_l_table0: opp_l_table0 {
+			/* compatible = "operating-points-v2"; */
+			compatible = "allwinner,opp_l_table0";
+			opp_count = <5>;
+			opp-shared;
+
+			opp00 {
+				opp-hz = /bits/ 64 <600000000>;
+				opp-microvolt = <820000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+				pval = <2200>;
+			};
+
+			opp01 {
+				opp-hz = /bits/ 64 <816000000>;
+				opp-microvolt = <880000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+				pval = <2700>;
+			};
+
+			opp02 {
+				opp-hz = /bits/ 64 <912000000>;
+				opp-microvolt = <900000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+				pval = <3000>;
+			};
+
+			opp03 {
+				opp-hz = /bits/ 64 <1008000000>;
+				opp-microvolt = <960000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+				pval = <3400>;
+			};
+
+			opp04 {
+				opp-hz = /bits/ 64 <1104000000>;
+				opp-microvolt = <1000000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+				pval = <3800>;
+			};
+		};
+	};
+
+	dram_opp_table: dram_opp_table {
+		compatible = "operating-points-v2";
+
+		opp00 {
+			opp-hz = /bits/ 64 <198000000>;
+			opp-microvolt = <900000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <264000000>;
+			opp-microvolt = <900000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <396000000>;
+			opp-microvolt = <900000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <792000000>;
+			opp-microvolt = <900000>;
+		};
+	};
+
+	dramfreq {
+		compatible = "dramfreq-sun8iw16p1";
+		clocks = <&clk_sdram>;
+		operating-points-v2 = <&dram_opp_table>;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+	n_brom {
+		compatible = "allwinner,n-brom";
+		reg = <0x0 0x0 0x0 0xc000>;
+	};
+
+	s_brom {
+		compatible = "allwinner,s-brom";
+		reg = <0x0 0x0 0x0 0x10000>;
+	};
+
+	sram_ctrl {
+		device_type = "sram_ctrl";
+		compatible = "allwinner,sram_ctrl";
+		reg = <0x0 0x03000000 0x0 0x100>;
+	};
+
+	sram_a1 {
+		compatible = "allwinner,sram_a1";
+		reg = <0x0 0x00010000 0x0 0x10000>;
+	};
+
+	sram_a2 {
+		compatible = "allwinner,sram_a2";
+		reg = <0x0 0x00040000 0x0 0x14000>;
+	};
+
+	prcm {
+		compatible = "allwinner,prcm";
+		reg = <0x0 0x01f01400 0x0 0x400>;
+	};
+
+	cpuscfg {
+		compatible = "allwinner,cpuscfg";
+		reg = <0x0 0x01f01c00 0x0 0x400>;
+	};
+
+	ion {
+		compatible = "allwinner,sunxi-ion";
+		/*
+		*types list here:
+			ION_HEAP_TYPE_SYSTEM = 0,
+			ION_HEAP_TYPE_SYSTEM_CONTIG = 1,
+			ION_HEAP_TYPE_CARVEOUT = 2,
+			ION_HEAP_TYPE_CHUNK = 3,
+			ION_HEAP_TYPE_DMA = 4,
+			ION_HEAP_TYPE_SECURE = 6,
+		**/
+		heap_sys_user@0{
+			compatible = "allwinner,sys_user";
+			heap-name  = "sys_user";
+			heap-id    = <0x0>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_system";
+		};
+		heap_sys_contig@0{
+			compatible = "allwinner,sys_contig";
+			heap-name  = "sys_contig";
+			heap-id    = <0x1>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_contig";
+		};
+		/*
+		 *carveout enable in dts file ,but not here.
+		heap_carveout@0{
+			compatible = "allwinner,carveout";
+			heap-name  = "carveout";
+			heap-id    = <0x2>;
+			heap-base  = <0x43200000>;
+			heap-size  = <0x04e00000>;
+			heap-type  = "ion_carveout";
+		};
+		*/
+		heap_cma@0{
+			compatible = "allwinner,cma";
+			heap-name  = "cma";
+			heap-id    = <0x4>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_cma";
+		};
+	};
+
+	dram: dram {
+		compatible = "allwinner,dram";
+		clocks = <&clk_pll_ddr0>, <&clk_pll_ddr1>;
+		clock-names = "pll_ddr0", "pll_ddr1";
+		dram_clk        = <672>;
+		dram_type       = <3>;
+		dram_zq         = <0x003F3FDD>;
+		dram_odt_en     = <1>;
+		dram_para1      = <0x10f41000>;
+		dram_para2      = <0x00001200>;
+		dram_mr0        = <0x1A50>;
+		dram_mr1        = <0x40>;
+		dram_mr2        = <0x10>;
+		dram_mr3        = <0>;
+		dram_tpr0       = <0x04E214EA>;
+		dram_tpr1       = <0x004214AD>;
+		dram_tpr2       = <0x10A75030>;
+		dram_tpr3       = <0>;
+		dram_tpr4       = <0>;
+		dram_tpr5       = <0>;
+		dram_tpr6       = <0>;
+		dram_tpr7       = <0>;
+		dram_tpr8       = <0>;
+		dram_tpr9       = <0>;
+		dram_tpr10      = <0>;
+		dram_tpr11      = <0>;
+		dram_tpr12      = <168>;
+		dram_tpr13      = <0x823>;
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x00000000 0x40000000 0x00000000 0x20000000>;
+	};
+
+	gic: interrupt-controller@03020000 {
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		device_type = "gic";
+		interrupt-controller;
+		reg = <0x0 0x03021000 0 0x1000>, /* GIC Dist */
+		      <0x0 0x03022000 0 0x2000>, /* GIC CPU */
+		      <0x0 0x03024000 0 0x2000>, /* GIC VCPU Control */
+		      <0x0 0x03026000 0 0x2000>; /* GIC VCPU */
+		interrupts = <GIC_PPI 9 0xf04>; /* GIC Maintenence IRQ */
+		interrupt-parent = <&gic>;
+	};
+	wakeupgen: interrupt-controller@0 {
+		compatible = "allwinner,sunxi-wakeupgen";
+		interrupt-controller;
+		#interrupt-cells = <3>;
+		interrupt-parent = <&gic>;
+	};
+
+	sid: sunxi-sid@03006000 {
+		compatible = "allwinner,sunxi-sid";
+		device_type = "sid";
+		reg = <0x0 0x03006000 0 0x200>;
+	};
+
+	chipid: sunxi-chipid@03006200 {
+		compatible = "allwinner,sunxi-chipid";
+		device_type = "chipid";
+		reg = <0x0 0x03006200 0 0xC0>;
+	};
+
+	timer {
+		compatible = "arm,armv7-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>, /* Secure Phys IRQ */
+			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>, /* Non-secure Phys IRQ */
+			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>, /* Virt IRQ */
+			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>; /* Hyp IRQ */
+		clock-frequency = <24000000>;
+		arm,cpu-registers-not-fw-configured;
+		interrupt-parent = <&gic>;
+	};
+
+	pmu {
+		compatible = "arm,cortex-a7-pmu";
+		interrupts = <GIC_SPI 140 4>,
+			     <GIC_SPI 141 4>,
+			     <GIC_SPI 142 4>,
+			     <GIC_SPI 143 4>;
+	};
+
+	uboot: uboot {
+	};
+
+	soc: soc@03000000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		device_type = "soc";
+
+		dma0:dma-controller@03002000 {
+			compatible = "allwinner,sun8i-dma";
+			reg = <0x0 0x03002000 0x0 0x1000>;
+			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_dma>;
+			#dma-cells = <1>;
+		};
+
+		mbus0:mbus-controller@047FA000 {
+			compatible = "allwinner,sun8i-mbus";
+			reg = <0x0 0x047FA000 0x0 0x1000>;
+			#mbus-cells = <1>;
+		};
+
+		msgbox: msgbox@3003000 {
+			compatible = "allwinner,msgbox";
+			clocks = <&clk_msgbox>;
+			clock-names = "clk_msgbox";
+			reg = <0x0 0x03003000 0x0 0x1000>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_EDGE_RISING>;
+			status = "okay";
+		};
+
+		hwspinlock: hwspinlock@3004000 {
+			compatible = "allwinner,sunxi-hwspinlock";
+			clocks = <&clk_hwspinlock_rst>, <&clk_hwspinlock_bus>;
+			clock-names = "clk_hwspinlock_rst", "clk_hwspinlock_bus";
+			reg = <0x0 0x03004000 0x0 0x1000>;
+			num-locks = <8>; /* the number hwspinlock we needed, max 32 */
+			status = "okay";
+		};
+
+		s_cir0: s_cir@07040000 {
+			compatible = "allwinner,s_cir";
+			reg = <0x0 0x07040000 0x0 0x400>;
+			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_cir0_pins_a>;
+			clocks = <&clk_hosc>,<&clk_cpurcir>;
+			supply = "vcc-pl";
+			supply_vol = "3300000";
+			status = "okay";
+		};
+
+		s_uart0: s_uart@7080000 {
+			compatible = "allwinner,s_uart";
+			reg = <0x0 0x07080000 0x0 0x400>;
+			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_uart0_pins_a>;
+			status = "okay";
+		};
+		s_rsb: s_rsb@7083000 {
+			compatible = "allwinner,s_rsb";
+			reg = <0x0 0x07083000 0x0 0x300>;
+			interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_rsb0_pins_a>;
+			status = "okay";
+		};
+
+		s_twi0: s_twi@7081400 {
+			compatible = "allwinner,s_twi";
+			reg = <0x0 0x07081400 0x0 0x400>;
+			interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_twi0_pins_a>;
+			status = "okay";
+		};
+
+		s_twi1: s_twi@7081800 {
+			compatible = "allwinner,s_twi";
+			reg = <0x0 0x07081800 0x0 0x400>;
+			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_twi0_pins_a>;
+			status = "okay";
+		};
+
+		s_jtag0: s_jtag0 {
+			compatible = "allwinner,s_jtag";
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_jtag0_pins_a>;
+			status = "disable";
+		};
+
+		s_cpuscfg: s_cpuscfg@0x7000400 {
+			compatible = "allwinner,s_cpuscfg";
+			reg = <0x0 0x07000400 0x0 0x800>;
+			status = "okay";
+		};
+
+		box_start_os: box_start_os0 {
+			compatible = "allwinner,box_start_os";
+			start_type = <0x0>;
+			irkey_used = <0x0>;
+			pmukey_used = <0x0>;
+			pmukey_num = <0x0>;
+			led_power = <0x0>;
+			led_state = <0x0>;
+			status = "disable";
+		};
+
+		soc_timer0: timer@03009000 {
+			compatible = "allwinner,sun4i-a10-timer";
+			device_type = "soc_timer";
+			reg = <0x0 0x03009000 0x0 0x90>;
+			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
+			/* On FPGA, timer can only use the losc.
+			 * On IC, timer should use the hosc.
+			 */
+			clocks = <&clk_hosc>, <&clk_losc>;
+		};
+
+		rtc: rtc@07000000 {
+			compatible = "allwinner,sun8i-rtc", "allwinner,sunxi-rtc";
+			device_type = "rtc";
+			reg = <0x0 0x07000000 0x0 0x400>;
+			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+			/* if the property of auto_switch exists,enable auto switch function*/
+			auto_switch;
+			wakeup-source;
+			gpr_offset = <0x100>;
+			gpr_len	   = <8>;
+		};
+
+		wdt: watchdog@030090a0 {
+			compatible = "allwinner,sun50i-wdt";
+			reg = <0x0 0x030090a0 0x0 0x20>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		ve@01c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve";
+			reg = <0x0 0x01c0e000 0x0 0x1000>,
+			      <0x0 0x03000000 0x0 0x10>,
+			      <0x0 0x03001000 0x0 0x800>,
+			      <0x0 0x07010000 0x0 0x300>;
+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_ve>,	<&clk_ve>;
+		};
+
+		ise: ise@01c10000 {
+			compatible = "allwinner,sunxi-ise";
+			reg = <0x0 0x01c10000 0x0 0x1000>,
+				  <0x0 0x03001000 0x0 0x800>;
+			interrupts = <GIC_SPI 24 4>;
+			clocks = <&clk_pll_ise>, <&clk_ise>;
+		};
+
+		eise: eise@0x02300000 {
+			compatible = "allwinner,sunxi-eise";
+			reg = <0x0 0x02300000 0x0 0x1000>,
+				  <0x0 0x03001000 0x0 0x800>;
+			interrupts = <GIC_SPI 26 4>;
+			clocks = <&clk_pll_ise>, <&clk_eise>;
+		};
+
+		uart0: uart@05000000 {
+			compatible = "allwinner,sun8i-uart";
+			device_type = "uart0";
+			reg = <0x0 0x05000000 0x0 0x400>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart0>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart0_pins_a>;
+			pinctrl-1 = <&uart0_pins_b>;
+			uart0_port = <0>;
+			uart0_type = <2>;
+			status = "okay";
+		};
+
+		uart1: uart@05000400 {
+			compatible = "allwinner,sun8i-uart";
+			device_type = "uart1";
+			reg = <0x0 0x05000400 0x0 0x400>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart1>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart1_pins_a>;
+			pinctrl-1 = <&uart1_pins_b>;
+			uart1_port = <1>;
+			uart1_type = <4>;
+			status = "disabled";
+		};
+
+		uart2: uart@05000800 {
+			compatible = "allwinner,sun8i-uart";
+			device_type = "uart2";
+			reg = <0x0 0x05000800 0x0 0x400>;
+			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart2>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart2_pins_a>;
+			pinctrl-1 = <&uart2_pins_b>;
+			uart2_port = <2>;
+			uart2_type = <4>;
+			status = "disabled";
+		};
+
+		uart3: uart@05000c00 {
+			compatible = "allwinner,sun8i-uart";
+			device_type = "uart3";
+			reg = <0x0 0x05000c00 0x0 0x400>;
+			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart3>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart3_pins_a>;
+			pinctrl-1 = <&uart3_pins_b>;
+			uart3_port = <3>;
+			uart3_type = <4>;
+			status = "disabled";
+		};
+
+		uart4: uart@05001000 {
+			compatible = "allwinner,sun8i-uart";
+			device_type = "uart4";
+			reg = <0x0 0x05001000 0x0 0x400>;
+			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart4>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart4_pins_a>;
+			pinctrl-1 = <&uart4_pins_b>;
+			uart4_port = <4>;
+			uart4_type = <4>;
+			status = "disabled";
+		};
+
+		twi0: twi@0x05002000{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun8i-twi";
+			device_type = "twi0";
+			reg = <0x0 0x05002000 0x0 0x400>;
+			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi0>;
+			clock-frequency = <400000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi0_pins_a>;
+			pinctrl-1 = <&twi0_pins_b>;
+			status = "disabled";
+		};
+
+		twi1: twi@0x05002400{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun8i-twi";
+			device_type = "twi1";
+			reg = <0x0 0x05002400 0x0 0x400>;
+			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi1>;
+			clock-frequency = <200000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi1_pins_a>;
+			pinctrl-1 = <&twi1_pins_b>;
+			status = "disabled";
+		};
+
+		twi2: twi@0x05002800{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun8i-twi";
+			device_type = "twi2";
+			reg = <0x0 0x05002800 0x0 0x400>;
+			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi2>;
+			clock-frequency = <200000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi2_pins_a>;
+			pinctrl-1 = <&twi2_pins_b>;
+			status = "disabled";
+		};
+
+		twi3: twi@0x05002c00{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun8i-twi";
+			device_type = "twi3";
+			reg = <0x0 0x05002c00 0x0 0x400>;
+			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi3>;
+			clock-frequency = <200000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi3_pins_a>;
+			pinctrl-1 = <&twi3_pins_b>;
+			status = "disabled";
+		};
+
+		usbc0:usbc0@0 {
+			device_type = "usbc0";
+			compatible = "allwinner,sunxi-otg-manager";
+			usb_port_type = <2>;
+			usb_detect_type = <1>;
+			usb_id_gpio;
+			usb_det_vbus_gpio;
+			usb_drv_vbus_gpio;
+			usb_host_init_state = <0>;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			usb_luns = <3>;
+			usb_serial_unique = <0>;
+			usb_serial_number = "20080411";
+			rndis_wceis = <1>;
+			status = "okay";
+		};
+
+		udc:udc-controller@0x05100000 {
+			compatible = "allwinner,sunxi-udc";
+			reg = <0x0 0x05100000 0x0 0x1000>, /*udc base*/
+			      <0x0 0x00000000 0x0 0x100>; /*sram base*/
+			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy0>, <&clk_usbotg>;
+			status = "okay";
+		};
+
+		ehci0:ehci0-controller@0x05101000 {
+			compatible = "allwinner,sunxi-ehci0";
+			reg = <0x0 0x05101000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>, /*sram base*/
+			      <0x0 0x05100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy0>, <&clk_usbehci0>;
+			hci_ctrl_no = <0>;
+			status = "okay";
+		};
+
+		ohci0:ohci0-controller@0x05101400 {
+			compatible = "allwinner,sunxi-ohci0";
+			reg = <0x0 0x05101000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>, /*sram base*/
+			      <0x0 0x05100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy0>, <&clk_usbohci0>, <&clk_usbohci0_12m>,
+				 <&clk_osc48md4>, <&clk_hosc>, <&clk_losc>;
+			hci_ctrl_no = <0>;
+			status = "okay";
+		};
+
+		codec:codec@0x05096000 {
+			compatible = "allwinner,sunxi-internal-codec";
+			reg = <0x0 0x05096000 0x0 0x478>,/*digital baseadress*/
+			      <0x0 0x050967C0 0x0 0x4>;/*analog baseadress*/
+			clocks = <&clk_pll_audio>,<&clk_codec_1x>;
+
+			pinctrl-names = "aif2-default","aif3-default","aif2-sleep","aif3-sleep";
+			pinctrl-0 = <&aif2_pins_a>;
+			pinctrl-1 = <&aif3_pins_a>;
+			pinctrl-2 = <&aif2_pins_b>;
+			pinctrl-3 = <&aif3_pins_b>;
+
+			/*gpio-spk=<&pio 6 7 0>;*/
+			gpio-spk = <&pio PH 0 1 1 1 1>;
+			pa_ctl_level = <0x1>;
+			pa_msleep_time = <0xa0>;
+
+			lienoutvol =  <0x1a>;
+			maingain =  <0x4>;
+
+			headsetmicgain =  <0x4>;
+			adcagc_cfg =  <0x0>;
+			adcdrc_cfg =  <0x0>;
+			adchpf_cfg =  <0x0>;
+			dacdrc_cfg =  <0x0>;
+			dachpf_cfg =  <0x0>;
+			aif1_lrlk_div = <0x40>;
+			aif2_lrlk_div = <0x40>;
+			aif2config = <0x0>;
+			aif3config = <0x0>;
+			dac_digital_vol = <0xa0a0>;
+			status = "disabled";
+		};
+
+		i2s:i2s-controller@0x05096000 {
+			compatible = "allwinner,sunxi-internal-i2s";
+			reg = <0x0 0x05096000 0x0 0x478>;/*digital baseadress*/
+			clocks = <&clk_pll_audio>,<&clk_codec_1x>;
+			status = "okay";
+		};
+
+		daudio0:daudio@0x05090000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x05090000 0x0 0x74>;
+			clocks = <&clk_pll_audio>,<&clk_i2s0>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&daudio0_pins_a>;
+			pinctrl-1 = <&daudio0_pins_b>;
+			pcm_lrck_period =  <0x20>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =  <0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x0>;
+			mclk_div = <0x0>;
+			status = "disabled";
+		};
+
+		audiohdmi:daudio@0x05091000 {
+			compatible = "allwinner,sunxi-tdmhdmi";
+			reg = <0x0 0x05091000 0x0 0x74>;
+			clocks = <&clk_pll_audio>,<&clk_i2s1>;
+			status = "okay";
+		};
+
+		daudio2:daudio@0x05092000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x05092000 0x0 0x74>;
+			clocks = <&clk_pll_audio>,<&clk_i2s2>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&daudio2_pins_a>;
+			pinctrl-1 = <&daudio2_pins_b>;
+			pcm_lrck_period =  <0x20>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =  <0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x2>;
+			mclk_div = <0x0>;
+			status = "disabled";
+		};
+
+		dmic:dmic-controller@0x05095000{
+			compatible = "allwinner,sunxi-dmic";
+			reg = <0x0 0x05095000 0x0 0x50>;
+			clocks = <&clk_pll_audio>,<&clk_dmic>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&dmic_pins_a>;
+			pinctrl-1 = <&dmic_pins_b>;
+			status = "disabled";
+		};
+
+		sndcodec:sound@0 {
+			compatible = "allwinner,sunxi-codec-machine";
+			interrupts = <GIC_SPI 28 4>;
+			sunxi,i2s-controller = <&i2s>;
+			sunxi,audio-codec = <&codec>;
+			aif2fmt = <3>;
+			aif3fmt = <3>;
+			aif2master = <1>;
+			hp_detect_case = <0x00>;
+			status = "okay";
+		};
+
+		snddaudio0:sound@1{
+			compatible = "allwinner,sunxi-daudio0-machine";
+			sunxi,daudio-controller = <&daudio0>;
+			status = "okay";
+		};
+
+		sndhdmi:sound@2{
+			compatible = "allwinner,sunxi-hdmi-machine";
+			sunxi,hdmi-controller = <&audiohdmi>;
+			status = "okay";
+		};
+
+		snddaudio2:sound@3{
+			compatible = "allwinner,sunxi-daudio2-machine";
+			sunxi,daudio-controller = <&daudio2>;
+			status = "okay";
+		};
+
+		snddmic:sound@4{
+			compatible = "allwinner,sunxi-dmic-machine";
+			sunxi,dmic-controller = <&dmic>;
+			status = "okay";
+		};
+
+
+		spi0: spi@05010000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi0";
+			reg = <0x0 0x05010000 0x0 0x1000>;
+			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi0>;
+			clock-frequency = <200000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
+			pinctrl-1 = <&spi0_pins_c>;
+			spi0_cs_number = <2>;
+			spi0_cs_bitmap = <3>;
+			status = "disabled";
+		};
+
+		spi1: spi@05011000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi1";
+			reg = <0x0 0x05011000 0x0 0x1000>;
+			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi1>;
+			clock-frequency = <200000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi1_pins_a &spi1_pins_b>;
+			pinctrl-1 = <&spi1_pins_c>;
+			spi1_cs_number = <2>;
+			spi1_cs_bitmap = <3>;
+			status = "disabled";
+		};
+
+		spi2: spi@05012000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi2";
+			reg = <0x0 0x05012000 0x0 0x1000>;
+			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi2>;
+			clock-frequency = <200000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi2_pins_a &spi2_pins_b>;
+			pinctrl-1 = <&spi2_pins_c>;
+			spi2_cs_number = <1>;
+			spi2_cs_bitmap = <1>;
+			status = "disabled";
+		};
+
+		spi3: spi@05013000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi3";
+			reg = <0x0 0x05013000 0x0 0x1000>;
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi3>;
+			clock-frequency = <200000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi3_pins_a &spi3_pins_b>;
+			pinctrl-1 = <&spi3_pins_c>;
+			spi3_cs_number = <1>;
+			spi3_cs_bitmap = <1>;
+			status = "disabled";
+		};
+
+		auto_print {
+			device_type = "auto_print";
+			status = "okay";
+		};
+
+		sdc2: sdmmc@04022000 {
+			compatible = "allwinner,sunxi-mmc-v4p5x";
+			device_type = "sdc2";
+			reg = <0x0 0x04022000 0x0 0x1000>;
+			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>,
+				 <&clk_pll_periph1x2>,
+				 <&clk_sdmmc2_mod>,
+				 <&clk_sdmmc2_bus>,
+				 <&clk_sdmmc2_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc2_pins_a&sdc2_pins_c>;
+			pinctrl-1 = <&sdc2_pins_b>;
+			bus-width = <8>;
+			/*mmc-ddr-1_8v;*/
+			/*mmc-hs200-1_8v;*/
+			/*mmc-hs400-1_8v;*/
+			cap-sd-highspeed;
+			cap-mmc-highspeed;
+			cap-wait-while-busy;
+			mmc-high-capacity-erase-size;
+			cap-erase;
+			/*non-removable;*/
+			/*max-frequency = <200000000>;*/
+			max-frequency = <50000000>;
+
+			/*-- speed mode --*/
+			/*sm0: DS26_SDR12*/
+			/*sm1: HSSDR52_SDR25*/
+			/*sm2: HSDDR52_DDR50*/
+			/*sm3: HS200_SDR104*/
+			/*sm4: HS400*/
+			/*-- frequency point --*/
+			/*f0: CLK_400K*/
+			/*f1: CLK_25M*/
+			/*f2: CLK_50M*/
+			/*f3: CLK_100M*/
+			/*f4: CLK_150M*/
+			/*f5: CLK_200M*/
+
+			sdc_tm4_sm0_freq0 = <0>;
+			sdc_tm4_sm0_freq1 = <0>;
+			sdc_tm4_sm1_freq0 = <0x00000000>;
+			sdc_tm4_sm1_freq1 = <0>;
+			sdc_tm4_sm2_freq0 = <0x00000000>;
+			sdc_tm4_sm2_freq1 = <0>;
+			sdc_tm4_sm3_freq0 = <0x05000000>;
+			sdc_tm4_sm3_freq1 = <0x00000005>;
+			sdc_tm4_sm4_freq0 = <0x00050000>;
+			sdc_tm4_sm4_freq1 = <0x00000004>;
+
+			/*vmmc-supply = <&reg_3p3v>;*/
+			/*vqmc-supply = <&reg_3p3v>;*/
+			/*vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sunxi-power-save-mode;*/
+			/*status = "disabled";*/
+			status = "okay";
+		};
+
+		sdc0: sdmmc@04020000 {
+			compatible = "allwinner,sunxi-mmc-v4p1x";
+			device_type = "sdc0";
+			reg = <0x0 0x04020000 0x0 0x1000>;
+			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>,
+				 <&clk_pll_periph1x2>,
+				 <&clk_sdmmc0_mod>,
+				 <&clk_sdmmc0_bus>,
+				 <&clk_sdmmc0_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep", "uart_jtag";
+			pinctrl-0 = <&sdc0_pins_a>;
+			pinctrl-1 = <&sdc0_pins_b>;
+			pinctrl-2 = <&sdc0_pins_c>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*non-removable;*/
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PF 6 0 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			cap-erase;
+			cap-sd-highspeed;
+			cap-mmc-highspeed;
+			cap-wait-while-busy;
+			/*cap-sdio-irq;*/
+			/*keep-power-in-suspend;*/
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr4  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0>;*/
+			/*sunxi-dly-104M  = <1 0 0 0>;*/
+			/*sunxi-dly-208M  = <1 0 0 0>;*/
+			/*sunxi-dly-104M-ddr  = <1 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0>;*/
+			filter_speed = <7340032>;
+			filter_sector = <8>;
+			perf_enable = <1>;
+			status = "okay";
+		};
+
+		sdc1: sdmmc@04021000 {
+			compatible = "allwinner,sunxi-mmc-v4p1x";
+			device_type = "sdc1";
+			reg = <0x0 0x04021000 0x0 0x1000>;
+			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>,
+				 <&clk_pll_periph1x2>,
+				 <&clk_sdmmc1_mod>,
+				 <&clk_sdmmc1_bus>,
+				 <&clk_sdmmc1_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc1_pins_a>;
+			pinctrl-1 = <&sdc1_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*sd-uhs-sdr104;*/
+			cap-sd-highspeed;
+			cap-mmc-highspeed;
+			cap-wait-while-busy;
+			/*cap-sdio-irq;*/
+			/*keep-power-in-suspend;*/
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0 0>;*/
+			sunxi-dly-52M-ddr4  = <1 0 0 0 2>;
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0 0>;*/
+			sunxi-dly-104M  = <1 0 0 0 1>;
+			/*sunxi-dly-208M  = <1 1 0 0 0>;*/
+			sunxi-dly-208M  = <1 0 0 0 1>;
+			/*sunxi-dly-104M-ddr  = <1 0 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0 0>;*/
+
+			status = "disabled";
+		};
+
+		disp: disp@01000000 {
+			compatible = "allwinner,sunxi-disp";
+			reg = <0x0 0x01000000 0x0 0x3fffff>,/*de*/
+			      <0x0 0x06510000 0x0 0xfff>,/*disp_if_top*/
+			      <0x0 0x06511000 0x0 0xfff>,/*tcon_lcd0*/
+			      <0x0 0x06515000 0x0 0xfff>,/*tcon_tv0*/
+			      <0x0 0x06504000 0x0 0x2000>;/*dsi0*/
+			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
+				   <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
+				   <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>, /*dsi0*/
+				   <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;/*vdpo*/
+			clocks = <&clk_de>,
+				 <&clk_display_top>,
+				 <&clk_tcon_lcd>,
+				 <&clk_tcon_tv>,
+				 <&clk_lvds>,
+				 <&clk_mipi_dphy0>,
+				 <&clk_mipi_host0>;
+			boot_disp = <0>;
+			fb_base = <0>;
+
+			status = "okay";
+		};
+
+		lcd0: lcd0@01c0c000 {
+			compatible = "allwinner,sunxi-lcd0";
+			pinctrl-names = "active","sleep";
+
+			status = "okay";
+		};
+		lcd1: lcd1@01c0c000 {
+			compatible = "allwinner,sunxi-lcd1";
+			pinctrl-names = "active","sleep";
+
+			status = "okay";
+		};
+
+
+		hdmi: hdmi@06000000 {
+			compatible = "allwinner,sunxi-hdmi";
+			reg = <0x0 0x06000000 0x0 0x100000>;
+			interrupts = <GIC_SPI 64 IRQ_TYPE_NONE>;
+			clocks = <&clk_hdmi>,<&clk_hdmi_slow>,<&clk_hdmi_cec>;
+			pinctrl-names = "ddc_active","ddc_sleep","cec_active", "cec_sleep";
+			pinctrl-0 = <&hdmi_ddc_pin_a>;
+			pinctrl-1 = <&hdmi_ddc_pin_b>;
+			pinctrl-2 = <&hdmi_cec_pin_a>;
+			pinctrl-3 = <&hdmi_cec_pin_b>;
+			status = "okay";
+		};
+
+		tv0: tv0@06524000 {
+			compatible = "allwinner,sunxi-tv";
+			reg = <0x0 0x06520000 0x0 0x100>,
+				<0x0 0x06524000 0x0 0x3fc>;
+			clocks = <&clk_tve_top>,<&clk_tve>;
+			device_type = "tv0";
+			pinctrl-names = "active","sleep";
+			status = "disabled";
+		};
+
+		vdpo0: vdpo0@06542000 {
+			compatible = "allwinner,sunxi-vdpo";
+			reg = <0x0 0x06542000 0x0 0xfff>;
+			clocks = <&clk_vdpo>;
+			device_type = "vdpo0";
+			pinctrl-names = "active","sleep";
+			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
+			status = "okay";
+		};
+
+		soc_tr: tr@01000000 {
+			compatible = "allwinner,sun50i-tr";
+			reg = <0x0 0x01000000 0x0 0x000200bc>;
+			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_de>;
+			status = "okay";
+		};
+
+		g2d: g2d@01480000 {
+			compatible = "allwinner,sunxi-g2d";
+			reg = <0x0 0x01480000 0x0 0xbffff>;
+			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_g2d>;
+			status = "okay";
+		};
+
+		pwm: pwm@0300a000 {
+			compatible = "allwinner,sunxi-pwm";
+			reg = <0x0 0x0300a000 0x0 0x310>;
+			clocks = <&clk_pwm>;
+			pwm-number = <9>;
+			pwm-base = <0x0>;
+			pwms = <&pwm0>, <&pwm1>, <&pwm2>, <&pwm3>, <&pwm4>,
+			       <&pwm5>, <&pwm6>, <&pwm7>, <&pwm8>;
+		};
+
+		pwm0: pwm0@0300a000 {
+			compatible = "allwinner,sunxi-pwm0";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+			reg_clk_gating_offset = <0x20>;
+		};
+		pwm1: pwm1@0300a000 {
+			compatible = "allwinner,sunxi-pwm1";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm2: pwm2@0300a000 {
+			compatible = "allwinner,sunxi-pwm2";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm3: pwm3@0300a000 {
+			compatible = "allwinner,sunxi-pwm3";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm4: pwm4@0300a000 {
+			compatible = "allwinner,sunxi-pwm4";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm5: pwm5@0300a000 {
+			compatible = "allwinner,sunxi-pwm5";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm6: pwm6@0300a000 {
+			compatible = "allwinner,sunxi-pwm6";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm7: pwm7@0300a000 {
+			compatible = "allwinner,sunxi-pwm7";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+		pwm8: pwm8@0300a000 {
+			compatible = "allwinner,sunxi-pwm8";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		boot_disp: boot_disp {
+			compatible = "allwinner,boot_disp";
+		};
+
+		ac200: ac200 {
+			compatible = "allwinner,sunxi-ac200";
+			/* clocks = <&clk_tcon0>; */
+			pinctrl-names = "active","sleep";
+			status = "okay";
+		};
+
+		vind0:vind@0 {
+			compatible = "allwinner,sunxi-vin-media", "simple-bus";
+			#address-cells = <2>;
+			#size-cells = <2>;
+			ranges;
+			device_id = <0>;
+			vind0_clk = <384000000>;
+			vind0_isp = <288000000>;
+			reg = <0x0 0x06600800 0x0 0x200>,
+				<0x0 0x06600000 0x0 0x800>;
+			clocks = <&clk_csi_top>, <&clk_pll_csi>,
+				 <&clk_csi_master0>, <&clk_hosc>, <&clk_pll_isp>,
+				 <&clk_csi_master1>, <&clk_hosc>, <&clk_pll_isp>,
+				 <&clk_isp>, <&clk_pll_isp>;
+			pinctrl-names = "mclk0-default","mclk0-sleep","mclk1-default","mclk1-sleep";
+			pinctrl-0 = <&csi_mclk0_pins_a>;
+			pinctrl-1 = <&csi_mclk0_pins_b>;
+			pinctrl-2 = <&csi_mclk1_pins_a>;
+			pinctrl-3 = <&csi_mclk1_pins_b>;
+			status = "okay";
+
+			csi_cci0:cci@0 {
+				compatible = "allwinner,sunxi-csi_cci";
+				reg = <0x0 0x06614000 0x0 0x400>;
+				interrupts = <GIC_SPI 80 4>;
+				clocks = <&clk_csi_misc0>;
+				pinctrl-names = "default","sleep";
+				pinctrl-0 = <&csi_cci0_pins_a>;
+				pinctrl-1 = <&csi_cci0_pins_b>;
+				device_id = <0>;
+				status = "okay";
+			};
+			csi_cci1:cci@1 {
+				compatible = "allwinner,sunxi-csi_cci";
+				reg = <0x0 0x06614400 0x0 0x400>;
+				interrupts = <GIC_SPI 81 4>;
+				clocks = <&clk_csi_misc1>;
+				pinctrl-names = "default","sleep";
+				pinctrl-0 = <&csi_cci1_pins_a>;
+				pinctrl-1 = <&csi_cci1_pins_b>;
+				device_id = <1>;
+				status = "okay";
+			};
+
+			csi0:csi@0 {
+				device_type = "csi0";
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x06601000 0x0 0x1000>;
+				interrupts = <GIC_SPI 78 4>;
+				device_id = <0>;
+				status = "okay";
+			};
+			csi1:csi@1 {
+				device_type = "csi1";
+				compatible = "allwinner,sunxi-csi";
+				reg = <0x0 0x06602000 0x0 0x1000>;
+				interrupts = <GIC_SPI 79 4>;
+				pinctrl-names = "default","sleep";
+				pinctrl-0 = <&csi1_pins_a>;
+				pinctrl-1 = <&csi1_pins_b>;
+				device_id = <1>;
+				status = "okay";
+			};
+
+			mipi0:mipi@0 {
+				compatible = "allwinner,sunxi-mipi";
+				reg = <0x0 0x0660C000 0x0 0x1000>;
+				interrupts = <GIC_SPI 82 4>;
+				device_id = <0>;
+				status = "okay";
+			};
+
+			isp0:isp@0 {
+				compatible = "allwinner,sunxi-isp";
+				reg = <0x0 0x02100000 0x0 0x800>;
+				interrupts = <GIC_SPI 33 4>;
+				device_id = <0>;
+				status = "okay";
+			};
+			isp1:isp@1 {
+				compatible = "allwinner,sunxi-isp";
+				device_id = <1>;
+				status = "okay";
+			};
+
+			scaler0:scaler@0 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x02104000 0x0 0x400>;
+				device_id = <0>;
+				status = "okay";
+			};
+			scaler1:scaler@1 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x02104400 0x0 0x400>;
+				device_id = <1>;
+				status = "okay";
+			};
+			scaler2:scaler@2 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x02104800 0x0 0x400>;
+				device_id = <2>;
+				status = "okay";
+			};
+			scaler3:scaler@3 {
+				compatible = "allwinner,sunxi-scaler";
+				reg = <0x0 0x02104C00 0x0 0x400>;
+				device_id = <3>;
+				status = "okay";
+			};
+
+			actuator0:actuator@0 {
+				device_type = "actuator0";
+				compatible = "allwinner,sunxi-actuator";
+				actuator0_name = "ad5820_act";
+				actuator0_slave = <0x18>;
+				actuator0_af_pwdn = <>;
+				actuator0_afvdd = "afvcc-csi";
+				actuator0_afvdd_vol = <2800000>;
+				status = "disabled";
+			};
+			flash0:flash@0 {
+				device_type = "flash0";
+				compatible = "allwinner,sunxi-flash";
+				flash0_type = <2>;
+				flash0_en = <>;
+				flash0_mode = <>;
+				flash0_flvdd = "";
+				flash0_flvdd_vol = <>;
+				device_id = <0>;
+				status = "disabled";
+			};
+			sensor0:sensor@0 {
+				device_type = "sensor0";
+				sensor0_mname = "ov5640";
+				sensor0_twi_cci_id = <0>;
+				sensor0_twi_addr = <0x78>;
+				sensor0_mclk_id = <2>;
+				sensor0_pos = "rear";
+				sensor0_isp_used = <0>;
+				sensor0_fmt = <0>;
+				sensor0_stby_mode = <0>;
+				sensor0_vflip = <0>;
+				sensor0_hflip = <0>;
+				sensor0_iovdd = "iovdd-csi";
+				sensor0_iovdd_vol = <2800000>;
+				sensor0_avdd = "avdd-csi";
+				sensor0_avdd_vol = <2800000>;
+				sensor0_dvdd = "dvdd-csi-18";
+				sensor0_dvdd_vol = <1500000>;
+				sensor0_power_en = <>;
+				sensor0_reset = <&pio PI 3 1 0 1 0>;
+				sensor0_pwdn = <&pio PI 4 1 0 1 0>;
+				sensor0_sm_hs = <&pio PI 0 1 0 1 0>;
+				sensor0_sm_vs = <&pio PI 1 1 0 1 0>;
+				flash_handle = <&flash0>;
+				act_handle = <&actuator0>;
+				status	= "okay";
+			};
+			sensor1:sensor@1 {
+				device_type = "sensor1";
+				sensor1_mname = "ov5647";
+				sensor1_twi_cci_id = <1>;
+				sensor1_twi_addr = <0x6c>;
+				sensor1_mclk_id = <3>;
+				sensor1_pos = "front";
+				sensor1_isp_used = <0>;
+				sensor1_fmt = <0>;
+				sensor1_stby_mode = <0>;
+				sensor1_vflip = <0>;
+				sensor1_hflip = <0>;
+				sensor1_iovdd = "iovdd-csi";
+				sensor1_iovdd_vol = <2800000>;
+				sensor1_avdd = "avdd-csi";
+				sensor1_avdd_vol = <2800000>;
+				sensor1_dvdd = "dvdd-csi-18";
+				sensor1_dvdd_vol = <1500000>;
+				sensor1_power_en = <>;
+				sensor1_reset = <&pio PI 3 1 0 1 0>;
+				sensor1_pwdn = <&pio PI 4 1 0 1 0>;
+				sensor0_sm_hs = <&pio PI 0 1 0 1 0>;
+				sensor0_sm_vs = <&pio PI 1 1 0 1 0>;
+				flash_handle = <>;
+				act_handle = <>;
+				status	= "okay";
+			};
+			vinc0:vinc@0 {
+				device_type = "vinc0";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x06609000 0x0 0x200>;
+				interrupts = <GIC_SPI 74 4>;
+				vinc0_csi_sel = <1>;
+				vinc0_mipi_sel = <0xff>;
+				vinc0_isp_sel = <1>;
+				vinc0_rear_sensor_sel = <0>;
+				vinc0_front_sensor_sel = <0>;
+				vinc0_sensor_list = <0>;
+				device_id = <0>;
+				status = "okay";
+			};
+			vinc1:vinc@1 {
+				device_type = "vinc1";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x06609200 0x0 0x200>;
+				interrupts = <GIC_SPI 75 4>;
+				vinc1_csi_sel = <1>;
+				vinc1_mipi_sel = <0xff>;
+				vinc1_isp_sel = <1>;
+				vinc1_rear_sensor_sel = <0>;
+				vinc1_front_sensor_sel = <0>;
+				vinc1_sensor_list = <0>;
+				device_id = <1>;
+				status = "disabled";
+			};
+			vinc2:vinc@2 {
+				device_type = "vinc2";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x06609400 0x0 0x200>;
+				interrupts = <GIC_SPI 76 4>;
+				vinc2_csi_sel = <3>;
+				vinc2_mipi_sel = <0xff>;
+				vinc2_isp_sel = <1>;
+				vinc2_rear_sensor_sel = <0>;
+				vinc2_front_sensor_sel = <1>;
+				vinc2_sensor_list = <0>;
+				device_id = <2>;
+				status = "disabled";
+			};
+			vinc3:vinc@3 {
+				device_type = "vinc3";
+				compatible = "allwinner,sunxi-vin-core";
+				reg = <0x0 0x06609600 0x0 0x200>;
+				interrupts = <GIC_SPI 77 4>;
+				vinc3_csi_sel = <3>;
+				vinc3_mipi_sel = <0xff>;
+				vinc3_isp_sel = <1>;
+				vinc3_rear_sensor_sel = <0>;
+				vinc3_front_sensor_sel = <1>;
+				vinc3_sensor_list = <0>;
+				device_id = <3>;
+				status = "disabled";
+			};
+		};
+
+		Vdevice: vdevice@0 {
+			compatible = "allwinner,sun8i-vdevice";
+			device_type = "Vdevice";
+			interrupt-parent = <&pio>;
+			interrupts = < PD 3 IRQ_TYPE_LEVEL_HIGH>;	/* bank offset type */
+			pinctrl-names = "default";
+			pinctrl-0 = <&vdevice_pins_a>;
+			test-gpios = <&pio PC 3 1 2 2 1>;
+			status = "disabled";
+		};
+
+		cryptoengine: ce@1904000 {
+			compatible = "allwinner,sunxi-ce";
+			device_name = "ce";
+			reg = <0x0 0x01904000 0x0 0xa0>,
+					<0x0 0x01904800 0x0 0xa0>; /* Unused */
+			interrupts = <GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
+					<GIC_SPI 36 IRQ_TYPE_EDGE_RISING>; /* Unused */
+			clock-frequency = <300000000>; /* 300MHz */
+			clocks = <&clk_ce>, <&clk_pll_periph0x2>;
+		};
+
+		nmi:nmi@0x01f00c00{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-nmi";
+			reg = <0x0 0x01f00c00 0x0 0x50>;
+			nmi_irq_ctrl = <0x0c>;
+			nmi_irq_en = <0x40>;
+			nmi_irq_status = <0x10>;
+			nmi_irq_mask = <0x50>;
+			status = "okay";
+		};
+
+		nand0:nand0@04011000 {
+			compatible = "allwinner,sun8iw16-nand";
+			device_type = "nand0";
+			reg = <0x0 0x04011000 0x0 0x1000>;/* nand0 */
+			interrupts = <GIC_SPI 29 0x04>;
+			clocks = <&clk_pll_periph1x2>,<&clk_nand0>,<&clk_nand1>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
+			pinctrl-1 = <&nand0_pins_c>;
+			nand0_regulator1 = "vcc-nand";
+			nand0_regulator2 = "none";
+			nand0_cache_level = <0x55aaaa55>;
+			nand0_flush_cache_num = <0x55aaaa55>;
+			nand0_capacity_level = <0x55aaaa55>;
+			nand0_id_number_ctl = <0x55aaaa55>;
+			nand0_print_level = <0x55aaaa55>;
+			nand0_p0 = <0x55aaaa55>;
+			nand0_p1 = <0x55aaaa55>;
+			nand0_p2 = <0x55aaaa55>;
+			nand0_p3 = <0x55aaaa55>;
+			status = "okay";
+		};
+
+		sunxi_thermal_sensor:thermal_sensor{
+			compatible = "allwinner,thermal_sensor";
+			reg = <0x0 0x05070400 0x0 0x400>;
+			interrupts = <GIC_SPI 1 IRQ_TYPE_NONE>;
+			clocks = <&clk_hosc>,<&clk_ths>;
+			/*
+			 * sensor 0 in CPU, sensor1 in VE,
+			 * sensor 2 in ISP, sensor 3 in DDR
+			 */
+			sensor_num = <4>;
+			combine_num = <4>;
+			shut_temp= <115000>;/*millicelsius*/
+			status = "okay";
+
+			ths_combine0:ths_combine0{
+				compatible = "allwinner,ths_combine";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "CPU";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <0>;
+			};
+
+			ths_combine1:ths_combine1{
+				compatible = "allwinner,ths_combine";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "VE";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <1>;
+			};
+
+			ths_combine2:ths_combine2{
+				compatible = "allwinner,ths_combine";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "ISP";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <2>;
+			};
+
+			ths_combine3:ths_combine3{
+				compatible = "allwinner,ths_combine";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "DDR";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <3>;
+			};
+		};
+
+		cpu_budget_cooling:cpu_budget_cool{
+			compatible = "allwinner,budget_cooling";
+			device_type = "cpu_budget_cooling";
+			#cooling-cells = <2>;
+			status = "okay";
+			state_cnt = <5>;
+			cluster_num = <1>;
+			state0 = <1104000 2>;
+			state1 = <1008000 2>;
+			state2 = <912000 2>;
+			state3 = <816000 1>;
+			state4 = <600000 1>;
+		};
+
+		thermal-zones{
+			cpu_thermal_zone{
+
+				polling-delay-passive = <1000>;
+				polling-delay = <10000>;
+				thermal-sensors = <&ths_combine0 0>;
+
+				trips{
+					cpu_trip0:t0{
+						temperature = <80000>;/*millicelsius */
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip1:t1{
+						temperature = <90000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip2:t2{
+						temperature = <100000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip3:t3{
+						temperature = <110000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					crt_trip:t8{
+						temperature = <115000>;
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+
+				cooling-maps{
+					bind0{
+						contribution = <0>;
+						trip = <&cpu_trip0>;
+						cooling-device
+						= <&cpu_budget_cooling 1 1>;
+					};
+					bind1{
+						contribution = <0>;
+						trip = <&cpu_trip1>;
+						cooling-device
+						= <&cpu_budget_cooling 2 2>;
+					};
+					bind2{
+						contribution = <0>;
+						trip = <&cpu_trip2>;
+						cooling-device
+						= <&cpu_budget_cooling 3 3>;
+					};
+					bind3{
+						contribution = <0>;
+						trip = <&cpu_trip3>;
+						cooling-device
+						= <&cpu_budget_cooling 4 4>;
+					};
+				};
+			};
+
+			ve_thermal_zone{
+
+				polling-delay-passive = <1000>;
+				polling-delay = <10000>;
+				thermal-sensors = <&ths_combine1 1>;
+
+				trips{
+					ve_crt_trip0:t0{
+						temperature = <115000>;/*millicelsius */
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+			};
+			isp_thermal_zone{
+
+				polling-delay-passive = <1000>;
+				polling-delay = <10000>;
+				thermal-sensors = <&ths_combine2 2>;
+
+				trips{
+					isp_crt_trip0:t0{
+						temperature = <115000>;/*millicelsius */
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+			};
+			ddr_thermal_zone{
+
+				polling-delay-passive = <1000>;
+				polling-delay = <10000>;
+				thermal-sensors = <&ths_combine3 3>;
+
+				trips{
+					ddr_crt_trip0:t0{
+						temperature = <115000>;/*millicelsius */
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+			};
+		};
+
+		gpadc:gpadc{
+			compatible = "allwinner,sunxi-gpadc";
+			reg = <0x0 0x05070000 0x0 0x400>;
+			interrupts = <GIC_SPI 0 IRQ_TYPE_NONE>;
+			clocks = <&clk_gpadc>;
+			key_cnt = <5>;
+			key0_vol = <115>;
+			key0_val = <115>;
+			key1_vol = <240>;
+			key1_val = <114>;
+			key2_vol = <500>;
+			key2_val = <139>;
+			key3_vol = <700>;
+			key3_val = <28>;
+			key4_vol = <890>;
+			key4_val = <102>;
+		};
+
+		ramoops@0x48106000 {
+			compatible = "ramoops";
+			reg = <0x0 0x48106000 0x0 0x60000>;
+			record-size  = <0x00020000>;
+			console-size = <0x00020000>;
+			pmsg-size    = <0x00020000>;
+		};
+		gmac0: eth@05020000 {
+			compatible = "allwinner,sunxi-gmac";
+			reg = <0x0 0x05020000 0x0 0xFFFF>,
+			      <0x0 0x03000030 0x0 0x4>;
+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "gmacirq";
+			clocks = <&clk_gmac>, <&clk_ephy_25m>;
+			clock-names = "gmac", "ephy";
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&gmac_pins_a>;
+			pinctrl-1 = <&gmac_pins_b>;
+			phy-mode = "rgmii";
+			tx-delay = <7>;
+			rx-delay = <31>;
+			phy-rst;
+			gmac-power0;
+			gmac-power1;
+			gmac-power2;
+			status = "disable";
+		};
+
+		cpucfg@09010000 {
+			compatible = "allwinner,sunxi-cpucfg";
+			reg = <0x0 0x09010000 0x0 0xc8>;
+		};
+
+		cpuscfg@07000400 {
+			compatible = "allwinner,sunxi-cpuscfg";
+			reg = <0x0 0x07000400 0x0 0x400>;
+		};
+
+		sysctl@03000000 {
+			compatible = "allwinner,sunxi-sysctl";
+			reg = <0x0 0x03000000 0x0 0x1000>;
+		};
+	};
+
+};
