<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nvram.h source code [netbsd/sys/arch/i386/isa/nvram.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/i386/isa/nvram.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>i386</a>/<a href='./'>isa</a>/<a href='nvram.h.html'>nvram.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nvram.h,v 1.8 2005/12/11 12:17:43 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1990, 1993</i></td></tr>
<tr><th id="5">5</th><td><i> *	The Regents of the University of California.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to Berkeley by</i></td></tr>
<tr><th id="8">8</th><td><i> * William Jolitz.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> * 3. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="26">26</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="27">27</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="28">28</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="29">29</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="30">30</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="31">31</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="32">32</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> *	@(#)rtc.h	8.1 (Berkeley) 6/11/93</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * The following information is found in the non-volatile RAM in the</i></td></tr>
<tr><th id="39">39</th><td><i> * MC146818A (or DS1287A or other compatible) RTC on AT-compatible PCs.</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* NVRAM byte 0: bios diagnostic */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NVRAM_DIAG" data-ref="_M/NVRAM_DIAG">NVRAM_DIAG</dfn>	(MC_NVRAM_START + 0)	/* RTC offset 0xe */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/NVRAM_DIAG_BITS" data-ref="_M/NVRAM_DIAG_BITS">NVRAM_DIAG_BITS</dfn>		"\020\010clock_battery\007ROM_cksum\006config_unit\005memory_size\004fixed_disk\003invalid_time"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* NVRAM byte 1: reset code */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NVRAM_RESET" data-ref="_M/NVRAM_RESET">NVRAM_RESET</dfn>	(MC_NVRAM_START + 1)	/* RTC offset 0xf */</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_RESET_RST" data-ref="_M/NVRAM_RESET_RST">NVRAM_RESET_RST</dfn>		0x00		/* normal reset */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_RESET_LOAD" data-ref="_M/NVRAM_RESET_LOAD">NVRAM_RESET_LOAD</dfn> 	0x04		/* load system */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/NVRAM_RESET_JUMP" data-ref="_M/NVRAM_RESET_JUMP">NVRAM_RESET_JUMP</dfn>	0x0a		/* jump through 40:67 */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* NVRAM byte 2: diskette drive type in upper/lower nibble */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NVRAM_DISKETTE" data-ref="_M/NVRAM_DISKETTE">NVRAM_DISKETTE</dfn>	(MC_NVRAM_START + 2)	/* RTC offset 0x10 */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_NONE" data-ref="_M/NVRAM_DISKETTE_NONE">NVRAM_DISKETTE_NONE</dfn>	 0		/* none present */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_360K" data-ref="_M/NVRAM_DISKETTE_360K">NVRAM_DISKETTE_360K</dfn>	 0x10		/* 360K */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_12M" data-ref="_M/NVRAM_DISKETTE_12M">NVRAM_DISKETTE_12M</dfn>	 0x20		/* 1.2M */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_720K" data-ref="_M/NVRAM_DISKETTE_720K">NVRAM_DISKETTE_720K</dfn>	 0x30		/* 720K */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_144M" data-ref="_M/NVRAM_DISKETTE_144M">NVRAM_DISKETTE_144M</dfn>	 0x40		/* 1.44M */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_TYPE5" data-ref="_M/NVRAM_DISKETTE_TYPE5">NVRAM_DISKETTE_TYPE5</dfn>	 0x50		/* 2.88M, presumably */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_DISKETTE_TYPE6" data-ref="_M/NVRAM_DISKETTE_TYPE6">NVRAM_DISKETTE_TYPE6</dfn>	 0x60		/* 2.88M */</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* NVRAM byte 6: equipment type */</i></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_EQUIPMENT" data-ref="_M/NVRAM_EQUIPMENT">NVRAM_EQUIPMENT</dfn>	(MC_NVRAM_START + 6)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_EQUIPMENT_EGAVGA" data-ref="_M/NVRAM_EQUIPMENT_EGAVGA">NVRAM_EQUIPMENT_EGAVGA</dfn>	0x00		/* EGA or VGA */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_EQUIPMENT_COLOR40" data-ref="_M/NVRAM_EQUIPMENT_COLOR40">NVRAM_EQUIPMENT_COLOR40</dfn>	0x10		/* 40 column color */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_EQUIPMENT_COLOR80" data-ref="_M/NVRAM_EQUIPMENT_COLOR80">NVRAM_EQUIPMENT_COLOR80</dfn>	0x20		/* 80 column color */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_EQUIPMENT_MONO80" data-ref="_M/NVRAM_EQUIPMENT_MONO80">NVRAM_EQUIPMENT_MONO80</dfn>	0x30		/* 80 column mono */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_EQUIPMENT_MONITOR" data-ref="_M/NVRAM_EQUIPMENT_MONITOR">NVRAM_EQUIPMENT_MONITOR</dfn>	0x30		/* mask for monitor type */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* NVRAM bytes 7 &amp; 8: base memory size */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/NVRAM_BASELO" data-ref="_M/NVRAM_BASELO">NVRAM_BASELO</dfn>	(MC_NVRAM_START + 7)	/* low byte; RTC off. 0x15 */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/NVRAM_BASEHI" data-ref="_M/NVRAM_BASEHI">NVRAM_BASEHI</dfn>	(MC_NVRAM_START + 8)	/* high byte; RTC off. 0x16 */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* NVRAM bytes 9 &amp; 10: extended memory size */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/NVRAM_EXTLO" data-ref="_M/NVRAM_EXTLO">NVRAM_EXTLO</dfn>	(MC_NVRAM_START + 9)	/* low byte; RTC off. 0x17 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/NVRAM_EXTHI" data-ref="_M/NVRAM_EXTHI">NVRAM_EXTHI</dfn>	(MC_NVRAM_START + 10)	/* high byte; RTC off. 0x18 */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* NVRAM byte 36: current century.  (please increment in Dec99!) */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NVRAM_CENTURY" data-ref="_M/NVRAM_CENTURY">NVRAM_CENTURY</dfn>	(MC_NVRAM_START + 36)	/* RTC offset 0x32 */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../x86/isa/clock.c.html'>netbsd/sys/arch/x86/isa/clock.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
