You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & parallelism.

Metrics:
- sm__throughput.avg.pct_of_peak_sustained_elapsed (>60%)
- launch__grid_size

Rules:
- 1D: (cdiv(N, BLOCK))
- 2D: (cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- 3D: (batch, cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- >3D: flatten ONLY independent dims
- Prefer batch / head / expert parallelism before shrinking BLOCK
- Change grid only if SM utilization is clearly low

Safety:
- Max 3 grid dims, static rank
- grid=(G0,G1,G2) must match tl.program_id(0/1/2)
- If unsure about correctness, do NOT change grid

Autotune:
- Autotune either BLOCK_* OR (num_warps, num_stages)
- If autotuning BLOCK_*, use grid=lambda META: (...)
- Never redefine BLOCK_* in both kernel and launch



[CURRENT CODE]
```python
import math
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def depthwise_conv2d_kernel(
    x_ptr,
    w_ptr,
    b_ptr,
    out_ptr,
    N,
    C,
    H,
    W,
    H_OUT,
    W_OUT,
    stride,
    padding,
    n_elements,
    HAS_BIAS: tl.constexpr,
    KERNEL_SIZE: tl.constexpr,
    BLOCK_SIZE: tl.constexpr,
):
    pid = tl.program_id(axis=0)
    block_start = pid * BLOCK_SIZE
    offsets = block_start + tl.arange(0, BLOCK_SIZE)
    mask = offsets < n_elements

    total_spatial = H_OUT * W_OUT
    nc_idx = offsets // total_spatial
    hw_idx = offsets % total_spatial

    n = nc_idx // C
    c = nc_idx % C
    h_out = hw_idx // W_OUT
    w_out = hw_idx % W_OUT

    h_in_origin = h_out * stride - padding
    w_in_origin = w_out * stride - padding

    acc = tl.zeros([BLOCK_SIZE], dtype=tl.float32)

    for kh in range(KERNEL_SIZE):
        h_in = h_in_origin + kh
        h_valid = (h_in >= 0) & (h_in < H)
        for kw in range(KERNEL_SIZE):
            w_in = w_in_origin + kw
            w_valid = (w_in >= 0) & (w_in < W)
            inner_mask = mask & h_valid & w_valid

            inp_offset = ((n * C + c) * H + h_in) * W + w_in
            val = tl.load(x_ptr + inp_offset, mask=inner_mask, other=0.0)

            w_offset = c * KERNEL_SIZE * KERNEL_SIZE + kh * KERNEL_SIZE + kw
            weight = tl.load(w_ptr + w_offset, mask=mask, other=0.0)

            acc += val * weight

    if HAS_BIAS:
        bias_val = tl.load(b_ptr + c, mask=mask, other=0.0)
        acc += bias_val

    tl.store(out_ptr + offsets, acc, mask=mask)


def depthwise_conv2d_triton(x, weight, bias, stride, padding):
    x = x.contiguous()
    weight = weight.contiguous()
    N, C, H, W = x.shape
    K = weight.shape[-1]
    H_OUT = (H + 2 * padding - K) // stride + 1
    W_OUT = (W + 2 * padding - K) // stride + 1

    output = torch.empty((N, C, H_OUT, W_OUT), device=x.device, dtype=x.dtype)
    n_elements = output.numel()

    BLOCK_SIZE = 256
    grid = lambda meta: (triton.cdiv(n_elements, meta["BLOCK_SIZE"]),)

    bias_ptr = bias if bias is not None else x.new_empty(1)

    depthwise_conv2d_kernel[grid](
        x,
        weight,
        bias_ptr,
        output,
        N,
        C,
        H,
        W,
        H_OUT,
        W_OUT,
        stride,
        padding,
        n_elements,
        HAS_BIAS=bias is not None,
        KERNEL_SIZE=K,
        BLOCK_SIZE=BLOCK_SIZE,
    )

    return output


class ModelNew(nn.Module):
    def __init__(self, in_channels: int, kernel_size: int, stride: int = 1, padding: int = 0, bias: bool = False):
        super().__init__()
        self.in_channels = in_channels
        self.kernel_size = kernel_size
        self.stride = stride
        self.padding = padding

        weight = torch.empty(in_channels, 1, kernel_size, kernel_size)
        nn.init.kaiming_uniform_(weight, a=math.sqrt(5))
        self.weight = nn.Parameter(weight)

        if bias:
            fan_in = in_channels * kernel_size * kernel_size
            bound = 1 / math.sqrt(fan_in)
            self.bias = nn.Parameter(torch.empty(in_channels).uniform_(-bound, bound))
        else:
            self.register_parameter("bias", None)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        return depthwise_conv2d_triton(
            x,
            self.weight.view(self.in_channels, self.kernel_size, self.kernel_size),
            self.bias,
            self.stride,
            self.padding,
        )
```

[NCU PROFILING METRICS]
{
  "depthwise_conv2d_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 59.89,
    "launch__grid_size": 1040400,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 91.18,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 92.71,
    "lts__t_sector_hit_rate.pct": 75.26
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
