// -------------------------------------------------------------
// 
// File Name: DUAL_port_RAM_and_GA4\hdlsrc\DUALportRAMinterface_v3\a2_random.v
// Created: 2024-05-15 10:45:59
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: a2_random
// Source Path: DUALportRAMinterface_v3/PL/integration_block1/Subsystem/a2_random
// Hierarchy Level: 3
// Model version: 1.52
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module a2_random
          (clk,
           reset_x,
           enb,
           In1,
           In2,
           Out1);


  input   clk;
  input   reset_x;
  input   enb;
  input   [15:0] In1;  // uint16
  input   In2;
  output  signed [17:0] Out1;  // sfix18_En15


  wire [31:0] Data_Type_Conversion1_out1;  // ufix32_En16
  wire [31:0] Bit_Shift_out1;  // ufix32_En16
  wire [10:0] Data_Type_Conversion_out1;  // ufix11_En11
  wire Constant_out1deadIn;
  wire [51:0] Modulo_by_Constant_HDL_Optimized1_out1;  // ufix52_En57
  wire Modulo_by_Constant_HDL_Optimized1_out2deadOut;
  wire signed [16:0] Data_Type_Conversion2_out1;  // sfix17_En15
  wire signed [17:0] Constant16_out1;  // sfix18_En15
  wire switch_compare_1;
  wire signed [18:0] Add1_add_cast;  // sfix19_En15
  wire signed [18:0] Add1_add_cast_1;  // sfix19_En15
  wire signed [18:0] Add1_add_temp;  // sfix19_En15
  wire signed [16:0] Add1_out1;  // sfix17_En15
  wire signed [17:0] Add1_out1_dtc;  // sfix18_En15
  wire signed [17:0] Add_sub_cast;  // sfix18_En15
  wire signed [17:0] Add_out1;  // sfix18_En15
  wire signed [17:0] Switch16_out1;  // sfix18_En15


  assign Data_Type_Conversion1_out1 = {In1, 16'b0000000000000000};



  assign Bit_Shift_out1 = Data_Type_Conversion1_out1 >> 8'd21;



  assign Data_Type_Conversion_out1 = Bit_Shift_out1[15:5];



  assign Constant_out1deadIn = 1'b0;



  modimpl_ntwk u_mod_by_constant (.clk(clk),
                                  .reset_x(reset_x),
                                  .enb(enb),
                                  .X(Data_Type_Conversion_out1),  // ufix11_En11
                                  .validIn(Constant_out1deadIn),
                                  .Y(Modulo_by_Constant_HDL_Optimized1_out1),  // ufix52_En57
                                  .validOut(Modulo_by_Constant_HDL_Optimized1_out2deadOut)
                                  );

  assign Data_Type_Conversion2_out1 = {7'b0, Modulo_by_Constant_HDL_Optimized1_out1[51:42]};



  assign Constant16_out1 = 18'sb110000001100110011;



  assign switch_compare_1 = In2 > 1'b0;



  assign Add1_add_cast = {{2{Data_Type_Conversion2_out1[16]}}, Data_Type_Conversion2_out1};
  assign Add1_add_cast_1 = {Constant16_out1[17], Constant16_out1};
  assign Add1_add_temp = Add1_add_cast + Add1_add_cast_1;
  assign Add1_out1 = Add1_add_temp[16:0];



  assign Add1_out1_dtc = {Add1_out1[16], Add1_out1};



  assign Add_sub_cast = {Data_Type_Conversion2_out1[16], Data_Type_Conversion2_out1};
  assign Add_out1 = Constant16_out1 - Add_sub_cast;



  assign Switch16_out1 = (switch_compare_1 == 1'b0 ? Add1_out1_dtc :
              Add_out1);



  assign Out1 = Switch16_out1;

endmodule  // a2_random

