{"vcs1":{"timestamp_begin":1769596975.763534762, "rt":6.83, "ut":6.54, "st":0.18}}
{"vcselab":{"timestamp_begin":1769596982.645454628, "rt":0.30, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1769596982.981006079, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769596975.508390825}
{"VCS_COMP_START_TIME": 1769596975.508390825}
{"VCS_COMP_END_TIME": 1769596983.266378621}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353880}}
{"vcselab": {"peak_mem": 173708}}
