----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 03/12/2025 02:06:25 PM
-- Design Name: 
-- Module Name: MUX - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity MUX is
    Port ( IN1      : in  STD_LOGIC;
           IN2      : in  STD_LOGIC;
           IN3      : in  STD_LOGIC;
           IN4      : in  STD_LOGIC;
           IN5      : in  STD_LOGIC;
           IN6      : in  STD_LOGIC;
           IN7      : in  STD_LOGIC;
           IN8      : in  STD_LOGIC;
           Selector : in  STD_LOGIC_VECTOR (2 downto 0);
           RES      : out STD_LOGIC);
end MUX;

architecture Behavioral of MUX is

begin

process (Selector, IN1, IN2, IN3, IN4, IN5, IN6, IN7, IN8)
begin
   case Selector is
      when "000"  => RES <= IN1;
      when "001"  => RES <= IN2;
      when "010"  => RES <= IN3;
      when "011"  => RES <= IN4;
      when "100"  => RES <= IN5;
      when "101"  => RES <= IN6;
      when "110"  => RES <= IN7;
      when "111"  => RES <= IN8;
      when others => RES <= IN1;
   end case;
end process;

				
				

end Behavioral;
