Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 10 16:20:30 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file SCS_TT_TEST_wrapper_methodology_drc_routed.rpt -pb SCS_TT_TEST_wrapper_methodology_drc_routed.pb -rpx SCS_TT_TEST_wrapper_methodology_drc_routed.rpx
| Design       : SCS_TT_TEST_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 708
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 44         |
| TIMING-7  | Critical Warning | No common node between related clocks              | 44         |
| TIMING-8  | Critical Warning | No common period between related clocks            | 15         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| TIMING-15 | Warning          | Large hold violation on inter-clock path           | 5          |
| TIMING-16 | Warning          | Large setup violation                              | 596        |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_out5_SCS_TT_TEST_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks T0 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#9 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#10 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#11 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#12 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#13 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#14 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#15 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#16 Critical Warning
No common primary clock between related clocks  
The clocks T1 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#17 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#18 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#19 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#20 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#21 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#22 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#23 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#24 Critical Warning
No common primary clock between related clocks  
The clocks T2 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#25 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#26 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#27 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#28 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#29 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#30 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#31 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#32 Critical Warning
No common primary clock between related clocks  
The clocks T3 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#33 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#34 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#35 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#36 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#37 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#38 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#39 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#40 Critical Warning
No common primary clock between related clocks  
The clocks T4 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#41 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#42 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#43 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-6#44 Critical Warning
No common primary clock between related clocks  
The clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks T0 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T0] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#9 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#10 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#11 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#12 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#13 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#14 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#15 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#16 Critical Warning
No common node between related clocks  
The clocks T1 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T1] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#17 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#18 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#19 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#20 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#21 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#22 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#23 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#24 Critical Warning
No common node between related clocks  
The clocks T2 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T2] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#25 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#26 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#27 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#28 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#29 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#30 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#31 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#32 Critical Warning
No common node between related clocks  
The clocks T3 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T3] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#33 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#34 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#35 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out2_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#36 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#37 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out3_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#38 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1]
Related violations: <none>

TIMING-7#39 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out4_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out4_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#40 Critical Warning
No common node between related clocks  
The clocks T4 and clk_out5_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks T4] -to [get_clocks clk_out5_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#41 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#42 Critical Warning
No common node between related clocks  
The clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_1_0_1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#43 Critical Warning
No common node between related clocks  
The clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_SCS_TT_TEST_clk_wiz_1_0_1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-7#44 Critical Warning
No common node between related clocks  
The clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 and clk_out1_SCS_TT_TEST_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_SCS_TT_TEST_clk_wiz_1_0_1] -to [get_clocks clk_out1_SCS_TT_TEST_clk_wiz_0_0]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks T0 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks T0 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#3 Critical Warning
No common period between related clocks  
The clocks T0 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#4 Critical Warning
No common period between related clocks  
The clocks T1 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#5 Critical Warning
No common period between related clocks  
The clocks T1 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#6 Critical Warning
No common period between related clocks  
The clocks T1 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#7 Critical Warning
No common period between related clocks  
The clocks T2 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#8 Critical Warning
No common period between related clocks  
The clocks T2 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#9 Critical Warning
No common period between related clocks  
The clocks T2 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#10 Critical Warning
No common period between related clocks  
The clocks T3 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#11 Critical Warning
No common period between related clocks  
The clocks T3 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#12 Critical Warning
No common period between related clocks  
The clocks T3 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#13 Critical Warning
No common period between related clocks  
The clocks T4 and clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#14 Critical Warning
No common period between related clocks  
The clocks T4 and clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#15 Critical Warning
No common period between related clocks  
The clocks T4 and clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin SCS_TT_TEST_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 0.902 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) that results in large hold timing violation(s) of -1.082 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 0.902 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) that results in large hold timing violation(s) of -1.007 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#3 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 0.902 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) that results in large hold timing violation(s) of -1.019 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#4 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 0.906 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) that results in large hold timing violation(s) of -1.061 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#5 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 0.906 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) that results in large hold timing violation(s) of -1.068 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[26]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[27]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[28]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[30]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[12]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[13]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[18]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[19]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[11]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[12]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[24]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[29]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[25]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[9]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[17]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[18]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[21]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[30]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[13]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[26]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[7]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[8]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[2]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[2]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[1]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[3]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[3]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[4]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.721 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.733 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[1]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.862 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.948 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[8]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.025 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.074 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.098 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.207 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.314 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.325 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.368 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.377 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.402 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.437 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -2.438 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -2.438 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -2.441 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -2.472 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -2.485 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -2.498 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps5_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -2.527 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -2.545 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -2.641 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -2.642 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -2.651 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -2.672 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -2.710 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -2.730 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -2.731 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -2.745 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -2.753 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -2.781 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -2.783 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -2.784 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -2.790 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -2.792 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -2.806 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -2.823 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -2.827 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -2.829 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -2.835 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -2.861 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -2.866 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -2.877 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -2.877 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -2.883 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.885 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.889 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.894 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.897 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.898 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_1_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.901 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.901 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.908 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.914 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/D (clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.914 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.917 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.917 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.918 ns between T1 (clocked by T1) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.927 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -2.940 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -2.964 ns between T4 (clocked by T4) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -2.973 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -2.981 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -2.986 ns between T2 (clocked by T2) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -2.999 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/D (clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.016 ns between T0 (clocked by T0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/D (clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between T3 (clocked by T3) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/D (clocked by clk_out5_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.183 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.207 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.210 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.219 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[2]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.222 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.235 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.235 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.240 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.251 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.261 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.268 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]_replica/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.270 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.270 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[0]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.274 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.275 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]_replica/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -3.289 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[12]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -3.295 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -3.296 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[31]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -3.297 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -3.301 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[27]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -3.302 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -3.319 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -3.321 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[30]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[10]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[12]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[13]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[9]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -3.350 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -3.354 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[21]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -3.379 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[24]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[25]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[26]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[27]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[28]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[29]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[30]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[31]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -3.445 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_replica/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[5]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[8]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -3.478 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[10]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[11]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[12]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[13]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[4]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[16]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[17]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[18]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[19]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[20]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[21]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[22]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[23]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[16]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[25]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[26]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[27]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[28]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[29]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[30]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[31]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[17]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[18]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[19]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[20]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[21]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[22]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[23]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[11]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[4]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[6]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG2_reg[7]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -3.605 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[24]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -3.612 ns between SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/C (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[21]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -3.623 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -3.629 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -3.629 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/trig_states_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -3.711 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[5]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -3.711 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[6]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -3.711 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[7]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -3.711 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[8]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -3.711 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG0_reg[9]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[29]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[30]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -3.785 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[6]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -3.785 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[7]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -3.785 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[8]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -3.785 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[9]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[21]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[22]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[27]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[30]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -3.888 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -3.888 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -3.888 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[10]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[11]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[12]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[13]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[15]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[2]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -3.955 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -3.955 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -3.955 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[4]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -3.955 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/DEBUG1_reg[5]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -3.961 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[31]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -3.961 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -3.961 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -3.962 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[0]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -3.962 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[18]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[24]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[12]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -3.989 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -3.990 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -3.990 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[20]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -3.990 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[26]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[29]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[23]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -4.025 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pt0_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[27]/CE (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[25]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -4.041 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -4.041 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -4.041 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -4.041 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[30]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[25]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[17]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[18]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[21]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[18]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[22]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[25]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[31]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[16]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[18]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch1_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[25]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[27]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[28]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/drdyi_reg/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[31]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch2_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[26]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[24]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -4.089 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[29]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch0_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch2_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[18]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[19]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[31]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -4.141 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[19]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[21]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[23]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[26]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[16]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[17]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[24]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[29]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[29]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[30]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[21]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[22]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[23]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[27]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[30]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[31]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[16]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lch3_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch1_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch3_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -4.211 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -4.211 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -4.211 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -4.211 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[17]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[26]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[27]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[28]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[30]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -4.238 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -4.238 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -4.238 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -4.238 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -4.238 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -4.238 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[20]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[3]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[28]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[29]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/lt0_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/pch0_reg/S (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[0]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[13]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[17]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[19]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[20]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[21]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[22]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[23]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -4.273 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -4.273 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -4.273 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -4.273 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[19]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[1]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[23]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[25]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -4.302 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -4.302 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -4.302 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[8]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -4.302 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -4.333 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[5]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -4.339 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -4.339 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[16]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -4.339 ns between SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[19]/R (clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


