#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 10 16:04:09 2024
# Process ID: 2368
# Current directory: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17428 D:\software\Xilinx\program\FPGA_EX15_2024304066\watch\watch.xpr
# Log file: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/vivado.log
# Journal file: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 966.578 ; gain = 284.281
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: top
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.762 ; gain = 221.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/fsm.v:1]
	Parameter R1 bound to: 500 - type: integer 
	Parameter R2 bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter2_reg was removed.  [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/fsm.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/counter.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'sec_low' does not match port width (4) of module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'sec_high' does not match port width (4) of module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'min_low' does not match port width (4) of module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'min_high' does not match port width (4) of module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:28]
WARNING: [Synth 8-689] width (1) of port connection 'hour_low' does not match port width (4) of module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'hour_high' does not match port width (3) of module 'counter' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v:33]
WARNING: [Synth 8-567] referenced signal 'sec_high' should be on the sensitivity list [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v:33]
WARNING: [Synth 8-567] referenced signal 'sec_low' should be on the sensitivity list [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v:33]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v:67]
INFO: [Synth 8-6155] done synthesizing module 'display' (3#1) [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design display has unconnected port min_low[3]
WARNING: [Synth 8-3331] design display has unconnected port min_low[2]
WARNING: [Synth 8-3331] design display has unconnected port min_low[1]
WARNING: [Synth 8-3331] design display has unconnected port min_low[0]
WARNING: [Synth 8-3331] design display has unconnected port min_high[3]
WARNING: [Synth 8-3331] design display has unconnected port min_high[2]
WARNING: [Synth 8-3331] design display has unconnected port min_high[1]
WARNING: [Synth 8-3331] design display has unconnected port min_high[0]
WARNING: [Synth 8-3331] design display has unconnected port hour_low[3]
WARNING: [Synth 8-3331] design display has unconnected port hour_low[2]
WARNING: [Synth 8-3331] design display has unconnected port hour_low[1]
WARNING: [Synth 8-3331] design display has unconnected port hour_low[0]
WARNING: [Synth 8-3331] design display has unconnected port hour_high[2]
WARNING: [Synth 8-3331] design display has unconnected port hour_high[1]
WARNING: [Synth 8-3331] design display has unconnected port hour_high[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.285 ; gain = 268.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1491.285 ; gain = 268.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1491.285 ; gain = 268.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1491.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/constrs_2/new/clock.xdc]
Finished Parsing XDC File [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/constrs_2/new/clock.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1674.695 ; gain = 452.309
12 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1674.695 ; gain = 662.094
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 10 16:05:39 2024] Launched impl_1...
Run output will be captured here: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.sim/sim_1/behav/xsim'
"xelab -wto ad574e61f10b4fad96704020729968e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ad574e61f10b4fad96704020729968e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sec_low' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sec_high' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'min_low' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'min_high' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'hour_low' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'hour_high' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sec_low' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sec_high' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'min_low' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'min_high' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'hour_low' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'hour_high' [D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/top.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1698.445 ; gain = 17.156
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1703.293 ; gain = 4.648
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/uut/uut_counter}} 
run all
run: Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 1711.141 ; gain = 5.648
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-2058] connect_hw_server command cancelled.
INFO: [Common 17-344] 'connect_hw_server' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 16:10:33 2024...
