/*
 * MIT License
 *
 * Copyright (c) 2026 emexlab
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include <emex64lib/vm/device/interrupt.h>
#include <emex64lib/vm/core.h>
#include <emex64lib/vm/machine.h>
#include <emex64lib/vm/memory.h>
#include <emex64lib/vm/instruction/ctrl.h>

emex64_intc_t *emex64_intc_alloc(emex64_machine_t *machine)
{
    /* allocate interrupt controller */
    emex64_intc_t *intc = malloc(sizeof(emex64_intc_t));

    /* null pointer check */
    if(intc == NULL)
    {
        return NULL;
    }

    /* register interrupt controller MMIO */
    if(!emex64_mmio_register(machine->mmio_bus, EMEX64_INTC_BASE, EMEX64_INTC_SIZE, intc, emex64_intc_read, emex64_intc_write))
    {
        free(intc);
        return NULL;
    }

    /* setup interrupt controller */
    intc->current_irq = -1;
    intc->enabled = 0;
    intc->ctrl = 0;
    intc->vector_base = 0;

    return intc;
}

void emex64_intc_dealloc(emex64_intc_t *intc)
{
    free(intc);
}

void emex64_raise_interrupt(emex64_machine_t *machine,
                          int irq_line)
{
    /* sanity checks */
    if(irq_line < 0 ||
       irq_line > EMEX64_IRQ_MAX)
    {
        return;
    }
    
    /* setting pending bit for intc */
    machine->intc->pending |= (1ULL << irq_line);
}

void emex64_clear_interrupt(emex64_machine_t *machine,
                          int irq_line)
{
    /* sanity checks */
    if(irq_line < 0 ||
       irq_line > EMEX64_IRQ_MAX)
    {
        return;
    }
    
    /* clear pending bit */
    machine->intc->pending &= ~(1ULL << irq_line);
}

static int find_pending_irq(emex64_intc_t *intc)
{
    /* get pending and enabled interrupts */
    uint64_t active = intc->pending & intc->enabled;

    /* checking if interrupts are enabled */
    if(active == 0)
    {
        return -1;
    }
    
    /* iterating for lowest set bit */
    for(int i = 0; i <= EMEX64_IRQ_MAX; i++)
    {
        if(active & (1ULL << i))
        {
            return i;
        }
    }
    
    return -1;
}

bool emex64_serve_interrupt_if_needed(emex64_core_t *core)
{    
    /* check if interrupts are globally enabled */
    if(!(core->machine->intc->ctrl & EMEX64_INTC_CTRL_ENABLE))
    {
        return false;
    }
    
    /* check if were already servicing an interrupt (unless nesting allowed) */
    if(core->machine->intc->current_irq >= 0 &&
       !(core->machine->intc->ctrl & EMEX64_INTC_CTRL_NESTING))
    {
        return false;
    }
    
    /* find highest priority pending interrupt */
    int irq = find_pending_irq(core->machine->intc);
    if(irq < 0)
    {
        return false;
    }
    
    /* mark which IRQ were servicing */
    core->machine->intc->current_irq = irq;
    
    /* clear pending bit (edge-triggered style) */
    core->machine->intc->pending &= ~(1ULL << irq);

    uint64_t vector_addr = core->machine->intc->vector_base + (irq * 8);
    
    /* read handler address from vector table */
    void *vector_ptr = emex64_memory_access(core, vector_addr, 8);
    if(vector_ptr == NULL)
    {
        core->machine->intc->current_irq = -1;
        return false;
    }

    uint64_t handler_addr = *(uint64_t *)vector_ptr;

    /* jump to handler */
    uint64_t oldsp = core->rl[kEmex64RegisterSP];
    uint64_t oldel = core->rl[kEmex64RegisterCR0];

    /*
     * must be kernel, because the IC is internal
     * inside of the emex64 SoC and it will also
     * handle syscalls for efficiency reasons, that
     * decision ma change tho in the future. But it
     * would be a vulnerability to elevate to
     * SecureMonitor as that is only accessible at
     * boot time.
     * 
     * todo: overhaul the register access system to
     *       distinct between read vs write access.
     *       my beautiful decoder is doomed.
     */
    core->rl[kEmex64RegisterCR0] = kEmex64ElevationLevelKernel;
    core->rl[kEmex64RegisterSP] = core->rl[kEmex64RegisterCR1];

    /* creating interrupt stack frame */
    emex64_push_il(core, oldel);
    emex64_push_il(core, core->rl[kEmex64RegisterPC]);
    emex64_push_il(core, oldsp);
    emex64_push_il(core, core->rl[kEmex64RegisterFP]);
    emex64_push_il(core, core->rl[kEmex64RegisterCF]);
    emex64_push_il(core, core->rl[kEmex64RegisterR0]);
    emex64_push_il(core, core->rl[kEmex64RegisterR1]);
    emex64_push_il(core, core->rl[kEmex64RegisterR2]);
    emex64_push_il(core, core->rl[kEmex64RegisterR3]);
    emex64_push_il(core, core->rl[kEmex64RegisterR4]);
    emex64_push_il(core, core->rl[kEmex64RegisterR5]);
    emex64_push_il(core, core->rl[kEmex64RegisterR6]);
    emex64_push_il(core, core->rl[kEmex64RegisterR7]);
    emex64_push_il(core, core->rl[kEmex64RegisterR8]);
    emex64_push_il(core, core->rl[kEmex64RegisterR9]);
    emex64_push_il(core, core->rl[kEmex64RegisterR10]);
    emex64_push_il(core, core->rl[kEmex64RegisterR11]);
    emex64_push_il(core, core->rl[kEmex64RegisterR12]);
    emex64_push_il(core, core->rl[kEmex64RegisterR13]);
    emex64_push_il(core, core->rl[kEmex64RegisterR14]);
    emex64_push_il(core, core->rl[kEmex64RegisterR15]);
    emex64_push_il(core, core->rl[kEmex64RegisterR16]);

    /* storing it as frame pointer  */
    core->rl[kEmex64RegisterFP] = core->rl[kEmex64RegisterSP];

    /* performing jump */
    core->rl[kEmex64RegisterPC] = handler_addr;
    core->op.ilen = 0;
    core->in_interrupt = true;

    /* checking if core is at halt */
    if(!core->halted)
    {
        core->unhalted_interrupt = true;
    }
    
    return true;
}

uint64_t emex64_intc_read(emex64_core_t *core, void *device, uint64_t offset, int size)
{
    emex64_intc_t *intc = (emex64_intc_t *)device;

    switch(offset)
    {
        case EMEX64_INTC_REG_PENDING:
            return intc->pending; 
        case EMEX64_INTC_REG_ENABLED:
            return intc->enabled;
        case EMEX64_INTC_REG_CTRL:
            return intc->ctrl;
        case EMEX64_INTC_REG_VECTOR:
            return intc->vector_base;
        case EMEX64_INTC_REG_CURRENT:
            return (uint64_t)intc->current_irq;
        default:
            return 0;
    }
}

void emex64_intc_write(emex64_core_t *core, void *device, uint64_t offset, uint64_t value, int size)
{
    emex64_intc_t *intc = (emex64_intc_t *)device;
    
    switch (offset) {
        case EMEX64_INTC_REG_PENDING:
            intc->pending &= ~value;
            break;
        case EMEX64_INTC_REG_ENABLED:
            intc->enabled = value;
            break;
        case EMEX64_INTC_REG_CTRL:
            intc->ctrl = value;
            break;
        case EMEX64_INTC_REG_VECTOR:
            intc->vector_base = value;
            break;
        case EMEX64_INTC_REG_ACK:
            if((int64_t)value == intc->current_irq)
            {
                intc->current_irq = -1;
            }
            break;
        default:
            break;
    }
}
