

================================================================
== Vitis HLS Report for 'subtract_0_16_1920_1080_1_2_2_2_s'
================================================================
* Date:           Sun Jul 21 20:36:42 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2083201|  2083201|  20.832 ms|  20.832 ms|  2083201|  2083201|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop  |  2083200|  2083200|      1085|          -|          -|  1920|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput2_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 0, i11 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 8 'store' 'store_ln814' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln820 = br void %colLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 9 'br' 'br_ln820' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.63ns)   --->   "%icmp_ln820 = icmp_eq  i11 %i_1, i11 1920" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 11 'icmp' 'icmp_ln820' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 12 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln820 = br i1 %icmp_ln820, void %colLoop.i.split, void %_ZN2xf2cv13xFarithm_procILi16ELi1920ELi1080ELi3ELi16ELi1ELi2ELi2ELi2ELi10ELi10ELi1080E10kernel_subLi1EEEvRNS0_3MatIXT_EXT0_EXT1_EXT4_EXT5_EEERNS3_IXT_EXT0_EXT1_EXT4_EXT6_EEENS0_6ScalarIXsr8DataTypeIXT_EXT4_EEE7channelEhEERNS3_IXT_EXT0_EXT1_EXT4_EXT7_EEEitt.exit" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 13 'br' 'br_ln820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = (!icmp_ln820)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop, i24 %imgInput1_data, i24 %imgInput2_data, i24 %imgOutput_data"   --->   Operation 15 'call' 'call_ln0' <Predicate = (!icmp_ln820)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 %i_2, i11 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 16 'store' 'store_ln814' <Predicate = (!icmp_ln820)> <Delay = 1.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln1018 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1018]   --->   Operation 17 'ret' 'ret_ln1018' <Predicate = (icmp_ln820)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln822 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:822->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln820 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 19 'specloopname' 'specloopname_ln820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop, i24 %imgInput1_data, i24 %imgInput2_data, i24 %imgOutput_data"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln820 = br void %colLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 21 'br' 'br_ln820' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 11 bit ('i', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln814', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) of constant 0 on local variable 'i', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 [8]  (1.588 ns)

 <State 2>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('i', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) on local variable 'i', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln820', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [12]  (1.639 ns)
	'store' operation 0 bit ('store_ln814', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) of variable 'i', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 on local variable 'i', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 [20]  (1.588 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
