# do CircuitoBase.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 03:09:14 on Apr 06,2017
# vlog -work work CircuitoBase.vo 
# -- Compiling module hierarquico
# 
# Top level modules:
# 	hierarquico
# End time: 03:09:14 on Apr 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 03:09:14 on Apr 06,2017
# vlog -work work hierarquico.vwf.vt 
# -- Compiling module hierarquico_vlg_vec_tst
# 
# Top level modules:
# 	hierarquico_vlg_vec_tst
# End time: 03:09:14 on Apr 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.hierarquico_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 03:09:14 on Apr 06,2017
# Loading work.hierarquico_vlg_vec_tst
# Loading work.hierarquico
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : hierarquico.vwf.vt(65)
#    Time: 1 us  Iteration: 0  Instance: /hierarquico_vlg_vec_tst
# End time: 03:09:15 on Apr 06,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
