<stg><name>MOD_PLAINTEXTMODULUS</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %input_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_val

]]></Node>
<StgValue><ssdm name="input_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input_val_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
entry:5 %res_mult_high = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 0, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="res_mult_high"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="20" op_0_bw="17">
<![CDATA[
entry:6 %zext_ln71 = zext i17 %res_mult_high

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:7 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_1, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="16" op_3_bw="2">
<![CDATA[
entry:8 %shl_ln22_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i16.i2, i1 0, i16 %tmp_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln22_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="19">
<![CDATA[
entry:9 %zext_ln22 = zext i19 %shl_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="20" op_0_bw="19">
<![CDATA[
entry:10 %zext_ln22_1 = zext i19 %shl_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %temp1 = sub i32 %shl_ln, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:12 %temp2 = sub i20 %zext_ln22_1, i20 %zext_ln71

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:13 %sum1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %temp1

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="49" op_0_bw="33">
<![CDATA[
entry:14 %zext_ln28 = zext i33 %sum1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="36" op_0_bw="36" op_1_bw="20" op_2_bw="16">
<![CDATA[
entry:15 %sum2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %temp2, i16 0

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="48" op_0_bw="36">
<![CDATA[
entry:16 %sext_ln28 = sext i36 %sum2

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="49" op_0_bw="48">
<![CDATA[
entry:17 %zext_ln28_7 = zext i48 %sext_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="34" op_0_bw="33">
<![CDATA[
entry:18 %zext_ln32 = zext i33 %sum1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="20">
<![CDATA[
entry:19 %trunc_ln32 = trunc i20 %temp2

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="34" op_0_bw="34" op_1_bw="18" op_2_bw="16">
<![CDATA[
entry:20 %trunc_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i18.i16, i18 %trunc_ln32, i16 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:21 %res_mult_shift = add i49 %zext_ln28_7, i49 %zext_ln28

]]></Node>
<StgValue><ssdm name="res_mult_shift"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:22 %add_ln72 = add i34 %trunc_ln, i34 %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln72, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="res_mult_shift_part"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln7 = partselect i15 @_ssdm_op_PartSelect.i15.i49.i32.i32, i49 %res_mult_shift, i32 34, i32 48

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:2 %res_mult = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %input_val_read

]]></Node>
<StgValue><ssdm name="res_mult"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="48" op_0_bw="33">
<![CDATA[
entry:3 %zext_ln69 = zext i33 %res_mult

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
entry:24 %zext_ln17 = zext i16 %res_mult_shift_part

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="47" op_0_bw="47" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry:26 %sum1_5 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i32, i15 %trunc_ln7, i32 %zext_ln17

]]></Node>
<StgValue><ssdm name="sum1_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="48" op_0_bw="47">
<![CDATA[
entry:27 %zext_ln28_8 = zext i47 %sum1_5

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="16">
<![CDATA[
entry:28 %zext_ln30 = zext i16 %res_mult_shift_part

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="15">
<![CDATA[
entry:29 %zext_ln30_11 = zext i15 %trunc_ln7

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:30 %add_ln30 = add i17 %zext_ln30, i17 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:33 %res_shift = sub i48 %zext_ln69, i48 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="res_shift"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="33" op_1_bw="17" op_2_bw="16">
<![CDATA[
entry:31 %sum2_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i17.i16, i17 %add_ln30, i16 0

]]></Node>
<StgValue><ssdm name="sum2_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="49" op_0_bw="33">
<![CDATA[
entry:32 %zext_ln28_9 = zext i33 %sum2_5

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="49" op_0_bw="48">
<![CDATA[
entry:34 %sext_ln78 = sext i48 %res_shift

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:35 %sub_ln78 = sub i49 %sext_ln78, i49 %zext_ln28_9

]]></Node>
<StgValue><ssdm name="sub_ln78"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="49">
<![CDATA[
entry:37 %trunc_ln80 = trunc i49 %sub_ln78

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:36 %add_ln79 = add i49 %sub_ln78, i49 562949953355775

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:38 %add_ln80 = add i49 %sub_ln78, i49 562949953290238

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
entry:39 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %add_ln79, i32 48

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
entry:40 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %add_ln80, i32 48

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:41 %select_ln81 = select i1 %tmp_5, i32 4294901759, i32 4294836222

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %add_ln81 = add i32 %trunc_ln80, i32 %select_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:43 %select_ln81_1 = select i1 %tmp, i32 %trunc_ln80, i32 %add_ln81

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32">
<![CDATA[
entry:44 %ret_ln82 = ret i32 %select_ln81_1

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
