// Seed: 2186676883
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  wire id_3;
  wire id_4;
  module_2(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input uwire id_6
);
  assign id_0 = 1;
  bufif0 (id_0, id_3, id_6);
  module_0(
      id_3, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = 1;
endmodule
