Version:7.3.0.29
ACTGENU_CALL:1
BATCH:T
FAM:ProASIC3E
OUTFORMAT:VHDL
LPMTYPE:LPM_IO_INBUF
LPM_HINT:INBUF_SP
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:F
"DESDIR:D:/Anuj/daq/roc_fem_8chip/smartgen\in_lvds"
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IT6X6M2
SMARTGEN_PACKAGE:pq208
 WIDTH:1
 TYPE:LVDS
 TRIEN_POLARITY:0
 CLR_POLARITY:0
