
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003590                       # Number of seconds simulated
sim_ticks                                  3590032230                       # Number of ticks simulated
final_tick                               530556395415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70905                       # Simulator instruction rate (inst/s)
host_op_rate                                    89672                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126133                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889004                       # Number of bytes of host memory used
host_seconds                                 28462.31                       # Real time elapsed on the host
sim_insts                                  2018114820                       # Number of instructions simulated
sim_ops                                    2552268125                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       235264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        82304                       # Number of bytes read from this memory
system.physmem.bytes_read::total               321024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       113280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            113280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          643                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2508                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             885                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  885                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       427851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65532559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       534814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22925699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89420924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       427851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       534814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             962665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31554034                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31554034                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31554034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       427851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65532559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       534814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22925699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120974958                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8609191                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120835                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536614                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214618                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1300970                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213129                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328272                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9223                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3128987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17297769                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120835                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541401                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3801012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1146504                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        630741                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532224                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8487951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4686939     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334460      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269073      3.17%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653818      7.70%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176794      2.08%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228408      2.69%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165578      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92857      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1880024     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8487951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362500                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009221                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274112                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       612149                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3654397                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24680                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922611                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532345                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4663                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20670318                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10472                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922611                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3514798                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         133857                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       125525                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3432723                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358435                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19934909                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2860                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148370                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          159                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27914312                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93046105                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93046105                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10845002                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4069                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2299                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           985848                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1858839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15365                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       408228                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18839723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14943072                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29503                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6529532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19980619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8487951                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.880671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2939251     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1805627     21.27%     55.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1245925     14.68%     70.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       883462     10.41%     80.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748402      8.82%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       396177      4.67%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       334243      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63654      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71210      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8487951                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87484     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17794     14.52%     85.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17274     14.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12456665     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212784      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484639      9.94%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787331      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14943072                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735712                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122552                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008201                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38526146                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25373249                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14560982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15065624                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        57430                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       242846                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922611                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54482                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8151                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18843645                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1858839                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945461                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2270                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248480                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14705081                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392394                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       237987                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2161322                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075325                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            768928                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708068                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14570822                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14560982                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9486107                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26779172                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.691330                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354235                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6563000                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214646                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7565340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2941329     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2094605     27.69%     66.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850064     11.24%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479512      6.34%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       394900      5.22%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       162432      2.15%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       194280      2.57%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95713      1.27%     95.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       352505      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7565340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       352505                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26056575                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38610720                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 121240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860919                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860919                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161549                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161549                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66145867                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20136032                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19072447                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8609191                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3187888                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2599676                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214021                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1354652                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1243726                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342936                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9603                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3189066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17510016                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3187888                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1586662                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3888676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134430                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        528575                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1573821                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8524104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4635428     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258257      3.03%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          480378      5.64%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          477609      5.60%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          295383      3.47%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          236292      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148694      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139123      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1852940     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8524104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370289                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033875                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3326400                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       522788                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3734353                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22997                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        917562                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538479                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21003546                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        917562                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3568999                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99645                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92112                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3510060                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335722                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20246284                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139424                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28434369                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94447242                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94447242                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17550397                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10883959                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3569                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1730                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           937790                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1874193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       953650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12415                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       403213                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19081048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15185790                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30353                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6469624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19805344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8524104                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781512                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892432                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2908904     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1838029     21.56%     55.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1263997     14.83%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       799313      9.38%     79.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       837572      9.83%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408630      4.79%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       319676      3.75%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73530      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74453      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8524104                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94497     72.75%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17987     13.85%     86.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17412     13.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12704548     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203745      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1729      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471573      9.69%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804195      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15185790                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763904                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129896                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008554                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39055929                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25554170                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14837858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15315686                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47488                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729751                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228617                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        917562                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51158                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9013                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19084508                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1874193                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       953650                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252473                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14984963                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1403765                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       200823                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2190250                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2124749                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786485                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14842469                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14837858                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9455480                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27127298                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723490                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348560                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10222158                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12586969                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6497582                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216391                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7606542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2879891     37.86%     37.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2132878     28.04%     65.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       884806     11.63%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       442209      5.81%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       442970      5.82%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180868      2.38%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182576      2.40%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96576      1.27%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363768      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7606542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10222158                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12586969                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1869472                       # Number of memory references committed
system.switch_cpus1.commit.loads              1144439                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1816913                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11339905                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259676                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363768                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26327325                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39087257                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  85087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10222158                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12586969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10222158                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842209                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842209                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187354                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187354                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67315532                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20614883                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19293803                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3460                       # number of misc regfile writes
system.l2.replacements                           2508                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           940426                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18892                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.779060                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           281.876698                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.975377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    923.700624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.972972                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    291.581210                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8260.109476                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6599.783643                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017204                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.056378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000914                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.017797                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.504157                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.402819                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5364                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3298                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8662                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2968                       # number of Writeback hits
system.l2.Writeback_hits::total                  2968                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5364                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3298                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8662                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5364                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3298                       # number of overall hits
system.l2.overall_hits::total                    8662                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1838                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          643                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2508                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1838                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          643                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2508                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1838                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          643                       # number of overall misses
system.l2.overall_misses::total                  2508                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       578662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     81520173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       529728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     29099796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       111728359                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       578662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     81520173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       529728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     29099796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        111728359                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       578662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     81520173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       529728                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     29099796                       # number of overall miss cycles
system.l2.overall_miss_latency::total       111728359                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11170                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2968                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2968                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7202                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11170                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7202                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11170                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.163157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.224530                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.163157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224530                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.163157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224530                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48221.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44352.651251                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 35315.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45256.292379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44548.787480                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48221.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44352.651251                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 35315.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45256.292379                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44548.787480                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48221.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44352.651251                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 35315.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45256.292379                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44548.787480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  885                       # number of writebacks
system.l2.writebacks::total                       885                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1838                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2508                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2508                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       509580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70870319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       442955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     25390144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     97212998                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       509580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70870319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       442955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     25390144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     97212998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       509580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70870319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       442955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     25390144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     97212998                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.163157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.224530                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.163157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.163157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224530                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        42465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38558.389010                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 29530.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39487.004666                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 38761.163477                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        42465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38558.389010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 29530.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39487.004666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 38761.163477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        42465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38558.389010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 29530.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39487.004666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38761.163477                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.975357                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539827                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2023312.781818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.975357                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019191                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532210                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532210                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532210                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.cpu0.icache.overall_misses::total           14                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       729062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       729062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       729062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       729062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       729062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       729062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532224                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532224                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532224                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532224                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52075.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52075.857143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52075.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52075.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52075.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52075.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       593332                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       593332                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       593332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       593332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       593332                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       593332                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49444.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49444.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49444.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7202                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720135                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7458                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              22086.368329                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.473924                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.526076                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872945                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127055                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056537                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2152                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755847                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755847                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15668                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15668                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15668                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15668                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15668                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15668                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    484489988                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    484489988                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    484489988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    484489988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    484489988                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    484489988                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771515                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014613                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008844                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008844                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008844                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008844                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30922.261169                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30922.261169                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30922.261169                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30922.261169                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30922.261169                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30922.261169                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1946                       # number of writebacks
system.cpu0.dcache.writebacks::total             1946                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8466                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8466                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8466                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8466                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8466                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7202                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7202                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7202                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7202                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    127360353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    127360353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127360353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127360353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127360353                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127360353                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004065                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17684.025687                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17684.025687                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17684.025687                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17684.025687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17684.025687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17684.025687                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.972948                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999474112                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154039.034483                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.972948                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743546                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1573803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1573803                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1573803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1573803                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1573803                       # number of overall hits
system.cpu1.icache.overall_hits::total        1573803                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       719967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       719967                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       719967                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       719967                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       719967                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       719967                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1573821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1573821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1573821                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1573821                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1573821                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1573821                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 39998.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39998.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 39998.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39998.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 39998.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39998.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       545398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       545398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       545398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       545398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       545398                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       545398                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36359.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36359.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36359.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3941                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153124540                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4197                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36484.284012                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.592521                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.407479                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861690                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138310                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1071750                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1071750                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721632                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721632                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1793382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1793382                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1793382                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1793382                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10227                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10227                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10227                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10227                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    306798900                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    306798900                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    306798900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    306798900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    306798900                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    306798900                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1081977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1081977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803609                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803609                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803609                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803609                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009452                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005670                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005670                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29998.914638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29998.914638                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29998.914638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29998.914638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29998.914638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29998.914638                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu1.dcache.writebacks::total             1022                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6286                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6286                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6286                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3941                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3941                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3941                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     52177121                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     52177121                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     52177121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     52177121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     52177121                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     52177121                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13239.563816                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13239.563816                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13239.563816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13239.563816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13239.563816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13239.563816                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
