{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724209049555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724209049556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 10:57:27 2024 " "Processing started: Wed Aug 21 10:57:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724209049556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209049556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209049557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724209050337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724209050337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/beep_driver.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/key_flash_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/key_flash_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_flash_state " "Found entity 1: key_flash_state" {  } { { "../rtl/key_flash_state.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_flash_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_flash " "Found entity 1: seg_flash" {  } { { "../rtl/seg_flash.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_flash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_1hz " "Found entity 1: clk_div_1hz" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_1khz " "Found entity 1: clk_div_1khz" {  } { { "../rtl/clk_div_1khz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl_v2 " "Found entity 1: logic_ctrl_v2" {  } { { "../rtl/logic_ctrl_v2.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/digital_clock_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/digital_clock_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_v2 " "Found entity 1: digital_clock_v2" {  } { { "../rtl/digital_clock_v2.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_sec " "Found entity 1: seg_ctrl_sec" {  } { { "../rtl/seg_ctrl_sec.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_min.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_min " "Found entity 1: seg_ctrl_min" {  } { { "../rtl/seg_ctrl_min.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_hour.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl_hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_hour " "Found entity 1: seg_ctrl_hour" {  } { { "../rtl/seg_ctrl_hour.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl_v1 " "Found entity 1: logic_ctrl_v1" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_v1 " "Found entity 1: digital_clock_v1" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "../rtl/digital_clock.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../rtl/cmp.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/bcd_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/bcd_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_modify " "Found entity 1: bcd_modify" {  } { { "../rtl/bcd_modify.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bcd_modify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/key_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/key_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_process " "Found entity 1: key_process" {  } { { "../rtl/key_process.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724209063621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_add_flag logic_ctrl_v1.v(48) " "Verilog HDL Implicit Net warning at logic_ctrl_v1.v(48): created implicit net for \"sec_add_flag\"" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_sub_flag logic_ctrl_v1.v(49) " "Verilog HDL Implicit Net warning at logic_ctrl_v1.v(49): created implicit net for \"sec_sub_flag\"" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_add_flag logic_ctrl_v1.v(59) " "Verilog HDL Implicit Net warning at logic_ctrl_v1.v(59): created implicit net for \"min_add_flag\"" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_sub_flag logic_ctrl_v1.v(60) " "Verilog HDL Implicit Net warning at logic_ctrl_v1.v(60): created implicit net for \"min_sub_flag\"" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_add_flag logic_ctrl_v1.v(70) " "Verilog HDL Implicit Net warning at logic_ctrl_v1.v(70): created implicit net for \"hour_add_flag\"" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_sub_flag logic_ctrl_v1.v(71) " "Verilog HDL Implicit Net warning at logic_ctrl_v1.v(71): created implicit net for \"hour_sub_flag\"" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_switch_flag digital_clock_v1.v(84) " "Verilog HDL Implicit Net warning at digital_clock_v1.v(84): created implicit net for \"key_switch_flag\"" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock_v1 " "Elaborating entity \"digital_clock_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724209063682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_ctrl_v1 logic_ctrl_v1:logic_ctrl_v1_inst " "Elaborating entity \"logic_ctrl_v1\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\"" {  } { { "../rtl/digital_clock_v1.v" "logic_ctrl_v1_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_process logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst " "Elaborating entity \"key_process\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "key_process_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|key_filter:key_filter_inst\"" {  } { { "../rtl/key_process.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_process.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|edge_detection:edge_detection_inst " "Elaborating entity \"edge_detection\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|edge_detection:edge_detection_inst\"" {  } { { "../rtl/key_process.v" "edge_detection_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_process.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_sec logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_sec:seg_ctrl_sec_inst " "Elaborating entity \"seg_ctrl_sec\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_sec:seg_ctrl_sec_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "seg_ctrl_sec_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_min logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_min:seg_ctrl_min_inst " "Elaborating entity \"seg_ctrl_min\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_min:seg_ctrl_min_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "seg_ctrl_min_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_hour logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_hour:seg_ctrl_hour_inst " "Elaborating entity \"seg_ctrl_hour\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_hour:seg_ctrl_hour_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "seg_ctrl_hour_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bin2bcd_inst_h " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bin2bcd_inst_h\"" {  } { { "../rtl/digital_clock_v1.v" "bin2bcd_inst_h" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 bin2bcd.v(51) " "Verilog HDL assignment warning at bin2bcd.v(51): truncated value with size 20 to match size of target (12)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724209063756 "|digital_clock_v1|bin2bcd:bin2bcd_inst_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_modify bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1 " "Elaborating entity \"bcd_modify\" for hierarchy \"bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1\"" {  } { { "../rtl/bin2bcd.v" "bcd_modify_inst1" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1\|cmp:cmp_high " "Elaborating entity \"cmp\" for hierarchy \"bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1\|cmp:cmp_high\"" {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bcd_modify.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_flash seg_flash:seg_flash_hour " "Elaborating entity \"seg_flash\" for hierarchy \"seg_flash:seg_flash_hour\"" {  } { { "../rtl/digital_clock_v1.v" "seg_flash_hour" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_1hz seg_flash:seg_flash_hour\|clk_div_1hz:clk_div_1hz_inst " "Elaborating entity \"clk_div_1hz\" for hierarchy \"seg_flash:seg_flash_hour\|clk_div_1hz:clk_div_1hz_inst\"" {  } { { "../rtl/seg_flash.v" "clk_div_1hz_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_flash.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_1hz.v(17) " "Verilog HDL assignment warning at clk_div_1hz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724209063871 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1hz:clk_div_1hz_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out clk_div_1hz.v(9) " "Verilog HDL Always Construct warning at clk_div_1hz.v(9): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724209063871 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1hz:clk_div_1hz_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out clk_div_1hz.v(9) " "Inferred latch for \"clk_out\" at clk_div_1hz.v(9)" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209063871 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1hz:clk_div_1hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_flash_state key_flash_state:key_flash_state_inst " "Elaborating entity \"key_flash_state\" for hierarchy \"key_flash_state:key_flash_state_inst\"" {  } { { "../rtl/digital_clock_v1.v" "key_flash_state_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/digital_clock_v1.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_1khz seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst " "Elaborating entity \"clk_div_1khz\" for hierarchy \"seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\"" {  } { { "../rtl/seven_tube.v" "clk_div_1khz_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_1khz.v(17) " "Verilog HDL assignment warning at clk_div_1khz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_1khz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724209063888 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1khz:clk_div_1khz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_ctrl.v(14) " "Verilog HDL assignment warning at seg_ctrl.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724209063892 "|digital_clock_v1|seven_tube:seven_tube_inst|seg_ctrl:seg_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:beep_driver_add " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:beep_driver_add\"" {  } { { "../rtl/digital_clock_v1.v" "beep_driver_add" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209063895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724209064777 "|digital_clock_v1|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724209064777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724209064877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "161 " "161 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724209065324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724209065787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724209065787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_pause " "No output dependent on input pin \"key_pause\"" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724209066122 "|digital_clock_v1|key_pause"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_switch " "No output dependent on input pin \"key_switch\"" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724209066122 "|digital_clock_v1|key_switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724209066122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724209066123 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724209066123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724209066123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724209066123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724209066163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 10:57:46 2024 " "Processing ended: Wed Aug 21 10:57:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724209066163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724209066163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724209066163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724209066163 ""}
