// Seed: 2681236577
module module_0;
  id_1 :
  assert property (@(posedge "") id_1)
  else $display(1);
  wire id_2;
endmodule
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 module_1,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8,
    input tri id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output uwire id_14
    , id_16
);
  assign id_14 = 1 ? 1 : id_10 ? id_1 : id_7;
  always @(1 or posedge (1));
  module_0 modCall_1 ();
endmodule
