// Seed: 1506563005
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9
);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_2 = 32'd15,
    parameter id_4 = 32'd70,
    parameter id_5 = 32'd37
) (
    input supply1 _id_0,
    input wire id_1,
    input wand _id_2,
    output wor id_3,
    input wor _id_4,
    output wor _id_5,
    output tri0 id_6[1  +  1 : id_0]
);
  logic id_8;
  ;
  notif1 primCall (id_6, id_1, id_8);
  wire id_9[id_4 : -1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_10;
  ;
  logic [id_2 : id_5] id_11;
  ;
  wire id_12;
  ;
endmodule
