Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 04:45:25 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.001        0.000                      0                 1596        0.035        0.000                      0                 1596       48.750        0.000                       0                   595  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.001        0.000                      0                 1592        0.035        0.000                      0                 1592       48.750        0.000                       0                   595  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.296        0.000                      0                    4        1.129        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.001ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.758ns  (logic 4.428ns (17.190%)  route 21.330ns (82.810%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.337    30.950    sm/accel_edge_n_0
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.494   104.898    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.294   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.205   104.952    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                         -30.950    
  -------------------------------------------------------------------
                         slack                                 74.001    

Slack (MET) :             74.260ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.478ns  (logic 4.428ns (17.379%)  route 21.050ns (82.621%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.057    30.671    sm/accel_edge_n_0
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.272   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X62Y77         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.671    
  -------------------------------------------------------------------
                         slack                                 74.260    

Slack (MET) :             74.260ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.478ns  (logic 4.428ns (17.379%)  route 21.050ns (82.621%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.057    30.671    sm/accel_edge_n_0
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.272   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X62Y77         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.671    
  -------------------------------------------------------------------
                         slack                                 74.260    

Slack (MET) :             74.260ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.478ns  (logic 4.428ns (17.379%)  route 21.050ns (82.621%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.057    30.671    sm/accel_edge_n_0
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.272   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X62Y77         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.671    
  -------------------------------------------------------------------
                         slack                                 74.260    

Slack (MET) :             74.384ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.361ns  (logic 4.428ns (17.460%)  route 20.933ns (82.540%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.939    30.553    sm/accel_edge_n_0
    SLICE_X62Y82         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272   105.177    
                         clock uncertainty           -0.035   105.142    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205   104.937    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.937    
                         arrival time                         -30.553    
  -------------------------------------------------------------------
                         slack                                 74.384    

Slack (MET) :             74.412ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.329ns  (logic 4.428ns (17.482%)  route 20.901ns (82.518%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.907    30.521    sm/accel_edge_n_0
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_CE)      -0.205   104.933    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                         -30.521    
  -------------------------------------------------------------------
                         slack                                 74.412    

Slack (MET) :             74.412ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.329ns  (logic 4.428ns (17.482%)  route 20.901ns (82.518%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.907    30.521    sm/accel_edge_n_0
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_CE)      -0.205   104.933    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                         -30.521    
  -------------------------------------------------------------------
                         slack                                 74.412    

Slack (MET) :             74.412ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.329ns  (logic 4.428ns (17.482%)  route 20.901ns (82.518%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.907    30.521    sm/accel_edge_n_0
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_CE)      -0.205   104.933    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                         -30.521    
  -------------------------------------------------------------------
                         slack                                 74.412    

Slack (MET) :             74.412ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.329ns  (logic 4.428ns (17.482%)  route 20.901ns (82.518%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.907    30.521    sm/accel_edge_n_0
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_CE)      -0.205   104.933    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                         -30.521    
  -------------------------------------------------------------------
                         slack                                 74.412    

Slack (MET) :             74.418ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.324ns  (logic 4.428ns (17.486%)  route 20.896ns (82.514%))
  Logic Levels:           23  (LUT3=1 LUT5=8 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.133     9.781    sm/Q[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.152     9.933 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.701    10.633    sm/ram_reg_i_155_n_0
    SLICE_X51Y79         LUT5 (Prop_lut5_I3_O)        0.320    10.953 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           0.805    11.758    sm/ram_reg_i_139_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.326    12.084 r  sm/ram_reg_i_112/O
                         net (fo=64, routed)          1.878    13.962    L_reg/M_sm_ra1[0]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.086 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000    14.086    L_reg/ram_reg_i_79_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    14.298 f  L_reg/ram_reg_i_36/O
                         net (fo=24, routed)          1.721    16.018    sm/M_alum_a[4]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.299    16.317 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.810    17.127    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.251 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.292    17.543    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.694    18.362    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.159    18.645    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.769 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.300    19.069    sm/D_registers_q[7][22]_i_23_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.193 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.399    19.592    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.716 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.547    20.263    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.387 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.308    20.695    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    20.819 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.622    21.441    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.150    21.591 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.677    22.268    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.321    22.589 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.560    23.149    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I2_O)        0.332    23.481 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.427    23.908    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.124    24.032 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.393    24.426    sm/M_alum_out[26]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.124    24.550 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.874    25.424    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I3_O)        0.124    25.548 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.727    27.275    sm/D_states_q[7]_i_42_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I2_O)        0.124    27.399 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           1.168    28.567    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    28.691 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.799    29.490    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124    29.614 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.902    30.516    sm/accel_edge_n_0
    SLICE_X63Y80         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X63Y80         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y80         FDSE (Setup_fdse_C_CE)      -0.205   104.934    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.934    
                         arrival time                         -30.516    
  -------------------------------------------------------------------
                         slack                                 74.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.882    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.799    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.882    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.799    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.882    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.799    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.587     1.531    sr2/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.882    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.799    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.968    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y84         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.857     2.047    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y84         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.547    
    SLICE_X64Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.857    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.968    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y84         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.857     2.047    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y84         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.547    
    SLICE_X64Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.857    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y66   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y66   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y66   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y66   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y78   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y78   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y78   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.580ns (10.947%)  route 4.718ns (89.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.362    10.010    sm/Q[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.134 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.356    10.490    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504   104.908    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.786    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.786    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 94.296    

Slack (MET) :             94.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.580ns (10.947%)  route 4.718ns (89.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.362    10.010    sm/Q[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.134 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.356    10.490    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504   104.908    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.786    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.786    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 94.296    

Slack (MET) :             94.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.580ns (10.947%)  route 4.718ns (89.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.362    10.010    sm/Q[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.134 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.356    10.490    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504   104.908    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.786    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.786    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 94.296    

Slack (MET) :             94.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.580ns (10.947%)  route 4.718ns (89.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.362    10.010    sm/Q[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.134 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.356    10.490    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504   104.908    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.786    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.786    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 94.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.254ns (23.680%)  route 0.819ns (76.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=118, routed)         0.432     2.126    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.171 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          0.254     2.425    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.470 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.132     2.602    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.474    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.254ns (23.680%)  route 0.819ns (76.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=118, routed)         0.432     2.126    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.171 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          0.254     2.425    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.470 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.132     2.602    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.474    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.254ns (23.680%)  route 0.819ns (76.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=118, routed)         0.432     2.126    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.171 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          0.254     2.425    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.470 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.132     2.602    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.474    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.254ns (23.680%)  route 0.819ns (76.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=118, routed)         0.432     2.126    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X63Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.171 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          0.254     2.425    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.470 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.132     2.602    fifo_reset_cond/AS[0]
    SLICE_X62Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.474    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  1.129    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.343ns  (logic 11.141ns (30.656%)  route 25.202ns (69.344%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.807     7.383    L_reg/M_sm_pac[10]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  L_reg/L_788c42db_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.974     8.481    L_reg/L_788c42db_remainder0_carry_i_21_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.605 r  L_reg/L_788c42db_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.374     9.979    L_reg/L_788c42db_remainder0_carry__0_i_9_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.150    10.129 f  L_reg/L_788c42db_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.654    10.783    L_reg/L_788c42db_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    11.109 r  L_reg/L_788c42db_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.157    12.265    L_reg/L_788c42db_remainder0_carry_i_8_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.389 r  L_reg/L_788c42db_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.333    12.722    aseg_driver/decimal_renderer/DI[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.107 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.107    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.991    14.451    L_reg/L_788c42db_remainder0[10]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.302    14.753 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.910    15.663    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.787 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.553    16.341    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.465 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.982    17.447    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.146    17.593 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.640    18.233    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.322    18.555 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.741    19.296    L_reg/i__carry_i_11_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.326    19.622 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.142    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.649 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.649    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.763 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.763    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.076 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.906    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y67         LUT5 (Prop_lut5_I0_O)        0.306    22.212 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.008    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.475    23.608    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.732 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.004    24.736    L_reg/i__carry_i_13_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.152    24.888 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.746    L_reg/i__carry_i_23_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.326    26.072 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.424    26.495    L_reg/i__carry_i_13_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.118    26.613 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.413    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.272 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.272    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.389 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.389    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.506 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.506    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.725 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.931    29.656    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.295    29.951 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.395    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.519 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.124    31.643    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.767 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.826    32.593    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.124    32.717 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.970    33.687    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I2_O)        0.124    33.811 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.083    37.895    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.463 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.463    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.945ns  (logic 12.379ns (34.438%)  route 23.566ns (65.562%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     5.543 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.422     6.965    L_reg/M_sm_pbc[7]
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.291     7.256 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.896     8.152    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.480 f  L_reg/L_788c42db_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.900     9.380    L_reg/L_788c42db_remainder0_carry_i_16__0_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.532 f  L_reg/L_788c42db_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           1.113    10.645    L_reg/L_788c42db_remainder0_carry_i_19__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I3_O)        0.354    10.999 r  L_reg/L_788c42db_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.050    12.049    L_reg/L_788c42db_remainder0_carry_i_10__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    12.375 r  L_reg/L_788c42db_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.375    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.925 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.925    bseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.147 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.881    14.028    L_reg/L_788c42db_remainder0_1[4]
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.325    14.353 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.890    15.242    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.326    15.568 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.469    16.038    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I3_O)        0.118    16.156 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.198    17.354    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.354    17.708 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.559    L_reg/i__carry_i_19__1_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.354    18.913 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.657    19.570    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.332    19.902 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.373    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.880 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.880    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.003    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.242 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.208    22.451    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.302    22.753 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.902    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.124    23.026 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.073    24.099    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.223 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.010    25.233    L_reg/i__carry_i_13__1_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I1_O)        0.152    25.385 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.834    26.219    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.326    26.545 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.121    27.667    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.154    27.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    28.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.327    28.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.218 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.218    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.335 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.335    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.452 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.452    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.671 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.638    30.309    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.295    30.604 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    31.007    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.131 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.942    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.066 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.412    32.477    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    32.601 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.981    33.583    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.152    33.735 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.581    37.315    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.069 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.069    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.817ns  (logic 11.146ns (31.120%)  route 24.670ns (68.880%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=6 LUT4=1 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.807     7.383    L_reg/M_sm_pac[10]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  L_reg/L_788c42db_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.974     8.481    L_reg/L_788c42db_remainder0_carry_i_21_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.605 r  L_reg/L_788c42db_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.374     9.979    L_reg/L_788c42db_remainder0_carry__0_i_9_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.150    10.129 f  L_reg/L_788c42db_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.654    10.783    L_reg/L_788c42db_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    11.109 r  L_reg/L_788c42db_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.157    12.265    L_reg/L_788c42db_remainder0_carry_i_8_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.389 r  L_reg/L_788c42db_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.333    12.722    aseg_driver/decimal_renderer/DI[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.107 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.107    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.991    14.451    L_reg/L_788c42db_remainder0[10]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.302    14.753 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.910    15.663    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.787 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.553    16.341    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.465 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.982    17.447    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.146    17.593 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.640    18.233    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.322    18.555 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.741    19.296    L_reg/i__carry_i_11_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.326    19.622 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.142    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.649 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.649    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.763 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.763    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.076 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.906    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y67         LUT5 (Prop_lut5_I0_O)        0.306    22.212 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.008    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.475    23.608    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.732 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.004    24.736    L_reg/i__carry_i_13_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.152    24.888 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.746    L_reg/i__carry_i_23_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.326    26.072 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.424    26.495    L_reg/i__carry_i_13_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.118    26.613 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.413    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.272 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.272    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.389 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.389    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.506 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.506    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.725 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.931    29.656    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.295    29.951 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.395    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.519 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.124    31.643    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.767 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.826    32.593    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.124    32.717 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.826    33.543    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.667 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.696    37.363    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.937 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.937    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.755ns  (logic 12.334ns (34.495%)  route 23.421ns (65.505%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     5.543 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.422     6.965    L_reg/M_sm_pbc[7]
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.291     7.256 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.896     8.152    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.480 f  L_reg/L_788c42db_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.900     9.380    L_reg/L_788c42db_remainder0_carry_i_16__0_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.532 f  L_reg/L_788c42db_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           1.113    10.645    L_reg/L_788c42db_remainder0_carry_i_19__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I3_O)        0.354    10.999 r  L_reg/L_788c42db_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.050    12.049    L_reg/L_788c42db_remainder0_carry_i_10__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    12.375 r  L_reg/L_788c42db_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.375    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.925 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.925    bseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.147 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.881    14.028    L_reg/L_788c42db_remainder0_1[4]
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.325    14.353 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.890    15.242    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.326    15.568 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.469    16.038    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I3_O)        0.118    16.156 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.198    17.354    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.354    17.708 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.559    L_reg/i__carry_i_19__1_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.354    18.913 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.657    19.570    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.332    19.902 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.373    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.880 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.880    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.003    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.242 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.208    22.451    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.302    22.753 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.902    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.124    23.026 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.073    24.099    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.223 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.010    25.233    L_reg/i__carry_i_13__1_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I1_O)        0.152    25.385 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.834    26.219    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.326    26.545 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.121    27.667    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.154    27.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    28.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.327    28.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.218 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.218    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.335 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.335    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.452 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.452    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.671 f  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.638    30.309    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.295    30.604 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    31.007    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.131 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.942    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.066 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.412    32.477    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    32.601 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.989    33.590    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I3_O)        0.152    33.742 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.428    37.170    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.879 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.879    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.758ns  (logic 11.401ns (31.883%)  route 24.357ns (68.117%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.807     7.383    L_reg/M_sm_pac[10]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  L_reg/L_788c42db_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.974     8.481    L_reg/L_788c42db_remainder0_carry_i_21_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.605 r  L_reg/L_788c42db_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.374     9.979    L_reg/L_788c42db_remainder0_carry__0_i_9_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.150    10.129 f  L_reg/L_788c42db_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.654    10.783    L_reg/L_788c42db_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    11.109 r  L_reg/L_788c42db_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.157    12.265    L_reg/L_788c42db_remainder0_carry_i_8_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.389 r  L_reg/L_788c42db_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.333    12.722    aseg_driver/decimal_renderer/DI[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.107 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.107    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.991    14.451    L_reg/L_788c42db_remainder0[10]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.302    14.753 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.910    15.663    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.787 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.553    16.341    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.465 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.982    17.447    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.146    17.593 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.640    18.233    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.322    18.555 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.741    19.296    L_reg/i__carry_i_11_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.326    19.622 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.142    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.649 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.649    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.763 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.763    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.076 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.906    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y67         LUT5 (Prop_lut5_I0_O)        0.306    22.212 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.008    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.475    23.608    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.732 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.004    24.736    L_reg/i__carry_i_13_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.152    24.888 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.746    L_reg/i__carry_i_23_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.326    26.072 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.424    26.495    L_reg/i__carry_i_13_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.118    26.613 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.413    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.272 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.272    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.389 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.389    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.506 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.506    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.725 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.931    29.656    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.295    29.951 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.395    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.519 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.124    31.643    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.767 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.826    32.593    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.124    32.717 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.970    33.687    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I1_O)        0.152    33.839 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.239    37.078    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    40.878 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.878    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.747ns  (logic 12.141ns (33.962%)  route 23.607ns (66.038%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     5.543 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.422     6.965    L_reg/M_sm_pbc[7]
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.291     7.256 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.896     8.152    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.480 f  L_reg/L_788c42db_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.900     9.380    L_reg/L_788c42db_remainder0_carry_i_16__0_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.532 f  L_reg/L_788c42db_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           1.113    10.645    L_reg/L_788c42db_remainder0_carry_i_19__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I3_O)        0.354    10.999 r  L_reg/L_788c42db_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.050    12.049    L_reg/L_788c42db_remainder0_carry_i_10__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    12.375 r  L_reg/L_788c42db_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.375    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.925 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.925    bseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.147 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.881    14.028    L_reg/L_788c42db_remainder0_1[4]
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.325    14.353 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.890    15.242    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.326    15.568 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.469    16.038    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I3_O)        0.118    16.156 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.198    17.354    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.354    17.708 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.559    L_reg/i__carry_i_19__1_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.354    18.913 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.657    19.570    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.332    19.902 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.373    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.880 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.880    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.003    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.242 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.208    22.451    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.302    22.753 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.902    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.124    23.026 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.073    24.099    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.223 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.010    25.233    L_reg/i__carry_i_13__1_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I1_O)        0.152    25.385 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.834    26.219    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.326    26.545 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.121    27.667    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.154    27.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    28.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.327    28.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.218 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.218    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.335 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.335    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.452 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.452    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.671 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.638    30.309    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.295    30.604 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    31.007    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.131 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.942    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.066 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.412    32.477    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    32.601 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.989    33.590    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I2_O)        0.124    33.714 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.614    37.328    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.871 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.871    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.660ns  (logic 12.142ns (34.049%)  route 23.518ns (65.951%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     5.543 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.422     6.965    L_reg/M_sm_pbc[7]
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.291     7.256 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.896     8.152    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.480 f  L_reg/L_788c42db_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.900     9.380    L_reg/L_788c42db_remainder0_carry_i_16__0_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.532 f  L_reg/L_788c42db_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           1.113    10.645    L_reg/L_788c42db_remainder0_carry_i_19__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I3_O)        0.354    10.999 r  L_reg/L_788c42db_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.050    12.049    L_reg/L_788c42db_remainder0_carry_i_10__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    12.375 r  L_reg/L_788c42db_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.375    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.925 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.925    bseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.147 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.881    14.028    L_reg/L_788c42db_remainder0_1[4]
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.325    14.353 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.890    15.242    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.326    15.568 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.469    16.038    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I3_O)        0.118    16.156 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.198    17.354    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.354    17.708 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.559    L_reg/i__carry_i_19__1_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.354    18.913 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.657    19.570    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.332    19.902 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.373    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.880 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.880    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.003    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.242 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.208    22.451    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.302    22.753 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.902    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.124    23.026 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.073    24.099    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.223 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.010    25.233    L_reg/i__carry_i_13__1_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I1_O)        0.152    25.385 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.834    26.219    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.326    26.545 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.121    27.667    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.154    27.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    28.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.327    28.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.218 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.218    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.335 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.335    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.452 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.452    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.671 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.638    30.309    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.295    30.604 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    31.007    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.131 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.615    31.746    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y70         LUT3 (Prop_lut3_I1_O)        0.124    31.870 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.555    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I4_O)        0.124    32.679 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.837    33.516    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.124    33.640 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.599    37.239    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.784 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.784    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.496ns  (logic 11.338ns (31.942%)  route 24.158ns (68.058%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.807     7.383    L_reg/M_sm_pac[10]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  L_reg/L_788c42db_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.974     8.481    L_reg/L_788c42db_remainder0_carry_i_21_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.605 r  L_reg/L_788c42db_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.374     9.979    L_reg/L_788c42db_remainder0_carry__0_i_9_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.150    10.129 f  L_reg/L_788c42db_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.654    10.783    L_reg/L_788c42db_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    11.109 r  L_reg/L_788c42db_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.157    12.265    L_reg/L_788c42db_remainder0_carry_i_8_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.389 r  L_reg/L_788c42db_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.333    12.722    aseg_driver/decimal_renderer/DI[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.107 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.107    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.991    14.451    L_reg/L_788c42db_remainder0[10]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.302    14.753 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.910    15.663    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.787 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.553    16.341    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.465 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.982    17.447    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.146    17.593 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.640    18.233    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.322    18.555 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.741    19.296    L_reg/i__carry_i_11_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.326    19.622 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.142    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.649 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.649    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.763 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.763    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.076 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.906    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y67         LUT5 (Prop_lut5_I0_O)        0.306    22.212 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.008    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.475    23.608    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.732 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.004    24.736    L_reg/i__carry_i_13_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.152    24.888 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.746    L_reg/i__carry_i_23_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.326    26.072 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.424    26.495    L_reg/i__carry_i_13_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.118    26.613 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.413    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.272 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.272    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.389 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.389    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.506 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.506    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.725 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.931    29.656    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.295    29.951 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.395    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.519 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.124    31.643    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.767 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.826    32.593    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.124    32.717 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.817    33.534    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I1_O)        0.153    33.687 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.192    36.880    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    40.616 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.616    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.463ns  (logic 11.326ns (31.937%)  route 24.137ns (68.063%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.807     7.383    L_reg/M_sm_pac[10]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     7.507 r  L_reg/L_788c42db_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.974     8.481    L_reg/L_788c42db_remainder0_carry_i_21_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.605 r  L_reg/L_788c42db_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.374     9.979    L_reg/L_788c42db_remainder0_carry__0_i_9_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.150    10.129 f  L_reg/L_788c42db_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.654    10.783    L_reg/L_788c42db_remainder0_carry_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.326    11.109 r  L_reg/L_788c42db_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.157    12.265    L_reg/L_788c42db_remainder0_carry_i_8_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.389 r  L_reg/L_788c42db_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.333    12.722    aseg_driver/decimal_renderer/DI[2]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.107 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.107    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.221 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.221    aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.460 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.991    14.451    L_reg/L_788c42db_remainder0[10]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.302    14.753 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.910    15.663    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.787 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.553    16.341    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.465 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.982    17.447    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.146    17.593 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.640    18.233    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.322    18.555 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.741    19.296    L_reg/i__carry_i_11_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.326    19.622 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.520    20.142    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.649 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.649    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.763 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.763    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.076 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.906    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y67         LUT5 (Prop_lut5_I0_O)        0.306    22.212 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.008    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.475    23.608    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.732 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.004    24.736    L_reg/i__carry_i_13_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.152    24.888 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.746    L_reg/i__carry_i_23_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.326    26.072 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.424    26.495    L_reg/i__carry_i_13_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.118    26.613 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.413    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.272 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.272    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.389 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.389    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.506 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.506    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.725 r  aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.931    29.656    aseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.295    29.951 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.395    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.519 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.124    31.643    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.767 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.826    32.593    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.124    32.717 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.980    33.697    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.150    33.847 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.009    36.856    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    40.583 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.583    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.254ns  (logic 12.324ns (34.959%)  route 22.930ns (65.041%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     5.543 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.422     6.965    L_reg/M_sm_pbc[7]
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.291     7.256 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.896     8.152    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.480 f  L_reg/L_788c42db_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.900     9.380    L_reg/L_788c42db_remainder0_carry_i_16__0_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.532 f  L_reg/L_788c42db_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           1.113    10.645    L_reg/L_788c42db_remainder0_carry_i_19__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I3_O)        0.354    10.999 r  L_reg/L_788c42db_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.050    12.049    L_reg/L_788c42db_remainder0_carry_i_10__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    12.375 r  L_reg/L_788c42db_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.375    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.925 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.925    bseg_driver/decimal_renderer/L_788c42db_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.147 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.881    14.028    L_reg/L_788c42db_remainder0_1[4]
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.325    14.353 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.890    15.242    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.326    15.568 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.469    16.038    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I3_O)        0.118    16.156 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.198    17.354    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.354    17.708 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.559    L_reg/i__carry_i_19__1_n_0
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.354    18.913 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.657    19.570    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.332    19.902 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.373    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X37Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.880 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.880    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.003    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.242 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.208    22.451    L_reg/L_788c42db_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.302    22.753 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.902    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.124    23.026 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.073    24.099    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.223 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.010    25.233    L_reg/i__carry_i_13__1_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I1_O)        0.152    25.385 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.834    26.219    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.326    26.545 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.121    27.667    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.154    27.821 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.538    28.358    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.327    28.685 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.218 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.218    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.335 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.335    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.452 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.452    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.671 r  bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.638    30.309    bseg_driver/decimal_renderer/L_788c42db_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.295    30.604 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    31.007    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.131 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.615    31.746    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y70         LUT3 (Prop_lut3_I1_O)        0.124    31.870 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.555    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I4_O)        0.124    32.679 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.837    33.516    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.154    33.670 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.010    36.681    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.378 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.378    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.367ns (79.950%)  route 0.343ns (20.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.343     2.016    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.241 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.241    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.363ns (78.322%)  route 0.377ns (21.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.377     2.050    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.272 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.272    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.409ns (80.651%)  route 0.338ns (19.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.338     1.998    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.278 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.278    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.396ns (73.197%)  route 0.511ns (26.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.511     2.179    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.411 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.411    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.404ns (74.689%)  route 0.476ns (25.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.476     2.136    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.412 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.412    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.383ns (72.035%)  route 0.537ns (27.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.537     2.182    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.424 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.424    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.373ns (70.153%)  route 0.584ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.584     2.255    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.463 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.463    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_927688585[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.460ns (73.885%)  route 0.516ns (26.115%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.593     1.537    forLoop_idx_0_927688585[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_927688585[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_927688585[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.754    forLoop_idx_0_927688585[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  forLoop_idx_0_927688585[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_927688585[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_927688585[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.388     2.284    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.513 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.513    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_927688585[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.489ns (72.297%)  route 0.570ns (27.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.592     1.536    forLoop_idx_0_927688585[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_927688585[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_927688585[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.806    forLoop_idx_0_927688585[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  forLoop_idx_0_927688585[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.903    forLoop_idx_0_927688585[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  forLoop_idx_0_927688585[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.412     2.360    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.595 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.595    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.440ns (64.784%)  route 0.783ns (35.216%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.210     1.878    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X50Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.923 r  display/mataddr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.573     2.496    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.727 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.727    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_349045637[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.500ns (28.808%)  route 3.707ns (71.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.707     5.206    forLoop_idx_0_349045637[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y66         FDRE                                         r  forLoop_idx_0_349045637[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.501     4.905    forLoop_idx_0_349045637[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  forLoop_idx_0_349045637[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.488ns (29.178%)  route 3.611ns (70.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.611     5.098    forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.506     4.910    forLoop_idx_0_349045637[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.490ns (29.560%)  route 3.550ns (70.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.550     5.039    forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D[0]
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.505     4.909    forLoop_idx_0_349045637[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_349045637[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.036ns  (logic 1.502ns (29.829%)  route 3.534ns (70.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.534     5.036    forLoop_idx_0_349045637[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y60         FDRE                                         r  forLoop_idx_0_349045637[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.506     4.910    forLoop_idx_0_349045637[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  forLoop_idx_0_349045637[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.345ns  (logic 1.493ns (44.651%)  route 1.851ns (55.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.851     3.345    cond_butt_next_play/sync/D[0]
    SLICE_X61Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.501     4.905    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.496ns (54.393%)  route 1.254ns (45.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.749    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.496ns (54.393%)  route 1.254ns (45.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.749    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.496ns (54.393%)  route 1.254ns (45.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.749    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.496ns (54.393%)  route 1.254ns (45.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.749    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.496ns (54.393%)  route 1.254ns (45.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.254     2.749    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_927688585[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.236ns (38.226%)  route 0.381ns (61.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.381     0.617    forLoop_idx_0_927688585[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_927688585[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.859     2.049    forLoop_idx_0_927688585[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_927688585[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_927688585[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.230ns (34.479%)  route 0.437ns (65.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.667    forLoop_idx_0_927688585[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_927688585[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.862     2.052    forLoop_idx_0_927688585[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_927688585[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.263ns (35.086%)  route 0.487ns (64.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.487     0.750    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.263ns (35.086%)  route 0.487ns (64.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.487     0.750    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.263ns (35.086%)  route 0.487ns (64.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.487     0.750    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.263ns (35.086%)  route 0.487ns (64.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.487     0.750    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.263ns (35.086%)  route 0.487ns (64.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.487     0.750    reset_cond/AS[0]
    SLICE_X63Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.261ns (25.416%)  route 0.766ns (74.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.766     1.027    cond_butt_next_play/sync/D[0]
    SLICE_X61Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.855     2.044    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.257ns (13.484%)  route 1.652ns (86.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.652     1.909    forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D[0]
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.859     2.049    forLoop_idx_0_349045637[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  forLoop_idx_0_349045637[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.255ns (13.180%)  route 1.682ns (86.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.682     1.937    forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.860     2.049    forLoop_idx_0_349045637[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_349045637[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





