#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bdeb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bb9160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1bd17d0 .functor NOT 1, L_0x1c07650, C4<0>, C4<0>, C4<0>;
L_0x1c06e20 .functor XOR 5, L_0x1c07280, L_0x1c073b0, C4<00000>, C4<00000>;
L_0x1c07540 .functor XOR 5, L_0x1c06e20, L_0x1c074a0, C4<00000>, C4<00000>;
v0x1c036f0_0 .net *"_ivl_10", 4 0, L_0x1c074a0;  1 drivers
v0x1c037f0_0 .net *"_ivl_12", 4 0, L_0x1c07540;  1 drivers
v0x1c038d0_0 .net *"_ivl_2", 4 0, L_0x1c071e0;  1 drivers
v0x1c03990_0 .net *"_ivl_4", 4 0, L_0x1c07280;  1 drivers
v0x1c03a70_0 .net *"_ivl_6", 4 0, L_0x1c073b0;  1 drivers
v0x1c03ba0_0 .net *"_ivl_8", 4 0, L_0x1c06e20;  1 drivers
v0x1c03c80_0 .var "clk", 0 0;
v0x1c03d20_0 .var/2u "stats1", 159 0;
v0x1c03de0_0 .var/2u "strobe", 0 0;
v0x1c03f30_0 .net "sum_dut", 4 0, L_0x1c06e90;  1 drivers
v0x1c03ff0_0 .net "sum_ref", 4 0, L_0x1c04700;  1 drivers
v0x1c04090_0 .net "tb_match", 0 0, L_0x1c07650;  1 drivers
v0x1c04130_0 .net "tb_mismatch", 0 0, L_0x1bd17d0;  1 drivers
v0x1c041f0_0 .net "x", 3 0, v0x1bffc20_0;  1 drivers
v0x1c042b0_0 .net "y", 3 0, v0x1bffce0_0;  1 drivers
L_0x1c071e0 .concat [ 5 0 0 0], L_0x1c04700;
L_0x1c07280 .concat [ 5 0 0 0], L_0x1c04700;
L_0x1c073b0 .concat [ 5 0 0 0], L_0x1c06e90;
L_0x1c074a0 .concat [ 5 0 0 0], L_0x1c04700;
L_0x1c07650 .cmp/eeq 5, L_0x1c071e0, L_0x1c07540;
S_0x1bdcb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1bb9160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1bc34a0_0 .net *"_ivl_0", 4 0, L_0x1c043f0;  1 drivers
L_0x7f362dfba018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bda240_0 .net *"_ivl_3", 0 0, L_0x7f362dfba018;  1 drivers
v0x1bc67d0_0 .net *"_ivl_4", 4 0, L_0x1c04580;  1 drivers
L_0x7f362dfba060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bc37f0_0 .net *"_ivl_7", 0 0, L_0x7f362dfba060;  1 drivers
v0x1bff5b0_0 .net "sum", 4 0, L_0x1c04700;  alias, 1 drivers
v0x1bff6e0_0 .net "x", 3 0, v0x1bffc20_0;  alias, 1 drivers
v0x1bff7c0_0 .net "y", 3 0, v0x1bffce0_0;  alias, 1 drivers
L_0x1c043f0 .concat [ 4 1 0 0], v0x1bffc20_0, L_0x7f362dfba018;
L_0x1c04580 .concat [ 4 1 0 0], v0x1bffce0_0, L_0x7f362dfba060;
L_0x1c04700 .arith/sum 5, L_0x1c043f0, L_0x1c04580;
S_0x1bff920 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1bb9160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1bffb40_0 .net "clk", 0 0, v0x1c03c80_0;  1 drivers
v0x1bffc20_0 .var "x", 3 0;
v0x1bffce0_0 .var "y", 3 0;
E_0x1bccb20/0 .event negedge, v0x1bffb40_0;
E_0x1bccb20/1 .event posedge, v0x1bffb40_0;
E_0x1bccb20 .event/or E_0x1bccb20/0, E_0x1bccb20/1;
S_0x1bffdc0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1bb9160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1c02fb0_0 .net *"_ivl_45", 0 0, L_0x1c07070;  1 drivers
v0x1c030b0_0 .net "carry", 3 0, L_0x1c06cf0;  1 drivers
v0x1c03190_0 .net "sum", 4 0, L_0x1c06e90;  alias, 1 drivers
v0x1c03250_0 .net "x", 3 0, v0x1bffc20_0;  alias, 1 drivers
v0x1c03310_0 .net "y", 3 0, v0x1bffce0_0;  alias, 1 drivers
L_0x1c04e00 .part v0x1bffc20_0, 0, 1;
L_0x1c04f30 .part v0x1bffce0_0, 0, 1;
L_0x1c05660 .part v0x1bffc20_0, 1, 1;
L_0x1c05790 .part v0x1bffce0_0, 1, 1;
L_0x1c058f0 .part L_0x1c06cf0, 0, 1;
L_0x1c05f90 .part v0x1bffc20_0, 2, 1;
L_0x1c06100 .part v0x1bffce0_0, 2, 1;
L_0x1c06230 .part L_0x1c06cf0, 1, 1;
L_0x1c06910 .part v0x1bffc20_0, 3, 1;
L_0x1c06a40 .part v0x1bffce0_0, 3, 1;
L_0x1c06c50 .part L_0x1c06cf0, 2, 1;
L_0x1c06cf0 .concat8 [ 1 1 1 1], L_0x1c04cf0, L_0x1c05550, L_0x1c05e80, L_0x1c06800;
LS_0x1c06e90_0_0 .concat8 [ 1 1 1 1], L_0x1c04840, L_0x1c05160, L_0x1c05a90, L_0x1c06420;
LS_0x1c06e90_0_4 .concat8 [ 1 0 0 0], L_0x1c07070;
L_0x1c06e90 .concat8 [ 4 1 0 0], LS_0x1c06e90_0_0, LS_0x1c06e90_0_4;
L_0x1c07070 .part L_0x1c06cf0, 3, 1;
S_0x1bfffa0 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1bffdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1be0530 .functor XOR 1, L_0x1c04e00, L_0x1c04f30, C4<0>, C4<0>;
L_0x7f362dfba0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1c04840 .functor XOR 1, L_0x1be0530, L_0x7f362dfba0a8, C4<0>, C4<0>;
L_0x1c04900 .functor AND 1, L_0x1c04e00, L_0x1c04f30, C4<1>, C4<1>;
L_0x1c04a40 .functor AND 1, L_0x1c04e00, L_0x7f362dfba0a8, C4<1>, C4<1>;
L_0x1c04b30 .functor OR 1, L_0x1c04900, L_0x1c04a40, C4<0>, C4<0>;
L_0x1c04c40 .functor AND 1, L_0x1c04f30, L_0x7f362dfba0a8, C4<1>, C4<1>;
L_0x1c04cf0 .functor OR 1, L_0x1c04b30, L_0x1c04c40, C4<0>, C4<0>;
v0x1c00230_0 .net *"_ivl_0", 0 0, L_0x1be0530;  1 drivers
v0x1c00330_0 .net *"_ivl_10", 0 0, L_0x1c04c40;  1 drivers
v0x1c00410_0 .net *"_ivl_4", 0 0, L_0x1c04900;  1 drivers
v0x1c00500_0 .net *"_ivl_6", 0 0, L_0x1c04a40;  1 drivers
v0x1c005e0_0 .net *"_ivl_8", 0 0, L_0x1c04b30;  1 drivers
v0x1c00710_0 .net "a", 0 0, L_0x1c04e00;  1 drivers
v0x1c007d0_0 .net "b", 0 0, L_0x1c04f30;  1 drivers
v0x1c00890_0 .net "cin", 0 0, L_0x7f362dfba0a8;  1 drivers
v0x1c00950_0 .net "cout", 0 0, L_0x1c04cf0;  1 drivers
v0x1c00a10_0 .net "sum", 0 0, L_0x1c04840;  1 drivers
S_0x1c00b70 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1bffdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c050f0 .functor XOR 1, L_0x1c05660, L_0x1c05790, C4<0>, C4<0>;
L_0x1c05160 .functor XOR 1, L_0x1c050f0, L_0x1c058f0, C4<0>, C4<0>;
L_0x1c05200 .functor AND 1, L_0x1c05660, L_0x1c05790, C4<1>, C4<1>;
L_0x1c052a0 .functor AND 1, L_0x1c05660, L_0x1c058f0, C4<1>, C4<1>;
L_0x1c05390 .functor OR 1, L_0x1c05200, L_0x1c052a0, C4<0>, C4<0>;
L_0x1c054a0 .functor AND 1, L_0x1c05790, L_0x1c058f0, C4<1>, C4<1>;
L_0x1c05550 .functor OR 1, L_0x1c05390, L_0x1c054a0, C4<0>, C4<0>;
v0x1c00dd0_0 .net *"_ivl_0", 0 0, L_0x1c050f0;  1 drivers
v0x1c00eb0_0 .net *"_ivl_10", 0 0, L_0x1c054a0;  1 drivers
v0x1c00f90_0 .net *"_ivl_4", 0 0, L_0x1c05200;  1 drivers
v0x1c01080_0 .net *"_ivl_6", 0 0, L_0x1c052a0;  1 drivers
v0x1c01160_0 .net *"_ivl_8", 0 0, L_0x1c05390;  1 drivers
v0x1c01290_0 .net "a", 0 0, L_0x1c05660;  1 drivers
v0x1c01350_0 .net "b", 0 0, L_0x1c05790;  1 drivers
v0x1c01410_0 .net "cin", 0 0, L_0x1c058f0;  1 drivers
v0x1c014d0_0 .net "cout", 0 0, L_0x1c05550;  1 drivers
v0x1c01620_0 .net "sum", 0 0, L_0x1c05160;  1 drivers
S_0x1c01780 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1bffdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c05a20 .functor XOR 1, L_0x1c05f90, L_0x1c06100, C4<0>, C4<0>;
L_0x1c05a90 .functor XOR 1, L_0x1c05a20, L_0x1c06230, C4<0>, C4<0>;
L_0x1c05b30 .functor AND 1, L_0x1c05f90, L_0x1c06100, C4<1>, C4<1>;
L_0x1c05bd0 .functor AND 1, L_0x1c05f90, L_0x1c06230, C4<1>, C4<1>;
L_0x1c05cc0 .functor OR 1, L_0x1c05b30, L_0x1c05bd0, C4<0>, C4<0>;
L_0x1c05dd0 .functor AND 1, L_0x1c06100, L_0x1c06230, C4<1>, C4<1>;
L_0x1c05e80 .functor OR 1, L_0x1c05cc0, L_0x1c05dd0, C4<0>, C4<0>;
v0x1c019f0_0 .net *"_ivl_0", 0 0, L_0x1c05a20;  1 drivers
v0x1c01ad0_0 .net *"_ivl_10", 0 0, L_0x1c05dd0;  1 drivers
v0x1c01bb0_0 .net *"_ivl_4", 0 0, L_0x1c05b30;  1 drivers
v0x1c01ca0_0 .net *"_ivl_6", 0 0, L_0x1c05bd0;  1 drivers
v0x1c01d80_0 .net *"_ivl_8", 0 0, L_0x1c05cc0;  1 drivers
v0x1c01eb0_0 .net "a", 0 0, L_0x1c05f90;  1 drivers
v0x1c01f70_0 .net "b", 0 0, L_0x1c06100;  1 drivers
v0x1c02030_0 .net "cin", 0 0, L_0x1c06230;  1 drivers
v0x1c020f0_0 .net "cout", 0 0, L_0x1c05e80;  1 drivers
v0x1c02240_0 .net "sum", 0 0, L_0x1c05a90;  1 drivers
S_0x1c023a0 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1bffdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c063b0 .functor XOR 1, L_0x1c06910, L_0x1c06a40, C4<0>, C4<0>;
L_0x1c06420 .functor XOR 1, L_0x1c063b0, L_0x1c06c50, C4<0>, C4<0>;
L_0x1c06490 .functor AND 1, L_0x1c06910, L_0x1c06a40, C4<1>, C4<1>;
L_0x1c06550 .functor AND 1, L_0x1c06910, L_0x1c06c50, C4<1>, C4<1>;
L_0x1c06640 .functor OR 1, L_0x1c06490, L_0x1c06550, C4<0>, C4<0>;
L_0x1c06750 .functor AND 1, L_0x1c06a40, L_0x1c06c50, C4<1>, C4<1>;
L_0x1c06800 .functor OR 1, L_0x1c06640, L_0x1c06750, C4<0>, C4<0>;
v0x1c025e0_0 .net *"_ivl_0", 0 0, L_0x1c063b0;  1 drivers
v0x1c026e0_0 .net *"_ivl_10", 0 0, L_0x1c06750;  1 drivers
v0x1c027c0_0 .net *"_ivl_4", 0 0, L_0x1c06490;  1 drivers
v0x1c028b0_0 .net *"_ivl_6", 0 0, L_0x1c06550;  1 drivers
v0x1c02990_0 .net *"_ivl_8", 0 0, L_0x1c06640;  1 drivers
v0x1c02ac0_0 .net "a", 0 0, L_0x1c06910;  1 drivers
v0x1c02b80_0 .net "b", 0 0, L_0x1c06a40;  1 drivers
v0x1c02c40_0 .net "cin", 0 0, L_0x1c06c50;  1 drivers
v0x1c02d00_0 .net "cout", 0 0, L_0x1c06800;  1 drivers
v0x1c02e50_0 .net "sum", 0 0, L_0x1c06420;  1 drivers
S_0x1c034f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1bb9160;
 .timescale -12 -12;
E_0x1bccfd0 .event anyedge, v0x1c03de0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c03de0_0;
    %nor/r;
    %assign/vec4 v0x1c03de0_0, 0;
    %wait E_0x1bccfd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bff920;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bccb20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1bffce0_0, 0;
    %assign/vec4 v0x1bffc20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1bb9160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c03c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c03de0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1bb9160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c03c80_0;
    %inv;
    %store/vec4 v0x1c03c80_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1bb9160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bffb40_0, v0x1c04130_0, v0x1c041f0_0, v0x1c042b0_0, v0x1c03ff0_0, v0x1c03f30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1bb9160;
T_5 ;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1bb9160;
T_6 ;
    %wait E_0x1bccb20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c03d20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c03d20_0, 4, 32;
    %load/vec4 v0x1c04090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c03d20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c03d20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c03d20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1c03ff0_0;
    %load/vec4 v0x1c03ff0_0;
    %load/vec4 v0x1c03f30_0;
    %xor;
    %load/vec4 v0x1c03ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c03d20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1c03d20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c03d20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/m2014_q4j/iter0/response1/top_module.sv";
