<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_write_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_write_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_write_rsp_width_adapter" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_read_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_read_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_read_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_read_limiter" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_axi_slave_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_read_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="sgdma_mm2st_descriptor_read_translator" />
 <file
   path="simulation/submodules/soc_system_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_5.v"
   type="VERILOG"
   library="mm_interconnect_5" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_4.v"
   type="VERILOG"
   library="mm_interconnect_4" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_3.v"
   type="VERILOG"
   library="mm_interconnect_3" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/soc_system_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="simulation/submodules/st2mm_data_adapter.sv"
   type="SYSTEM_VERILOG"
   library="st2mm_data_adapter_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/signal_buffer_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="signal_buffer_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/soc_system_signal_buffer.v"
   type="VERILOG"
   library="signal_buffer" />
 <file
   path="simulation/submodules/soc_system_sgdma_st2mm.v"
   type="VERILOG"
   library="sgdma_st2mm" />
 <file
   path="simulation/submodules/soc_system_sgdma_mm2st.v"
   type="VERILOG"
   library="sgdma_mm2st" />
 <file
   path="simulation/submodules/sample2lvl_converter.sv"
   type="SYSTEM_VERILOG"
   library="sample2lvl_converter_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/lvl_generator.sv"
   type="SYSTEM_VERILOG"
   library="sample2lvl_converter_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sample_dispatcher.sv"
   type="SYSTEM_VERILOG"
   library="sample2lvl_converter_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/output_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="output_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/soc_system_onchip_RAM.hex"
   type="HEX"
   library="onchip_RAM" />
 <file
   path="simulation/submodules/soc_system_onchip_RAM.v"
   type="VERILOG"
   library="onchip_RAM" />
 <file
   path="simulation/submodules/mm2st_data_adapter.sv"
   type="SYSTEM_VERILOG"
   library="mm2st_data_adapter_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/limits_buffer_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="limits_buffer_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/soc_system_limits_buffer.v"
   type="VERILOG"
   library="limits_buffer" />
 <file
   path="simulation/submodules/soc_system_led_pio.v"
   type="VERILOG"
   library="led_pio" />
 <file
   path="simulation/submodules/iteration_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="iteration_ctrl"
   simulator="modelsim" />
 <file
   path="simulation/submodules/soc_system_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file
   path="simulation/submodules/altera_avalon_st_splitter.sv"
   type="SYSTEM_VERILOG"
   library="hard_limiter_out_splitter" />
 <file
   path="simulation/submodules/hard_limiter.sv"
   type="SYSTEM_VERILOG"
   library="hard_limiter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/auk_dspip_roundsat_hpfir.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_rtl_core.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_ast.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_nativelink.tcl"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_msim.tcl"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_tb.vhd"
   type="VHDL"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_mlab.m"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_model.m"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_coef_int.txt"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_input.txt"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/soc_system_fir_filter_param.txt"
   type="OTHER"
   library="fir_filter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fir_fifo_in" />
 <file
   path="simulation/submodules/fir_driver.sv"
   type="SYSTEM_VERILOG"
   library="fir_driver"
   simulator="modelsim" />
 <file
   path="simulation/submodules/soc_system_dipsw_pio.v"
   type="VERILOG"
   library="dipsw_pio" />
 <file
   path="simulation/submodules/soc_system_button_pio.v"
   type="VERILOG"
   library="button_pio" />
 <file path="simulation/soc_system.v" type="VERILOG" />
 <topLevel name="soc_system" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="soc_system.hps_0" modelPath="soc_system.hps_0" />
 <modelMap
   controllerPath="soc_system.hps_0.fpga_interfaces"
   modelPath="soc_system.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="soc_system.hps_0.hps_io"
   modelPath="soc_system.hps_0.hps_io" />
 <modelMap
   controllerPath="soc_system.limits_buffer"
   modelPath="soc_system.limits_buffer" />
 <modelMap
   controllerPath="soc_system.onchip_RAM"
   modelPath="soc_system.onchip_RAM" />
 <modelMap
   controllerPath="soc_system.signal_buffer"
   modelPath="soc_system.signal_buffer" />
</simPackage>
