<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Soundlie: Hardware Descriptive Code: rtl Architecture  Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Soundlie: Hardware Descriptive Code
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Sound Effects for the Street Musician</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="../../inherits.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../da/da9/classmctrl.html">mctrl</a></li><li class="navelem"><a class="el" href="../../db/d49/classmctrl_1_1rtl.html">rtl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Attributes">Attributes</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a840e4594d2fa8c4cbba7a839a87f72f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a840e4594d2fa8c4cbba7a839a87f72f0"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a840e4594d2fa8c4cbba7a839a87f72f0">ctrl</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ahbsi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">apbi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">memi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wpo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sdmo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rsbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rrsbdrive</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7aa94f2cc6d9e31c00070e7896964721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aa94f2cc6d9e31c00070e7896964721"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a7aa94f2cc6d9e31c00070e7896964721">stdregs</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">arst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a1d90330c5037fc0db92f4455b13f3c64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d90330c5037fc0db92f4455b13f3c64"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a1d90330c5037fc0db92f4455b13f3c64">nregs</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">arst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:acf55d200201a1df2e3a2f5bbb9d6af70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf55d200201a1df2e3a2f5bbb9d6af70"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#acf55d200201a1df2e3a2f5bbb9d6af70">REVISION</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a178592dc9f305ed62eb0aeb46194f7e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a178592dc9f305ed62eb0aeb46194f7e6"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a178592dc9f305ed62eb0aeb46194f7e6">prom</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a38925e82f5b6f61691b13616b5fc69f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38925e82f5b6f61691b13616b5fc69f8"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a38925e82f5b6f61691b13616b5fc69f8">memory</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a81ee1556af940ad332ddaa16f408496d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81ee1556af940ad332ddaa16f408496d"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a81ee1556af940ad332ddaa16f408496d">hconfig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ahb_config_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_device_reg</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">VENDOR_ESA</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ESA_MCTRL</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">REVISION</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_membar</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">romaddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rommask</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_membar</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ioaddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">iomask</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_membar</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ramaddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rammask</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">zero32</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a31595985d9d9046da4b7d039b43016f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31595985d9d9046da4b7d039b43016f2"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a31595985d9d9046da4b7d039b43016f2">pconfig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">apb_config_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">ahb_device_reg</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">VENDOR_ESA</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ESA_MCTRL</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">REVISION</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">apb_iobar</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">paddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">pmask</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a401f700dfc2b2e48add3f743cbae6d06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a401f700dfc2b2e48add3f743cbae6d06"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a401f700dfc2b2e48add3f743cbae6d06">RAMSEL5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">srbanks</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1af98ad786b67805ce97cde2dd15a883"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1af98ad786b67805ce97cde2dd15a883"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a1af98ad786b67805ce97cde2dd15a883">SDRAMEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">sden</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a019b7c5b33f8db2671933d48d10ea405"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a019b7c5b33f8db2671933d48d10ea405"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a019b7c5b33f8db2671933d48d10ea405">BUS16EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ram16</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4835475b0598defc989ed3dff20009ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4835475b0598defc989ed3dff20009ee"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a4835475b0598defc989ed3dff20009ee">BUS8EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ram8</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad4a47cd6bd51ead08a233b09b662dfc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4a47cd6bd51ead08a233b09b662dfc9"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#ad4a47cd6bd51ead08a233b09b662dfc9">WPROTEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">wprot</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a03ac80770eb782032948aaa2b8df20f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03ac80770eb782032948aaa2b8df20f0"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a03ac80770eb782032948aaa2b8df20f0">WENDFB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a03b887c894468c95e78de7f7ddd41598"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03b887c894468c95e78de7f7ddd41598"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a03b887c894468c95e78de7f7ddd41598">SDSEPBUS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">sepbus</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94e4158f6712475b66a045adc94ae917"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94e4158f6712475b66a045adc94ae917"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a94e4158f6712475b66a045adc94ae917">BUS64</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">sdbits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">64</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1784b1c2d234840ddcb227f45b17bb0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1784b1c2d234840ddcb227f45b17bb0e"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a1784b1c2d234840ddcb227f45b17bb0e">rom</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf035241d4497cf803dad13a66cdc539"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf035241d4497cf803dad13a66cdc539"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#abf035241d4497cf803dad13a66cdc539">io</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a24e8827542ef1bcb0e00f17b9a46d67c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24e8827542ef1bcb0e00f17b9a46d67c"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a24e8827542ef1bcb0e00f17b9a46d67c">ram</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a6ade11b9d99f51ff0792cd23f07f49a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ade11b9d99f51ff0792cd23f07f49a1"></a>
<b><a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a6ade11b9d99f51ff0792cd23f07f49a1">memcycletype</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">berr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bread</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bwrite</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bread8</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bwrite8</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bread16</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bwrite16</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a97de40e1a431f44618268c52c10bac76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97de40e1a431f44618268c52c10bac76"></a>
<b>record: <a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a97de40e1a431f44618268c52c10bac76">mcfg1type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">romrws</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%romwws</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%romwidth</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%romwrite</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ioen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%iows</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bexcen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%brdyen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%iowidth</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab0ecc5eaa530e07878c72fcc6f9b4a9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0ecc5eaa530e07878c72fcc6f9b4a9d"></a>
<b>record: <a class="el" href="../../db/d49/classmctrl_1_1rtl.html#ab0ecc5eaa530e07878c72fcc6f9b4a9d">mcfg2type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ramrws</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%ramwws</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ramwidth</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rambanksz</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rmw</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%brdyen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%srdis</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sdren</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aa1591491c3de249d6e646d9e07cc39dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1591491c3de249d6e646d9e07cc39dc"></a>
<b>record: <a class="el" href="../../db/d49/classmctrl_1_1rtl.html#aa1591491c3de249d6e646d9e07cc39dc">reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">address</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%writedata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%writedata8</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">15%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sdwritedata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">63%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%readdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%brdyn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ready</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ready8</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%nbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ws</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%romsn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ramsn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ramoen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%size</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%busw</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%oen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%iosn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%read</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wrn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%writen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bstate</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">memcycletype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%area</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">0%%%to%%%2</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mcfg1</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">mcfg1type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mcfg2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">mcfg2type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bexcn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%echeck</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%brmw</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%haddr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hsel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%srhsel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sdhsel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hwrite</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hburst</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%htrans</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hresp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sa</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">14%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">63%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mben</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a5724b6e0c97a93c8b63f44397aba1504"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5724b6e0c97a93c8b63f44397aba1504"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a5724b6e0c97a93c8b63f44397aba1504">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">reg_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6ca30a232c71788e0bd1a0f6c31bceea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca30a232c71788e0bd1a0f6c31bceea"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a6ca30a232c71788e0bd1a0f6c31bceea">ri</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">reg_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a315c0238e4480583d68e340561f151d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a315c0238e4480583d68e340561f151d5"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a315c0238e4480583d68e340561f151d5">sdmo</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sdram_mctrl_out_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae53badf07fe4f7c51f423de31384fa7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae53badf07fe4f7c51f423de31384fa7f"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#ae53badf07fe4f7c51f423de31384fa7f">sdi</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sdram_in_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adb3bca61afca8bec2438cb3d96d29c32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb3bca61afca8bec2438cb3d96d29c32"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#adb3bca61afca8bec2438cb3d96d29c32">lsdo</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sdram_out_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aba5f92c08cf7b33dbf2dbfaef688610b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba5f92c08cf7b33dbf2dbfaef688610b"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#aba5f92c08cf7b33dbf2dbfaef688610b">rbdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94ea7a467557d05c86411f6f3b33263e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ea7a467557d05c86411f6f3b33263e"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a94ea7a467557d05c86411f6f3b33263e">ribdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a17f7feccff96afa3f2414db79fce3ce1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17f7feccff96afa3f2414db79fce3ce1"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a17f7feccff96afa3f2414db79fce3ce1">rrsbdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad2c3d4511ba07d7411775618f140b706"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2c3d4511ba07d7411775618f140b706"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#ad2c3d4511ba07d7411775618f140b706">rsbdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad504ae82c4ae9a7a5a7f673f0af00c05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad504ae82c4ae9a7a5a7f673f0af00c05"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#ad504ae82c4ae9a7a5a7f673f0af00c05">risbdrive</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a844a4d353eae7469d44fb8d8152a4d57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a844a4d353eae7469d44fb8d8152a4d57"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a844a4d353eae7469d44fb8d8152a4d57">arst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:af285464f6ef26e914ff9f9f715fb4a6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af285464f6ef26e914ff9f9f715fb4a6a"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#af285464f6ef26e914ff9f9f715fb4a6a">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9cc47cacbfce480bc9c5bfce4b75ded9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cc47cacbfce480bc9c5bfce4b75ded9"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a9cc47cacbfce480bc9c5bfce4b75ded9">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab91badaaae1fffb0e727fbc3cdd67da4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab91badaaae1fffb0e727fbc3cdd67da4"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#ab91badaaae1fffb0e727fbc3cdd67da4">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rsbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea447e957e8c97d950d6cc41a8e81fa6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea447e957e8c97d950d6cc41a8e81fa6"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#aea447e957e8c97d950d6cc41a8e81fa6">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rrsbdrive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a4b6679d75afa8438c6c4abae3b020361"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b6679d75afa8438c6c4abae3b020361"></a>
<a class="el" href="../../db/d49/classmctrl_1_1rtl.html#a4b6679d75afa8438c6c4abae3b020361">sdctrl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sdmctrl</b>  <em><a class="el" href="../../d4/d73/classsdmctrl.html">&lt;Entity sdmctrl&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>mctrl.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 22 2014 20:06:19 for Soundlie: Hardware Descriptive Code by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
