{
  "Top": "spmv_kernel",
  "RtlTop": "spmv_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "spmv_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "values": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values",
          "name": "values",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "col_indices": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "col_indices",
          "name": "col_indices",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "row_indices": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "row_indices",
          "name": "row_indices",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x",
          "name": "x",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "y": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y",
          "name": "y",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "n": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "n",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "m",
          "name": "m",
          "usage": "data",
          "direction": "in"
        }]
    },
    "nnz": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "nnz",
          "name": "nnz",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=D:\/xilinx\/minorproject_final\/output_ip\/spmv_kernel.zip",
      "config_export -rtl=verilog",
      "config_export -version=0.0.0"
    ],
    "DirectiveTcl": ["set_directive_top spmv_kernel -name spmv_kernel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "spmv_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "26"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "spmv_kernel",
    "Version": "0.0",
    "DisplayName": "Spmv_kernel",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_spmv_kernel_0_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sourcefiles\/spmvkernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/spmv_kernel_gmem_0_m_axi.vhd",
      "impl\/vhdl\/spmv_kernel_gmem_1_m_axi.vhd",
      "impl\/vhdl\/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/spmv_kernel_x_local.vhd",
      "impl\/vhdl\/spmv_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/spmv_kernel_gmem_0_m_axi.v",
      "impl\/verilog\/spmv_kernel_gmem_1_m_axi.v",
      "impl\/verilog\/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/spmv_kernel_x_local.v",
      "impl\/verilog\/spmv_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/spmv_kernel_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/spmv_kernel_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/spmv_kernel_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/spmv_kernel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["D:\/xilinx\/minorproject_final\/minorproject_final\/solution1\/.debug\/spmv_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "spmv_kernel_ap_faddfsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmv_kernel_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "spmv_kernel_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmv_kernel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "spmv_kernel_ap_sitofp_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmv_kernel_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "m_axi_gmem_0:m_axi_gmem_1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "col_indices": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "ports": ["col_indices"]
    },
    "m": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["m"]
    },
    "m_axi_gmem_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_0_",
      "paramPrefix": "C_M_AXI_GMEM_0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_0_ARADDR",
        "m_axi_gmem_0_ARBURST",
        "m_axi_gmem_0_ARCACHE",
        "m_axi_gmem_0_ARID",
        "m_axi_gmem_0_ARLEN",
        "m_axi_gmem_0_ARLOCK",
        "m_axi_gmem_0_ARPROT",
        "m_axi_gmem_0_ARQOS",
        "m_axi_gmem_0_ARREADY",
        "m_axi_gmem_0_ARREGION",
        "m_axi_gmem_0_ARSIZE",
        "m_axi_gmem_0_ARUSER",
        "m_axi_gmem_0_ARVALID",
        "m_axi_gmem_0_AWADDR",
        "m_axi_gmem_0_AWBURST",
        "m_axi_gmem_0_AWCACHE",
        "m_axi_gmem_0_AWID",
        "m_axi_gmem_0_AWLEN",
        "m_axi_gmem_0_AWLOCK",
        "m_axi_gmem_0_AWPROT",
        "m_axi_gmem_0_AWQOS",
        "m_axi_gmem_0_AWREADY",
        "m_axi_gmem_0_AWREGION",
        "m_axi_gmem_0_AWSIZE",
        "m_axi_gmem_0_AWUSER",
        "m_axi_gmem_0_AWVALID",
        "m_axi_gmem_0_BID",
        "m_axi_gmem_0_BREADY",
        "m_axi_gmem_0_BRESP",
        "m_axi_gmem_0_BUSER",
        "m_axi_gmem_0_BVALID",
        "m_axi_gmem_0_RDATA",
        "m_axi_gmem_0_RID",
        "m_axi_gmem_0_RLAST",
        "m_axi_gmem_0_RREADY",
        "m_axi_gmem_0_RRESP",
        "m_axi_gmem_0_RUSER",
        "m_axi_gmem_0_RVALID",
        "m_axi_gmem_0_WDATA",
        "m_axi_gmem_0_WID",
        "m_axi_gmem_0_WLAST",
        "m_axi_gmem_0_WREADY",
        "m_axi_gmem_0_WSTRB",
        "m_axi_gmem_0_WUSER",
        "m_axi_gmem_0_WVALID"
      ]
    },
    "m_axi_gmem_1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_1_",
      "paramPrefix": "C_M_AXI_GMEM_1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_1_ARADDR",
        "m_axi_gmem_1_ARBURST",
        "m_axi_gmem_1_ARCACHE",
        "m_axi_gmem_1_ARID",
        "m_axi_gmem_1_ARLEN",
        "m_axi_gmem_1_ARLOCK",
        "m_axi_gmem_1_ARPROT",
        "m_axi_gmem_1_ARQOS",
        "m_axi_gmem_1_ARREADY",
        "m_axi_gmem_1_ARREGION",
        "m_axi_gmem_1_ARSIZE",
        "m_axi_gmem_1_ARUSER",
        "m_axi_gmem_1_ARVALID",
        "m_axi_gmem_1_AWADDR",
        "m_axi_gmem_1_AWBURST",
        "m_axi_gmem_1_AWCACHE",
        "m_axi_gmem_1_AWID",
        "m_axi_gmem_1_AWLEN",
        "m_axi_gmem_1_AWLOCK",
        "m_axi_gmem_1_AWPROT",
        "m_axi_gmem_1_AWQOS",
        "m_axi_gmem_1_AWREADY",
        "m_axi_gmem_1_AWREGION",
        "m_axi_gmem_1_AWSIZE",
        "m_axi_gmem_1_AWUSER",
        "m_axi_gmem_1_AWVALID",
        "m_axi_gmem_1_BID",
        "m_axi_gmem_1_BREADY",
        "m_axi_gmem_1_BRESP",
        "m_axi_gmem_1_BUSER",
        "m_axi_gmem_1_BVALID",
        "m_axi_gmem_1_RDATA",
        "m_axi_gmem_1_RID",
        "m_axi_gmem_1_RLAST",
        "m_axi_gmem_1_RREADY",
        "m_axi_gmem_1_RRESP",
        "m_axi_gmem_1_RUSER",
        "m_axi_gmem_1_RVALID",
        "m_axi_gmem_1_WDATA",
        "m_axi_gmem_1_WID",
        "m_axi_gmem_1_WLAST",
        "m_axi_gmem_1_WREADY",
        "m_axi_gmem_1_WSTRB",
        "m_axi_gmem_1_WUSER",
        "m_axi_gmem_1_WVALID"
      ]
    },
    "n": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["n"]
    },
    "nnz": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["nnz"]
    },
    "row_indices": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "ports": ["row_indices"]
    },
    "values": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "ports": ["values"]
    },
    "x": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "ports": ["x"]
    },
    "y": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "ports": ["y"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "values": {
      "dir": "in",
      "width": "64"
    },
    "col_indices": {
      "dir": "in",
      "width": "64"
    },
    "row_indices": {
      "dir": "in",
      "width": "64"
    },
    "x": {
      "dir": "in",
      "width": "64"
    },
    "y": {
      "dir": "in",
      "width": "64"
    },
    "n": {
      "dir": "in",
      "width": "32"
    },
    "m": {
      "dir": "in",
      "width": "32"
    },
    "nnz": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "spmv_kernel"},
    "Info": {"spmv_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"spmv_kernel": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "875554",
          "LatencyWorst": "3502077",
          "PipelineIIMin": "27",
          "PipelineIIMax": "3502078",
          "PipelineII": "27 ~ 3502078",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_26_1",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "1001",
            "Latency": "3 ~ 1001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_35_2",
            "TripCount": "",
            "LatencyMin": "10",
            "LatencyMax": "1008",
            "Latency": "10 ~ 1008",
            "PipelineII": "1",
            "PipelineDepth": "10"
          },
          {
            "Name": "VITIS_LOOP_53_3",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "3500009",
            "Latency": "16 ~ 3500009",
            "PipelineII": "7",
            "PipelineDepth": "17"
          }
        ],
        "Area": {
          "BRAM_18K": "260",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "92",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "3351",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "4981",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-14 14:56:58 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
