<stg><name>backward_fcc</name>


<trans_list>

<trans id="1364" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="13" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="22" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="23" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="33" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="40" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="43" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="45" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="121" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="123" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="199" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="201" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="201" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="212" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="214" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="214" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="221" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="222" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="222" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="223" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="225" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="233" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="234" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="234" to="235">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="236" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="242" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="242" to="243">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="244" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="249" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="249" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="250" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="250" to="251">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="252" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="257" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="cmp54_pr" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="257" to="335">
<condition id="-1">
<or_exp><and_exp><literal name="cmp54_pr" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="260" to="335">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="260" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="334" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="402" to="413">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="402" to="403">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="412" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="414" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim

]]></Node>
<StgValue><ssdm name="ydim_read"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim

]]></Node>
<StgValue><ssdm name="xdim_read"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db

]]></Node>
<StgValue><ssdm name="db_read"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw

]]></Node>
<StgValue><ssdm name="dw_read"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy

]]></Node>
<StgValue><ssdm name="dy_read"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx

]]></Node>
<StgValue><ssdm name="dx_read"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:30 %xbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="xbuf"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:31 %wbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="wbuf"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:32 %dxbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dxbuf"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:33 %dwbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dwbuf"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:34 %dybuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dybuf"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:35 %dbbuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="dbbuf"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="32">
<![CDATA[
:36 %trunc_ln35 = trunc i32 %xdim_read

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %icmp_ln35 = icmp_ne  i32 %xdim_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_8, i32 0, i32 0, void @empty_15, i32 0, i32 100, void @empty_9, void @empty_19, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_4, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="62" op_0_bw="32">
<![CDATA[
:37 %sext_ln35 = sext i32 %xdim_read

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:39 %br_ln35 = br i1 %icmp_ln35, void %loop-memcpy-residual-header102, void %loop-memcpy-expansion99.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:0 %p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion99.preheader:1 %p_cast_cast = sext i30 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:2 %gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="458" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="459" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="460" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="461" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="462" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="463" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion99.preheader:4 %br_ln0 = br void %loop-memcpy-expansion99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion99:0 %loop_index100 = phi i62 %empty_27, void %loop-memcpy-expansion99.split, i62 0, void %loop-memcpy-expansion99.preheader

]]></Node>
<StgValue><ssdm name="loop_index100"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion99:1 %empty_27 = add i62 %loop_index100, i62 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion99:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion99:3 %exitcond15740 = icmp_eq  i62 %loop_index100, i62 %sext_ln35

]]></Node>
<StgValue><ssdm name="exitcond15740"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion99:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion99:5 %br_ln35 = br i1 %exitcond15740, void %loop-memcpy-expansion99.split, void %loop-memcpy-residual-header102.loopexit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion99.split:2 %empty_30 = trunc i62 %loop_index100

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="472" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion99.split:0 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion99.split:1 %empty_29 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion99.split:3 %loop_index100_cast_cast = zext i7 %empty_30

]]></Node>
<StgValue><ssdm name="loop_index100_cast_cast"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion99.split:4 %xbuf_addr = getelementptr i32 %xbuf, i32 0, i32 %loop_index100_cast_cast

]]></Node>
<StgValue><ssdm name="xbuf_addr"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion99.split:5 %store_ln0 = store i32 %empty_29, i7 %xbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion99.split:6 %br_ln0 = br void %loop-memcpy-expansion99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header102.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header102:2 %icmp_ln36 = icmp_ne  i32 %ydim_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header102:0 %trunc_ln36 = trunc i32 %ydim_read

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="62" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header102:1 %sext_ln36 = sext i32 %ydim_read

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header102:3 %br_ln36 = br i1 %icmp_ln36, void %loop-memcpy-residual-header96, void %loop-memcpy-expansion93.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion93.preheader:0 %p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion93.preheader:1 %p_cast1_cast = sext i30 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion93.preheader:2 %gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="487" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="488" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="489" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="490" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="491" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="492" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:3 %empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion93.preheader:4 %br_ln0 = br void %loop-memcpy-expansion93

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93:0 %loop_index94 = phi i62 %empty_31, void %loop-memcpy-expansion93.split, i62 0, void %loop-memcpy-expansion93.preheader

]]></Node>
<StgValue><ssdm name="loop_index94"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion93:1 %empty_31 = add i62 %loop_index94, i62 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion93:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion93:3 %exitcond15639 = icmp_eq  i62 %loop_index94, i62 %sext_ln36

]]></Node>
<StgValue><ssdm name="exitcond15639"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion93:4 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion93:5 %br_ln36 = br i1 %exitcond15639, void %loop-memcpy-expansion93.split, void %loop-memcpy-residual-header96.loopexit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion93.split:2 %empty_34 = trunc i62 %loop_index94

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="501" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion93.split:0 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion93.split:1 %empty_33 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion93.split:3 %loop_index94_cast_cast = zext i7 %empty_34

]]></Node>
<StgValue><ssdm name="loop_index94_cast_cast"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion93.split:4 %dbbuf_addr = getelementptr i32 %dbbuf, i32 0, i32 %loop_index94_cast_cast

]]></Node>
<StgValue><ssdm name="dbbuf_addr"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion93.split:5 %store_ln0 = store i32 %empty_33, i7 %dbbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion93.split:6 %br_ln0 = br void %loop-memcpy-expansion93

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header96.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header96

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header96:0 %br_ln37 = br i1 %icmp_ln35, void %loop-memcpy-residual-header90, void %loop-memcpy-expansion87.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion87.preheader:0 %p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion87.preheader:1 %p_cast2_cast = sext i30 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast2_cast"/></StgValue>
</operation>

<operation id="511" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion87.preheader:2 %gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="512" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="513" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="514" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="515" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="516" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="517" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="518" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:3 %empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion87.preheader:4 %br_ln0 = br void %loop-memcpy-expansion87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion87:0 %loop_index88 = phi i62 %empty_35, void %loop-memcpy-expansion87.split, i62 0, void %loop-memcpy-expansion87.preheader

]]></Node>
<StgValue><ssdm name="loop_index88"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion87:1 %empty_35 = add i62 %loop_index88, i62 1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion87:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion87:3 %exitcond15538 = icmp_eq  i62 %loop_index88, i62 %sext_ln35

]]></Node>
<StgValue><ssdm name="exitcond15538"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion87:4 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion87:5 %br_ln35 = br i1 %exitcond15538, void %loop-memcpy-expansion87.split, void %loop-memcpy-residual-header90.loopexit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion87.split:2 %empty_38 = trunc i62 %loop_index88

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="527" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion87.split:0 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion87.split:1 %empty_37 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion87.split:3 %loop_index88_cast_cast = zext i7 %empty_38

]]></Node>
<StgValue><ssdm name="loop_index88_cast_cast"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion87.split:4 %dxbuf_addr = getelementptr i32 %dxbuf, i32 0, i32 %loop_index88_cast_cast

]]></Node>
<StgValue><ssdm name="dxbuf_addr"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion87.split:5 %store_ln0 = store i32 %empty_37, i7 %dxbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion87.split:6 %br_ln0 = br void %loop-memcpy-expansion87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="533" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header90.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header90:0 %br_ln38 = br i1 %icmp_ln36, void %loop-memcpy-residual-header84, void %loop-memcpy-expansion81.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion81.preheader:0 %p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dy_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion81.preheader:1 %p_cast3_cast = sext i30 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion81.preheader:2 %gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="539" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="540" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="541" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="542" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="543" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="544" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion81.preheader:4 %br_ln0 = br void %loop-memcpy-expansion81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="546" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion81:0 %loop_index82 = phi i62 %empty_39, void %loop-memcpy-expansion81.split, i62 0, void %loop-memcpy-expansion81.preheader

]]></Node>
<StgValue><ssdm name="loop_index82"/></StgValue>
</operation>

<operation id="547" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion81:1 %empty_39 = add i62 %loop_index82, i62 1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion81:3 %exitcond15437 = icmp_eq  i62 %loop_index82, i62 %sext_ln36

]]></Node>
<StgValue><ssdm name="exitcond15437"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion81:4 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion81:5 %br_ln36 = br i1 %exitcond15437, void %loop-memcpy-expansion81.split, void %loop-memcpy-residual-header84.loopexit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="552" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion81.split:2 %empty_42 = trunc i62 %loop_index82

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="553" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion81.split:0 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="554" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion81.split:1 %empty_41 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="555" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion81.split:3 %loop_index82_cast_cast = zext i7 %empty_42

]]></Node>
<StgValue><ssdm name="loop_index82_cast_cast"/></StgValue>
</operation>

<operation id="556" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion81.split:4 %dybuf_addr = getelementptr i32 %dybuf, i32 0, i32 %loop_index82_cast_cast

]]></Node>
<StgValue><ssdm name="dybuf_addr"/></StgValue>
</operation>

<operation id="557" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion81.split:5 %store_ln0 = store i32 %empty_41, i7 %dybuf_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion81.split:6 %br_ln0 = br void %loop-memcpy-expansion81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="559" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header84.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="560" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header84:0 %icmp_ln40 = icmp_sgt  i32 %ydim_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="561" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header84:1 %br_ln40 = br i1 %icmp_ln40, void %._crit_edge28, void %.lr.ph57

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="562" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="63" op_0_bw="31">
<![CDATA[
.lr.ph57:0 %zext_ln40 = zext i31 %trunc_ln36

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="563" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="63" op_0_bw="32">
<![CDATA[
.lr.ph57:1 %zext_ln40_1 = zext i32 %xdim_read

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="564" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph57:2 %mul_ln40 = mul i63 %zext_ln40, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="565" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph57:2 %mul_ln40 = mul i63 %zext_ln40, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="566" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph57:3 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="567" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i63 0, void %.lr.ph57, i63 %add_ln40_2, void %BurstBB

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="568" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i = phi i31 0, void %.lr.ph57, i31 %select_ln40_1, void %BurstBB

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="569" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j = phi i32 0, void %.lr.ph57, i32 %add_ln41, void %BurstBB

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="570" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:3 %add_ln40_2 = add i63 %indvar_flatten, i63 1

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="571" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="572" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:5 %icmp_ln40_1 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln40

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="573" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln40 = br i1 %icmp_ln40_1, void %._crit_edge53.loopexit, void %.lr.ph47.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="574" st_id="45" stage="67" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="575" st_id="46" stage="66" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="576" st_id="47" stage="65" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="577" st_id="48" stage="64" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="578" st_id="49" stage="63" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="579" st_id="50" stage="62" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="580" st_id="51" stage="61" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="581" st_id="52" stage="60" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="582" st_id="53" stage="59" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="583" st_id="54" stage="58" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="584" st_id="55" stage="57" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="585" st_id="56" stage="56" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="586" st_id="57" stage="55" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="587" st_id="58" stage="54" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="588" st_id="59" stage="53" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="589" st_id="60" stage="52" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="590" st_id="61" stage="51" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="591" st_id="62" stage="50" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="592" st_id="63" stage="49" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="593" st_id="64" stage="48" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="594" st_id="65" stage="47" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="595" st_id="66" stage="46" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="596" st_id="67" stage="45" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="597" st_id="68" stage="44" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="598" st_id="69" stage="43" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="599" st_id="70" stage="42" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="600" st_id="71" stage="41" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="601" st_id="72" stage="40" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="602" st_id="73" stage="39" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="603" st_id="74" stage="38" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="604" st_id="75" stage="37" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="605" st_id="76" stage="36" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="606" st_id="77" stage="35" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="607" st_id="78" stage="34" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="608" st_id="79" stage="33" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="609" st_id="80" stage="32" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="610" st_id="81" stage="31" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="611" st_id="82" stage="30" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="612" st_id="83" stage="29" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="613" st_id="84" stage="28" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="614" st_id="85" stage="27" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="615" st_id="86" stage="26" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="616" st_id="87" stage="25" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="617" st_id="88" stage="24" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="618" st_id="89" stage="23" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="619" st_id="90" stage="22" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="620" st_id="91" stage="21" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="621" st_id="92" stage="20" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="622" st_id="93" stage="19" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="623" st_id="94" stage="18" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="624" st_id="95" stage="17" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="625" st_id="96" stage="16" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="626" st_id="97" stage="15" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="627" st_id="98" stage="14" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="628" st_id="99" stage="13" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="629" st_id="100" stage="12" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="630" st_id="101" stage="11" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="631" st_id="102" stage="10" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="632" st_id="103" stage="9" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="633" st_id="104" stage="8" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="634" st_id="105" stage="7" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="635" st_id="106" stage="6" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="636" st_id="107" stage="5" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="637" st_id="108" stage="4" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="638" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge53.loopexit:0 %add_ln40 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="639" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge53.loopexit:2 %icmp_ln41 = icmp_eq  i32 %j, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="640" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge53.loopexit:3 %select_ln40 = select i1 %icmp_ln41, i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="641" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge53.loopexit:4 %select_ln40_1 = select i1 %icmp_ln41, i31 %add_ln40, i31 %i

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="642" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge53.loopexit:5 %trunc_ln40 = trunc i31 %select_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="643" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="31">
<![CDATA[
._crit_edge53.loopexit:7 %trunc_ln40_1 = trunc i31 %select_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="644" st_id="109" stage="3" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>

<operation id="645" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB:7 %add_ln41 = add i32 %select_ln40, i32 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="646" st_id="110" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge53.loopexit:6 %mul_ln40_1 = mul i30 %trunc_ln40, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="647" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge53.loopexit:8 %zext_ln42 = zext i7 %trunc_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="648" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge53.loopexit:9 %mul_ln42 = mul i14 %zext_ln42, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="649" st_id="110" stage="2" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>

<operation id="650" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="32">
<![CDATA[
BurstBB:2 %trunc_ln42 = trunc i32 %select_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="651" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
BurstBB:3 %add_ln42 = add i14 %mul_ln42, i14 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="652" st_id="111" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge53.loopexit:6 %mul_ln40_1 = mul i30 %trunc_ln40, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="653" st_id="111" stage="1" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:17 %urem_ln6 = urem i63 %indvar_flatten, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="654" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge53.loopexit:10 %sext_ln42_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln40_1, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln42_1_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="655" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge53.loopexit:11 %add_ln40_1 = add i32 %sext_ln42_1_mid2_v_v_v_v, i32 %dw_read

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="656" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge53.loopexit:12 %sext_ln42_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln40_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="sext_ln42_1_mid2_v"/></StgValue>
</operation>

<operation id="657" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge53.loopexit:18 %icmp_ln6 = icmp_eq  i63 %urem_ln6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="658" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge53.loopexit:19 %br_ln6 = br i1 %icmp_ln6, void %BurstBB, void %ReqBB

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="659" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge53.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="660" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge53.loopexit:13 %sext_ln40 = sext i30 %sext_ln42_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="661" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge53.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="662" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge53.loopexit:15 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="663" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge53.loopexit:16 %gmem_addr_4 = getelementptr i32 %gmem, i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="664" st_id="113" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="665" st_id="114" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="666" st_id="115" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="667" st_id="116" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="668" st_id="117" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="669" st_id="118" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="670" st_id="119" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB:0 %gmem_addr_12_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_rd_req"/></StgValue>
</operation>

<operation id="671" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1 %br_ln0 = br void %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="672" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
BurstBB:0 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="673" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
BurstBB:1 %bitcast_ln42 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="674" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="14">
<![CDATA[
BurstBB:4 %zext_ln42_1 = zext i14 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="675" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
BurstBB:5 %dwbuf_addr = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="dwbuf_addr"/></StgValue>
</operation>

<operation id="676" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
BurstBB:6 %store_ln42 = store i32 %bitcast_ln42, i14 %dwbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="677" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
BurstBB:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="678" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph47.preheader.preheader:0 %br_ln46 = br void %.lr.ph47.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="679" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph47.preheader:0 %indvar_flatten17 = phi i63 %add_ln46_2, void %BurstBB108, i63 0, void %.lr.ph47.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="680" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph47.preheader:1 %i_1 = phi i31 %select_ln46_1, void %BurstBB108, i31 0, void %.lr.ph47.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="681" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph47.preheader:2 %j_1 = phi i32 %add_ln47, void %BurstBB108, i32 0, void %.lr.ph47.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="682" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph47.preheader:3 %add_ln46_2 = add i63 %indvar_flatten17, i63 1

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="683" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph47.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="684" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph47.preheader:5 %icmp_ln46 = icmp_eq  i63 %indvar_flatten17, i63 %mul_ln40

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="685" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph47.preheader:6 %br_ln46 = br i1 %icmp_ln46, void %._crit_edge43.loopexit, void %.lr.ph37.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="686" st_id="123" stage="67" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="687" st_id="124" stage="66" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="688" st_id="125" stage="65" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="689" st_id="126" stage="64" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="690" st_id="127" stage="63" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="691" st_id="128" stage="62" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="692" st_id="129" stage="61" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="693" st_id="130" stage="60" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="694" st_id="131" stage="59" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="695" st_id="132" stage="58" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="696" st_id="133" stage="57" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="697" st_id="134" stage="56" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="698" st_id="135" stage="55" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="699" st_id="136" stage="54" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="700" st_id="137" stage="53" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="701" st_id="138" stage="52" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="702" st_id="139" stage="51" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="703" st_id="140" stage="50" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="704" st_id="141" stage="49" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="705" st_id="142" stage="48" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="706" st_id="143" stage="47" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="707" st_id="144" stage="46" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="708" st_id="145" stage="45" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="709" st_id="146" stage="44" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="710" st_id="147" stage="43" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="711" st_id="148" stage="42" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="712" st_id="149" stage="41" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="713" st_id="150" stage="40" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="714" st_id="151" stage="39" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="715" st_id="152" stage="38" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="716" st_id="153" stage="37" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="717" st_id="154" stage="36" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="718" st_id="155" stage="35" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="719" st_id="156" stage="34" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="720" st_id="157" stage="33" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="721" st_id="158" stage="32" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="722" st_id="159" stage="31" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="723" st_id="160" stage="30" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="724" st_id="161" stage="29" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="725" st_id="162" stage="28" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="726" st_id="163" stage="27" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="727" st_id="164" stage="26" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="728" st_id="165" stage="25" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="729" st_id="166" stage="24" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="730" st_id="167" stage="23" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="731" st_id="168" stage="22" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="732" st_id="169" stage="21" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="733" st_id="170" stage="20" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="734" st_id="171" stage="19" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="735" st_id="172" stage="18" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="736" st_id="173" stage="17" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="737" st_id="174" stage="16" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="738" st_id="175" stage="15" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="739" st_id="176" stage="14" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="740" st_id="177" stage="13" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="741" st_id="178" stage="12" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="742" st_id="179" stage="11" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="743" st_id="180" stage="10" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="744" st_id="181" stage="9" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="745" st_id="182" stage="8" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="746" st_id="183" stage="7" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="747" st_id="184" stage="6" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="748" st_id="185" stage="5" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="749" st_id="186" stage="4" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="750" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge43.loopexit:0 %add_ln46 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="751" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge43.loopexit:2 %icmp_ln47 = icmp_eq  i32 %j_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="752" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge43.loopexit:3 %select_ln46 = select i1 %icmp_ln47, i32 0, i32 %j_1

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="753" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge43.loopexit:4 %select_ln46_1 = select i1 %icmp_ln47, i31 %add_ln46, i31 %i_1

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="754" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge43.loopexit:5 %trunc_ln46 = trunc i31 %select_ln46_1

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="755" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="31">
<![CDATA[
._crit_edge43.loopexit:7 %trunc_ln46_1 = trunc i31 %select_ln46_1

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="756" st_id="187" stage="3" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>

<operation id="757" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB108:7 %add_ln47 = add i32 %select_ln46, i32 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="758" st_id="188" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge43.loopexit:6 %mul_ln46 = mul i30 %trunc_ln46, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="759" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge43.loopexit:8 %zext_ln48 = zext i7 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="760" st_id="188" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge43.loopexit:9 %mul_ln48 = mul i14 %zext_ln48, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="761" st_id="188" stage="2" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>

<operation id="762" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="32">
<![CDATA[
BurstBB108:2 %trunc_ln48 = trunc i32 %select_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="763" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
BurstBB108:3 %add_ln48 = add i14 %mul_ln48, i14 %trunc_ln48

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="764" st_id="189" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge43.loopexit:6 %mul_ln46 = mul i30 %trunc_ln46, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="765" st_id="189" stage="1" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:17 %urem_ln6_1 = urem i63 %indvar_flatten17, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="urem_ln6_1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="766" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge43.loopexit:10 %sext_ln48_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln46, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln48_1_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="767" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge43.loopexit:11 %add_ln46_1 = add i32 %sext_ln48_1_mid2_v_v_v_v, i32 %w_read

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="768" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge43.loopexit:12 %sext_ln48_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln46_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="sext_ln48_1_mid2_v"/></StgValue>
</operation>

<operation id="769" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge43.loopexit:18 %icmp_ln6_1 = icmp_eq  i63 %urem_ln6_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_1"/></StgValue>
</operation>

<operation id="770" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge43.loopexit:19 %br_ln6 = br i1 %icmp_ln6_1, void %BurstBB108, void %ReqBB110

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="771" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge43.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_3_VITIS_LOOP_47_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="772" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge43.loopexit:13 %sext_ln46 = sext i30 %sext_ln48_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="773" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge43.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="774" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge43.loopexit:15 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="775" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge43.loopexit:16 %gmem_addr_5 = getelementptr i32 %gmem, i32 %sext_ln46

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="776" st_id="191" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="777" st_id="192" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="778" st_id="193" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="779" st_id="194" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="780" st_id="195" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="781" st_id="196" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="782" st_id="197" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB110:0 %gmem_addr_13_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_rd_req"/></StgValue>
</operation>

<operation id="783" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
ReqBB110:1 %br_ln0 = br void %BurstBB108

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="784" st_id="198" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
BurstBB108:0 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="785" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
BurstBB108:1 %bitcast_ln48 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="786" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
BurstBB108:4 %zext_ln48_1 = zext i14 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="787" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
BurstBB108:5 %wbuf_addr = getelementptr i32 %wbuf, i32 0, i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="wbuf_addr"/></StgValue>
</operation>

<operation id="788" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
BurstBB108:6 %store_ln48 = store i32 %bitcast_ln48, i14 %wbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="789" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
BurstBB108:8 %br_ln0 = br void %.lr.ph47.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="790" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph37.preheader.preheader:0 %br_ln52 = br void %.lr.ph37.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="791" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph37.preheader:0 %indvar_flatten26 = phi i63 %add_ln52_1, void %._crit_edge33.loopexit, i63 0, void %.lr.ph37.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="792" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph37.preheader:1 %i_2 = phi i31 %select_ln52_3, void %._crit_edge33.loopexit, i31 0, void %.lr.ph37.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="793" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph37.preheader:2 %j_2 = phi i32 %add_ln53, void %._crit_edge33.loopexit, i32 0, void %.lr.ph37.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="794" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph37.preheader:3 %add_ln52_1 = add i63 %indvar_flatten26, i63 1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="795" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph37.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="796" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph37.preheader:5 %icmp_ln52 = icmp_eq  i63 %indvar_flatten26, i63 %mul_ln40

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="797" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph37.preheader:6 %br_ln52 = br i1 %icmp_ln52, void %._crit_edge33.loopexit, void %.lr.ph27.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="798" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge33.loopexit:0 %add_ln52 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="799" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:2 %icmp_ln53 = icmp_eq  i32 %j_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="800" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33.loopexit:3 %select_ln52 = select i1 %icmp_ln53, i32 0, i32 %j_2

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="801" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="31">
<![CDATA[
._crit_edge33.loopexit:4 %trunc_ln52 = trunc i31 %add_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="802" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="31">
<![CDATA[
._crit_edge33.loopexit:5 %trunc_ln52_1 = trunc i31 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="803" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge33.loopexit:6 %select_ln52_2 = select i1 %icmp_ln53, i7 %trunc_ln52, i7 %trunc_ln52_1

]]></Node>
<StgValue><ssdm name="select_ln52_2"/></StgValue>
</operation>

<operation id="804" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge33.loopexit:7 %zext_ln52 = zext i7 %select_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="805" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge33.loopexit:8 %zext_ln54_1 = zext i7 %select_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="806" st_id="201" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge33.loopexit:9 %mul_ln54 = mul i14 %zext_ln54_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="807" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33.loopexit:10 %dybuf_addr_1 = getelementptr i32 %dybuf, i32 0, i32 %zext_ln52

]]></Node>
<StgValue><ssdm name="dybuf_addr_1"/></StgValue>
</operation>

<operation id="808" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge33.loopexit:11 %dybuf_load = load i7 %dybuf_addr_1

]]></Node>
<StgValue><ssdm name="dybuf_load"/></StgValue>
</operation>

<operation id="809" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge33.loopexit:13 %select_ln52_3 = select i1 %icmp_ln53, i31 %add_ln52, i31 %i_2

]]></Node>
<StgValue><ssdm name="select_ln52_3"/></StgValue>
</operation>

<operation id="810" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="32">
<![CDATA[
._crit_edge33.loopexit:15 %trunc_ln54 = trunc i32 %select_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="811" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge33.loopexit:16 %zext_ln54 = zext i14 %trunc_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="812" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33.loopexit:25 %xbuf_addr_1 = getelementptr i32 %xbuf, i32 0, i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="xbuf_addr_1"/></StgValue>
</operation>

<operation id="813" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge33.loopexit:26 %xbuf_load = load i7 %xbuf_addr_1

]]></Node>
<StgValue><ssdm name="xbuf_load"/></StgValue>
</operation>

<operation id="814" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:31 %add_ln53 = add i32 %select_ln52, i32 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="815" st_id="202" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge33.loopexit:9 %mul_ln54 = mul i14 %zext_ln54_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="816" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge33.loopexit:11 %dybuf_load = load i7 %dybuf_addr_1

]]></Node>
<StgValue><ssdm name="dybuf_load"/></StgValue>
</operation>

<operation id="817" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge33.loopexit:26 %xbuf_load = load i7 %xbuf_addr_1

]]></Node>
<StgValue><ssdm name="xbuf_load"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="818" st_id="203" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge33.loopexit:9 %mul_ln54 = mul i14 %zext_ln54_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="819" st_id="203" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge33.loopexit:17 %add_ln54 = add i14 %mul_ln54, i14 %trunc_ln54

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="820" st_id="203" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:27 %mul1 = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="821" st_id="204" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge33.loopexit:17 %add_ln54 = add i14 %mul_ln54, i14 %trunc_ln54

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="822" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge33.loopexit:18 %zext_ln54_2 = zext i14 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="823" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33.loopexit:19 %wbuf_addr_1 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="wbuf_addr_1"/></StgValue>
</operation>

<operation id="824" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33.loopexit:20 %dwbuf_addr_1 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="dwbuf_addr_1"/></StgValue>
</operation>

<operation id="825" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge33.loopexit:21 %wbuf_load = load i14 %wbuf_addr_1

]]></Node>
<StgValue><ssdm name="wbuf_load"/></StgValue>
</operation>

<operation id="826" st_id="204" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:27 %mul1 = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="827" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge33.loopexit:21 %wbuf_load = load i14 %wbuf_addr_1

]]></Node>
<StgValue><ssdm name="wbuf_load"/></StgValue>
</operation>

<operation id="828" st_id="205" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:27 %mul1 = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="829" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge33.loopexit:28 %dwbuf_load = load i14 %dwbuf_addr_1

]]></Node>
<StgValue><ssdm name="dwbuf_load"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="830" st_id="206" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:22 %mul = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="831" st_id="206" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:27 %mul1 = fmul i32 %dybuf_load, i32 %xbuf_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="832" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge33.loopexit:28 %dwbuf_load = load i14 %dwbuf_addr_1

]]></Node>
<StgValue><ssdm name="dwbuf_load"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="833" st_id="207" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:22 %mul = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="834" st_id="207" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:29 %add1 = fadd i32 %dwbuf_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="835" st_id="208" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:22 %mul = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="836" st_id="208" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:29 %add1 = fadd i32 %dwbuf_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="837" st_id="209" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:22 %mul = fmul i32 %dybuf_load, i32 %wbuf_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="838" st_id="209" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:29 %add1 = fadd i32 %dwbuf_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="839" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge33.loopexit:23 %dxbuf_addr_1 = getelementptr i32 %dxbuf, i32 0, i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="dxbuf_addr_1"/></StgValue>
</operation>

<operation id="840" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge33.loopexit:24 %store_ln54 = store i32 %mul, i7 %dxbuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="841" st_id="210" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:29 %add1 = fadd i32 %dwbuf_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="842" st_id="211" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33.loopexit:29 %add1 = fadd i32 %dwbuf_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="843" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge33.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_5_VITIS_LOOP_53_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="844" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge33.loopexit:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="845" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge33.loopexit:14 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="846" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
._crit_edge33.loopexit:30 %store_ln55 = store i32 %add1, i14 %dwbuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="847" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge33.loopexit:32 %br_ln0 = br void %.lr.ph37.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="848" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph27.preheader:0 %br_ln0 = br void %.lr.ph27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="849" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph27:0 %i_3 = phi i31 %add_ln60, void %.split23, i31 0, void %.lr.ph27.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="850" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph27:1 %add_ln60 = add i31 %i_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="851" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph27:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="852" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph27:3 %icmp_ln60 = icmp_eq  i31 %i_3, i31 %trunc_ln36

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="853" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph27:4 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="854" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph27:5 %br_ln60 = br i1 %icmp_ln60, void %.split23, void %._crit_edge28.loopexit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="855" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="31">
<![CDATA[
.split23:1 %trunc_ln61 = trunc i31 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="856" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="7">
<![CDATA[
.split23:2 %zext_ln61 = zext i7 %trunc_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="857" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split23:3 %dybuf_addr_2 = getelementptr i32 %dybuf, i32 0, i32 %zext_ln61

]]></Node>
<StgValue><ssdm name="dybuf_addr_2"/></StgValue>
</operation>

<operation id="858" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="7">
<![CDATA[
.split23:4 %dybuf_load_1 = load i7 %dybuf_addr_2

]]></Node>
<StgValue><ssdm name="dybuf_load_1"/></StgValue>
</operation>

<operation id="859" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split23:5 %dbbuf_addr_1 = getelementptr i32 %dbbuf, i32 0, i32 %zext_ln61

]]></Node>
<StgValue><ssdm name="dbbuf_addr_1"/></StgValue>
</operation>

<operation id="860" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="7">
<![CDATA[
.split23:6 %dbbuf_load = load i7 %dbbuf_addr_1

]]></Node>
<StgValue><ssdm name="dbbuf_load"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="861" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="7">
<![CDATA[
.split23:4 %dybuf_load_1 = load i7 %dybuf_addr_2

]]></Node>
<StgValue><ssdm name="dybuf_load_1"/></StgValue>
</operation>

<operation id="862" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="7">
<![CDATA[
.split23:6 %dbbuf_load = load i7 %dbbuf_addr_1

]]></Node>
<StgValue><ssdm name="dbbuf_load"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="863" st_id="216" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %add = fadd i32 %dbbuf_load, i32 %dybuf_load_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="864" st_id="217" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %add = fadd i32 %dbbuf_load, i32 %dybuf_load_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="865" st_id="218" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %add = fadd i32 %dbbuf_load, i32 %dybuf_load_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="866" st_id="219" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %add = fadd i32 %dbbuf_load, i32 %dybuf_load_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="867" st_id="220" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23:7 %add = fadd i32 %dbbuf_load, i32 %dybuf_load_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="868" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:0 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="869" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split23:8 %store_ln61 = store i32 %add, i7 %dbbuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="870" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.split23:9 %br_ln0 = br void %.lr.ph27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="871" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge28.loopexit:0 %br_ln0 = br void %._crit_edge28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="872" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge28:0 %cmp54_pr = phi i1 0, void %loop-memcpy-residual-header84, i1 1, void %._crit_edge28.loopexit

]]></Node>
<StgValue><ssdm name="cmp54_pr"/></StgValue>
</operation>

<operation id="873" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge28:1 %br_ln65 = br i1 %icmp_ln36, void %loop-memcpy-residual-header78, void %loop-memcpy-expansion75.preheader

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="874" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion75.preheader:0 %p_cast5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %db_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="875" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion75.preheader:1 %p_cast5_cast = sext i30 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast5_cast"/></StgValue>
</operation>

<operation id="876" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion75.preheader:2 %gmem_addr_6 = getelementptr i32 %gmem, i32 %p_cast5_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="877" st_id="222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion75.preheader:3 %empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="878" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion75.preheader:4 %br_ln0 = br void %loop-memcpy-expansion75

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="879" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion75:0 %loop_index76 = phi i62 %empty_45, void %loop-memcpy-expansion75.split, i62 0, void %loop-memcpy-expansion75.preheader

]]></Node>
<StgValue><ssdm name="loop_index76"/></StgValue>
</operation>

<operation id="880" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion75:1 %empty_45 = add i62 %loop_index76, i62 1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="881" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion75:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="882" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion75:3 %exitcond12122 = icmp_eq  i62 %loop_index76, i62 %sext_ln36

]]></Node>
<StgValue><ssdm name="exitcond12122"/></StgValue>
</operation>

<operation id="883" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion75:4 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="884" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion75:5 %br_ln36 = br i1 %exitcond12122, void %loop-memcpy-expansion75.split, void %loop-memcpy-residual-header78.loopexit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="885" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion75.split:0 %empty_47 = trunc i62 %loop_index76

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="886" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion75.split:1 %loop_index76_cast_cast = zext i7 %empty_47

]]></Node>
<StgValue><ssdm name="loop_index76_cast_cast"/></StgValue>
</operation>

<operation id="887" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion75.split:2 %dbbuf_addr_2 = getelementptr i32 %dbbuf, i32 0, i32 %loop_index76_cast_cast

]]></Node>
<StgValue><ssdm name="dbbuf_addr_2"/></StgValue>
</operation>

<operation id="888" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion75.split:3 %dbbuf_load_1 = load i7 %dbbuf_addr_2

]]></Node>
<StgValue><ssdm name="dbbuf_load_1"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="889" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion75.split:3 %dbbuf_load_1 = load i7 %dbbuf_addr_2

]]></Node>
<StgValue><ssdm name="dbbuf_load_1"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="890" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion75.split:4 %empty_48 = bitcast i32 %dbbuf_load_1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="891" st_id="225" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop-memcpy-expansion75.split:5 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %empty_48, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="892" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion75.split:6 %br_ln0 = br void %loop-memcpy-expansion75

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="893" st_id="226" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78.loopexit:0 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="894" st_id="227" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78.loopexit:0 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="895" st_id="228" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78.loopexit:0 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="896" st_id="229" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78.loopexit:0 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="897" st_id="230" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78.loopexit:0 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="898" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header78.loopexit:1 %br_ln66 = br void %loop-memcpy-residual-header78

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="899" st_id="230" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78:0 %mul_ln66 = mul i32 %ydim_read, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="900" st_id="231" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78:0 %mul_ln66 = mul i32 %ydim_read, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="901" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header78:2 %icmp_ln66 = icmp_eq  i32 %mul_ln66, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="902" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="62" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header78:1 %sext_ln66 = sext i32 %mul_ln66

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="903" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header78:3 %br_ln66 = br i1 %icmp_ln66, void %loop-memcpy-expansion69.preheader, void %loop-memcpy-residual-header66

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="904" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion69.preheader:0 %p_cast8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dw_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="905" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion69.preheader:1 %p_cast8_cast = sext i30 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="906" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion69.preheader:2 %gmem_addr_7 = getelementptr i32 %gmem, i32 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="907" st_id="233" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion69.preheader:3 %empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %mul_ln66

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="908" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion69.preheader:4 %br_ln0 = br void %loop-memcpy-expansion69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="909" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion69:0 %loop_index70 = phi i62 %empty_49, void %loop-memcpy-expansion69.split, i62 0, void %loop-memcpy-expansion69.preheader

]]></Node>
<StgValue><ssdm name="loop_index70"/></StgValue>
</operation>

<operation id="910" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion69:1 %empty_49 = add i62 %loop_index70, i62 1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="911" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion69:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="912" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion69:3 %exitcond12021 = icmp_eq  i62 %loop_index70, i62 %sext_ln66

]]></Node>
<StgValue><ssdm name="exitcond12021"/></StgValue>
</operation>

<operation id="913" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion69:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="914" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion69:5 %br_ln66 = br i1 %exitcond12021, void %loop-memcpy-expansion69.split, void %loop-memcpy-expansion63.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="915" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion69.split:0 %empty_51 = trunc i62 %loop_index70

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="916" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion69.split:1 %loop_index70_cast_cast = zext i14 %empty_51

]]></Node>
<StgValue><ssdm name="loop_index70_cast_cast"/></StgValue>
</operation>

<operation id="917" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion69.split:2 %dwbuf_addr_2 = getelementptr i32 %dwbuf, i32 0, i32 %loop_index70_cast_cast

]]></Node>
<StgValue><ssdm name="dwbuf_addr_2"/></StgValue>
</operation>

<operation id="918" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion69.split:3 %dwbuf_load_1 = load i14 %dwbuf_addr_2

]]></Node>
<StgValue><ssdm name="dwbuf_load_1"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="919" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion69.split:3 %dwbuf_load_1 = load i14 %dwbuf_addr_2

]]></Node>
<StgValue><ssdm name="dwbuf_load_1"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="920" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion69.split:4 %empty_52 = bitcast i32 %dwbuf_load_1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="921" st_id="236" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
loop-memcpy-expansion69.split:5 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %empty_52, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="922" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond12021" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion69.split:6 %br_ln0 = br void %loop-memcpy-expansion69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="923" st_id="237" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:0 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="924" st_id="238" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:0 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="925" st_id="239" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:0 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="926" st_id="240" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:0 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="927" st_id="241" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:0 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="928" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion63.preheader:1 %p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="929" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion63.preheader:2 %p_cast13_cast = sext i30 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast13_cast"/></StgValue>
</operation>

<operation id="930" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion63.preheader:3 %gmem_addr_8 = getelementptr i32 %gmem, i32 %p_cast13_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="931" st_id="241" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:4 %empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_8, i32 %mul_ln66

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="932" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion63.preheader:5 %br_ln0 = br void %loop-memcpy-expansion63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="933" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion63:0 %loop_index64 = phi i62 %empty_53, void %loop-memcpy-expansion63.split, i62 0, void %loop-memcpy-expansion63.preheader

]]></Node>
<StgValue><ssdm name="loop_index64"/></StgValue>
</operation>

<operation id="934" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion63:1 %empty_53 = add i62 %loop_index64, i62 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="935" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion63:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="936" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion63:3 %exitcond11920 = icmp_eq  i62 %loop_index64, i62 %sext_ln66

]]></Node>
<StgValue><ssdm name="exitcond11920"/></StgValue>
</operation>

<operation id="937" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion63:4 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="938" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion63:5 %br_ln66 = br i1 %exitcond11920, void %loop-memcpy-expansion63.split, void %loop-memcpy-residual-header66.loopexit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="939" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion63.split:0 %empty_55 = trunc i62 %loop_index64

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="940" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion63.split:1 %loop_index64_cast_cast = zext i14 %empty_55

]]></Node>
<StgValue><ssdm name="loop_index64_cast_cast"/></StgValue>
</operation>

<operation id="941" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion63.split:2 %wbuf_addr_2 = getelementptr i32 %wbuf, i32 0, i32 %loop_index64_cast_cast

]]></Node>
<StgValue><ssdm name="wbuf_addr_2"/></StgValue>
</operation>

<operation id="942" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion63.split:3 %wbuf_load_1 = load i14 %wbuf_addr_2

]]></Node>
<StgValue><ssdm name="wbuf_load_1"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="943" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion63.split:3 %wbuf_load_1 = load i14 %wbuf_addr_2

]]></Node>
<StgValue><ssdm name="wbuf_load_1"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="944" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion63.split:4 %empty_56 = bitcast i32 %wbuf_load_1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="945" st_id="244" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
loop-memcpy-expansion63.split:5 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_8, i32 %empty_56, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="946" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion63.split:6 %br_ln0 = br void %loop-memcpy-expansion63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="947" st_id="245" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual-header66.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="948" st_id="246" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual-header66.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="949" st_id="247" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual-header66.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="950" st_id="248" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual-header66.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="951" st_id="249" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual-header66.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="952" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header66.loopexit:1 %br_ln68 = br void %loop-memcpy-residual-header66

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="953" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header66:0 %br_ln68 = br i1 %icmp_ln35, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="954" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:0 %p_cast6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="955" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion.preheader:1 %p_cast10_cast = sext i30 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast10_cast"/></StgValue>
</operation>

<operation id="956" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:2 %gmem_addr_9 = getelementptr i32 %gmem, i32 %p_cast10_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="957" st_id="249" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_63 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_9, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="958" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="959" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index = phi i62 %empty_57, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="960" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion:1 %empty_57 = add i62 %loop_index, i62 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="961" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="962" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion:3 %exitcond11819 = icmp_eq  i62 %loop_index, i62 %sext_ln35

]]></Node>
<StgValue><ssdm name="exitcond11819"/></StgValue>
</operation>

<operation id="963" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion:4 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="964" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:5 %br_ln35 = br i1 %exitcond11819, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="965" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion.split:0 %empty_59 = trunc i62 %loop_index

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="966" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:1 %loop_index_cast_cast = zext i7 %empty_59

]]></Node>
<StgValue><ssdm name="loop_index_cast_cast"/></StgValue>
</operation>

<operation id="967" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:2 %dxbuf_addr_2 = getelementptr i32 %dxbuf, i32 0, i32 %loop_index_cast_cast

]]></Node>
<StgValue><ssdm name="dxbuf_addr_2"/></StgValue>
</operation>

<operation id="968" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:3 %dxbuf_load = load i7 %dxbuf_addr_2

]]></Node>
<StgValue><ssdm name="dxbuf_load"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="969" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:3 %dxbuf_load = load i7 %dxbuf_addr_2

]]></Node>
<StgValue><ssdm name="dxbuf_load"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="970" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion.split:4 %empty_60 = bitcast i32 %dxbuf_load

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="971" st_id="252" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
loop-memcpy-expansion.split:5 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_9, i32 %empty_60, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="972" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:6 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="973" st_id="253" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="974" st_id="254" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="975" st_id="255" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="976" st_id="256" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="977" st_id="257" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="978" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:1 %br_ln70 = br void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="979" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header:0 %br_ln70 = br i1 %cmp54_pr, void %._crit_edge23, void %.lr.ph22

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="980" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp54_pr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph22:0 %icmp_ln70 = icmp_slt  i32 %ydim_read, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="981" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp54_pr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.lr.ph22:1 %select_ln70 = select i1 %icmp_ln70, i31 1, i31 %trunc_ln36

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="982" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="63" op_0_bw="31">
<![CDATA[
.lr.ph22:2 %zext_ln70 = zext i31 %select_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="983" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="63" op_0_bw="32">
<![CDATA[
.lr.ph22:3 %zext_ln70_1 = zext i32 %xdim_read

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="984" st_id="258" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph22:4 %mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="985" st_id="259" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph22:4 %mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="986" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph22:5 %br_ln70 = br void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="987" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten38 = phi i63 0, void %.lr.ph22, i63 %add_ln70_2, void %BurstBB114

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="988" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_4 = phi i31 0, void %.lr.ph22, i31 %select_ln70_2, void %BurstBB114

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="989" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_3 = phi i32 0, void %.lr.ph22, i32 %add_ln71, void %BurstBB114

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="990" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:3 %add_ln70_2 = add i63 %indvar_flatten38, i63 1

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="991" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="992" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:5 %icmp_ln70_1 = icmp_eq  i63 %indvar_flatten38, i63 %mul_ln70

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="993" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln70 = br i1 %icmp_ln70_1, void %._crit_edge18.loopexit, void %._crit_edge23.loopexit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="994" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge18.loopexit:0 %add_ln70 = add i31 %i_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="995" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18.loopexit:2 %icmp_ln71 = icmp_eq  i32 %j_3, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="996" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge18.loopexit:3 %select_ln70_1 = select i1 %icmp_ln71, i32 0, i32 %j_3

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="997" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge18.loopexit:4 %select_ln70_2 = select i1 %icmp_ln71, i31 %add_ln70, i31 %i_4

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="998" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge18.loopexit:5 %trunc_ln70 = trunc i31 %select_ln70_2

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="999" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="31">
<![CDATA[
._crit_edge18.loopexit:7 %trunc_ln70_1 = trunc i31 %select_ln70_2

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="1000" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge18.loopexit:8 %zext_ln72 = zext i7 %trunc_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="1001" st_id="260" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge18.loopexit:9 %mul_ln72 = mul i14 %zext_ln72, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="1002" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="32">
<![CDATA[
._crit_edge18.loopexit:16 %trunc_ln72 = trunc i32 %select_ln70_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="1003" st_id="260" stage="67" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1004" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB111:1 %add_ln71 = add i32 %select_ln70_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="1005" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
BurstBB114:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1006" st_id="261" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge18.loopexit:6 %mul_ln70_1 = mul i30 %trunc_ln70, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln70_1"/></StgValue>
</operation>

<operation id="1007" st_id="261" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge18.loopexit:9 %mul_ln72 = mul i14 %zext_ln72, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="1008" st_id="261" stage="66" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1009" st_id="261" stage="67" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1010" st_id="262" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge18.loopexit:6 %mul_ln70_1 = mul i30 %trunc_ln70, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln70_1"/></StgValue>
</operation>

<operation id="1011" st_id="262" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge18.loopexit:9 %mul_ln72 = mul i14 %zext_ln72, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="1012" st_id="262" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge18.loopexit:17 %add_ln72 = add i14 %mul_ln72, i14 %trunc_ln72

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="1013" st_id="262" stage="65" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1014" st_id="262" stage="66" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1015" st_id="263" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge18.loopexit:17 %add_ln72 = add i14 %mul_ln72, i14 %trunc_ln72

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="1016" st_id="263" stage="64" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1017" st_id="263" stage="65" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1018" st_id="264" stage="63" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1019" st_id="264" stage="64" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1020" st_id="265" stage="62" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1021" st_id="265" stage="63" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1022" st_id="266" stage="61" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1023" st_id="266" stage="62" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1024" st_id="267" stage="60" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1025" st_id="267" stage="61" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1026" st_id="268" stage="59" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1027" st_id="268" stage="60" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1028" st_id="269" stage="58" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1029" st_id="269" stage="59" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1030" st_id="270" stage="57" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1031" st_id="270" stage="58" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1032" st_id="271" stage="56" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1033" st_id="271" stage="57" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1034" st_id="272" stage="55" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1035" st_id="272" stage="56" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1036" st_id="273" stage="54" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1037" st_id="273" stage="55" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1038" st_id="274" stage="53" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1039" st_id="274" stage="54" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1040" st_id="275" stage="52" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1041" st_id="275" stage="53" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1042" st_id="276" stage="51" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1043" st_id="276" stage="52" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1044" st_id="277" stage="50" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1045" st_id="277" stage="51" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1046" st_id="278" stage="49" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1047" st_id="278" stage="50" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1048" st_id="279" stage="48" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1049" st_id="279" stage="49" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1050" st_id="280" stage="47" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1051" st_id="280" stage="48" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1052" st_id="281" stage="46" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1053" st_id="281" stage="47" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1054" st_id="282" stage="45" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1055" st_id="282" stage="46" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1056" st_id="283" stage="44" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1057" st_id="283" stage="45" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1058" st_id="284" stage="43" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1059" st_id="284" stage="44" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1060" st_id="285" stage="42" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1061" st_id="285" stage="43" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1062" st_id="286" stage="41" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1063" st_id="286" stage="42" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1064" st_id="287" stage="40" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1065" st_id="287" stage="41" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1066" st_id="288" stage="39" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1067" st_id="288" stage="40" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1068" st_id="289" stage="38" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1069" st_id="289" stage="39" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1070" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge18.loopexit:10 %sext_ln72_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln70_1, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln72_1_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="1071" st_id="290" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18.loopexit:11 %add_ln70_1 = add i32 %sext_ln72_1_mid2_v_v_v_v, i32 %dw_read

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="1072" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge18.loopexit:12 %sext_ln72_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln70_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="sext_ln72_1_mid2_v"/></StgValue>
</operation>

<operation id="1073" st_id="290" stage="37" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1074" st_id="290" stage="38" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1075" st_id="291" stage="36" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1076" st_id="291" stage="37" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1077" st_id="292" stage="35" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1078" st_id="292" stage="36" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1079" st_id="293" stage="34" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1080" st_id="293" stage="35" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1081" st_id="294" stage="33" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1082" st_id="294" stage="34" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1083" st_id="295" stage="32" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1084" st_id="295" stage="33" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1085" st_id="296" stage="31" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1086" st_id="296" stage="32" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1087" st_id="297" stage="30" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1088" st_id="297" stage="31" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1089" st_id="298" stage="29" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1090" st_id="298" stage="30" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1091" st_id="299" stage="28" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1092" st_id="299" stage="29" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1093" st_id="300" stage="27" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1094" st_id="300" stage="28" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1095" st_id="301" stage="26" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1096" st_id="301" stage="27" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1097" st_id="302" stage="25" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1098" st_id="302" stage="26" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1099" st_id="303" stage="24" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1100" st_id="303" stage="25" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1101" st_id="304" stage="23" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1102" st_id="304" stage="24" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1103" st_id="305" stage="22" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1104" st_id="305" stage="23" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1105" st_id="306" stage="21" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1106" st_id="306" stage="22" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1107" st_id="307" stage="20" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1108" st_id="307" stage="21" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1109" st_id="308" stage="19" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1110" st_id="308" stage="20" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1111" st_id="309" stage="18" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1112" st_id="309" stage="19" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1113" st_id="310" stage="17" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1114" st_id="310" stage="18" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1115" st_id="311" stage="16" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1116" st_id="311" stage="17" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1117" st_id="312" stage="15" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1118" st_id="312" stage="16" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1119" st_id="313" stage="14" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1120" st_id="313" stage="15" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1121" st_id="314" stage="13" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1122" st_id="314" stage="14" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1123" st_id="315" stage="12" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1124" st_id="315" stage="13" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1125" st_id="316" stage="11" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1126" st_id="316" stage="12" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1127" st_id="317" stage="10" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1128" st_id="317" stage="11" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1129" st_id="318" stage="9" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1130" st_id="318" stage="10" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1131" st_id="319" stage="8" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1132" st_id="319" stage="9" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1133" st_id="320" stage="7" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1134" st_id="320" stage="8" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1135" st_id="321" stage="6" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1136" st_id="321" stage="7" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1137" st_id="322" stage="5" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1138" st_id="322" stage="6" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1139" st_id="323" stage="4" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1140" st_id="323" stage="5" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1141" st_id="324" stage="3" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1142" st_id="324" stage="4" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1143" st_id="325" stage="2" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1144" st_id="325" stage="3" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1145" st_id="326" stage="1" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:23 %urem_ln6_2 = urem i63 %indvar_flatten38, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_2"/></StgValue>
</operation>

<operation id="1146" st_id="326" stage="2" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1147" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge18.loopexit:18 %zext_ln72_1 = zext i14 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="1148" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge18.loopexit:19 %dwbuf_addr_3 = getelementptr i32 %dwbuf, i32 0, i32 %zext_ln72_1

]]></Node>
<StgValue><ssdm name="dwbuf_addr_3"/></StgValue>
</operation>

<operation id="1149" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge18.loopexit:20 %dwbuf_load_2 = load i14 %dwbuf_addr_3

]]></Node>
<StgValue><ssdm name="dwbuf_load_2"/></StgValue>
</operation>

<operation id="1150" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge18.loopexit:24 %icmp_ln6_2 = icmp_eq  i63 %urem_ln6_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_2"/></StgValue>
</operation>

<operation id="1151" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18.loopexit:25 %br_ln6 = br i1 %icmp_ln6_2, void %BurstBB111, void %ReqBB113

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="1152" st_id="327" stage="1" lat="67">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:2 %urem_ln6_3 = urem i63 %add_ln70_2, i63 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="urem_ln6_3"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1153" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge18.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_8_VITIS_LOOP_71_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1154" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge18.loopexit:13 %sext_ln70 = sext i30 %sext_ln72_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="1155" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge18.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1156" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge18.loopexit:15 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="1157" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge18.loopexit:20 %dwbuf_load_2 = load i14 %dwbuf_addr_3

]]></Node>
<StgValue><ssdm name="dwbuf_load_2"/></StgValue>
</operation>

<operation id="1158" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18.loopexit:21 %bitcast_ln72 = bitcast i32 %dwbuf_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="1159" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18.loopexit:22 %gmem_addr_10 = getelementptr i32 %gmem, i32 %sext_ln70

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="1160" st_id="328" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB113:0 %gmem_addr_14_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_14_wr_req"/></StgValue>
</operation>

<operation id="1161" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
ReqBB113:1 %br_ln0 = br void %BurstBB111

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
BurstBB111:3 %icmp_ln6_3 = icmp_eq  i63 %urem_ln6_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_3"/></StgValue>
</operation>

<operation id="1163" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB111:4 %br_ln6 = br i1 %icmp_ln6_3, void %BurstBB114, void %RespBB

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1164" st_id="329" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
BurstBB111:0 %write_ln72 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_10, i32 %bitcast_ln72, i4 15

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1165" st_id="330" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB:0 %gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_14_wr_resp"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1166" st_id="331" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB:0 %gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_14_wr_resp"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1167" st_id="332" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB:0 %gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_14_wr_resp"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1168" st_id="333" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB:0 %gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_14_wr_resp"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1169" st_id="334" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB:0 %gmem_addr_14_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_14_wr_resp"/></StgValue>
</operation>

<operation id="1170" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1 %br_ln0 = br void %BurstBB114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1171" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp54_pr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23.loopexit:0 %br_ln0 = br void %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1172" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge23:0 %zext_ln76 = zext i32 %ydim_read

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="1173" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge23:1 %zext_ln76_1 = zext i32 %xdim_read

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="1174" st_id="335" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge23:2 %mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1175" st_id="336" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge23:2 %mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="1176" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:3 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1177" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten53 = phi i64 0, void %._crit_edge23, i64 %add_ln76_2, void %BurstBB118

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="1178" st_id="337" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln76_2 = add i64 %indvar_flatten53, i64 1

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="1179" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %icmp_ln76 = icmp_eq  i64 %indvar_flatten53, i64 %mul_ln76

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="1180" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln76 = br i1 %icmp_ln76, void %._crit_edge.loopexit, void %._crit_edge13.loopexit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1181" st_id="337" stage="68" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1182" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
BurstBB118:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1183" st_id="338" stage="67" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1184" st_id="338" stage="68" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1185" st_id="339" stage="66" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1186" st_id="339" stage="67" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1187" st_id="340" stage="65" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1188" st_id="340" stage="66" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1189" st_id="341" stage="64" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1190" st_id="341" stage="65" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1191" st_id="342" stage="63" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1192" st_id="342" stage="64" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1193" st_id="343" stage="62" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1194" st_id="343" stage="63" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1195" st_id="344" stage="61" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1196" st_id="344" stage="62" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1197" st_id="345" stage="60" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1198" st_id="345" stage="61" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1199" st_id="346" stage="59" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1200" st_id="346" stage="60" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1201" st_id="347" stage="58" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1202" st_id="347" stage="59" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1203" st_id="348" stage="57" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1204" st_id="348" stage="58" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1205" st_id="349" stage="56" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1206" st_id="349" stage="57" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1207" st_id="350" stage="55" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1208" st_id="350" stage="56" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1209" st_id="351" stage="54" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1210" st_id="351" stage="55" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1211" st_id="352" stage="53" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1212" st_id="352" stage="54" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1213" st_id="353" stage="52" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1214" st_id="353" stage="53" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1215" st_id="354" stage="51" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1216" st_id="354" stage="52" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1217" st_id="355" stage="50" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1218" st_id="355" stage="51" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1219" st_id="356" stage="49" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1220" st_id="356" stage="50" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1221" st_id="357" stage="48" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1222" st_id="357" stage="49" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1223" st_id="358" stage="47" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1224" st_id="358" stage="48" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1225" st_id="359" stage="46" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1226" st_id="359" stage="47" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1227" st_id="360" stage="45" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1228" st_id="360" stage="46" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1229" st_id="361" stage="44" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1230" st_id="361" stage="45" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1231" st_id="362" stage="43" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1232" st_id="362" stage="44" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1233" st_id="363" stage="42" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1234" st_id="363" stage="43" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1235" st_id="364" stage="41" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1236" st_id="364" stage="42" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1237" st_id="365" stage="40" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1238" st_id="365" stage="41" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1239" st_id="366" stage="39" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1240" st_id="366" stage="40" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1241" st_id="367" stage="38" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1242" st_id="367" stage="39" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1243" st_id="368" stage="37" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1244" st_id="368" stage="38" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1245" st_id="369" stage="36" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1246" st_id="369" stage="37" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1247" st_id="370" stage="35" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1248" st_id="370" stage="36" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1249" st_id="371" stage="34" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1250" st_id="371" stage="35" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1251" st_id="372" stage="33" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1252" st_id="372" stage="34" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1253" st_id="373" stage="32" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1254" st_id="373" stage="33" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1255" st_id="374" stage="31" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1256" st_id="374" stage="32" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1257" st_id="375" stage="30" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1258" st_id="375" stage="31" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1259" st_id="376" stage="29" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1260" st_id="376" stage="30" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1261" st_id="377" stage="28" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1262" st_id="377" stage="29" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1263" st_id="378" stage="27" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1264" st_id="378" stage="28" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1265" st_id="379" stage="26" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1266" st_id="379" stage="27" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1267" st_id="380" stage="25" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1268" st_id="380" stage="26" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1269" st_id="381" stage="24" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1270" st_id="381" stage="25" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1271" st_id="382" stage="23" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1272" st_id="382" stage="24" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="1273" st_id="383" stage="22" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1274" st_id="383" stage="23" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="1275" st_id="384" stage="21" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1276" st_id="384" stage="22" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="1277" st_id="385" stage="20" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1278" st_id="385" stage="21" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="1279" st_id="386" stage="19" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1280" st_id="386" stage="20" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="1281" st_id="387" stage="18" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1282" st_id="387" stage="19" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1283" st_id="388" stage="17" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1284" st_id="388" stage="18" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="1285" st_id="389" stage="16" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1286" st_id="389" stage="17" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="1287" st_id="390" stage="15" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1288" st_id="390" stage="16" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="1289" st_id="391" stage="14" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1290" st_id="391" stage="15" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="1291" st_id="392" stage="13" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1292" st_id="392" stage="14" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="1293" st_id="393" stage="12" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1294" st_id="393" stage="13" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="1295" st_id="394" stage="11" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1296" st_id="394" stage="12" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="1297" st_id="395" stage="10" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1298" st_id="395" stage="11" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="1299" st_id="396" stage="9" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1300" st_id="396" stage="10" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="1301" st_id="397" stage="8" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1302" st_id="397" stage="9" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="1303" st_id="398" stage="7" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1304" st_id="398" stage="8" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="1305" st_id="399" stage="6" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1306" st_id="399" stage="7" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="1307" st_id="400" stage="5" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1308" st_id="400" stage="6" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="1309" st_id="401" stage="4" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1310" st_id="401" stage="5" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="1311" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_5 = phi i31 0, void %._crit_edge23, i31 %select_ln76_1, void %BurstBB118

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1312" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_4 = phi i32 0, void %._crit_edge23, i32 %add_ln77, void %BurstBB118

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="1313" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="402" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:0 %add_ln76 = add i31 %i_5, i31 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="1315" st_id="402" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:2 %icmp_ln77 = icmp_eq  i32 %j_4, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="1316" st_id="402" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:3 %select_ln76 = select i1 %icmp_ln77, i32 0, i32 %j_4

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="1317" st_id="402" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge.loopexit:4 %select_ln76_1 = select i1 %icmp_ln77, i31 %add_ln76, i31 %i_5

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="1318" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="30" op_0_bw="31">
<![CDATA[
._crit_edge.loopexit:5 %trunc_ln76 = trunc i31 %select_ln76_1

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="1319" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="31">
<![CDATA[
._crit_edge.loopexit:7 %trunc_ln76_1 = trunc i31 %select_ln76_1

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="1320" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit:8 %zext_ln78 = zext i7 %trunc_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="1321" st_id="402" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:9 %mul_ln78 = mul i14 %zext_ln78, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="1322" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:16 %trunc_ln78 = trunc i32 %select_ln76

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="1323" st_id="402" stage="3" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1324" st_id="402" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BurstBB115:1 %add_ln77 = add i32 %select_ln76, i32 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="1325" st_id="402" stage="4" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="1326" st_id="403" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:6 %mul_ln76_1 = mul i30 %trunc_ln76, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln76_1"/></StgValue>
</operation>

<operation id="1327" st_id="403" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:9 %mul_ln78 = mul i14 %zext_ln78, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="1328" st_id="403" stage="2" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1329" st_id="403" stage="3" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="1330" st_id="404" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:6 %mul_ln76_1 = mul i30 %trunc_ln76, i30 %trunc_ln35

]]></Node>
<StgValue><ssdm name="mul_ln76_1"/></StgValue>
</operation>

<operation id="1331" st_id="404" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:9 %mul_ln78 = mul i14 %zext_ln78, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="1332" st_id="404" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:17 %add_ln78 = add i14 %mul_ln78, i14 %trunc_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="1333" st_id="404" stage="1" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %urem_ln6_4 = urem i64 %indvar_flatten53, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_4"/></StgValue>
</operation>

<operation id="1334" st_id="404" stage="2" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="1335" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:10 %sext_ln78_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln76_1, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln78_1_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="1336" st_id="405" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:11 %add_ln76_1 = add i32 %sext_ln78_1_mid2_v_v_v_v, i32 %w_read

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="1337" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:12 %sext_ln78_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln76_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="sext_ln78_1_mid2_v"/></StgValue>
</operation>

<operation id="1338" st_id="405" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:17 %add_ln78 = add i14 %mul_ln78, i14 %trunc_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="1339" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge.loopexit:18 %zext_ln78_1 = zext i14 %add_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="1340" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:19 %wbuf_addr_3 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="wbuf_addr_3"/></StgValue>
</operation>

<operation id="1341" st_id="405" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge.loopexit:20 %wbuf_load_2 = load i14 %wbuf_addr_3

]]></Node>
<StgValue><ssdm name="wbuf_load_2"/></StgValue>
</operation>

<operation id="1342" st_id="405" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %icmp_ln6_4 = icmp_eq  i64 %urem_ln6_4, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_4"/></StgValue>
</operation>

<operation id="1343" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:25 %br_ln6 = br i1 %icmp_ln6_4, void %BurstBB115, void %ReqBB117

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="1344" st_id="405" stage="1" lat="68">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:2 %urem_ln6_5 = urem i64 %add_ln76_2, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="urem_ln6_5"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="1345" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_10_VITIS_LOOP_77_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1346" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:13 %sext_ln76 = sext i30 %sext_ln78_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="1347" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1348" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:15 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="1349" st_id="406" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge.loopexit:20 %wbuf_load_2 = load i14 %wbuf_addr_3

]]></Node>
<StgValue><ssdm name="wbuf_load_2"/></StgValue>
</operation>

<operation id="1350" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:21 %bitcast_ln78 = bitcast i32 %wbuf_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="1351" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:22 %gmem_addr_11 = getelementptr i32 %gmem, i32 %sext_ln76

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="1352" st_id="406" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
ReqBB117:0 %gmem_addr_15_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="gmem_addr_15_wr_req"/></StgValue>
</operation>

<operation id="1353" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
ReqBB117:1 %br_ln0 = br void %BurstBB115

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1354" st_id="406" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
BurstBB115:3 %icmp_ln6_5 = icmp_eq  i64 %urem_ln6_5, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_5"/></StgValue>
</operation>

<operation id="1355" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB115:4 %br_ln6 = br i1 %icmp_ln6_5, void %BurstBB118, void %RespBB120

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="1356" st_id="407" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
BurstBB115:0 %write_ln78 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_11, i32 %bitcast_ln78, i4 15

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="1357" st_id="408" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB120:0 %gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_15_wr_resp"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="1358" st_id="409" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB120:0 %gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_15_wr_resp"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="1359" st_id="410" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB120:0 %gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_15_wr_resp"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="1360" st_id="411" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB120:0 %gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_15_wr_resp"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="1361" st_id="412" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
RespBB120:0 %gmem_addr_15_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_15_wr_resp"/></StgValue>
</operation>

<operation id="1362" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
RespBB120:1 %br_ln0 = br void %BurstBB118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="1363" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0">
<![CDATA[
._crit_edge13.loopexit:0 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
