# do {main_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap blk_mem_gen_v8_3_3 msim/blk_mem_gen_v8_3_3 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 12:24:29 on Jan 03,2018
# vlog -64 -incr -sv -work xil_defaultlib C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# -- Compiling module xpm_memory_base
# ** Warning: C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(1690): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(1688): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(1698): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 12:24:29 on Jan 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 12:24:29 on Jan 03,2018
# vcom -64 -93 -work xpm C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 12:24:30 on Jan 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 12:24:30 on Jan 03,2018
# vlog -64 -incr -work blk_mem_gen_v8_3_3 ../../../vga_game_cnm.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v 
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_3_output_stage
# -- Compiling module blk_mem_gen_v8_3_3_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_3_mem_module
# -- Compiling module blk_mem_gen_v8_3_3
# 
# Top level modules:
# 	blk_mem_gen_v8_3_3
# End time: 12:24:30 on Jan 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 12:24:30 on Jan 03,2018
# vlog -64 -incr -work xil_defaultlib ../../../vga_game_cnm.srcs/sources_1/ip/rock_pic/sim/rock_pic.v ../../../vga_game_cnm.srcs/sources_1/ip/boom_up/sim/boom_up.v ../../../vga_game_cnm.srcs/sources_1/ip/boom_right/sim/boom_right.v ../../../vga_game_cnm.srcs/sources_1/ip/boom_left/sim/boom_left.v ../../../vga_game_cnm.srcs/sources_1/ip/boom_down/sim/boom_down.v ../../../vga_game_cnm.srcs/sources_1/ip/boat_up/sim/boat_up.v ../../../vga_game_cnm.srcs/sources_1/ip/boat_right/sim/boat_right.v ../../../vga_game_cnm.srcs/sources_1/ip/boat_left/sim/boat_left.v ../../../vga_game_cnm.srcs/sources_1/ip/boat_down/sim/boat_down.v ../../../vga_game_cnm.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v ../../../vga_game_cnm.srcs/sources_1/new/seg.v ../../../vga_game_cnm.srcs/sources_1/new/ps2.v ../../../vga_game_cnm.srcs/sources_1/new/game_main.v ../../../vga_game_cnm.srcs/sources_1/new/main.v 
# -- Compiling module rock_pic
# -- Compiling module boom_up
# -- Compiling module boom_right
# -- Compiling module boom_left
# -- Compiling module boom_down
# -- Compiling module boat_up
# -- Compiling module boat_right
# -- Compiling module boat_left
# -- Compiling module boat_down
# -- Compiling module blk_mem_gen_0
# -- Compiling module seg7decimal
# -- Compiling module Keyfun
# -- Compiling module Divider
# -- Compiling module Divid
# ** Error: ../../../vga_game_cnm.srcs/sources_1/new/game_main.v(215): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) ../../../vga_game_cnm.srcs/sources_1/new/game_main.v(593): near ".": syntax error, unexpected '.'.
# 
# -- Compiling module main
# End time: 12:24:30 on Jan 03,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/modeltech_pe_10.4c/win32pe/vlog failed.
# Error in macro ./main_compile.do line 50
# C:/modeltech_pe_10.4c/win32pe/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../vga_game_cnm.srcs/sources_1/ip/rock_pic/sim/rock_pic.v" \
# "../../../vga_game_cnm.srcs/sources_1/ip/bo..."
