
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012bc0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020bc  08012c80  08012c80  00022c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014d3c  08014d3c  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  08014d3c  08014d3c  00024d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014d44  08014d44  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014d44  08014d44  00024d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014d4c  08014d4c  00024d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08014d50  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000086c  200006d8  08015428  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000f44  08015428  00030f44  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a150  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003adb  00000000  00000000  0004a893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a8  00000000  00000000  0004e370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001347  00000000  00000000  0004fc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d50  00000000  00000000  00050f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f437  00000000  00000000  00072caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb07e  00000000  00000000  000920e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007480  00000000  00000000  0015d164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001645e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012c64 	.word	0x08012c64

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08012c64 	.word	0x08012c64

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	080147b0 	.word	0x080147b0
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46ce      	mov	lr, r9
 80025ac:	4647      	mov	r7, r8
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b089      	sub	sp, #36	; 0x24
 80025b2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b4:	f001 fdae 	bl	8004114 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b8:	f000 fb4e 	bl	8002c58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025bc:	f000 fde0 	bl	8003180 <MX_GPIO_Init>
  MX_RTC_Init();
 80025c0:	f000 fba0 	bl	8002d04 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c4:	f000 fc80 	bl	8002ec8 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c8:	f000 fc40 	bl	8002e4c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025cc:	f000 fcba 	bl	8002f44 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025d0:	f000 fd06 	bl	8002fe0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d4:	f000 fd52 	bl	800307c <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d8:	f000 fd9e 	bl	8003118 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  // Kod testowy do usunięcia
  char test[] = "1,300,A" ;
 80025dc:	003b      	movs	r3, r7
 80025de:	4ae3      	ldr	r2, [pc, #908]	; (800296c <main+0x3c4>)
 80025e0:	ca03      	ldmia	r2!, {r0, r1}
 80025e2:	c303      	stmia	r3!, {r0, r1}
  if ( my_tracker_api_is_cmd ( test ) )
 80025e4:	003b      	movs	r3, r7
 80025e6:	0018      	movs	r0, r3
 80025e8:	f008 fa24 	bl	800aa34 <my_tracker_api_is_cmd>
 80025ec:	1e03      	subs	r3, r0, #0
 80025ee:	d100      	bne.n	80025f2 <main+0x4a>
 80025f0:	e135      	b.n	800285e <main+0x2b6>
  {
	  if ( my_tracker_api_parse_cmd ( &my_astro_cmd , test ) )
 80025f2:	003a      	movs	r2, r7
 80025f4:	4bde      	ldr	r3, [pc, #888]	; (8002970 <main+0x3c8>)
 80025f6:	0011      	movs	r1, r2
 80025f8:	0018      	movs	r0, r3
 80025fa:	f008 fa85 	bl	800ab08 <my_tracker_api_parse_cmd>
 80025fe:	1e03      	subs	r3, r0, #0
 8002600:	d100      	bne.n	8002604 <main+0x5c>
 8002602:	e12c      	b.n	800285e <main+0x2b6>
	  {
		  switch ( my_astro_cmd.code )
 8002604:	4bda      	ldr	r3, [pc, #872]	; (8002970 <main+0x3c8>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b09      	cmp	r3, #9
 800260a:	d900      	bls.n	800260e <main+0x66>
 800260c:	e0fb      	b.n	8002806 <main+0x25e>
 800260e:	009a      	lsls	r2, r3, #2
 8002610:	4bd8      	ldr	r3, [pc, #864]	; (8002974 <main+0x3cc>)
 8002612:	18d3      	adds	r3, r2, r3
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	469f      	mov	pc, r3
		  {
		  	  case 1:
		  		  my_sys_change_watchdog_time_ths ( my_astro_cmd.value ) ;
 8002618:	4bd5      	ldr	r3, [pc, #852]	; (8002970 <main+0x3c8>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	0018      	movs	r0, r3
 800261e:	f000 ffd9 	bl	80035d4 <my_sys_change_watchdog_time_ths>
		  		  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8002622:	4bd5      	ldr	r3, [pc, #852]	; (8002978 <main+0x3d0>)
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	001c      	movs	r4, r3
 8002628:	4bd1      	ldr	r3, [pc, #836]	; (8002970 <main+0x3c8>)
 800262a:	7a1b      	ldrb	r3, [r3, #8]
 800262c:	001d      	movs	r5, r3
 800262e:	4bd0      	ldr	r3, [pc, #832]	; (8002970 <main+0x3c8>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	001a      	movs	r2, r3
 8002634:	4bce      	ldr	r3, [pc, #824]	; (8002970 <main+0x3c8>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	49d0      	ldr	r1, [pc, #832]	; (800297c <main+0x3d4>)
 800263a:	48d1      	ldr	r0, [pc, #836]	; (8002980 <main+0x3d8>)
 800263c:	9301      	str	r3, [sp, #4]
 800263e:	9200      	str	r2, [sp, #0]
 8002640:	002b      	movs	r3, r5
 8002642:	0022      	movs	r2, r4
 8002644:	f009 fd34 	bl	800c0b0 <sprintf>
		  		  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002648:	4ace      	ldr	r2, [pc, #824]	; (8002984 <main+0x3dc>)
 800264a:	49cf      	ldr	r1, [pc, #828]	; (8002988 <main+0x3e0>)
 800264c:	48cf      	ldr	r0, [pc, #828]	; (800298c <main+0x3e4>)
 800264e:	4bcc      	ldr	r3, [pc, #816]	; (8002980 <main+0x3d8>)
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	23b5      	movs	r3, #181	; 0xb5
 8002654:	f009 fd2c 	bl	800c0b0 <sprintf>
		  		  send_debug_logs ( dbg_payload ) ;
 8002658:	4bcc      	ldr	r3, [pc, #816]	; (800298c <main+0x3e4>)
 800265a:	0018      	movs	r0, r3
 800265c:	f000 fe9c 	bl	8003398 <send_debug_logs>
		  		  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002660:	4bc5      	ldr	r3, [pc, #788]	; (8002978 <main+0x3d0>)
 8002662:	881b      	ldrh	r3, [r3, #0]
 8002664:	1c5a      	adds	r2, r3, #1
 8002666:	b291      	uxth	r1, r2
 8002668:	4ac3      	ldr	r2, [pc, #780]	; (8002978 <main+0x3d0>)
 800266a:	8011      	strh	r1, [r2, #0]
 800266c:	4ac4      	ldr	r2, [pc, #784]	; (8002980 <main+0x3d8>)
 800266e:	0011      	movs	r1, r2
 8002670:	0018      	movs	r0, r3
 8002672:	f007 f8cf 	bl	8009814 <my_astro_add_payload_2_queue>
		  		  break ;
 8002676:	e0f2      	b.n	800285e <main+0x2b6>
		  	  case 2:
		  		  my_sys_change_AlarmA_time ( my_astro_cmd.value ) ;
 8002678:	4bbd      	ldr	r3, [pc, #756]	; (8002970 <main+0x3c8>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	0018      	movs	r0, r3
 800267e:	f000 ffc7 	bl	8003610 <my_sys_change_AlarmA_time>
		  		  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8002682:	4bbd      	ldr	r3, [pc, #756]	; (8002978 <main+0x3d0>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	001c      	movs	r4, r3
 8002688:	4bb9      	ldr	r3, [pc, #740]	; (8002970 <main+0x3c8>)
 800268a:	7a1b      	ldrb	r3, [r3, #8]
 800268c:	001d      	movs	r5, r3
 800268e:	4bb8      	ldr	r3, [pc, #736]	; (8002970 <main+0x3c8>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	001a      	movs	r2, r3
 8002694:	4bb6      	ldr	r3, [pc, #728]	; (8002970 <main+0x3c8>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	49b8      	ldr	r1, [pc, #736]	; (800297c <main+0x3d4>)
 800269a:	48b9      	ldr	r0, [pc, #740]	; (8002980 <main+0x3d8>)
 800269c:	9301      	str	r3, [sp, #4]
 800269e:	9200      	str	r2, [sp, #0]
 80026a0:	002b      	movs	r3, r5
 80026a2:	0022      	movs	r2, r4
 80026a4:	f009 fd04 	bl	800c0b0 <sprintf>
		  		  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80026a8:	4ab6      	ldr	r2, [pc, #728]	; (8002984 <main+0x3dc>)
 80026aa:	49b7      	ldr	r1, [pc, #732]	; (8002988 <main+0x3e0>)
 80026ac:	48b7      	ldr	r0, [pc, #732]	; (800298c <main+0x3e4>)
 80026ae:	4bb4      	ldr	r3, [pc, #720]	; (8002980 <main+0x3d8>)
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	23bc      	movs	r3, #188	; 0xbc
 80026b4:	f009 fcfc 	bl	800c0b0 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80026b8:	4bb4      	ldr	r3, [pc, #720]	; (800298c <main+0x3e4>)
 80026ba:	0018      	movs	r0, r3
 80026bc:	f000 fe6c 	bl	8003398 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 80026c0:	4bad      	ldr	r3, [pc, #692]	; (8002978 <main+0x3d0>)
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	1c5a      	adds	r2, r3, #1
 80026c6:	b291      	uxth	r1, r2
 80026c8:	4aab      	ldr	r2, [pc, #684]	; (8002978 <main+0x3d0>)
 80026ca:	8011      	strh	r1, [r2, #0]
 80026cc:	4aac      	ldr	r2, [pc, #688]	; (8002980 <main+0x3d8>)
 80026ce:	0011      	movs	r1, r2
 80026d0:	0018      	movs	r0, r3
 80026d2:	f007 f89f 	bl	8009814 <my_astro_add_payload_2_queue>
				  break ;
 80026d6:	e0c2      	b.n	800285e <main+0x2b6>
		  	  case 3:
		  		  my_sys_change_fix_acq_ths ( my_astro_cmd.value ) ;
 80026d8:	4ba5      	ldr	r3, [pc, #660]	; (8002970 <main+0x3c8>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	0018      	movs	r0, r3
 80026de:	f000 ffb5 	bl	800364c <my_sys_change_fix_acq_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80026e2:	4ba5      	ldr	r3, [pc, #660]	; (8002978 <main+0x3d0>)
 80026e4:	881b      	ldrh	r3, [r3, #0]
 80026e6:	001c      	movs	r4, r3
 80026e8:	4ba1      	ldr	r3, [pc, #644]	; (8002970 <main+0x3c8>)
 80026ea:	7a1b      	ldrb	r3, [r3, #8]
 80026ec:	001d      	movs	r5, r3
 80026ee:	4ba0      	ldr	r3, [pc, #640]	; (8002970 <main+0x3c8>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	001a      	movs	r2, r3
 80026f4:	4b9e      	ldr	r3, [pc, #632]	; (8002970 <main+0x3c8>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	49a0      	ldr	r1, [pc, #640]	; (800297c <main+0x3d4>)
 80026fa:	48a1      	ldr	r0, [pc, #644]	; (8002980 <main+0x3d8>)
 80026fc:	9301      	str	r3, [sp, #4]
 80026fe:	9200      	str	r2, [sp, #0]
 8002700:	002b      	movs	r3, r5
 8002702:	0022      	movs	r2, r4
 8002704:	f009 fcd4 	bl	800c0b0 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002708:	4a9e      	ldr	r2, [pc, #632]	; (8002984 <main+0x3dc>)
 800270a:	499f      	ldr	r1, [pc, #636]	; (8002988 <main+0x3e0>)
 800270c:	489f      	ldr	r0, [pc, #636]	; (800298c <main+0x3e4>)
 800270e:	4b9c      	ldr	r3, [pc, #624]	; (8002980 <main+0x3d8>)
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	23c3      	movs	r3, #195	; 0xc3
 8002714:	f009 fccc 	bl	800c0b0 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8002718:	4b9c      	ldr	r3, [pc, #624]	; (800298c <main+0x3e4>)
 800271a:	0018      	movs	r0, r3
 800271c:	f000 fe3c 	bl	8003398 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002720:	4b95      	ldr	r3, [pc, #596]	; (8002978 <main+0x3d0>)
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	b291      	uxth	r1, r2
 8002728:	4a93      	ldr	r2, [pc, #588]	; (8002978 <main+0x3d0>)
 800272a:	8011      	strh	r1, [r2, #0]
 800272c:	4a94      	ldr	r2, [pc, #592]	; (8002980 <main+0x3d8>)
 800272e:	0011      	movs	r1, r2
 8002730:	0018      	movs	r0, r3
 8002732:	f007 f86f 	bl	8009814 <my_astro_add_payload_2_queue>
				  break ;
 8002736:	e092      	b.n	800285e <main+0x2b6>
		  	  case 4:
		  		  my_sys_change_min_tns_time_ths ( my_astro_cmd.value ) ;
 8002738:	4b8d      	ldr	r3, [pc, #564]	; (8002970 <main+0x3c8>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	0018      	movs	r0, r3
 800273e:	f000 ffa1 	bl	8003684 <my_sys_change_min_tns_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8002742:	4b8d      	ldr	r3, [pc, #564]	; (8002978 <main+0x3d0>)
 8002744:	881b      	ldrh	r3, [r3, #0]
 8002746:	001c      	movs	r4, r3
 8002748:	4b89      	ldr	r3, [pc, #548]	; (8002970 <main+0x3c8>)
 800274a:	7a1b      	ldrb	r3, [r3, #8]
 800274c:	001d      	movs	r5, r3
 800274e:	4b88      	ldr	r3, [pc, #544]	; (8002970 <main+0x3c8>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	001a      	movs	r2, r3
 8002754:	4b86      	ldr	r3, [pc, #536]	; (8002970 <main+0x3c8>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	4988      	ldr	r1, [pc, #544]	; (800297c <main+0x3d4>)
 800275a:	4889      	ldr	r0, [pc, #548]	; (8002980 <main+0x3d8>)
 800275c:	9301      	str	r3, [sp, #4]
 800275e:	9200      	str	r2, [sp, #0]
 8002760:	002b      	movs	r3, r5
 8002762:	0022      	movs	r2, r4
 8002764:	f009 fca4 	bl	800c0b0 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002768:	4a86      	ldr	r2, [pc, #536]	; (8002984 <main+0x3dc>)
 800276a:	4987      	ldr	r1, [pc, #540]	; (8002988 <main+0x3e0>)
 800276c:	4887      	ldr	r0, [pc, #540]	; (800298c <main+0x3e4>)
 800276e:	4b84      	ldr	r3, [pc, #528]	; (8002980 <main+0x3d8>)
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	23ca      	movs	r3, #202	; 0xca
 8002774:	f009 fc9c 	bl	800c0b0 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8002778:	4b84      	ldr	r3, [pc, #528]	; (800298c <main+0x3e4>)
 800277a:	0018      	movs	r0, r3
 800277c:	f000 fe0c 	bl	8003398 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002780:	4b7d      	ldr	r3, [pc, #500]	; (8002978 <main+0x3d0>)
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	1c5a      	adds	r2, r3, #1
 8002786:	b291      	uxth	r1, r2
 8002788:	4a7b      	ldr	r2, [pc, #492]	; (8002978 <main+0x3d0>)
 800278a:	8011      	strh	r1, [r2, #0]
 800278c:	4a7c      	ldr	r2, [pc, #496]	; (8002980 <main+0x3d8>)
 800278e:	0011      	movs	r1, r2
 8002790:	0018      	movs	r0, r3
 8002792:	f007 f83f 	bl	8009814 <my_astro_add_payload_2_queue>
				  break ;
 8002796:	e062      	b.n	800285e <main+0x2b6>
		  	  case 5:
		  		  my_sys_change_pdop_ths ( my_astro_cmd.value ) ;
 8002798:	4b75      	ldr	r3, [pc, #468]	; (8002970 <main+0x3c8>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	0018      	movs	r0, r3
 800279e:	f000 ff8d 	bl	80036bc <my_sys_change_pdop_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80027a2:	4b75      	ldr	r3, [pc, #468]	; (8002978 <main+0x3d0>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	001c      	movs	r4, r3
 80027a8:	4b71      	ldr	r3, [pc, #452]	; (8002970 <main+0x3c8>)
 80027aa:	7a1b      	ldrb	r3, [r3, #8]
 80027ac:	001d      	movs	r5, r3
 80027ae:	4b70      	ldr	r3, [pc, #448]	; (8002970 <main+0x3c8>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	001a      	movs	r2, r3
 80027b4:	4b6e      	ldr	r3, [pc, #440]	; (8002970 <main+0x3c8>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4970      	ldr	r1, [pc, #448]	; (800297c <main+0x3d4>)
 80027ba:	4871      	ldr	r0, [pc, #452]	; (8002980 <main+0x3d8>)
 80027bc:	9301      	str	r3, [sp, #4]
 80027be:	9200      	str	r2, [sp, #0]
 80027c0:	002b      	movs	r3, r5
 80027c2:	0022      	movs	r2, r4
 80027c4:	f009 fc74 	bl	800c0b0 <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80027c8:	4a6e      	ldr	r2, [pc, #440]	; (8002984 <main+0x3dc>)
 80027ca:	496f      	ldr	r1, [pc, #444]	; (8002988 <main+0x3e0>)
 80027cc:	486f      	ldr	r0, [pc, #444]	; (800298c <main+0x3e4>)
 80027ce:	4b6c      	ldr	r3, [pc, #432]	; (8002980 <main+0x3d8>)
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	23d1      	movs	r3, #209	; 0xd1
 80027d4:	f009 fc6c 	bl	800c0b0 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80027d8:	4b6c      	ldr	r3, [pc, #432]	; (800298c <main+0x3e4>)
 80027da:	0018      	movs	r0, r3
 80027dc:	f000 fddc 	bl	8003398 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 80027e0:	4b65      	ldr	r3, [pc, #404]	; (8002978 <main+0x3d0>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	1c5a      	adds	r2, r3, #1
 80027e6:	b291      	uxth	r1, r2
 80027e8:	4a63      	ldr	r2, [pc, #396]	; (8002978 <main+0x3d0>)
 80027ea:	8011      	strh	r1, [r2, #0]
 80027ec:	4a64      	ldr	r2, [pc, #400]	; (8002980 <main+0x3d8>)
 80027ee:	0011      	movs	r1, r2
 80027f0:	0018      	movs	r0, r3
 80027f2:	f007 f80f 	bl	8009814 <my_astro_add_payload_2_queue>
				  break ;
 80027f6:	e032      	b.n	800285e <main+0x2b6>
		  	  case 9:
		  		  // Tutaj wyjątkowo nie musi być uplink confimration, bo kolejny pakiet będzie miał id = 0, a logi będą wysłane w funkcji
		  		  if ( my_astro_cmd.value == 9 )
 80027f8:	4b5d      	ldr	r3, [pc, #372]	; (8002970 <main+0x3c8>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2b09      	cmp	r3, #9
 80027fe:	d12d      	bne.n	800285c <main+0x2b4>
		  			  my_sys_restart () ;
 8002800:	f000 fe82 	bl	8003508 <my_sys_restart>
				  break ;
 8002804:	e02a      	b.n	800285c <main+0x2b4>
		  	  default:
		  		  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8002806:	4b5c      	ldr	r3, [pc, #368]	; (8002978 <main+0x3d0>)
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	001c      	movs	r4, r3
 800280c:	4b58      	ldr	r3, [pc, #352]	; (8002970 <main+0x3c8>)
 800280e:	7a1b      	ldrb	r3, [r3, #8]
 8002810:	001d      	movs	r5, r3
 8002812:	4b57      	ldr	r3, [pc, #348]	; (8002970 <main+0x3c8>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	001a      	movs	r2, r3
 8002818:	4b55      	ldr	r3, [pc, #340]	; (8002970 <main+0x3c8>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	4957      	ldr	r1, [pc, #348]	; (800297c <main+0x3d4>)
 800281e:	4858      	ldr	r0, [pc, #352]	; (8002980 <main+0x3d8>)
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	9200      	str	r2, [sp, #0]
 8002824:	002b      	movs	r3, r5
 8002826:	0022      	movs	r2, r4
 8002828:	f009 fc42 	bl	800c0b0 <sprintf>
		  		  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 800282c:	4a55      	ldr	r2, [pc, #340]	; (8002984 <main+0x3dc>)
 800282e:	4956      	ldr	r1, [pc, #344]	; (8002988 <main+0x3e0>)
 8002830:	4856      	ldr	r0, [pc, #344]	; (800298c <main+0x3e4>)
 8002832:	4b53      	ldr	r3, [pc, #332]	; (8002980 <main+0x3d8>)
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	23dc      	movs	r3, #220	; 0xdc
 8002838:	f009 fc3a 	bl	800c0b0 <sprintf>
		  		  send_debug_logs ( dbg_payload ) ;
 800283c:	4b53      	ldr	r3, [pc, #332]	; (800298c <main+0x3e4>)
 800283e:	0018      	movs	r0, r3
 8002840:	f000 fdaa 	bl	8003398 <send_debug_logs>
		  		  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002844:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <main+0x3d0>)
 8002846:	881b      	ldrh	r3, [r3, #0]
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	b291      	uxth	r1, r2
 800284c:	4a4a      	ldr	r2, [pc, #296]	; (8002978 <main+0x3d0>)
 800284e:	8011      	strh	r1, [r2, #0]
 8002850:	4a4b      	ldr	r2, [pc, #300]	; (8002980 <main+0x3d8>)
 8002852:	0011      	movs	r1, r2
 8002854:	0018      	movs	r0, r3
 8002856:	f006 ffdd 	bl	8009814 <my_astro_add_payload_2_queue>
 800285a:	e000      	b.n	800285e <main+0x2b6>
				  break ;
 800285c:	46c0      	nop			; (mov r8, r8)
	  }
  }



  send_debug_logs ( hello ) ;
 800285e:	4b4c      	ldr	r3, [pc, #304]	; (8002990 <main+0x3e8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	0018      	movs	r0, r3
 8002864:	f000 fd98 	bl	8003398 <send_debug_logs>

  my_sys_init () ;
 8002868:	f000 fdc6 	bl	80033f8 <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u" , sys_mode ) ;
 800286c:	4b49      	ldr	r3, [pc, #292]	; (8002994 <main+0x3ec>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	001a      	movs	r2, r3
 8002872:	4949      	ldr	r1, [pc, #292]	; (8002998 <main+0x3f0>)
 8002874:	4b45      	ldr	r3, [pc, #276]	; (800298c <main+0x3e4>)
 8002876:	0018      	movs	r0, r3
 8002878:	f009 fc1a 	bl	800c0b0 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 800287c:	4b43      	ldr	r3, [pc, #268]	; (800298c <main+0x3e4>)
 800287e:	0018      	movs	r0, r3
 8002880:	f000 fd8a 	bl	8003398 <send_debug_logs>

  my_tim_init () ;
 8002884:	f001 f848 	bl	8003918 <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002888:	2002      	movs	r0, #2
 800288a:	f000 ff35 	bl	80036f8 <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 800288e:	f000 ff65 	bl	800375c <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 8002892:	4b42      	ldr	r3, [pc, #264]	; (800299c <main+0x3f4>)
 8002894:	0018      	movs	r0, r3
 8002896:	f007 f837 	bl	8009908 <my_gnss_acq_coordinates>
 800289a:	0003      	movs	r3, r0
 800289c:	001a      	movs	r2, r3
 800289e:	4b40      	ldr	r3, [pc, #256]	; (80029a0 <main+0x3f8>)
 80028a0:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 80028a2:	f000 ff75 	bl	8003790 <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80028a6:	4b3f      	ldr	r3, [pc, #252]	; (80029a4 <main+0x3fc>)
 80028a8:	0018      	movs	r0, r3
 80028aa:	f007 f9b3 	bl	8009c14 <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 80028ae:	4b3b      	ldr	r3, [pc, #236]	; (800299c <main+0x3f4>)
 80028b0:	7c1b      	ldrb	r3, [r3, #16]
 80028b2:	001e      	movs	r6, r3
 80028b4:	4b39      	ldr	r3, [pc, #228]	; (800299c <main+0x3f4>)
 80028b6:	689c      	ldr	r4, [r3, #8]
 80028b8:	68dd      	ldr	r5, [r3, #12]
 80028ba:	4b38      	ldr	r3, [pc, #224]	; (800299c <main+0x3f4>)
 80028bc:	8a5b      	ldrh	r3, [r3, #18]
 80028be:	4698      	mov	r8, r3
 80028c0:	4b36      	ldr	r3, [pc, #216]	; (800299c <main+0x3f4>)
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	213c      	movs	r1, #60	; 0x3c
 80028c6:	0018      	movs	r0, r3
 80028c8:	f7fd fc38 	bl	800013c <__udivsi3>
 80028cc:	0003      	movs	r3, r0
 80028ce:	4a2d      	ldr	r2, [pc, #180]	; (8002984 <main+0x3dc>)
 80028d0:	4935      	ldr	r1, [pc, #212]	; (80029a8 <main+0x400>)
 80028d2:	482e      	ldr	r0, [pc, #184]	; (800298c <main+0x3e4>)
 80028d4:	9305      	str	r3, [sp, #20]
 80028d6:	4643      	mov	r3, r8
 80028d8:	9304      	str	r3, [sp, #16]
 80028da:	9402      	str	r4, [sp, #8]
 80028dc:	9503      	str	r5, [sp, #12]
 80028de:	9601      	str	r6, [sp, #4]
 80028e0:	4b30      	ldr	r3, [pc, #192]	; (80029a4 <main+0x3fc>)
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	23f4      	movs	r3, #244	; 0xf4
 80028e6:	f009 fbe3 	bl	800c0b0 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80028ea:	4b28      	ldr	r3, [pc, #160]	; (800298c <main+0x3e4>)
 80028ec:	0018      	movs	r0, r3
 80028ee:	f000 fd53 	bl	8003398 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 80028f2:	4b2b      	ldr	r3, [pc, #172]	; (80029a0 <main+0x3f8>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2201      	movs	r2, #1
 80028f8:	4053      	eors	r3, r2
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d029      	beq.n	8002954 <main+0x3ac>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002900:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <main+0x404>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	0018      	movs	r0, r3
 8002906:	f007 f9c7 	bl	8009c98 <my_rtc_set_alarm>
 800290a:	1e03      	subs	r3, r0, #0
 800290c:	d022      	beq.n	8002954 <main+0x3ac>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode" , __FILE__ , __LINE__ ) ;
 800290e:	4a1d      	ldr	r2, [pc, #116]	; (8002984 <main+0x3dc>)
 8002910:	4927      	ldr	r1, [pc, #156]	; (80029b0 <main+0x408>)
 8002912:	481e      	ldr	r0, [pc, #120]	; (800298c <main+0x3e4>)
 8002914:	23fa      	movs	r3, #250	; 0xfa
 8002916:	f009 fbcb 	bl	800c0b0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800291a:	4b1c      	ldr	r3, [pc, #112]	; (800298c <main+0x3e4>)
 800291c:	0018      	movs	r0, r3
 800291e:	f000 fd3b 	bl	8003398 <send_debug_logs>
		  my_tim_stop () ;
 8002922:	f001 f815 	bl	8003950 <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 8002926:	4b23      	ldr	r3, [pc, #140]	; (80029b4 <main+0x40c>)
 8002928:	2200      	movs	r2, #0
 800292a:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 800292c:	f002 f8ba 	bl	8004aa4 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002930:	4b1c      	ldr	r3, [pc, #112]	; (80029a4 <main+0x3fc>)
 8002932:	0018      	movs	r0, r3
 8002934:	f007 f96e 	bl	8009c14 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	005c      	lsls	r4, r3, #1
 800293c:	4a11      	ldr	r2, [pc, #68]	; (8002984 <main+0x3dc>)
 800293e:	491e      	ldr	r1, [pc, #120]	; (80029b8 <main+0x410>)
 8002940:	4812      	ldr	r0, [pc, #72]	; (800298c <main+0x3e4>)
 8002942:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <main+0x3fc>)
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	0023      	movs	r3, r4
 8002948:	f009 fbb2 	bl	800c0b0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800294c:	4b0f      	ldr	r3, [pc, #60]	; (800298c <main+0x3e4>)
 800294e:	0018      	movs	r0, r3
 8002950:	f000 fd22 	bl	8003398 <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 8002954:	f006 ff26 	bl	80097a4 <my_astro_init>
 8002958:	0003      	movs	r3, r0
 800295a:	001a      	movs	r2, r3
 800295c:	2301      	movs	r3, #1
 800295e:	4053      	eors	r3, r2
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d037      	beq.n	80029d6 <main+0x42e>
	  my_sys_restart () ;
 8002966:	f000 fdcf 	bl	8003508 <my_sys_restart>
 800296a:	e08d      	b.n	8002a88 <main+0x4e0>
 800296c:	08012dc8 	.word	0x08012dc8
 8002970:	20000adc 	.word	0x20000adc
 8002974:	080147f0 	.word	0x080147f0
 8002978:	20000a38 	.word	0x20000a38
 800297c:	08012cac 	.word	0x08012cac
 8002980:	20000a3c 	.word	0x20000a3c
 8002984:	08012cbc 	.word	0x08012cbc
 8002988:	08012cd0 	.word	0x08012cd0
 800298c:	20000b10 	.word	0x20000b10
 8002990:	20000000 	.word	0x20000000
 8002994:	20000a22 	.word	0x20000a22
 8002998:	08012ce4 	.word	0x08012ce4
 800299c:	20000ae8 	.word	0x20000ae8
 80029a0:	20000b01 	.word	0x20000b01
 80029a4:	20000a24 	.word	0x20000a24
 80029a8:	08012cf4 	.word	0x08012cf4
 80029ac:	2000000c 	.word	0x2000000c
 80029b0:	08012d34 	.word	0x08012d34
 80029b4:	20000b00 	.word	0x20000b00
 80029b8:	08012d54 	.word	0x08012d54
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 80029bc:	230c      	movs	r3, #12
 80029be:	33ff      	adds	r3, #255	; 0xff
 80029c0:	4a92      	ldr	r2, [pc, #584]	; (8002c0c <main+0x664>)
 80029c2:	4993      	ldr	r1, [pc, #588]	; (8002c10 <main+0x668>)
 80029c4:	4893      	ldr	r0, [pc, #588]	; (8002c14 <main+0x66c>)
 80029c6:	f009 fb73 	bl	800c0b0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029ca:	4b92      	ldr	r3, [pc, #584]	; (8002c14 <main+0x66c>)
 80029cc:	0018      	movs	r0, r3
 80029ce:	f000 fce3 	bl	8003398 <send_debug_logs>
		  my_astro_handle_evt () ;
 80029d2:	f006 ff47 	bl	8009864 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80029d6:	f000 ff8d 	bl	80038f4 <my_astro_evt_pin>
 80029da:	1e03      	subs	r3, r0, #0
 80029dc:	d1ee      	bne.n	80029bc <main+0x414>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 80029de:	4b8e      	ldr	r3, [pc, #568]	; (8002c18 <main+0x670>)
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	4698      	mov	r8, r3
 80029e4:	4b8d      	ldr	r3, [pc, #564]	; (8002c1c <main+0x674>)
 80029e6:	689c      	ldr	r4, [r3, #8]
 80029e8:	68dd      	ldr	r5, [r3, #12]
 80029ea:	4b8c      	ldr	r3, [pc, #560]	; (8002c1c <main+0x674>)
 80029ec:	8a5b      	ldrh	r3, [r3, #18]
 80029ee:	001e      	movs	r6, r3
 80029f0:	4b8a      	ldr	r3, [pc, #552]	; (8002c1c <main+0x674>)
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	213c      	movs	r1, #60	; 0x3c
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7fd fba0 	bl	800013c <__udivsi3>
 80029fc:	0003      	movs	r3, r0
 80029fe:	001a      	movs	r2, r3
 8002a00:	4b87      	ldr	r3, [pc, #540]	; (8002c20 <main+0x678>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4987      	ldr	r1, [pc, #540]	; (8002c24 <main+0x67c>)
 8002a06:	4888      	ldr	r0, [pc, #544]	; (8002c28 <main+0x680>)
 8002a08:	9304      	str	r3, [sp, #16]
 8002a0a:	9203      	str	r2, [sp, #12]
 8002a0c:	9602      	str	r6, [sp, #8]
 8002a0e:	9400      	str	r4, [sp, #0]
 8002a10:	9501      	str	r5, [sp, #4]
 8002a12:	4642      	mov	r2, r8
 8002a14:	f009 fb4c 	bl	800c0b0 <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002a18:	2388      	movs	r3, #136	; 0x88
 8002a1a:	005c      	lsls	r4, r3, #1
 8002a1c:	4a7b      	ldr	r2, [pc, #492]	; (8002c0c <main+0x664>)
 8002a1e:	4983      	ldr	r1, [pc, #524]	; (8002c2c <main+0x684>)
 8002a20:	487c      	ldr	r0, [pc, #496]	; (8002c14 <main+0x66c>)
 8002a22:	4b81      	ldr	r3, [pc, #516]	; (8002c28 <main+0x680>)
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	0023      	movs	r3, r4
 8002a28:	f009 fb42 	bl	800c0b0 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 8002a2c:	4b79      	ldr	r3, [pc, #484]	; (8002c14 <main+0x66c>)
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f000 fcb2 	bl	8003398 <send_debug_logs>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002a34:	4b79      	ldr	r3, [pc, #484]	; (8002c1c <main+0x674>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b78      	ldr	r3, [pc, #480]	; (8002c1c <main+0x674>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	0019      	movs	r1, r3
 8002a3e:	0010      	movs	r0, r2
 8002a40:	f006 ff52 	bl	80098e8 <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002a44:	4b74      	ldr	r3, [pc, #464]	; (8002c18 <main+0x670>)
 8002a46:	881b      	ldrh	r3, [r3, #0]
 8002a48:	1c5a      	adds	r2, r3, #1
 8002a4a:	b291      	uxth	r1, r2
 8002a4c:	4a72      	ldr	r2, [pc, #456]	; (8002c18 <main+0x670>)
 8002a4e:	8011      	strh	r1, [r2, #0]
 8002a50:	4a75      	ldr	r2, [pc, #468]	; (8002c28 <main+0x680>)
 8002a52:	0011      	movs	r1, r2
 8002a54:	0018      	movs	r0, r3
 8002a56:	f006 fedd 	bl	8009814 <my_astro_add_payload_2_queue>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002a5a:	4b75      	ldr	r3, [pc, #468]	; (8002c30 <main+0x688>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f007 f91a 	bl	8009c98 <my_rtc_set_alarm>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d00f      	beq.n	8002a88 <main+0x4e0>
	  {
		  my_sys_deepsleep () ;
 8002a68:	f000 fd72 	bl	8003550 <my_sys_deepsleep>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 8002a6c:	e00c      	b.n	8002a88 <main+0x4e0>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 8002a6e:	2391      	movs	r3, #145	; 0x91
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	4a66      	ldr	r2, [pc, #408]	; (8002c0c <main+0x664>)
 8002a74:	4966      	ldr	r1, [pc, #408]	; (8002c10 <main+0x668>)
 8002a76:	4867      	ldr	r0, [pc, #412]	; (8002c14 <main+0x66c>)
 8002a78:	f009 fb1a 	bl	800c0b0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002a7c:	4b65      	ldr	r3, [pc, #404]	; (8002c14 <main+0x66c>)
 8002a7e:	0018      	movs	r0, r3
 8002a80:	f000 fc8a 	bl	8003398 <send_debug_logs>
		  my_astro_handle_evt () ;
 8002a84:	f006 feee 	bl	8009864 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 8002a88:	f000 ff34 	bl	80038f4 <my_astro_evt_pin>
 8002a8c:	1e03      	subs	r3, r0, #0
 8002a8e:	d1ee      	bne.n	8002a6e <main+0x4c6>
	  }
	  if ( astro_rcv_cmd_flag )
 8002a90:	4b68      	ldr	r3, [pc, #416]	; (8002c34 <main+0x68c>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d027      	beq.n	8002ae8 <main+0x540>
	  {
		  astro_rcv_cmd_flag = false ;
 8002a98:	4b66      	ldr	r3, [pc, #408]	; (8002c34 <main+0x68c>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
		  if ( my_tracker_api_is_cmd ( test ) )
 8002a9e:	003b      	movs	r3, r7
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f007 ffc7 	bl	800aa34 <my_tracker_api_is_cmd>
 8002aa6:	1e03      	subs	r3, r0, #0
 8002aa8:	d01b      	beq.n	8002ae2 <main+0x53a>
		  {
			  if ( strstr ( my_astro_rcv_cmd , (char*) SYS_RESET_CMD ) )
 8002aaa:	4a63      	ldr	r2, [pc, #396]	; (8002c38 <main+0x690>)
 8002aac:	4b63      	ldr	r3, [pc, #396]	; (8002c3c <main+0x694>)
 8002aae:	0011      	movs	r1, r2
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f009 fc08 	bl	800c2c6 <strstr>
 8002ab6:	1e03      	subs	r3, r0, #0
 8002ab8:	d013      	beq.n	8002ae2 <main+0x53a>
			  {
				  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002aba:	4b61      	ldr	r3, [pc, #388]	; (8002c40 <main+0x698>)
 8002abc:	0018      	movs	r0, r3
 8002abe:	f007 f8a9 	bl	8009c14 <my_rtc_get_dt_s>
				  sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8002ac2:	2397      	movs	r3, #151	; 0x97
 8002ac4:	005c      	lsls	r4, r3, #1
 8002ac6:	4a51      	ldr	r2, [pc, #324]	; (8002c0c <main+0x664>)
 8002ac8:	495e      	ldr	r1, [pc, #376]	; (8002c44 <main+0x69c>)
 8002aca:	4852      	ldr	r0, [pc, #328]	; (8002c14 <main+0x66c>)
 8002acc:	4b5c      	ldr	r3, [pc, #368]	; (8002c40 <main+0x698>)
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	0023      	movs	r3, r4
 8002ad2:	f009 faed 	bl	800c0b0 <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8002ad6:	4b4f      	ldr	r3, [pc, #316]	; (8002c14 <main+0x66c>)
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f000 fc5d 	bl	8003398 <send_debug_logs>
				  HAL_NVIC_SystemReset () ;
 8002ade:	f001 fcd8 	bl	8004492 <HAL_NVIC_SystemReset>
			  }
		  }
		  my_astro_rcv_cmd[0] = 0 ;
 8002ae2:	4b56      	ldr	r3, [pc, #344]	; (8002c3c <main+0x694>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
	  }
	  if ( my_rtc_alarm_flag )
 8002ae8:	4b57      	ldr	r3, [pc, #348]	; (8002c48 <main+0x6a0>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d100      	bne.n	8002af2 <main+0x54a>
 8002af0:	e080      	b.n	8002bf4 <main+0x64c>
	  {
		  my_rtc_alarm_flag = false ;
 8002af2:	4b55      	ldr	r3, [pc, #340]	; (8002c48 <main+0x6a0>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 8002af8:	f000 fe30 	bl	800375c <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 8002afc:	4b47      	ldr	r3, [pc, #284]	; (8002c1c <main+0x674>)
 8002afe:	0018      	movs	r0, r3
 8002b00:	f006 ff02 	bl	8009908 <my_gnss_acq_coordinates>
 8002b04:	0003      	movs	r3, r0
 8002b06:	001a      	movs	r2, r3
 8002b08:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <main+0x6a4>)
 8002b0a:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 8002b0c:	f000 fe40 	bl	8003790 <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002b10:	4b4b      	ldr	r3, [pc, #300]	; (8002c40 <main+0x698>)
 8002b12:	0018      	movs	r0, r3
 8002b14:	f007 f87e 	bl	8009c14 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 8002b18:	4b40      	ldr	r3, [pc, #256]	; (8002c1c <main+0x674>)
 8002b1a:	7c1b      	ldrb	r3, [r3, #16]
 8002b1c:	4698      	mov	r8, r3
 8002b1e:	4b3f      	ldr	r3, [pc, #252]	; (8002c1c <main+0x674>)
 8002b20:	689c      	ldr	r4, [r3, #8]
 8002b22:	68dd      	ldr	r5, [r3, #12]
 8002b24:	4b3d      	ldr	r3, [pc, #244]	; (8002c1c <main+0x674>)
 8002b26:	8a5b      	ldrh	r3, [r3, #18]
 8002b28:	4699      	mov	r9, r3
 8002b2a:	4b3c      	ldr	r3, [pc, #240]	; (8002c1c <main+0x674>)
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	213c      	movs	r1, #60	; 0x3c
 8002b30:	0018      	movs	r0, r3
 8002b32:	f7fd fb03 	bl	800013c <__udivsi3>
 8002b36:	0003      	movs	r3, r0
 8002b38:	469c      	mov	ip, r3
 8002b3a:	239e      	movs	r3, #158	; 0x9e
 8002b3c:	005e      	lsls	r6, r3, #1
 8002b3e:	4a33      	ldr	r2, [pc, #204]	; (8002c0c <main+0x664>)
 8002b40:	4943      	ldr	r1, [pc, #268]	; (8002c50 <main+0x6a8>)
 8002b42:	4834      	ldr	r0, [pc, #208]	; (8002c14 <main+0x66c>)
 8002b44:	4663      	mov	r3, ip
 8002b46:	9305      	str	r3, [sp, #20]
 8002b48:	464b      	mov	r3, r9
 8002b4a:	9304      	str	r3, [sp, #16]
 8002b4c:	9402      	str	r4, [sp, #8]
 8002b4e:	9503      	str	r5, [sp, #12]
 8002b50:	4643      	mov	r3, r8
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	4b3a      	ldr	r3, [pc, #232]	; (8002c40 <main+0x698>)
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	0033      	movs	r3, r6
 8002b5a:	f009 faa9 	bl	800c0b0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002b5e:	4b2d      	ldr	r3, [pc, #180]	; (8002c14 <main+0x66c>)
 8002b60:	0018      	movs	r0, r3
 8002b62:	f000 fc19 	bl	8003398 <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 8002b66:	4b39      	ldr	r3, [pc, #228]	; (8002c4c <main+0x6a4>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d042      	beq.n	8002bf4 <main+0x64c>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002b6e:	4b2b      	ldr	r3, [pc, #172]	; (8002c1c <main+0x674>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	4b2a      	ldr	r3, [pc, #168]	; (8002c1c <main+0x674>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	0019      	movs	r1, r3
 8002b78:	0010      	movs	r0, r2
 8002b7a:	f006 feb5 	bl	80098e8 <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002b7e:	4b26      	ldr	r3, [pc, #152]	; (8002c18 <main+0x670>)
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	4698      	mov	r8, r3
 8002b84:	4b25      	ldr	r3, [pc, #148]	; (8002c1c <main+0x674>)
 8002b86:	689c      	ldr	r4, [r3, #8]
 8002b88:	68dd      	ldr	r5, [r3, #12]
 8002b8a:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <main+0x674>)
 8002b8c:	8a5b      	ldrh	r3, [r3, #18]
 8002b8e:	001e      	movs	r6, r3
 8002b90:	4b22      	ldr	r3, [pc, #136]	; (8002c1c <main+0x674>)
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	213c      	movs	r1, #60	; 0x3c
 8002b96:	0018      	movs	r0, r3
 8002b98:	f7fd fad0 	bl	800013c <__udivsi3>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	469c      	mov	ip, r3
 8002ba0:	4b1e      	ldr	r3, [pc, #120]	; (8002c1c <main+0x674>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	4b1d      	ldr	r3, [pc, #116]	; (8002c1c <main+0x674>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	492a      	ldr	r1, [pc, #168]	; (8002c54 <main+0x6ac>)
 8002baa:	481f      	ldr	r0, [pc, #124]	; (8002c28 <main+0x680>)
 8002bac:	9305      	str	r3, [sp, #20]
 8002bae:	9204      	str	r2, [sp, #16]
 8002bb0:	4663      	mov	r3, ip
 8002bb2:	9303      	str	r3, [sp, #12]
 8002bb4:	9602      	str	r6, [sp, #8]
 8002bb6:	9400      	str	r4, [sp, #0]
 8002bb8:	9501      	str	r5, [sp, #4]
 8002bba:	4642      	mov	r2, r8
 8002bbc:	f009 fa78 	bl	800c0b0 <sprintf>
			  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002bc0:	4b15      	ldr	r3, [pc, #84]	; (8002c18 <main+0x670>)
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	1c5a      	adds	r2, r3, #1
 8002bc6:	b291      	uxth	r1, r2
 8002bc8:	4a13      	ldr	r2, [pc, #76]	; (8002c18 <main+0x670>)
 8002bca:	8011      	strh	r1, [r2, #0]
 8002bcc:	4a16      	ldr	r2, [pc, #88]	; (8002c28 <main+0x680>)
 8002bce:	0011      	movs	r1, r2
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f006 fe1f 	bl	8009814 <my_astro_add_payload_2_queue>
			  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ;
 8002bd6:	2344      	movs	r3, #68	; 0x44
 8002bd8:	33ff      	adds	r3, #255	; 0xff
 8002bda:	001c      	movs	r4, r3
 8002bdc:	4a0b      	ldr	r2, [pc, #44]	; (8002c0c <main+0x664>)
 8002bde:	4913      	ldr	r1, [pc, #76]	; (8002c2c <main+0x684>)
 8002be0:	480c      	ldr	r0, [pc, #48]	; (8002c14 <main+0x66c>)
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <main+0x680>)
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	0023      	movs	r3, r4
 8002be8:	f009 fa62 	bl	800c0b0 <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 8002bec:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <main+0x66c>)
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f000 fbd2 	bl	8003398 <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002bf4:	4b0e      	ldr	r3, [pc, #56]	; (8002c30 <main+0x688>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f007 f84d 	bl	8009c98 <my_rtc_set_alarm>
 8002bfe:	1e03      	subs	r3, r0, #0
 8002c00:	d100      	bne.n	8002c04 <main+0x65c>
 8002c02:	e741      	b.n	8002a88 <main+0x4e0>
	  {
		  my_sys_deepsleep () ;
 8002c04:	f000 fca4 	bl	8003550 <my_sys_deepsleep>
	  while ( my_astro_evt_pin () )
 8002c08:	e73e      	b.n	8002a88 <main+0x4e0>
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	08012cbc 	.word	0x08012cbc
 8002c10:	08012d60 	.word	0x08012d60
 8002c14:	20000b10 	.word	0x20000b10
 8002c18:	20000a38 	.word	0x20000a38
 8002c1c:	20000ae8 	.word	0x20000ae8
 8002c20:	20000004 	.word	0x20000004
 8002c24:	08012d78 	.word	0x08012d78
 8002c28:	20000a3c 	.word	0x20000a3c
 8002c2c:	08012cd0 	.word	0x08012cd0
 8002c30:	2000000c 	.word	0x2000000c
 8002c34:	20000c0a 	.word	0x20000c0a
 8002c38:	08012d8c 	.word	0x08012d8c
 8002c3c:	20000c0c 	.word	0x20000c0c
 8002c40:	20000a24 	.word	0x20000a24
 8002c44:	08012d90 	.word	0x08012d90
 8002c48:	20000b00 	.word	0x20000b00
 8002c4c:	20000b01 	.word	0x20000b01
 8002c50:	08012cf4 	.word	0x08012cf4
 8002c54:	08012db0 	.word	0x08012db0

08002c58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c58:	b590      	push	{r4, r7, lr}
 8002c5a:	b095      	sub	sp, #84	; 0x54
 8002c5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c5e:	2414      	movs	r4, #20
 8002c60:	193b      	adds	r3, r7, r4
 8002c62:	0018      	movs	r0, r3
 8002c64:	233c      	movs	r3, #60	; 0x3c
 8002c66:	001a      	movs	r2, r3
 8002c68:	2100      	movs	r1, #0
 8002c6a:	f009 fab7 	bl	800c1dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	0018      	movs	r0, r3
 8002c72:	2310      	movs	r3, #16
 8002c74:	001a      	movs	r2, r3
 8002c76:	2100      	movs	r1, #0
 8002c78:	f009 fab0 	bl	800c1dc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c7c:	2380      	movs	r3, #128	; 0x80
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f001 ff29 	bl	8004ad8 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002c86:	f001 fec7 	bl	8004a18 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002c8a:	4b1d      	ldr	r3, [pc, #116]	; (8002d00 <SystemClock_Config+0xa8>)
 8002c8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c8e:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <SystemClock_Config+0xa8>)
 8002c90:	2118      	movs	r1, #24
 8002c92:	438a      	bics	r2, r1
 8002c94:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002c96:	193b      	adds	r3, r7, r4
 8002c98:	2206      	movs	r2, #6
 8002c9a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002c9c:	193b      	adds	r3, r7, r4
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ca2:	193b      	adds	r3, r7, r4
 8002ca4:	2280      	movs	r2, #128	; 0x80
 8002ca6:	0052      	lsls	r2, r2, #1
 8002ca8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002caa:	193b      	adds	r3, r7, r4
 8002cac:	2200      	movs	r2, #0
 8002cae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cb0:	193b      	adds	r3, r7, r4
 8002cb2:	2240      	movs	r2, #64	; 0x40
 8002cb4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002cb6:	193b      	adds	r3, r7, r4
 8002cb8:	2200      	movs	r2, #0
 8002cba:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cbc:	193b      	adds	r3, r7, r4
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f001 ff56 	bl	8004b70 <HAL_RCC_OscConfig>
 8002cc4:	1e03      	subs	r3, r0, #0
 8002cc6:	d001      	beq.n	8002ccc <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002cc8:	f000 fe88 	bl	80039dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ccc:	1d3b      	adds	r3, r7, #4
 8002cce:	2207      	movs	r2, #7
 8002cd0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	2200      	movs	r2, #0
 8002cdc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cde:	1d3b      	adds	r3, r7, #4
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ce4:	1d3b      	adds	r3, r7, #4
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f002 faa1 	bl	8005230 <HAL_RCC_ClockConfig>
 8002cee:	1e03      	subs	r3, r0, #0
 8002cf0:	d001      	beq.n	8002cf6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002cf2:	f000 fe73 	bl	80039dc <Error_Handler>
  }
}
 8002cf6:	46c0      	nop			; (mov r8, r8)
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	b015      	add	sp, #84	; 0x54
 8002cfc:	bd90      	pop	{r4, r7, pc}
 8002cfe:	46c0      	nop			; (mov r8, r8)
 8002d00:	40021000 	.word	0x40021000

08002d04 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b090      	sub	sp, #64	; 0x40
 8002d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002d0a:	232c      	movs	r3, #44	; 0x2c
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	0018      	movs	r0, r3
 8002d10:	2314      	movs	r3, #20
 8002d12:	001a      	movs	r2, r3
 8002d14:	2100      	movs	r1, #0
 8002d16:	f009 fa61 	bl	800c1dc <memset>
  RTC_DateTypeDef sDate = {0};
 8002d1a:	2328      	movs	r3, #40	; 0x28
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002d22:	003b      	movs	r3, r7
 8002d24:	0018      	movs	r0, r3
 8002d26:	2328      	movs	r3, #40	; 0x28
 8002d28:	001a      	movs	r2, r3
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	f009 fa56 	bl	800c1dc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002d30:	4b44      	ldr	r3, [pc, #272]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d32:	4a45      	ldr	r2, [pc, #276]	; (8002e48 <MX_RTC_Init+0x144>)
 8002d34:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002d36:	4b43      	ldr	r3, [pc, #268]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002d3c:	4b41      	ldr	r3, [pc, #260]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d3e:	227f      	movs	r2, #127	; 0x7f
 8002d40:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002d42:	4b40      	ldr	r3, [pc, #256]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d44:	22ff      	movs	r2, #255	; 0xff
 8002d46:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002d48:	4b3e      	ldr	r3, [pc, #248]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002d4e:	4b3d      	ldr	r3, [pc, #244]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002d54:	4b3b      	ldr	r3, [pc, #236]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002d5a:	4b3a      	ldr	r3, [pc, #232]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d5c:	2280      	movs	r2, #128	; 0x80
 8002d5e:	05d2      	lsls	r2, r2, #23
 8002d60:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002d62:	4b38      	ldr	r3, [pc, #224]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002d68:	4b36      	ldr	r3, [pc, #216]	; (8002e44 <MX_RTC_Init+0x140>)
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f002 fe46 	bl	80059fc <HAL_RTC_Init>
 8002d70:	1e03      	subs	r3, r0, #0
 8002d72:	d001      	beq.n	8002d78 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002d74:	f000 fe32 	bl	80039dc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002d78:	212c      	movs	r1, #44	; 0x2c
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002d80:	187b      	adds	r3, r7, r1
 8002d82:	2200      	movs	r2, #0
 8002d84:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002d86:	187b      	adds	r3, r7, r1
 8002d88:	2200      	movs	r2, #0
 8002d8a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002d8c:	187b      	adds	r3, r7, r1
 8002d8e:	2200      	movs	r2, #0
 8002d90:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002d92:	187b      	adds	r3, r7, r1
 8002d94:	2200      	movs	r2, #0
 8002d96:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002d98:	187b      	adds	r3, r7, r1
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002d9e:	1879      	adds	r1, r7, r1
 8002da0:	4b28      	ldr	r3, [pc, #160]	; (8002e44 <MX_RTC_Init+0x140>)
 8002da2:	2201      	movs	r2, #1
 8002da4:	0018      	movs	r0, r3
 8002da6:	f002 fecb 	bl	8005b40 <HAL_RTC_SetTime>
 8002daa:	1e03      	subs	r3, r0, #0
 8002dac:	d001      	beq.n	8002db2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002dae:	f000 fe15 	bl	80039dc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002db2:	2128      	movs	r1, #40	; 0x28
 8002db4:	187b      	adds	r3, r7, r1
 8002db6:	2206      	movs	r2, #6
 8002db8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002dba:	187b      	adds	r3, r7, r1
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002dc0:	187b      	adds	r3, r7, r1
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002dc6:	187b      	adds	r3, r7, r1
 8002dc8:	2200      	movs	r2, #0
 8002dca:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002dcc:	1879      	adds	r1, r7, r1
 8002dce:	4b1d      	ldr	r3, [pc, #116]	; (8002e44 <MX_RTC_Init+0x140>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f002 ffb8 	bl	8005d48 <HAL_RTC_SetDate>
 8002dd8:	1e03      	subs	r3, r0, #0
 8002dda:	d001      	beq.n	8002de0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002ddc:	f000 fdfe 	bl	80039dc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002de0:	003b      	movs	r3, r7
 8002de2:	2200      	movs	r2, #0
 8002de4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002de6:	003b      	movs	r3, r7
 8002de8:	2200      	movs	r2, #0
 8002dea:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002dec:	003b      	movs	r3, r7
 8002dee:	2200      	movs	r2, #0
 8002df0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002df2:	003b      	movs	r3, r7
 8002df4:	2200      	movs	r2, #0
 8002df6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002df8:	003b      	movs	r3, r7
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002dfe:	003b      	movs	r3, r7
 8002e00:	2200      	movs	r2, #0
 8002e02:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002e04:	003b      	movs	r3, r7
 8002e06:	2200      	movs	r2, #0
 8002e08:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002e0a:	003b      	movs	r3, r7
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002e10:	003b      	movs	r3, r7
 8002e12:	2200      	movs	r2, #0
 8002e14:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002e16:	003b      	movs	r3, r7
 8002e18:	2220      	movs	r2, #32
 8002e1a:	2101      	movs	r1, #1
 8002e1c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002e1e:	003b      	movs	r3, r7
 8002e20:	2280      	movs	r2, #128	; 0x80
 8002e22:	0052      	lsls	r2, r2, #1
 8002e24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002e26:	0039      	movs	r1, r7
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <MX_RTC_Init+0x140>)
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f003 f86b 	bl	8005f08 <HAL_RTC_SetAlarm_IT>
 8002e32:	1e03      	subs	r3, r0, #0
 8002e34:	d001      	beq.n	8002e3a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002e36:	f000 fdd1 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	b010      	add	sp, #64	; 0x40
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	200006f4 	.word	0x200006f4
 8002e48:	40002800 	.word	0x40002800

08002e4c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002e50:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e52:	4a1c      	ldr	r2, [pc, #112]	; (8002ec4 <MX_SPI1_Init+0x78>)
 8002e54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e56:	4b1a      	ldr	r3, [pc, #104]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e58:	2282      	movs	r2, #130	; 0x82
 8002e5a:	0052      	lsls	r2, r2, #1
 8002e5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e5e:	4b18      	ldr	r3, [pc, #96]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e64:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e66:	22e0      	movs	r2, #224	; 0xe0
 8002e68:	00d2      	lsls	r2, r2, #3
 8002e6a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e6c:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e72:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e78:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	0092      	lsls	r2, r2, #2
 8002e7e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e80:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e86:	4b0e      	ldr	r3, [pc, #56]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e92:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002e98:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002e9a:	2207      	movs	r2, #7
 8002e9c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e9e:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ea4:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002ea6:	2208      	movs	r2, #8
 8002ea8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002eaa:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <MX_SPI1_Init+0x74>)
 8002eac:	0018      	movs	r0, r3
 8002eae:	f003 fb0b 	bl	80064c8 <HAL_SPI_Init>
 8002eb2:	1e03      	subs	r3, r0, #0
 8002eb4:	d001      	beq.n	8002eba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002eb6:	f000 fd91 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	20000720 	.word	0x20000720
 8002ec4:	40013000 	.word	0x40013000

08002ec8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	230c      	movs	r3, #12
 8002ed4:	001a      	movs	r2, r3
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	f009 f980 	bl	800c1dc <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002edc:	4b15      	ldr	r3, [pc, #84]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002ede:	4a16      	ldr	r2, [pc, #88]	; (8002f38 <MX_TIM6_Init+0x70>)
 8002ee0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002ee2:	4b14      	ldr	r3, [pc, #80]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002ee4:	4a15      	ldr	r2, [pc, #84]	; (8002f3c <MX_TIM6_Init+0x74>)
 8002ee6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002eee:	4b11      	ldr	r3, [pc, #68]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002ef0:	4a13      	ldr	r2, [pc, #76]	; (8002f40 <MX_TIM6_Init+0x78>)
 8002ef2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ef4:	4b0f      	ldr	r3, [pc, #60]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002efa:	4b0e      	ldr	r3, [pc, #56]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002efc:	0018      	movs	r0, r3
 8002efe:	f003 fb9b 	bl	8006638 <HAL_TIM_Base_Init>
 8002f02:	1e03      	subs	r3, r0, #0
 8002f04:	d001      	beq.n	8002f0a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002f06:	f000 fd69 	bl	80039dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f0a:	1d3b      	adds	r3, r7, #4
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f10:	1d3b      	adds	r3, r7, #4
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002f16:	1d3a      	adds	r2, r7, #4
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <MX_TIM6_Init+0x6c>)
 8002f1a:	0011      	movs	r1, r2
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f003 fe33 	bl	8006b88 <HAL_TIMEx_MasterConfigSynchronization>
 8002f22:	1e03      	subs	r3, r0, #0
 8002f24:	d001      	beq.n	8002f2a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002f26:	f000 fd59 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b004      	add	sp, #16
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	20000784 	.word	0x20000784
 8002f38:	40001000 	.word	0x40001000
 8002f3c:	00003e7f 	.word	0x00003e7f
 8002f40:	000003e7 	.word	0x000003e7

08002f44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f48:	4b23      	ldr	r3, [pc, #140]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f4a:	4a24      	ldr	r2, [pc, #144]	; (8002fdc <MX_USART1_UART_Init+0x98>)
 8002f4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f4e:	4b22      	ldr	r3, [pc, #136]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f50:	22e1      	movs	r2, #225	; 0xe1
 8002f52:	0252      	lsls	r2, r2, #9
 8002f54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f56:	4b20      	ldr	r3, [pc, #128]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f5c:	4b1e      	ldr	r3, [pc, #120]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f62:	4b1d      	ldr	r3, [pc, #116]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f68:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f6a:	220c      	movs	r2, #12
 8002f6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f6e:	4b1a      	ldr	r3, [pc, #104]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f74:	4b18      	ldr	r3, [pc, #96]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f7a:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f80:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f86:	4b14      	ldr	r3, [pc, #80]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f8c:	4b12      	ldr	r3, [pc, #72]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f003 fe88 	bl	8006ca4 <HAL_UART_Init>
 8002f94:	1e03      	subs	r3, r0, #0
 8002f96:	d001      	beq.n	8002f9c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002f98:	f000 fd20 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f9c:	4b0e      	ldr	r3, [pc, #56]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f004 fe63 	bl	8007c6c <HAL_UARTEx_SetTxFifoThreshold>
 8002fa6:	1e03      	subs	r3, r0, #0
 8002fa8:	d001      	beq.n	8002fae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002faa:	f000 fd17 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fae:	4b0a      	ldr	r3, [pc, #40]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f004 fe9a 	bl	8007cec <HAL_UARTEx_SetRxFifoThreshold>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d001      	beq.n	8002fc0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002fbc:	f000 fd0e 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <MX_USART1_UART_Init+0x94>)
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f004 fe18 	bl	8007bf8 <HAL_UARTEx_DisableFifoMode>
 8002fc8:	1e03      	subs	r3, r0, #0
 8002fca:	d001      	beq.n	8002fd0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002fcc:	f000 fd06 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fd0:	46c0      	nop			; (mov r8, r8)
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	200007d0 	.word	0x200007d0
 8002fdc:	40013800 	.word	0x40013800

08002fe0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fe4:	4b23      	ldr	r3, [pc, #140]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8002fe6:	4a24      	ldr	r2, [pc, #144]	; (8003078 <MX_USART2_UART_Init+0x98>)
 8002fe8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fea:	4b22      	ldr	r3, [pc, #136]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8002fec:	22e1      	movs	r2, #225	; 0xe1
 8002fee:	0252      	lsls	r2, r2, #9
 8002ff0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ff2:	4b20      	ldr	r3, [pc, #128]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ff8:	4b1e      	ldr	r3, [pc, #120]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ffe:	4b1d      	ldr	r3, [pc, #116]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8003000:	2200      	movs	r2, #0
 8003002:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003004:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8003006:	220c      	movs	r2, #12
 8003008:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800300a:	4b1a      	ldr	r3, [pc, #104]	; (8003074 <MX_USART2_UART_Init+0x94>)
 800300c:	2200      	movs	r2, #0
 800300e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003010:	4b18      	ldr	r3, [pc, #96]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8003012:	2200      	movs	r2, #0
 8003014:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003016:	4b17      	ldr	r3, [pc, #92]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8003018:	2200      	movs	r2, #0
 800301a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800301c:	4b15      	ldr	r3, [pc, #84]	; (8003074 <MX_USART2_UART_Init+0x94>)
 800301e:	2200      	movs	r2, #0
 8003020:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003022:	4b14      	ldr	r3, [pc, #80]	; (8003074 <MX_USART2_UART_Init+0x94>)
 8003024:	2200      	movs	r2, #0
 8003026:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003028:	4b12      	ldr	r3, [pc, #72]	; (8003074 <MX_USART2_UART_Init+0x94>)
 800302a:	0018      	movs	r0, r3
 800302c:	f003 fe3a 	bl	8006ca4 <HAL_UART_Init>
 8003030:	1e03      	subs	r3, r0, #0
 8003032:	d001      	beq.n	8003038 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003034:	f000 fcd2 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003038:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <MX_USART2_UART_Init+0x94>)
 800303a:	2100      	movs	r1, #0
 800303c:	0018      	movs	r0, r3
 800303e:	f004 fe15 	bl	8007c6c <HAL_UARTEx_SetTxFifoThreshold>
 8003042:	1e03      	subs	r3, r0, #0
 8003044:	d001      	beq.n	800304a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003046:	f000 fcc9 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800304a:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <MX_USART2_UART_Init+0x94>)
 800304c:	2100      	movs	r1, #0
 800304e:	0018      	movs	r0, r3
 8003050:	f004 fe4c 	bl	8007cec <HAL_UARTEx_SetRxFifoThreshold>
 8003054:	1e03      	subs	r3, r0, #0
 8003056:	d001      	beq.n	800305c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003058:	f000 fcc0 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800305c:	4b05      	ldr	r3, [pc, #20]	; (8003074 <MX_USART2_UART_Init+0x94>)
 800305e:	0018      	movs	r0, r3
 8003060:	f004 fdca 	bl	8007bf8 <HAL_UARTEx_DisableFifoMode>
 8003064:	1e03      	subs	r3, r0, #0
 8003066:	d001      	beq.n	800306c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003068:	f000 fcb8 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800306c:	46c0      	nop			; (mov r8, r8)
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	20000864 	.word	0x20000864
 8003078:	40004400 	.word	0x40004400

0800307c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003080:	4b23      	ldr	r3, [pc, #140]	; (8003110 <MX_USART3_UART_Init+0x94>)
 8003082:	4a24      	ldr	r2, [pc, #144]	; (8003114 <MX_USART3_UART_Init+0x98>)
 8003084:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003086:	4b22      	ldr	r3, [pc, #136]	; (8003110 <MX_USART3_UART_Init+0x94>)
 8003088:	2296      	movs	r2, #150	; 0x96
 800308a:	0192      	lsls	r2, r2, #6
 800308c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800308e:	4b20      	ldr	r3, [pc, #128]	; (8003110 <MX_USART3_UART_Init+0x94>)
 8003090:	2200      	movs	r2, #0
 8003092:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003094:	4b1e      	ldr	r3, [pc, #120]	; (8003110 <MX_USART3_UART_Init+0x94>)
 8003096:	2200      	movs	r2, #0
 8003098:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800309a:	4b1d      	ldr	r3, [pc, #116]	; (8003110 <MX_USART3_UART_Init+0x94>)
 800309c:	2200      	movs	r2, #0
 800309e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80030a0:	4b1b      	ldr	r3, [pc, #108]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030a2:	220c      	movs	r2, #12
 80030a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030a6:	4b1a      	ldr	r3, [pc, #104]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80030ac:	4b18      	ldr	r3, [pc, #96]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030b2:	4b17      	ldr	r3, [pc, #92]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80030b8:	4b15      	ldr	r3, [pc, #84]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030be:	4b14      	ldr	r3, [pc, #80]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80030c4:	4b12      	ldr	r3, [pc, #72]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030c6:	0018      	movs	r0, r3
 80030c8:	f003 fdec 	bl	8006ca4 <HAL_UART_Init>
 80030cc:	1e03      	subs	r3, r0, #0
 80030ce:	d001      	beq.n	80030d4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80030d0:	f000 fc84 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030d6:	2100      	movs	r1, #0
 80030d8:	0018      	movs	r0, r3
 80030da:	f004 fdc7 	bl	8007c6c <HAL_UARTEx_SetTxFifoThreshold>
 80030de:	1e03      	subs	r3, r0, #0
 80030e0:	d001      	beq.n	80030e6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80030e2:	f000 fc7b 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030e6:	4b0a      	ldr	r3, [pc, #40]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030e8:	2100      	movs	r1, #0
 80030ea:	0018      	movs	r0, r3
 80030ec:	f004 fdfe 	bl	8007cec <HAL_UARTEx_SetRxFifoThreshold>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d001      	beq.n	80030f8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80030f4:	f000 fc72 	bl	80039dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80030f8:	4b05      	ldr	r3, [pc, #20]	; (8003110 <MX_USART3_UART_Init+0x94>)
 80030fa:	0018      	movs	r0, r3
 80030fc:	f004 fd7c 	bl	8007bf8 <HAL_UARTEx_DisableFifoMode>
 8003100:	1e03      	subs	r3, r0, #0
 8003102:	d001      	beq.n	8003108 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003104:	f000 fc6a 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003108:	46c0      	nop			; (mov r8, r8)
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	200008f8 	.word	0x200008f8
 8003114:	40004800 	.word	0x40004800

08003118 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 800311c:	4b16      	ldr	r3, [pc, #88]	; (8003178 <MX_USART5_UART_Init+0x60>)
 800311e:	4a17      	ldr	r2, [pc, #92]	; (800317c <MX_USART5_UART_Init+0x64>)
 8003120:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8003122:	4b15      	ldr	r3, [pc, #84]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003124:	2296      	movs	r2, #150	; 0x96
 8003126:	0192      	lsls	r2, r2, #6
 8003128:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800312a:	4b13      	ldr	r3, [pc, #76]	; (8003178 <MX_USART5_UART_Init+0x60>)
 800312c:	2200      	movs	r2, #0
 800312e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003132:	2200      	movs	r2, #0
 8003134:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003136:	4b10      	ldr	r3, [pc, #64]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003138:	2200      	movs	r2, #0
 800313a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800313c:	4b0e      	ldr	r3, [pc, #56]	; (8003178 <MX_USART5_UART_Init+0x60>)
 800313e:	220c      	movs	r2, #12
 8003140:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003142:	4b0d      	ldr	r3, [pc, #52]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003144:	2200      	movs	r2, #0
 8003146:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003148:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <MX_USART5_UART_Init+0x60>)
 800314a:	2200      	movs	r2, #0
 800314c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003150:	2200      	movs	r2, #0
 8003152:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003154:	4b08      	ldr	r3, [pc, #32]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003156:	2200      	movs	r2, #0
 8003158:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800315a:	4b07      	ldr	r3, [pc, #28]	; (8003178 <MX_USART5_UART_Init+0x60>)
 800315c:	2200      	movs	r2, #0
 800315e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003160:	4b05      	ldr	r3, [pc, #20]	; (8003178 <MX_USART5_UART_Init+0x60>)
 8003162:	0018      	movs	r0, r3
 8003164:	f003 fd9e 	bl	8006ca4 <HAL_UART_Init>
 8003168:	1e03      	subs	r3, r0, #0
 800316a:	d001      	beq.n	8003170 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 800316c:	f000 fc36 	bl	80039dc <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8003170:	46c0      	nop			; (mov r8, r8)
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	2000098c 	.word	0x2000098c
 800317c:	40005000 	.word	0x40005000

08003180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003180:	b590      	push	{r4, r7, lr}
 8003182:	b08b      	sub	sp, #44	; 0x2c
 8003184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003186:	2414      	movs	r4, #20
 8003188:	193b      	adds	r3, r7, r4
 800318a:	0018      	movs	r0, r3
 800318c:	2314      	movs	r3, #20
 800318e:	001a      	movs	r2, r3
 8003190:	2100      	movs	r1, #0
 8003192:	f009 f823 	bl	800c1dc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003196:	4b7a      	ldr	r3, [pc, #488]	; (8003380 <MX_GPIO_Init+0x200>)
 8003198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800319a:	4b79      	ldr	r3, [pc, #484]	; (8003380 <MX_GPIO_Init+0x200>)
 800319c:	2104      	movs	r1, #4
 800319e:	430a      	orrs	r2, r1
 80031a0:	635a      	str	r2, [r3, #52]	; 0x34
 80031a2:	4b77      	ldr	r3, [pc, #476]	; (8003380 <MX_GPIO_Init+0x200>)
 80031a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031a6:	2204      	movs	r2, #4
 80031a8:	4013      	ands	r3, r2
 80031aa:	613b      	str	r3, [r7, #16]
 80031ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ae:	4b74      	ldr	r3, [pc, #464]	; (8003380 <MX_GPIO_Init+0x200>)
 80031b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031b2:	4b73      	ldr	r3, [pc, #460]	; (8003380 <MX_GPIO_Init+0x200>)
 80031b4:	2101      	movs	r1, #1
 80031b6:	430a      	orrs	r2, r1
 80031b8:	635a      	str	r2, [r3, #52]	; 0x34
 80031ba:	4b71      	ldr	r3, [pc, #452]	; (8003380 <MX_GPIO_Init+0x200>)
 80031bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031be:	2201      	movs	r2, #1
 80031c0:	4013      	ands	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031c6:	4b6e      	ldr	r3, [pc, #440]	; (8003380 <MX_GPIO_Init+0x200>)
 80031c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031ca:	4b6d      	ldr	r3, [pc, #436]	; (8003380 <MX_GPIO_Init+0x200>)
 80031cc:	2102      	movs	r1, #2
 80031ce:	430a      	orrs	r2, r1
 80031d0:	635a      	str	r2, [r3, #52]	; 0x34
 80031d2:	4b6b      	ldr	r3, [pc, #428]	; (8003380 <MX_GPIO_Init+0x200>)
 80031d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d6:	2202      	movs	r2, #2
 80031d8:	4013      	ands	r3, r2
 80031da:	60bb      	str	r3, [r7, #8]
 80031dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80031de:	4b68      	ldr	r3, [pc, #416]	; (8003380 <MX_GPIO_Init+0x200>)
 80031e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031e2:	4b67      	ldr	r3, [pc, #412]	; (8003380 <MX_GPIO_Init+0x200>)
 80031e4:	2108      	movs	r1, #8
 80031e6:	430a      	orrs	r2, r1
 80031e8:	635a      	str	r2, [r3, #52]	; 0x34
 80031ea:	4b65      	ldr	r3, [pc, #404]	; (8003380 <MX_GPIO_Init+0x200>)
 80031ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ee:	2208      	movs	r2, #8
 80031f0:	4013      	ands	r3, r2
 80031f2:	607b      	str	r3, [r7, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 80031f6:	23a0      	movs	r3, #160	; 0xa0
 80031f8:	05db      	lsls	r3, r3, #23
 80031fa:	2200      	movs	r2, #0
 80031fc:	2110      	movs	r1, #16
 80031fe:	0018      	movs	r0, r3
 8003200:	f001 fbb9 	bl	8004976 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8003204:	495f      	ldr	r1, [pc, #380]	; (8003384 <MX_GPIO_Init+0x204>)
 8003206:	4b60      	ldr	r3, [pc, #384]	; (8003388 <MX_GPIO_Init+0x208>)
 8003208:	2200      	movs	r2, #0
 800320a:	0018      	movs	r0, r3
 800320c:	f001 fbb3 	bl	8004976 <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8003210:	2380      	movs	r3, #128	; 0x80
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	485c      	ldr	r0, [pc, #368]	; (8003388 <MX_GPIO_Init+0x208>)
 8003216:	2201      	movs	r2, #1
 8003218:	0019      	movs	r1, r3
 800321a:	f001 fbac 	bl	8004976 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 800321e:	4b5b      	ldr	r3, [pc, #364]	; (800338c <MX_GPIO_Init+0x20c>)
 8003220:	2200      	movs	r2, #0
 8003222:	2103      	movs	r1, #3
 8003224:	0018      	movs	r0, r3
 8003226:	f001 fba6 	bl	8004976 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 800322a:	193b      	adds	r3, r7, r4
 800322c:	2201      	movs	r2, #1
 800322e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003230:	193b      	adds	r3, r7, r4
 8003232:	2288      	movs	r2, #136	; 0x88
 8003234:	0352      	lsls	r2, r2, #13
 8003236:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	193b      	adds	r3, r7, r4
 800323a:	2200      	movs	r2, #0
 800323c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 800323e:	193a      	adds	r2, r7, r4
 8003240:	23a0      	movs	r3, #160	; 0xa0
 8003242:	05db      	lsls	r3, r3, #23
 8003244:	0011      	movs	r1, r2
 8003246:	0018      	movs	r0, r3
 8003248:	f001 f934 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 800324c:	193b      	adds	r3, r7, r4
 800324e:	2202      	movs	r2, #2
 8003250:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003252:	193b      	adds	r3, r7, r4
 8003254:	2200      	movs	r2, #0
 8003256:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003258:	193b      	adds	r3, r7, r4
 800325a:	2200      	movs	r2, #0
 800325c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 800325e:	193a      	adds	r2, r7, r4
 8003260:	23a0      	movs	r3, #160	; 0xa0
 8003262:	05db      	lsls	r3, r3, #23
 8003264:	0011      	movs	r1, r2
 8003266:	0018      	movs	r0, r3
 8003268:	f001 f924 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 800326c:	193b      	adds	r3, r7, r4
 800326e:	2210      	movs	r2, #16
 8003270:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003272:	193b      	adds	r3, r7, r4
 8003274:	2201      	movs	r2, #1
 8003276:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003278:	193b      	adds	r3, r7, r4
 800327a:	2200      	movs	r2, #0
 800327c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800327e:	193b      	adds	r3, r7, r4
 8003280:	2200      	movs	r2, #0
 8003282:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003284:	193a      	adds	r2, r7, r4
 8003286:	23a0      	movs	r3, #160	; 0xa0
 8003288:	05db      	lsls	r3, r3, #23
 800328a:	0011      	movs	r1, r2
 800328c:	0018      	movs	r0, r3
 800328e:	f001 f911 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8003292:	193b      	adds	r3, r7, r4
 8003294:	4a3e      	ldr	r2, [pc, #248]	; (8003390 <MX_GPIO_Init+0x210>)
 8003296:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003298:	193b      	adds	r3, r7, r4
 800329a:	2201      	movs	r2, #1
 800329c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329e:	193b      	adds	r3, r7, r4
 80032a0:	2200      	movs	r2, #0
 80032a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a4:	193b      	adds	r3, r7, r4
 80032a6:	2200      	movs	r2, #0
 80032a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032aa:	193b      	adds	r3, r7, r4
 80032ac:	4a36      	ldr	r2, [pc, #216]	; (8003388 <MX_GPIO_Init+0x208>)
 80032ae:	0019      	movs	r1, r3
 80032b0:	0010      	movs	r0, r2
 80032b2:	f001 f8ff 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 80032b6:	0021      	movs	r1, r4
 80032b8:	187b      	adds	r3, r7, r1
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80032be:	187b      	adds	r3, r7, r1
 80032c0:	2288      	movs	r2, #136	; 0x88
 80032c2:	0352      	lsls	r2, r2, #13
 80032c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c6:	187b      	adds	r3, r7, r1
 80032c8:	2200      	movs	r2, #0
 80032ca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032cc:	000c      	movs	r4, r1
 80032ce:	187b      	adds	r3, r7, r1
 80032d0:	4a2d      	ldr	r2, [pc, #180]	; (8003388 <MX_GPIO_Init+0x208>)
 80032d2:	0019      	movs	r1, r3
 80032d4:	0010      	movs	r0, r2
 80032d6:	f001 f8ed 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 80032da:	0021      	movs	r1, r4
 80032dc:	187b      	adds	r3, r7, r1
 80032de:	2280      	movs	r2, #128	; 0x80
 80032e0:	0192      	lsls	r2, r2, #6
 80032e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80032e4:	000c      	movs	r4, r1
 80032e6:	193b      	adds	r3, r7, r4
 80032e8:	2211      	movs	r2, #17
 80032ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ec:	193b      	adds	r3, r7, r4
 80032ee:	2200      	movs	r2, #0
 80032f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f2:	193b      	adds	r3, r7, r4
 80032f4:	2200      	movs	r2, #0
 80032f6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 80032f8:	193b      	adds	r3, r7, r4
 80032fa:	4a23      	ldr	r2, [pc, #140]	; (8003388 <MX_GPIO_Init+0x208>)
 80032fc:	0019      	movs	r1, r3
 80032fe:	0010      	movs	r0, r2
 8003300:	f001 f8d8 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 8003304:	193b      	adds	r3, r7, r4
 8003306:	4a23      	ldr	r2, [pc, #140]	; (8003394 <MX_GPIO_Init+0x214>)
 8003308:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800330a:	193b      	adds	r3, r7, r4
 800330c:	2200      	movs	r2, #0
 800330e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003310:	193b      	adds	r3, r7, r4
 8003312:	2200      	movs	r2, #0
 8003314:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003316:	193b      	adds	r3, r7, r4
 8003318:	4a1b      	ldr	r2, [pc, #108]	; (8003388 <MX_GPIO_Init+0x208>)
 800331a:	0019      	movs	r1, r3
 800331c:	0010      	movs	r0, r2
 800331e:	f001 f8c9 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 8003322:	193b      	adds	r3, r7, r4
 8003324:	2203      	movs	r2, #3
 8003326:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003328:	193b      	adds	r3, r7, r4
 800332a:	2201      	movs	r2, #1
 800332c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	193b      	adds	r3, r7, r4
 8003330:	2200      	movs	r2, #0
 8003332:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003334:	193b      	adds	r3, r7, r4
 8003336:	2200      	movs	r2, #0
 8003338:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800333a:	193b      	adds	r3, r7, r4
 800333c:	4a13      	ldr	r2, [pc, #76]	; (800338c <MX_GPIO_Init+0x20c>)
 800333e:	0019      	movs	r1, r3
 8003340:	0010      	movs	r0, r2
 8003342:	f001 f8b7 	bl	80044b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003346:	0021      	movs	r1, r4
 8003348:	187b      	adds	r3, r7, r1
 800334a:	220c      	movs	r2, #12
 800334c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800334e:	187b      	adds	r3, r7, r1
 8003350:	2200      	movs	r2, #0
 8003352:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003354:	187b      	adds	r3, r7, r1
 8003356:	2201      	movs	r2, #1
 8003358:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800335a:	187b      	adds	r3, r7, r1
 800335c:	4a0b      	ldr	r2, [pc, #44]	; (800338c <MX_GPIO_Init+0x20c>)
 800335e:	0019      	movs	r1, r3
 8003360:	0010      	movs	r0, r2
 8003362:	f001 f8a7 	bl	80044b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8003366:	2200      	movs	r2, #0
 8003368:	2100      	movs	r1, #0
 800336a:	2006      	movs	r0, #6
 800336c:	f001 f86c 	bl	8004448 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003370:	2006      	movs	r0, #6
 8003372:	f001 f87e 	bl	8004472 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003376:	46c0      	nop			; (mov r8, r8)
 8003378:	46bd      	mov	sp, r7
 800337a:	b00b      	add	sp, #44	; 0x2c
 800337c:	bd90      	pop	{r4, r7, pc}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	40021000 	.word	0x40021000
 8003384:	0000a403 	.word	0x0000a403
 8003388:	50000400 	.word	0x50000400
 800338c:	50000c00 	.word	0x50000c00
 8003390:	00008c03 	.word	0x00008c03
 8003394:	00004040 	.word	0x00004040

08003398 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	0018      	movs	r0, r3
 80033a4:	f7fc feae 	bl	8000104 <strlen>
 80033a8:	0003      	movs	r3, r0
 80033aa:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2bfa      	cmp	r3, #250	; 0xfa
 80033b0:	d908      	bls.n	80033c4 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 80033b2:	23fa      	movs	r3, #250	; 0xfa
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	490d      	ldr	r1, [pc, #52]	; (80033ec <send_debug_logs+0x54>)
 80033b8:	480d      	ldr	r0, [pc, #52]	; (80033f0 <send_debug_logs+0x58>)
 80033ba:	222a      	movs	r2, #42	; 0x2a
 80033bc:	f003 fd08 	bl	8006dd0 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 80033c0:	23fa      	movs	r3, #250	; 0xfa
 80033c2:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	23fa      	movs	r3, #250	; 0xfa
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4808      	ldr	r0, [pc, #32]	; (80033f0 <send_debug_logs+0x58>)
 80033d0:	f003 fcfe 	bl	8006dd0 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 80033d4:	23fa      	movs	r3, #250	; 0xfa
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4906      	ldr	r1, [pc, #24]	; (80033f4 <send_debug_logs+0x5c>)
 80033da:	4805      	ldr	r0, [pc, #20]	; (80033f0 <send_debug_logs+0x58>)
 80033dc:	2201      	movs	r2, #1
 80033de:	f003 fcf7 	bl	8006dd0 <HAL_UART_Transmit>
}
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	46bd      	mov	sp, r7
 80033e6:	b004      	add	sp, #16
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	08012dd0 	.word	0x08012dd0
 80033f0:	20000864 	.word	0x20000864
 80033f4:	08012dfc 	.word	0x08012dfc

080033f8 <my_sys_init>:
// SYS functions
void my_sys_init ( void )
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 80033fc:	4b3a      	ldr	r3, [pc, #232]	; (80034e8 <my_sys_init+0xf0>)
 80033fe:	2200      	movs	r2, #0
 8003400:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 8003402:	4b39      	ldr	r3, [pc, #228]	; (80034e8 <my_sys_init+0xf0>)
 8003404:	2200      	movs	r2, #0
 8003406:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 8003408:	4b38      	ldr	r3, [pc, #224]	; (80034ec <my_sys_init+0xf4>)
 800340a:	2104      	movs	r1, #4
 800340c:	0018      	movs	r0, r3
 800340e:	f001 fa95 	bl	800493c <HAL_GPIO_ReadPin>
 8003412:	0003      	movs	r3, r0
 8003414:	1e5a      	subs	r2, r3, #1
 8003416:	4193      	sbcs	r3, r2
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b35      	ldr	r3, [pc, #212]	; (80034f0 <my_sys_init+0xf8>)
 800341c:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 800341e:	4b33      	ldr	r3, [pc, #204]	; (80034ec <my_sys_init+0xf4>)
 8003420:	2108      	movs	r1, #8
 8003422:	0018      	movs	r0, r3
 8003424:	f001 fa8a 	bl	800493c <HAL_GPIO_ReadPin>
 8003428:	0003      	movs	r3, r0
 800342a:	1e5a      	subs	r2, r3, #1
 800342c:	4193      	sbcs	r3, r2
 800342e:	b2da      	uxtb	r2, r3
 8003430:	4b30      	ldr	r3, [pc, #192]	; (80034f4 <my_sys_init+0xfc>)
 8003432:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 8003434:	4b2e      	ldr	r3, [pc, #184]	; (80034f0 <my_sys_init+0xf8>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2201      	movs	r2, #1
 800343a:	4053      	eors	r3, r2
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d013      	beq.n	800346a <my_sys_init+0x72>
 8003442:	4b2c      	ldr	r3, [pc, #176]	; (80034f4 <my_sys_init+0xfc>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2201      	movs	r2, #1
 8003448:	4053      	eors	r3, r2
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00c      	beq.n	800346a <my_sys_init+0x72>
	{
		sys_mode = 0 ;
 8003450:	4b29      	ldr	r3, [pc, #164]	; (80034f8 <my_sys_init+0x100>)
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003456:	4b29      	ldr	r3, [pc, #164]	; (80034fc <my_sys_init+0x104>)
 8003458:	22e1      	movs	r2, #225	; 0xe1
 800345a:	0112      	lsls	r2, r2, #4
 800345c:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800345e:	4b28      	ldr	r3, [pc, #160]	; (8003500 <my_sys_init+0x108>)
 8003460:	2278      	movs	r2, #120	; 0x78
 8003462:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003464:	4b27      	ldr	r3, [pc, #156]	; (8003504 <my_sys_init+0x10c>)
 8003466:	221e      	movs	r2, #30
 8003468:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && !sw2 )
 800346a:	4b21      	ldr	r3, [pc, #132]	; (80034f0 <my_sys_init+0xf8>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d013      	beq.n	800349a <my_sys_init+0xa2>
 8003472:	4b20      	ldr	r3, [pc, #128]	; (80034f4 <my_sys_init+0xfc>)
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2201      	movs	r2, #1
 8003478:	4053      	eors	r3, r2
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00c      	beq.n	800349a <my_sys_init+0xa2>
	{
		sys_mode = 1 ;
 8003480:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <my_sys_init+0x100>)
 8003482:	2201      	movs	r2, #1
 8003484:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003486:	4b1d      	ldr	r3, [pc, #116]	; (80034fc <my_sys_init+0x104>)
 8003488:	22e1      	movs	r2, #225	; 0xe1
 800348a:	0112      	lsls	r2, r2, #4
 800348c:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800348e:	4b1c      	ldr	r3, [pc, #112]	; (8003500 <my_sys_init+0x108>)
 8003490:	2278      	movs	r2, #120	; 0x78
 8003492:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003494:	4b1b      	ldr	r3, [pc, #108]	; (8003504 <my_sys_init+0x10c>)
 8003496:	221e      	movs	r2, #30
 8003498:	801a      	strh	r2, [r3, #0]
	}
	if ( !sw1 && sw2 )
 800349a:	4b15      	ldr	r3, [pc, #84]	; (80034f0 <my_sys_init+0xf8>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	2201      	movs	r2, #1
 80034a0:	4053      	eors	r3, r2
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d011      	beq.n	80034cc <my_sys_init+0xd4>
 80034a8:	4b12      	ldr	r3, [pc, #72]	; (80034f4 <my_sys_init+0xfc>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00d      	beq.n	80034cc <my_sys_init+0xd4>
	{
		sys_mode = 2 ;
 80034b0:	4b11      	ldr	r3, [pc, #68]	; (80034f8 <my_sys_init+0x100>)
 80034b2:	2202      	movs	r2, #2
 80034b4:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_5_MIN ;
 80034b6:	4b11      	ldr	r3, [pc, #68]	; (80034fc <my_sys_init+0x104>)
 80034b8:	2296      	movs	r2, #150	; 0x96
 80034ba:	0052      	lsls	r2, r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_10_MIN ;
 80034be:	4b10      	ldr	r3, [pc, #64]	; (8003500 <my_sys_init+0x108>)
 80034c0:	2296      	movs	r2, #150	; 0x96
 80034c2:	0092      	lsls	r2, r2, #2
 80034c4:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_1_MIN ;
 80034c6:	4b0f      	ldr	r3, [pc, #60]	; (8003504 <my_sys_init+0x10c>)
 80034c8:	223c      	movs	r2, #60	; 0x3c
 80034ca:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && sw2 )
 80034cc:	4b08      	ldr	r3, [pc, #32]	; (80034f0 <my_sys_init+0xf8>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d006      	beq.n	80034e2 <my_sys_init+0xea>
 80034d4:	4b07      	ldr	r3, [pc, #28]	; (80034f4 <my_sys_init+0xfc>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d002      	beq.n	80034e2 <my_sys_init+0xea>
	{
		sys_mode = 3 ;
 80034dc:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <my_sys_init+0x100>)
 80034de:	2203      	movs	r2, #3
 80034e0:	701a      	strb	r2, [r3, #0]
	}
}
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000ae8 	.word	0x20000ae8
 80034ec:	50000c00 	.word	0x50000c00
 80034f0:	20000a20 	.word	0x20000a20
 80034f4:	20000a21 	.word	0x20000a21
 80034f8:	20000a22 	.word	0x20000a22
 80034fc:	2000000c 	.word	0x2000000c
 8003500:	2000001a 	.word	0x2000001a
 8003504:	2000001c 	.word	0x2000001c

08003508 <my_sys_restart>:
	send_debug_logs ( rtc_dt_s ) ;
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
}

void my_sys_restart ( void )
{
 8003508:	b590      	push	{r4, r7, lr}
 800350a:	b083      	sub	sp, #12
 800350c:	af02      	add	r7, sp, #8
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <my_sys_restart+0x38>)
 8003510:	0018      	movs	r0, r3
 8003512:	f006 fb7f 	bl	8009c14 <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003516:	23de      	movs	r3, #222	; 0xde
 8003518:	009c      	lsls	r4, r3, #2
 800351a:	4a0a      	ldr	r2, [pc, #40]	; (8003544 <my_sys_restart+0x3c>)
 800351c:	490a      	ldr	r1, [pc, #40]	; (8003548 <my_sys_restart+0x40>)
 800351e:	480b      	ldr	r0, [pc, #44]	; (800354c <my_sys_restart+0x44>)
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <my_sys_restart+0x38>)
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	0023      	movs	r3, r4
 8003526:	f008 fdc3 	bl	800c0b0 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 800352a:	4b08      	ldr	r3, [pc, #32]	; (800354c <my_sys_restart+0x44>)
 800352c:	0018      	movs	r0, r3
 800352e:	f7ff ff33 	bl	8003398 <send_debug_logs>
	HAL_NVIC_SystemReset () ;
 8003532:	f000 ffae 	bl	8004492 <HAL_NVIC_SystemReset>
}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	46bd      	mov	sp, r7
 800353a:	b001      	add	sp, #4
 800353c:	bd90      	pop	{r4, r7, pc}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	20000a24 	.word	0x20000a24
 8003544:	08012cbc 	.word	0x08012cbc
 8003548:	08012d90 	.word	0x08012d90
 800354c:	20000b10 	.word	0x20000b10

08003550 <my_sys_deepsleep>:
	sprintf ( dbg_payload , "%s,%d,%s, Wake-up after Standby" , __FILE__ , __LINE__ , rtc_dt_s ) ;
	send_debug_logs ( dbg_payload ) ;
}

void my_sys_deepsleep ( void )
{
 8003550:	b590      	push	{r4, r7, lr}
 8003552:	b083      	sub	sp, #12
 8003554:	af02      	add	r7, sp, #8
	sprintf ( dbg_payload , "%s,%d,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE" , __FILE__ , __LINE__ ) ;
 8003556:	4b17      	ldr	r3, [pc, #92]	; (80035b4 <my_sys_deepsleep+0x64>)
 8003558:	4a17      	ldr	r2, [pc, #92]	; (80035b8 <my_sys_deepsleep+0x68>)
 800355a:	4918      	ldr	r1, [pc, #96]	; (80035bc <my_sys_deepsleep+0x6c>)
 800355c:	4818      	ldr	r0, [pc, #96]	; (80035c0 <my_sys_deepsleep+0x70>)
 800355e:	f008 fda7 	bl	800c0b0 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 8003562:	4b17      	ldr	r3, [pc, #92]	; (80035c0 <my_sys_deepsleep+0x70>)
 8003564:	0018      	movs	r0, r3
 8003566:	f7ff ff17 	bl	8003398 <send_debug_logs>
	my_tim_stop () ;
 800356a:	f000 f9f1 	bl	8003950 <my_tim_stop>
	HAL_SuspendTick () ;
 800356e:	f000 fe7b 	bl	8004268 <HAL_SuspendTick>
	my_rtc_alarm_flag = false ;
 8003572:	4b14      	ldr	r3, [pc, #80]	; (80035c4 <my_sys_deepsleep+0x74>)
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
	HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8003578:	2380      	movs	r3, #128	; 0x80
 800357a:	01db      	lsls	r3, r3, #7
 800357c:	2102      	movs	r1, #2
 800357e:	0018      	movs	r0, r3
 8003580:	f001 fa58 	bl	8004a34 <HAL_PWR_EnterSTOPMode>
	HAL_ResumeTick () ;
 8003584:	f000 fe7e 	bl	8004284 <HAL_ResumeTick>
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 8003588:	4b0f      	ldr	r3, [pc, #60]	; (80035c8 <my_sys_deepsleep+0x78>)
 800358a:	0018      	movs	r0, r3
 800358c:	f006 fb42 	bl	8009c14 <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,Wake-up after deepsleep" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003590:	4c0e      	ldr	r4, [pc, #56]	; (80035cc <my_sys_deepsleep+0x7c>)
 8003592:	4a09      	ldr	r2, [pc, #36]	; (80035b8 <my_sys_deepsleep+0x68>)
 8003594:	490e      	ldr	r1, [pc, #56]	; (80035d0 <my_sys_deepsleep+0x80>)
 8003596:	480a      	ldr	r0, [pc, #40]	; (80035c0 <my_sys_deepsleep+0x70>)
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <my_sys_deepsleep+0x78>)
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	0023      	movs	r3, r4
 800359e:	f008 fd87 	bl	800c0b0 <sprintf>
	send_debug_logs ( dbg_payload ) ;
 80035a2:	4b07      	ldr	r3, [pc, #28]	; (80035c0 <my_sys_deepsleep+0x70>)
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7ff fef7 	bl	8003398 <send_debug_logs>
}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b001      	add	sp, #4
 80035b0:	bd90      	pop	{r4, r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	0000038b 	.word	0x0000038b
 80035b8:	08012cbc 	.word	0x08012cbc
 80035bc:	08012e20 	.word	0x08012e20
 80035c0:	20000b10 	.word	0x20000b10
 80035c4:	20000b00 	.word	0x20000b00
 80035c8:	20000a24 	.word	0x20000a24
 80035cc:	00000393 	.word	0x00000393
 80035d0:	08012e54 	.word	0x08012e54

080035d4 <my_sys_change_watchdog_time_ths>:

void my_sys_change_watchdog_time_ths ( uint32_t t )
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_1_H )
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	2396      	movs	r3, #150	; 0x96
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d30b      	bcc.n	80035fe <my_sys_change_watchdog_time_ths+0x2a>
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	23e1      	movs	r3, #225	; 0xe1
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d806      	bhi.n	80035fe <my_sys_change_watchdog_time_ths+0x2a>
	{
		sys_watchdog_time_ths = t ;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	4b04      	ldr	r3, [pc, #16]	; (8003608 <my_sys_change_watchdog_time_ths+0x34>)
 80035f6:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 80035f8:	4b04      	ldr	r3, [pc, #16]	; (800360c <my_sys_change_watchdog_time_ths+0x38>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	721a      	strb	r2, [r3, #8]
	}
}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	46bd      	mov	sp, r7
 8003602:	b002      	add	sp, #8
 8003604:	bd80      	pop	{r7, pc}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	20000008 	.word	0x20000008
 800360c:	20000adc 	.word	0x20000adc

08003610 <my_sys_change_AlarmA_time>:
void my_sys_change_AlarmA_time ( uint32_t t )
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_100_D )
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	2396      	movs	r3, #150	; 0x96
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	429a      	cmp	r2, r3
 8003620:	d309      	bcc.n	8003636 <my_sys_change_AlarmA_time+0x26>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a06      	ldr	r2, [pc, #24]	; (8003640 <my_sys_change_AlarmA_time+0x30>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d805      	bhi.n	8003636 <my_sys_change_AlarmA_time+0x26>
	{
		my_rtc_alarmA_time = t ;
 800362a:	4b06      	ldr	r3, [pc, #24]	; (8003644 <my_sys_change_AlarmA_time+0x34>)
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	601a      	str	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 8003630:	4b05      	ldr	r3, [pc, #20]	; (8003648 <my_sys_change_AlarmA_time+0x38>)
 8003632:	2201      	movs	r2, #1
 8003634:	721a      	strb	r2, [r3, #8]
	}
}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	46bd      	mov	sp, r7
 800363a:	b002      	add	sp, #8
 800363c:	bd80      	pop	{r7, pc}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	0083d600 	.word	0x0083d600
 8003644:	2000000c 	.word	0x2000000c
 8003648:	20000adc 	.word	0x20000adc

0800364c <my_sys_change_fix_acq_ths>:
void my_sys_change_fix_acq_ths ( uint32_t t )
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_45_SEC && t <= TIME_THS_10_MIN )
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b2c      	cmp	r3, #44	; 0x2c
 8003658:	d90b      	bls.n	8003672 <my_sys_change_fix_acq_ths+0x26>
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	2396      	movs	r3, #150	; 0x96
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	429a      	cmp	r2, r3
 8003662:	d806      	bhi.n	8003672 <my_sys_change_fix_acq_ths+0x26>
	{
		fix_acq_ths = t ;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	b29a      	uxth	r2, r3
 8003668:	4b04      	ldr	r3, [pc, #16]	; (800367c <my_sys_change_fix_acq_ths+0x30>)
 800366a:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 800366c:	4b04      	ldr	r3, [pc, #16]	; (8003680 <my_sys_change_fix_acq_ths+0x34>)
 800366e:	2201      	movs	r2, #1
 8003670:	721a      	strb	r2, [r3, #8]
	}
}
 8003672:	46c0      	nop			; (mov r8, r8)
 8003674:	46bd      	mov	sp, r7
 8003676:	b002      	add	sp, #8
 8003678:	bd80      	pop	{r7, pc}
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	2000001a 	.word	0x2000001a
 8003680:	20000adc 	.word	0x20000adc

08003684 <my_sys_change_min_tns_time_ths>:
void my_sys_change_min_tns_time_ths ( uint32_t t )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_15_SEC && t <= TIME_THS_10_MIN )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b0e      	cmp	r3, #14
 8003690:	d90b      	bls.n	80036aa <my_sys_change_min_tns_time_ths+0x26>
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	2396      	movs	r3, #150	; 0x96
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	429a      	cmp	r2, r3
 800369a:	d806      	bhi.n	80036aa <my_sys_change_min_tns_time_ths+0x26>
	{
		min_tns_time_ths = t ;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	b29a      	uxth	r2, r3
 80036a0:	4b04      	ldr	r3, [pc, #16]	; (80036b4 <my_sys_change_min_tns_time_ths+0x30>)
 80036a2:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 80036a4:	4b04      	ldr	r3, [pc, #16]	; (80036b8 <my_sys_change_min_tns_time_ths+0x34>)
 80036a6:	2201      	movs	r2, #1
 80036a8:	721a      	strb	r2, [r3, #8]
	}
}
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	46bd      	mov	sp, r7
 80036ae:	b002      	add	sp, #8
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	46c0      	nop			; (mov r8, r8)
 80036b4:	2000001c 	.word	0x2000001c
 80036b8:	20000adc 	.word	0x20000adc

080036bc <my_sys_change_pdop_ths>:
void my_sys_change_pdop_ths ( uint32_t p )
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
	if ( p >= 0.01 && p <= 100 )
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00d      	beq.n	80036e6 <my_sys_change_pdop_ths+0x2a>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b64      	cmp	r3, #100	; 0x64
 80036ce:	d80a      	bhi.n	80036e6 <my_sys_change_pdop_ths+0x2a>
	{
		pdop_ths = p ;
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f7fe fe93 	bl	80023fc <__aeabi_ui2d>
 80036d6:	0002      	movs	r2, r0
 80036d8:	000b      	movs	r3, r1
 80036da:	4905      	ldr	r1, [pc, #20]	; (80036f0 <my_sys_change_pdop_ths+0x34>)
 80036dc:	600a      	str	r2, [r1, #0]
 80036de:	604b      	str	r3, [r1, #4]
		my_astro_cmd.is_executed = true ;
 80036e0:	4b04      	ldr	r3, [pc, #16]	; (80036f4 <my_sys_change_pdop_ths+0x38>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	721a      	strb	r2, [r3, #8]
	}
}
 80036e6:	46c0      	nop			; (mov r8, r8)
 80036e8:	46bd      	mov	sp, r7
 80036ea:	b002      	add	sp, #8
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	20000020 	.word	0x20000020
 80036f4:	20000adc 	.word	0x20000adc

080036f8 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	0002      	movs	r2, r0
 8003700:	1dfb      	adds	r3, r7, #7
 8003702:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Włączenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 8003704:	1dfb      	adds	r3, r7, #7
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d10e      	bne.n	800372a <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 800370c:	2380      	movs	r3, #128	; 0x80
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	4811      	ldr	r0, [pc, #68]	; (8003758 <my_ant_sw_pos+0x60>)
 8003712:	2200      	movs	r2, #0
 8003714:	0019      	movs	r1, r3
 8003716:	f001 f92e 	bl	8004976 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	480e      	ldr	r0, [pc, #56]	; (8003758 <my_ant_sw_pos+0x60>)
 8003720:	2201      	movs	r2, #1
 8003722:	0019      	movs	r1, r3
 8003724:	f001 f927 	bl	8004976 <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8003728:	e011      	b.n	800374e <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 800372a:	1dfb      	adds	r3, r7, #7
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	2b02      	cmp	r3, #2
 8003730:	d10d      	bne.n	800374e <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 8003732:	2380      	movs	r3, #128	; 0x80
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	4808      	ldr	r0, [pc, #32]	; (8003758 <my_ant_sw_pos+0x60>)
 8003738:	2201      	movs	r2, #1
 800373a:	0019      	movs	r1, r3
 800373c:	f001 f91b 	bl	8004976 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 8003740:	2380      	movs	r3, #128	; 0x80
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	4804      	ldr	r0, [pc, #16]	; (8003758 <my_ant_sw_pos+0x60>)
 8003746:	2200      	movs	r2, #0
 8003748:	0019      	movs	r1, r3
 800374a:	f001 f914 	bl	8004976 <HAL_GPIO_WritePin>
}
 800374e:	46c0      	nop			; (mov r8, r8)
 8003750:	46bd      	mov	sp, r7
 8003752:	b002      	add	sp, #8
 8003754:	bd80      	pop	{r7, pc}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	50000400 	.word	0x50000400

0800375c <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 8003760:	2001      	movs	r0, #1
 8003762:	f7ff ffc9 	bl	80036f8 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003766:	2380      	movs	r3, #128	; 0x80
 8003768:	021b      	lsls	r3, r3, #8
 800376a:	4808      	ldr	r0, [pc, #32]	; (800378c <my_gnss_sw_on+0x30>)
 800376c:	2201      	movs	r2, #1
 800376e:	0019      	movs	r1, r3
 8003770:	f001 f901 	bl	8004976 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8003774:	2380      	movs	r3, #128	; 0x80
 8003776:	019b      	lsls	r3, r3, #6
 8003778:	4804      	ldr	r0, [pc, #16]	; (800378c <my_gnss_sw_on+0x30>)
 800377a:	2201      	movs	r2, #1
 800377c:	0019      	movs	r1, r3
 800377e:	f001 f8fa 	bl	8004976 <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 8003782:	f7ff fcc9 	bl	8003118 <MX_USART5_UART_Init>
}
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	50000400 	.word	0x50000400

08003790 <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 8003794:	2002      	movs	r0, #2
 8003796:	f7ff ffaf 	bl	80036f8 <my_ant_sw_pos>
	if ( sys_mode < 2 )
 800379a:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <my_gnss_sw_off+0x3c>)
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d811      	bhi.n	80037c6 <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 80037a2:	2380      	movs	r3, #128	; 0x80
 80037a4:	021b      	lsls	r3, r3, #8
 80037a6:	480a      	ldr	r0, [pc, #40]	; (80037d0 <my_gnss_sw_off+0x40>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	0019      	movs	r1, r3
 80037ac:	f001 f8e3 	bl	8004976 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 80037b0:	2380      	movs	r3, #128	; 0x80
 80037b2:	019b      	lsls	r3, r3, #6
 80037b4:	4806      	ldr	r0, [pc, #24]	; (80037d0 <my_gnss_sw_off+0x40>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	0019      	movs	r1, r3
 80037ba:	f001 f8dc 	bl	8004976 <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 80037be:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <my_gnss_sw_off+0x44>)
 80037c0:	0018      	movs	r0, r3
 80037c2:	f003 fac5 	bl	8006d50 <HAL_UART_DeInit>
	}
}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	20000a22 	.word	0x20000a22
 80037d0:	50000400 	.word	0x50000400
 80037d4:	2000098c 	.word	0x2000098c

080037d8 <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	000a      	movs	r2, r1
 80037e2:	1cfb      	adds	r3, r7, #3
 80037e4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 80037e6:	23fa      	movs	r3, #250	; 0xfa
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4809      	ldr	r0, [pc, #36]	; (8003814 <my_gnss_receive_byte+0x3c>)
 80037ee:	2201      	movs	r2, #1
 80037f0:	f003 fb92 	bl	8006f18 <HAL_UART_Receive>
	if ( sys_mode > 0 )
 80037f4:	4b08      	ldr	r3, [pc, #32]	; (8003818 <my_gnss_receive_byte+0x40>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d006      	beq.n	800380a <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 80037fc:	23fa      	movs	r3, #250	; 0xfa
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	4806      	ldr	r0, [pc, #24]	; (800381c <my_gnss_receive_byte+0x44>)
 8003804:	2201      	movs	r2, #1
 8003806:	f003 fae3 	bl	8006dd0 <HAL_UART_Transmit>
}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	b002      	add	sp, #8
 8003810:	bd80      	pop	{r7, pc}
 8003812:	46c0      	nop			; (mov r8, r8)
 8003814:	2000098c 	.word	0x2000098c
 8003818:	20000a22 	.word	0x20000a22
 800381c:	20000864 	.word	0x20000864

08003820 <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003824:	4b0a      	ldr	r3, [pc, #40]	; (8003850 <my_astronode_reset+0x30>)
 8003826:	2201      	movs	r2, #1
 8003828:	2102      	movs	r1, #2
 800382a:	0018      	movs	r0, r3
 800382c:	f001 f8a3 	bl	8004976 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8003830:	2001      	movs	r0, #1
 8003832:	f000 fcf5 	bl	8004220 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003836:	4b06      	ldr	r3, [pc, #24]	; (8003850 <my_astronode_reset+0x30>)
 8003838:	2200      	movs	r2, #0
 800383a:	2102      	movs	r1, #2
 800383c:	0018      	movs	r0, r3
 800383e:	f001 f89a 	bl	8004976 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8003842:	20fa      	movs	r0, #250	; 0xfa
 8003844:	f000 fcec 	bl	8004220 <HAL_Delay>
}
 8003848:	46c0      	nop			; (mov r8, r8)
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	50000400 	.word	0x50000400

08003854 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 800385e:	4b0a      	ldr	r3, [pc, #40]	; (8003888 <send_astronode_request+0x34>)
 8003860:	0018      	movs	r0, r3
 8003862:	f7ff fd99 	bl	8003398 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	0018      	movs	r0, r3
 800386a:	f7ff fd95 	bl	8003398 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	b29a      	uxth	r2, r3
 8003872:	23fa      	movs	r3, #250	; 0xfa
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4804      	ldr	r0, [pc, #16]	; (800388c <send_astronode_request+0x38>)
 800387a:	f003 faa9 	bl	8006dd0 <HAL_UART_Transmit>
}
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	46bd      	mov	sp, r7
 8003882:	b002      	add	sp, #8
 8003884:	bd80      	pop	{r7, pc}
 8003886:	46c0      	nop			; (mov r8, r8)
 8003888:	08012e80 	.word	0x08012e80
 800388c:	200008f8 	.word	0x200008f8

08003890 <get_systick>:
uint32_t get_systick ( void )
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003894:	f000 fcba 	bl	800420c <HAL_GetTick>
 8003898:	0003      	movs	r3, r0
}
 800389a:	0018      	movs	r0, r3
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	000a      	movs	r2, r1
 80038aa:	1cbb      	adds	r3, r7, #2
 80038ac:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 80038ae:	f7ff ffef 	bl	8003890 <get_systick>
 80038b2:	0002      	movs	r2, r0
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	1cba      	adds	r2, r7, #2
 80038ba:	8812      	ldrh	r2, [r2, #0]
 80038bc:	429a      	cmp	r2, r3
 80038be:	419b      	sbcs	r3, r3
 80038c0:	425b      	negs	r3, r3
 80038c2:	b2db      	uxtb	r3, r3
}
 80038c4:	0018      	movs	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	b002      	add	sp, #8
 80038ca:	bd80      	pop	{r7, pc}

080038cc <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80038d4:	6879      	ldr	r1, [r7, #4]
 80038d6:	4806      	ldr	r0, [pc, #24]	; (80038f0 <is_astronode_character_received+0x24>)
 80038d8:	2364      	movs	r3, #100	; 0x64
 80038da:	2201      	movs	r2, #1
 80038dc:	f003 fb1c 	bl	8006f18 <HAL_UART_Receive>
 80038e0:	0003      	movs	r3, r0
 80038e2:	425a      	negs	r2, r3
 80038e4:	4153      	adcs	r3, r2
 80038e6:	b2db      	uxtb	r3, r3
}
 80038e8:	0018      	movs	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b002      	add	sp, #8
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	200008f8 	.word	0x200008f8

080038f4 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 80038f8:	4b06      	ldr	r3, [pc, #24]	; (8003914 <my_astro_evt_pin+0x20>)
 80038fa:	2104      	movs	r1, #4
 80038fc:	0018      	movs	r0, r3
 80038fe:	f001 f81d 	bl	800493c <HAL_GPIO_ReadPin>
 8003902:	0003      	movs	r3, r0
 8003904:	3b01      	subs	r3, #1
 8003906:	425a      	negs	r2, r3
 8003908:	4153      	adcs	r3, r2
 800390a:	b2db      	uxtb	r3, r3
}
 800390c:	0018      	movs	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	50000400 	.word	0x50000400

08003918 <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 800391c:	4b03      	ldr	r3, [pc, #12]	; (800392c <my_tim_init+0x14>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2202      	movs	r2, #2
 8003922:	4252      	negs	r2, r2
 8003924:	611a      	str	r2, [r3, #16]
}
 8003926:	46c0      	nop			; (mov r8, r8)
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	20000784 	.word	0x20000784

08003930 <my_tim_start>:

void my_tim_start ()
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8003934:	4b04      	ldr	r3, [pc, #16]	; (8003948 <my_tim_start+0x18>)
 8003936:	2200      	movs	r2, #0
 8003938:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 800393a:	4b04      	ldr	r3, [pc, #16]	; (800394c <my_tim_start+0x1c>)
 800393c:	0018      	movs	r0, r3
 800393e:	f002 fed3 	bl	80066e8 <HAL_TIM_Base_Start_IT>
}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	20000c34 	.word	0x20000c34
 800394c:	20000784 	.word	0x20000784

08003950 <my_tim_stop>:

void my_tim_stop ()
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 8003954:	4b03      	ldr	r3, [pc, #12]	; (8003964 <my_tim_stop+0x14>)
 8003956:	0018      	movs	r0, r3
 8003958:	f002 ff28 	bl	80067ac <HAL_TIM_Base_Stop_IT>
}
 800395c:	46c0      	nop			; (mov r8, r8)
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	20000784 	.word	0x20000784

08003968 <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a0a      	ldr	r2, [pc, #40]	; (80039a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d10d      	bne.n	8003996 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 800397a:	4b0a      	ldr	r3, [pc, #40]	; (80039a4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800397c:	881b      	ldrh	r3, [r3, #0]
 800397e:	3301      	adds	r3, #1
 8003980:	b29a      	uxth	r2, r3
 8003982:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003984:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > sys_watchdog_time_ths )
 8003986:	4b07      	ldr	r3, [pc, #28]	; (80039a4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003988:	881a      	ldrh	r2, [r3, #0]
 800398a:	4b07      	ldr	r3, [pc, #28]	; (80039a8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	429a      	cmp	r2, r3
 8003990:	d901      	bls.n	8003996 <HAL_TIM_PeriodElapsedCallback+0x2e>
			my_sys_restart () ;
 8003992:	f7ff fdb9 	bl	8003508 <my_sys_restart>
	}
}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	46bd      	mov	sp, r7
 800399a:	b002      	add	sp, #8
 800399c:	bd80      	pop	{r7, pc}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	40001000 	.word	0x40001000
 80039a4:	20000c34 	.word	0x20000c34
 80039a8:	20000008 	.word	0x20000008

080039ac <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczyść flagę alarmu
	my_rtc_alarm_flag = true ;
 80039b4:	4b03      	ldr	r3, [pc, #12]	; (80039c4 <HAL_RTC_AlarmAEventCallback+0x18>)
 80039b6:	2201      	movs	r2, #1
 80039b8:	701a      	strb	r2, [r3, #0]
}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b002      	add	sp, #8
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	20000b00 	.word	0x20000b00

080039c8 <HAL_GPIO_EXTI_Rising_Callback>:

// ASTRO EVT Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	0002      	movs	r2, r0
 80039d0:	1dbb      	adds	r3, r7, #6
 80039d2:	801a      	strh	r2, [r3, #0]

}
 80039d4:	46c0      	nop			; (mov r8, r8)
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b002      	add	sp, #8
 80039da:	bd80      	pop	{r7, pc}

080039dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039e0:	b672      	cpsid	i
}
 80039e2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039e4:	e7fe      	b.n	80039e4 <Error_Handler+0x8>
	...

080039e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ee:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <HAL_MspInit+0x4c>)
 80039f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039f2:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <HAL_MspInit+0x4c>)
 80039f4:	2101      	movs	r1, #1
 80039f6:	430a      	orrs	r2, r1
 80039f8:	641a      	str	r2, [r3, #64]	; 0x40
 80039fa:	4b0e      	ldr	r3, [pc, #56]	; (8003a34 <HAL_MspInit+0x4c>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	2201      	movs	r2, #1
 8003a00:	4013      	ands	r3, r2
 8003a02:	607b      	str	r3, [r7, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <HAL_MspInit+0x4c>)
 8003a08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a0a:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <HAL_MspInit+0x4c>)
 8003a0c:	2180      	movs	r1, #128	; 0x80
 8003a0e:	0549      	lsls	r1, r1, #21
 8003a10:	430a      	orrs	r2, r1
 8003a12:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a14:	4b07      	ldr	r3, [pc, #28]	; (8003a34 <HAL_MspInit+0x4c>)
 8003a16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a18:	2380      	movs	r3, #128	; 0x80
 8003a1a:	055b      	lsls	r3, r3, #21
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003a22:	23c0      	movs	r3, #192	; 0xc0
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	0018      	movs	r0, r3
 8003a28:	f000 fc3a 	bl	80042a0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b002      	add	sp, #8
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40021000 	.word	0x40021000

08003a38 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003a38:	b590      	push	{r4, r7, lr}
 8003a3a:	b097      	sub	sp, #92	; 0x5c
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a40:	240c      	movs	r4, #12
 8003a42:	193b      	adds	r3, r7, r4
 8003a44:	0018      	movs	r0, r3
 8003a46:	234c      	movs	r3, #76	; 0x4c
 8003a48:	001a      	movs	r2, r3
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	f008 fbc6 	bl	800c1dc <memset>
  if(hrtc->Instance==RTC)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a19      	ldr	r2, [pc, #100]	; (8003abc <HAL_RTC_MspInit+0x84>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d12c      	bne.n	8003ab4 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003a5a:	193b      	adds	r3, r7, r4
 8003a5c:	2280      	movs	r2, #128	; 0x80
 8003a5e:	0292      	lsls	r2, r2, #10
 8003a60:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003a62:	193b      	adds	r3, r7, r4
 8003a64:	2280      	movs	r2, #128	; 0x80
 8003a66:	0052      	lsls	r2, r2, #1
 8003a68:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a6a:	193b      	adds	r3, r7, r4
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f001 fd89 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8003a72:	1e03      	subs	r3, r0, #0
 8003a74:	d001      	beq.n	8003a7a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003a76:	f7ff ffb1 	bl	80039dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003a7a:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <HAL_RTC_MspInit+0x88>)
 8003a7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a7e:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <HAL_RTC_MspInit+0x88>)
 8003a80:	2180      	movs	r1, #128	; 0x80
 8003a82:	0209      	lsls	r1, r1, #8
 8003a84:	430a      	orrs	r2, r1
 8003a86:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003a88:	4b0d      	ldr	r3, [pc, #52]	; (8003ac0 <HAL_RTC_MspInit+0x88>)
 8003a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a8c:	4b0c      	ldr	r3, [pc, #48]	; (8003ac0 <HAL_RTC_MspInit+0x88>)
 8003a8e:	2180      	movs	r1, #128	; 0x80
 8003a90:	00c9      	lsls	r1, r1, #3
 8003a92:	430a      	orrs	r2, r1
 8003a94:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a96:	4b0a      	ldr	r3, [pc, #40]	; (8003ac0 <HAL_RTC_MspInit+0x88>)
 8003a98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a9a:	2380      	movs	r3, #128	; 0x80
 8003a9c:	00db      	lsls	r3, r3, #3
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2103      	movs	r1, #3
 8003aa8:	2002      	movs	r0, #2
 8003aaa:	f000 fccd 	bl	8004448 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003aae:	2002      	movs	r0, #2
 8003ab0:	f000 fcdf 	bl	8004472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003ab4:	46c0      	nop			; (mov r8, r8)
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	b017      	add	sp, #92	; 0x5c
 8003aba:	bd90      	pop	{r4, r7, pc}
 8003abc:	40002800 	.word	0x40002800
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ac4:	b590      	push	{r4, r7, lr}
 8003ac6:	b08b      	sub	sp, #44	; 0x2c
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003acc:	2414      	movs	r4, #20
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	2314      	movs	r3, #20
 8003ad4:	001a      	movs	r2, r3
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	f008 fb80 	bl	800c1dc <memset>
  if(hspi->Instance==SPI1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1b      	ldr	r2, [pc, #108]	; (8003b50 <HAL_SPI_MspInit+0x8c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d130      	bne.n	8003b48 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ae6:	4b1b      	ldr	r3, [pc, #108]	; (8003b54 <HAL_SPI_MspInit+0x90>)
 8003ae8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aea:	4b1a      	ldr	r3, [pc, #104]	; (8003b54 <HAL_SPI_MspInit+0x90>)
 8003aec:	2180      	movs	r1, #128	; 0x80
 8003aee:	0149      	lsls	r1, r1, #5
 8003af0:	430a      	orrs	r2, r1
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40
 8003af4:	4b17      	ldr	r3, [pc, #92]	; (8003b54 <HAL_SPI_MspInit+0x90>)
 8003af6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003af8:	2380      	movs	r3, #128	; 0x80
 8003afa:	015b      	lsls	r3, r3, #5
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
 8003b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b02:	4b14      	ldr	r3, [pc, #80]	; (8003b54 <HAL_SPI_MspInit+0x90>)
 8003b04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b06:	4b13      	ldr	r3, [pc, #76]	; (8003b54 <HAL_SPI_MspInit+0x90>)
 8003b08:	2101      	movs	r1, #1
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	635a      	str	r2, [r3, #52]	; 0x34
 8003b0e:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <HAL_SPI_MspInit+0x90>)
 8003b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b12:	2201      	movs	r2, #1
 8003b14:	4013      	ands	r3, r2
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003b1a:	0021      	movs	r1, r4
 8003b1c:	187b      	adds	r3, r7, r1
 8003b1e:	22e0      	movs	r2, #224	; 0xe0
 8003b20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b22:	187b      	adds	r3, r7, r1
 8003b24:	2202      	movs	r2, #2
 8003b26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b28:	187b      	adds	r3, r7, r1
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2e:	187b      	adds	r3, r7, r1
 8003b30:	2200      	movs	r2, #0
 8003b32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003b34:	187b      	adds	r3, r7, r1
 8003b36:	2200      	movs	r2, #0
 8003b38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b3a:	187a      	adds	r2, r7, r1
 8003b3c:	23a0      	movs	r3, #160	; 0xa0
 8003b3e:	05db      	lsls	r3, r3, #23
 8003b40:	0011      	movs	r1, r2
 8003b42:	0018      	movs	r0, r3
 8003b44:	f000 fcb6 	bl	80044b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b00b      	add	sp, #44	; 0x2c
 8003b4e:	bd90      	pop	{r4, r7, pc}
 8003b50:	40013000 	.word	0x40013000
 8003b54:	40021000 	.word	0x40021000

08003b58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a0d      	ldr	r2, [pc, #52]	; (8003b9c <HAL_TIM_Base_MspInit+0x44>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d113      	bne.n	8003b92 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <HAL_TIM_Base_MspInit+0x48>)
 8003b6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <HAL_TIM_Base_MspInit+0x48>)
 8003b70:	2110      	movs	r1, #16
 8003b72:	430a      	orrs	r2, r1
 8003b74:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b76:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <HAL_TIM_Base_MspInit+0x48>)
 8003b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b7a:	2210      	movs	r2, #16
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 8003b82:	2200      	movs	r2, #0
 8003b84:	2102      	movs	r1, #2
 8003b86:	2011      	movs	r0, #17
 8003b88:	f000 fc5e 	bl	8004448 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003b8c:	2011      	movs	r0, #17
 8003b8e:	f000 fc70 	bl	8004472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003b92:	46c0      	nop			; (mov r8, r8)
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b004      	add	sp, #16
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	40001000 	.word	0x40001000
 8003ba0:	40021000 	.word	0x40021000

08003ba4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ba4:	b590      	push	{r4, r7, lr}
 8003ba6:	b0a3      	sub	sp, #140	; 0x8c
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bac:	2374      	movs	r3, #116	; 0x74
 8003bae:	18fb      	adds	r3, r7, r3
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	2314      	movs	r3, #20
 8003bb4:	001a      	movs	r2, r3
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	f008 fb10 	bl	800c1dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bbc:	2428      	movs	r4, #40	; 0x28
 8003bbe:	193b      	adds	r3, r7, r4
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	234c      	movs	r3, #76	; 0x4c
 8003bc4:	001a      	movs	r2, r3
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	f008 fb08 	bl	800c1dc <memset>
  if(huart->Instance==USART1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a84      	ldr	r2, [pc, #528]	; (8003de4 <HAL_UART_MspInit+0x240>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d140      	bne.n	8003c58 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003bd6:	193b      	adds	r3, r7, r4
 8003bd8:	2201      	movs	r2, #1
 8003bda:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003bdc:	193b      	adds	r3, r7, r4
 8003bde:	2200      	movs	r2, #0
 8003be0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003be2:	193b      	adds	r3, r7, r4
 8003be4:	0018      	movs	r0, r3
 8003be6:	f001 fccd 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8003bea:	1e03      	subs	r3, r0, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003bee:	f7ff fef5 	bl	80039dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bf2:	4b7d      	ldr	r3, [pc, #500]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003bf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bf6:	4b7c      	ldr	r3, [pc, #496]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003bf8:	2180      	movs	r1, #128	; 0x80
 8003bfa:	01c9      	lsls	r1, r1, #7
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	641a      	str	r2, [r3, #64]	; 0x40
 8003c00:	4b79      	ldr	r3, [pc, #484]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c04:	2380      	movs	r3, #128	; 0x80
 8003c06:	01db      	lsls	r3, r3, #7
 8003c08:	4013      	ands	r3, r2
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c0e:	4b76      	ldr	r3, [pc, #472]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c12:	4b75      	ldr	r3, [pc, #468]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c14:	2101      	movs	r1, #1
 8003c16:	430a      	orrs	r2, r1
 8003c18:	635a      	str	r2, [r3, #52]	; 0x34
 8003c1a:	4b73      	ldr	r3, [pc, #460]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	2201      	movs	r2, #1
 8003c20:	4013      	ands	r3, r2
 8003c22:	623b      	str	r3, [r7, #32]
 8003c24:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 8003c26:	2174      	movs	r1, #116	; 0x74
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	22c0      	movs	r2, #192	; 0xc0
 8003c2c:	00d2      	lsls	r2, r2, #3
 8003c2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c30:	187b      	adds	r3, r7, r1
 8003c32:	2202      	movs	r2, #2
 8003c34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c36:	187b      	adds	r3, r7, r1
 8003c38:	2200      	movs	r2, #0
 8003c3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c3c:	187b      	adds	r3, r7, r1
 8003c3e:	2200      	movs	r2, #0
 8003c40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003c42:	187b      	adds	r3, r7, r1
 8003c44:	2201      	movs	r2, #1
 8003c46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c48:	187a      	adds	r2, r7, r1
 8003c4a:	23a0      	movs	r3, #160	; 0xa0
 8003c4c:	05db      	lsls	r3, r3, #23
 8003c4e:	0011      	movs	r1, r2
 8003c50:	0018      	movs	r0, r3
 8003c52:	f000 fc2f 	bl	80044b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8003c56:	e0c0      	b.n	8003dda <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a63      	ldr	r2, [pc, #396]	; (8003dec <HAL_UART_MspInit+0x248>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d140      	bne.n	8003ce4 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003c62:	2128      	movs	r1, #40	; 0x28
 8003c64:	187b      	adds	r3, r7, r1
 8003c66:	2202      	movs	r2, #2
 8003c68:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003c6a:	187b      	adds	r3, r7, r1
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c70:	187b      	adds	r3, r7, r1
 8003c72:	0018      	movs	r0, r3
 8003c74:	f001 fc86 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8003c78:	1e03      	subs	r3, r0, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003c7c:	f7ff feae 	bl	80039dc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c80:	4b59      	ldr	r3, [pc, #356]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c84:	4b58      	ldr	r3, [pc, #352]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c86:	2180      	movs	r1, #128	; 0x80
 8003c88:	0289      	lsls	r1, r1, #10
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c8e:	4b56      	ldr	r3, [pc, #344]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c92:	2380      	movs	r3, #128	; 0x80
 8003c94:	029b      	lsls	r3, r3, #10
 8003c96:	4013      	ands	r3, r2
 8003c98:	61fb      	str	r3, [r7, #28]
 8003c9a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c9c:	4b52      	ldr	r3, [pc, #328]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003c9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ca0:	4b51      	ldr	r3, [pc, #324]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	635a      	str	r2, [r3, #52]	; 0x34
 8003ca8:	4b4f      	ldr	r3, [pc, #316]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cac:	2201      	movs	r2, #1
 8003cae:	4013      	ands	r3, r2
 8003cb0:	61bb      	str	r3, [r7, #24]
 8003cb2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8003cb4:	2174      	movs	r1, #116	; 0x74
 8003cb6:	187b      	adds	r3, r7, r1
 8003cb8:	220c      	movs	r2, #12
 8003cba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc2:	187b      	adds	r3, r7, r1
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc8:	187b      	adds	r3, r7, r1
 8003cca:	2200      	movs	r2, #0
 8003ccc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003cce:	187b      	adds	r3, r7, r1
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cd4:	187a      	adds	r2, r7, r1
 8003cd6:	23a0      	movs	r3, #160	; 0xa0
 8003cd8:	05db      	lsls	r3, r3, #23
 8003cda:	0011      	movs	r1, r2
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f000 fbe9 	bl	80044b4 <HAL_GPIO_Init>
}
 8003ce2:	e07a      	b.n	8003dda <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a41      	ldr	r2, [pc, #260]	; (8003df0 <HAL_UART_MspInit+0x24c>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d140      	bne.n	8003d70 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003cee:	2128      	movs	r1, #40	; 0x28
 8003cf0:	187b      	adds	r3, r7, r1
 8003cf2:	2204      	movs	r2, #4
 8003cf4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003cf6:	187b      	adds	r3, r7, r1
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cfc:	187b      	adds	r3, r7, r1
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f001 fc40 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8003d04:	1e03      	subs	r3, r0, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_UART_MspInit+0x168>
      Error_Handler();
 8003d08:	f7ff fe68 	bl	80039dc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d0c:	4b36      	ldr	r3, [pc, #216]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d10:	4b35      	ldr	r3, [pc, #212]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d12:	2180      	movs	r1, #128	; 0x80
 8003d14:	02c9      	lsls	r1, r1, #11
 8003d16:	430a      	orrs	r2, r1
 8003d18:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d1a:	4b33      	ldr	r3, [pc, #204]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d1e:	2380      	movs	r3, #128	; 0x80
 8003d20:	02db      	lsls	r3, r3, #11
 8003d22:	4013      	ands	r3, r2
 8003d24:	617b      	str	r3, [r7, #20]
 8003d26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d28:	4b2f      	ldr	r3, [pc, #188]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d2c:	4b2e      	ldr	r3, [pc, #184]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d2e:	2102      	movs	r1, #2
 8003d30:	430a      	orrs	r2, r1
 8003d32:	635a      	str	r2, [r3, #52]	; 0x34
 8003d34:	4b2c      	ldr	r3, [pc, #176]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d38:	2202      	movs	r2, #2
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
 8003d3e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8003d40:	2174      	movs	r1, #116	; 0x74
 8003d42:	187b      	adds	r3, r7, r1
 8003d44:	22c0      	movs	r2, #192	; 0xc0
 8003d46:	0092      	lsls	r2, r2, #2
 8003d48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d50:	187b      	adds	r3, r7, r1
 8003d52:	2200      	movs	r2, #0
 8003d54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	2200      	movs	r2, #0
 8003d5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2204      	movs	r2, #4
 8003d60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d62:	187b      	adds	r3, r7, r1
 8003d64:	4a23      	ldr	r2, [pc, #140]	; (8003df4 <HAL_UART_MspInit+0x250>)
 8003d66:	0019      	movs	r1, r3
 8003d68:	0010      	movs	r0, r2
 8003d6a:	f000 fba3 	bl	80044b4 <HAL_GPIO_Init>
}
 8003d6e:	e034      	b.n	8003dda <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a20      	ldr	r2, [pc, #128]	; (8003df8 <HAL_UART_MspInit+0x254>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d12f      	bne.n	8003dda <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003d7a:	4b1b      	ldr	r3, [pc, #108]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d7e:	4b1a      	ldr	r3, [pc, #104]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d80:	2180      	movs	r1, #128	; 0x80
 8003d82:	0049      	lsls	r1, r1, #1
 8003d84:	430a      	orrs	r2, r1
 8003d86:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d88:	4b17      	ldr	r3, [pc, #92]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d8c:	2380      	movs	r3, #128	; 0x80
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	4013      	ands	r3, r2
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d96:	4b14      	ldr	r3, [pc, #80]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d9a:	4b13      	ldr	r3, [pc, #76]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003d9c:	2102      	movs	r1, #2
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	635a      	str	r2, [r3, #52]	; 0x34
 8003da2:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <HAL_UART_MspInit+0x244>)
 8003da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da6:	2202      	movs	r2, #2
 8003da8:	4013      	ands	r3, r2
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003dae:	2174      	movs	r1, #116	; 0x74
 8003db0:	187b      	adds	r3, r7, r1
 8003db2:	2218      	movs	r2, #24
 8003db4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db6:	187b      	adds	r3, r7, r1
 8003db8:	2202      	movs	r2, #2
 8003dba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dbc:	187b      	adds	r3, r7, r1
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc2:	187b      	adds	r3, r7, r1
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8003dc8:	187b      	adds	r3, r7, r1
 8003dca:	2203      	movs	r2, #3
 8003dcc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dce:	187b      	adds	r3, r7, r1
 8003dd0:	4a08      	ldr	r2, [pc, #32]	; (8003df4 <HAL_UART_MspInit+0x250>)
 8003dd2:	0019      	movs	r1, r3
 8003dd4:	0010      	movs	r0, r2
 8003dd6:	f000 fb6d 	bl	80044b4 <HAL_GPIO_Init>
}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	b023      	add	sp, #140	; 0x8c
 8003de0:	bd90      	pop	{r4, r7, pc}
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	40013800 	.word	0x40013800
 8003de8:	40021000 	.word	0x40021000
 8003dec:	40004400 	.word	0x40004400
 8003df0:	40004800 	.word	0x40004800
 8003df4:	50000400 	.word	0x50000400
 8003df8:	40005000 	.word	0x40005000

08003dfc <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a25      	ldr	r2, [pc, #148]	; (8003ea0 <HAL_UART_MspDeInit+0xa4>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d10e      	bne.n	8003e2c <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003e0e:	4b25      	ldr	r3, [pc, #148]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e12:	4b24      	ldr	r3, [pc, #144]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e14:	4924      	ldr	r1, [pc, #144]	; (8003ea8 <HAL_UART_MspDeInit+0xac>)
 8003e16:	400a      	ands	r2, r1
 8003e18:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 8003e1a:	23c0      	movs	r3, #192	; 0xc0
 8003e1c:	00da      	lsls	r2, r3, #3
 8003e1e:	23a0      	movs	r3, #160	; 0xa0
 8003e20:	05db      	lsls	r3, r3, #23
 8003e22:	0011      	movs	r1, r2
 8003e24:	0018      	movs	r0, r3
 8003e26:	f000 fcb1 	bl	800478c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003e2a:	e034      	b.n	8003e96 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a1e      	ldr	r2, [pc, #120]	; (8003eac <HAL_UART_MspDeInit+0xb0>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d10c      	bne.n	8003e50 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003e36:	4b1b      	ldr	r3, [pc, #108]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e3a:	4b1a      	ldr	r3, [pc, #104]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e3c:	491c      	ldr	r1, [pc, #112]	; (8003eb0 <HAL_UART_MspDeInit+0xb4>)
 8003e3e:	400a      	ands	r2, r1
 8003e40:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8003e42:	23a0      	movs	r3, #160	; 0xa0
 8003e44:	05db      	lsls	r3, r3, #23
 8003e46:	210c      	movs	r1, #12
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f000 fc9f 	bl	800478c <HAL_GPIO_DeInit>
}
 8003e4e:	e022      	b.n	8003e96 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a17      	ldr	r2, [pc, #92]	; (8003eb4 <HAL_UART_MspDeInit+0xb8>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d10d      	bne.n	8003e76 <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003e5a:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e5e:	4b11      	ldr	r3, [pc, #68]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e60:	4915      	ldr	r1, [pc, #84]	; (8003eb8 <HAL_UART_MspDeInit+0xbc>)
 8003e62:	400a      	ands	r2, r1
 8003e64:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003e66:	23c0      	movs	r3, #192	; 0xc0
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	4a14      	ldr	r2, [pc, #80]	; (8003ebc <HAL_UART_MspDeInit+0xc0>)
 8003e6c:	0019      	movs	r1, r3
 8003e6e:	0010      	movs	r0, r2
 8003e70:	f000 fc8c 	bl	800478c <HAL_GPIO_DeInit>
}
 8003e74:	e00f      	b.n	8003e96 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a11      	ldr	r2, [pc, #68]	; (8003ec0 <HAL_UART_MspDeInit+0xc4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d10a      	bne.n	8003e96 <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8003e80:	4b08      	ldr	r3, [pc, #32]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e84:	4b07      	ldr	r3, [pc, #28]	; (8003ea4 <HAL_UART_MspDeInit+0xa8>)
 8003e86:	490f      	ldr	r1, [pc, #60]	; (8003ec4 <HAL_UART_MspDeInit+0xc8>)
 8003e88:	400a      	ands	r2, r1
 8003e8a:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003e8c:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <HAL_UART_MspDeInit+0xc0>)
 8003e8e:	2118      	movs	r1, #24
 8003e90:	0018      	movs	r0, r3
 8003e92:	f000 fc7b 	bl	800478c <HAL_GPIO_DeInit>
}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b002      	add	sp, #8
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	46c0      	nop			; (mov r8, r8)
 8003ea0:	40013800 	.word	0x40013800
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	ffffbfff 	.word	0xffffbfff
 8003eac:	40004400 	.word	0x40004400
 8003eb0:	fffdffff 	.word	0xfffdffff
 8003eb4:	40004800 	.word	0x40004800
 8003eb8:	fffbffff 	.word	0xfffbffff
 8003ebc:	50000400 	.word	0x50000400
 8003ec0:	40005000 	.word	0x40005000
 8003ec4:	fffffeff 	.word	0xfffffeff

08003ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ecc:	e7fe      	b.n	8003ecc <NMI_Handler+0x4>

08003ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ed2:	e7fe      	b.n	8003ed2 <HardFault_Handler+0x4>

08003ed4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ee2:	46c0      	nop			; (mov r8, r8)
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003eec:	f000 f97c 	bl	80041e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ef0:	46c0      	nop			; (mov r8, r8)
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
	...

08003ef8 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003efc:	4b03      	ldr	r3, [pc, #12]	; (8003f0c <RTC_TAMP_IRQHandler+0x14>)
 8003efe:	0018      	movs	r0, r3
 8003f00:	f002 f942 	bl	8006188 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	200006f4 	.word	0x200006f4

08003f10 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_Pin);
 8003f14:	2004      	movs	r0, #4
 8003f16:	f000 fd4b 	bl	80049b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f24:	4b03      	ldr	r3, [pc, #12]	; (8003f34 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003f26:	0018      	movs	r0, r3
 8003f28:	f002 fc6e 	bl	8006808 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003f2c:	46c0      	nop			; (mov r8, r8)
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	46c0      	nop			; (mov r8, r8)
 8003f34:	20000784 	.word	0x20000784

08003f38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  return 1;
 8003f3c:	2301      	movs	r3, #1
}
 8003f3e:	0018      	movs	r0, r3
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <_kill>:

int _kill(int pid, int sig)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f4e:	f008 fa39 	bl	800c3c4 <__errno>
 8003f52:	0003      	movs	r3, r0
 8003f54:	2216      	movs	r2, #22
 8003f56:	601a      	str	r2, [r3, #0]
  return -1;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	425b      	negs	r3, r3
}
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	b002      	add	sp, #8
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <_exit>:

void _exit (int status)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	425a      	negs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	0011      	movs	r1, r2
 8003f74:	0018      	movs	r0, r3
 8003f76:	f7ff ffe5 	bl	8003f44 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f7a:	e7fe      	b.n	8003f7a <_exit+0x16>

08003f7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	e00a      	b.n	8003fa4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f8e:	e000      	b.n	8003f92 <_read+0x16>
 8003f90:	bf00      	nop
 8003f92:	0001      	movs	r1, r0
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	60ba      	str	r2, [r7, #8]
 8003f9a:	b2ca      	uxtb	r2, r1
 8003f9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	617b      	str	r3, [r7, #20]
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	dbf0      	blt.n	8003f8e <_read+0x12>
  }

  return len;
 8003fac:	687b      	ldr	r3, [r7, #4]
}
 8003fae:	0018      	movs	r0, r3
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	b006      	add	sp, #24
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b086      	sub	sp, #24
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	617b      	str	r3, [r7, #20]
 8003fc6:	e009      	b.n	8003fdc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	60ba      	str	r2, [r7, #8]
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	e000      	b.n	8003fd6 <_write+0x20>
 8003fd4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	dbf1      	blt.n	8003fc8 <_write+0x12>
  }
  return len;
 8003fe4:	687b      	ldr	r3, [r7, #4]
}
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	b006      	add	sp, #24
 8003fec:	bd80      	pop	{r7, pc}

08003fee <_close>:

int _close(int file)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	425b      	negs	r3, r3
}
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	b002      	add	sp, #8
 8004000:	bd80      	pop	{r7, pc}

08004002 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2280      	movs	r2, #128	; 0x80
 8004010:	0192      	lsls	r2, r2, #6
 8004012:	605a      	str	r2, [r3, #4]
  return 0;
 8004014:	2300      	movs	r3, #0
}
 8004016:	0018      	movs	r0, r3
 8004018:	46bd      	mov	sp, r7
 800401a:	b002      	add	sp, #8
 800401c:	bd80      	pop	{r7, pc}

0800401e <_isatty>:

int _isatty(int file)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b082      	sub	sp, #8
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004026:	2301      	movs	r3, #1
}
 8004028:	0018      	movs	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	b002      	add	sp, #8
 800402e:	bd80      	pop	{r7, pc}

08004030 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800403c:	2300      	movs	r3, #0
}
 800403e:	0018      	movs	r0, r3
 8004040:	46bd      	mov	sp, r7
 8004042:	b004      	add	sp, #16
 8004044:	bd80      	pop	{r7, pc}
	...

08004048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004050:	4a14      	ldr	r2, [pc, #80]	; (80040a4 <_sbrk+0x5c>)
 8004052:	4b15      	ldr	r3, [pc, #84]	; (80040a8 <_sbrk+0x60>)
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800405c:	4b13      	ldr	r3, [pc, #76]	; (80040ac <_sbrk+0x64>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d102      	bne.n	800406a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004064:	4b11      	ldr	r3, [pc, #68]	; (80040ac <_sbrk+0x64>)
 8004066:	4a12      	ldr	r2, [pc, #72]	; (80040b0 <_sbrk+0x68>)
 8004068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800406a:	4b10      	ldr	r3, [pc, #64]	; (80040ac <_sbrk+0x64>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	18d3      	adds	r3, r2, r3
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	429a      	cmp	r2, r3
 8004076:	d207      	bcs.n	8004088 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004078:	f008 f9a4 	bl	800c3c4 <__errno>
 800407c:	0003      	movs	r3, r0
 800407e:	220c      	movs	r2, #12
 8004080:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004082:	2301      	movs	r3, #1
 8004084:	425b      	negs	r3, r3
 8004086:	e009      	b.n	800409c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004088:	4b08      	ldr	r3, [pc, #32]	; (80040ac <_sbrk+0x64>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800408e:	4b07      	ldr	r3, [pc, #28]	; (80040ac <_sbrk+0x64>)
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	18d2      	adds	r2, r2, r3
 8004096:	4b05      	ldr	r3, [pc, #20]	; (80040ac <_sbrk+0x64>)
 8004098:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800409a:	68fb      	ldr	r3, [r7, #12]
}
 800409c:	0018      	movs	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	b006      	add	sp, #24
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	20024000 	.word	0x20024000
 80040a8:	00000400 	.word	0x00000400
 80040ac:	20000b04 	.word	0x20000b04
 80040b0:	20000f48 	.word	0x20000f48

080040b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040b8:	46c0      	nop			; (mov r8, r8)
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
	...

080040c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80040c0:	480d      	ldr	r0, [pc, #52]	; (80040f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80040c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80040c4:	f7ff fff6 	bl	80040b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040c8:	480c      	ldr	r0, [pc, #48]	; (80040fc <LoopForever+0x6>)
  ldr r1, =_edata
 80040ca:	490d      	ldr	r1, [pc, #52]	; (8004100 <LoopForever+0xa>)
  ldr r2, =_sidata
 80040cc:	4a0d      	ldr	r2, [pc, #52]	; (8004104 <LoopForever+0xe>)
  movs r3, #0
 80040ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040d0:	e002      	b.n	80040d8 <LoopCopyDataInit>

080040d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040d6:	3304      	adds	r3, #4

080040d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040dc:	d3f9      	bcc.n	80040d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040de:	4a0a      	ldr	r2, [pc, #40]	; (8004108 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040e0:	4c0a      	ldr	r4, [pc, #40]	; (800410c <LoopForever+0x16>)
  movs r3, #0
 80040e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040e4:	e001      	b.n	80040ea <LoopFillZerobss>

080040e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040e8:	3204      	adds	r2, #4

080040ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040ec:	d3fb      	bcc.n	80040e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80040ee:	f008 f96f 	bl	800c3d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80040f2:	f7fe fa59 	bl	80025a8 <main>

080040f6 <LoopForever>:

LoopForever:
  b LoopForever
 80040f6:	e7fe      	b.n	80040f6 <LoopForever>
  ldr   r0, =_estack
 80040f8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80040fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004100:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8004104:	08014d50 	.word	0x08014d50
  ldr r2, =_sbss
 8004108:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 800410c:	20000f44 	.word	0x20000f44

08004110 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004110:	e7fe      	b.n	8004110 <ADC1_COMP_IRQHandler>
	...

08004114 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800411a:	1dfb      	adds	r3, r7, #7
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <HAL_Init+0x3c>)
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	4b0a      	ldr	r3, [pc, #40]	; (8004150 <HAL_Init+0x3c>)
 8004126:	2180      	movs	r1, #128	; 0x80
 8004128:	0049      	lsls	r1, r1, #1
 800412a:	430a      	orrs	r2, r1
 800412c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800412e:	2003      	movs	r0, #3
 8004130:	f000 f810 	bl	8004154 <HAL_InitTick>
 8004134:	1e03      	subs	r3, r0, #0
 8004136:	d003      	beq.n	8004140 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004138:	1dfb      	adds	r3, r7, #7
 800413a:	2201      	movs	r2, #1
 800413c:	701a      	strb	r2, [r3, #0]
 800413e:	e001      	b.n	8004144 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004140:	f7ff fc52 	bl	80039e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004144:	1dfb      	adds	r3, r7, #7
 8004146:	781b      	ldrb	r3, [r3, #0]
}
 8004148:	0018      	movs	r0, r3
 800414a:	46bd      	mov	sp, r7
 800414c:	b002      	add	sp, #8
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40022000 	.word	0x40022000

08004154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004154:	b590      	push	{r4, r7, lr}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800415c:	230f      	movs	r3, #15
 800415e:	18fb      	adds	r3, r7, r3
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004164:	4b1d      	ldr	r3, [pc, #116]	; (80041dc <HAL_InitTick+0x88>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d02b      	beq.n	80041c4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800416c:	4b1c      	ldr	r3, [pc, #112]	; (80041e0 <HAL_InitTick+0x8c>)
 800416e:	681c      	ldr	r4, [r3, #0]
 8004170:	4b1a      	ldr	r3, [pc, #104]	; (80041dc <HAL_InitTick+0x88>)
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	0019      	movs	r1, r3
 8004176:	23fa      	movs	r3, #250	; 0xfa
 8004178:	0098      	lsls	r0, r3, #2
 800417a:	f7fb ffdf 	bl	800013c <__udivsi3>
 800417e:	0003      	movs	r3, r0
 8004180:	0019      	movs	r1, r3
 8004182:	0020      	movs	r0, r4
 8004184:	f7fb ffda 	bl	800013c <__udivsi3>
 8004188:	0003      	movs	r3, r0
 800418a:	0018      	movs	r0, r3
 800418c:	f000 f985 	bl	800449a <HAL_SYSTICK_Config>
 8004190:	1e03      	subs	r3, r0, #0
 8004192:	d112      	bne.n	80041ba <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b03      	cmp	r3, #3
 8004198:	d80a      	bhi.n	80041b0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	2301      	movs	r3, #1
 800419e:	425b      	negs	r3, r3
 80041a0:	2200      	movs	r2, #0
 80041a2:	0018      	movs	r0, r3
 80041a4:	f000 f950 	bl	8004448 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80041a8:	4b0e      	ldr	r3, [pc, #56]	; (80041e4 <HAL_InitTick+0x90>)
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	601a      	str	r2, [r3, #0]
 80041ae:	e00d      	b.n	80041cc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80041b0:	230f      	movs	r3, #15
 80041b2:	18fb      	adds	r3, r7, r3
 80041b4:	2201      	movs	r2, #1
 80041b6:	701a      	strb	r2, [r3, #0]
 80041b8:	e008      	b.n	80041cc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80041ba:	230f      	movs	r3, #15
 80041bc:	18fb      	adds	r3, r7, r3
 80041be:	2201      	movs	r2, #1
 80041c0:	701a      	strb	r2, [r3, #0]
 80041c2:	e003      	b.n	80041cc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80041c4:	230f      	movs	r3, #15
 80041c6:	18fb      	adds	r3, r7, r3
 80041c8:	2201      	movs	r2, #1
 80041ca:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80041cc:	230f      	movs	r3, #15
 80041ce:	18fb      	adds	r3, r7, r3
 80041d0:	781b      	ldrb	r3, [r3, #0]
}
 80041d2:	0018      	movs	r0, r3
 80041d4:	46bd      	mov	sp, r7
 80041d6:	b005      	add	sp, #20
 80041d8:	bd90      	pop	{r4, r7, pc}
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	20000018 	.word	0x20000018
 80041e0:	20000010 	.word	0x20000010
 80041e4:	20000014 	.word	0x20000014

080041e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041ec:	4b05      	ldr	r3, [pc, #20]	; (8004204 <HAL_IncTick+0x1c>)
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	001a      	movs	r2, r3
 80041f2:	4b05      	ldr	r3, [pc, #20]	; (8004208 <HAL_IncTick+0x20>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	18d2      	adds	r2, r2, r3
 80041f8:	4b03      	ldr	r3, [pc, #12]	; (8004208 <HAL_IncTick+0x20>)
 80041fa:	601a      	str	r2, [r3, #0]
}
 80041fc:	46c0      	nop			; (mov r8, r8)
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	20000018 	.word	0x20000018
 8004208:	20000b08 	.word	0x20000b08

0800420c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  return uwTick;
 8004210:	4b02      	ldr	r3, [pc, #8]	; (800421c <HAL_GetTick+0x10>)
 8004212:	681b      	ldr	r3, [r3, #0]
}
 8004214:	0018      	movs	r0, r3
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	46c0      	nop			; (mov r8, r8)
 800421c:	20000b08 	.word	0x20000b08

08004220 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004228:	f7ff fff0 	bl	800420c <HAL_GetTick>
 800422c:	0003      	movs	r3, r0
 800422e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	3301      	adds	r3, #1
 8004238:	d005      	beq.n	8004246 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800423a:	4b0a      	ldr	r3, [pc, #40]	; (8004264 <HAL_Delay+0x44>)
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	001a      	movs	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	189b      	adds	r3, r3, r2
 8004244:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004246:	46c0      	nop			; (mov r8, r8)
 8004248:	f7ff ffe0 	bl	800420c <HAL_GetTick>
 800424c:	0002      	movs	r2, r0
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	429a      	cmp	r2, r3
 8004256:	d8f7      	bhi.n	8004248 <HAL_Delay+0x28>
  {
  }
}
 8004258:	46c0      	nop			; (mov r8, r8)
 800425a:	46c0      	nop			; (mov r8, r8)
 800425c:	46bd      	mov	sp, r7
 800425e:	b004      	add	sp, #16
 8004260:	bd80      	pop	{r7, pc}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	20000018 	.word	0x20000018

08004268 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 800426c:	4b04      	ldr	r3, [pc, #16]	; (8004280 <HAL_SuspendTick+0x18>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4b03      	ldr	r3, [pc, #12]	; (8004280 <HAL_SuspendTick+0x18>)
 8004272:	2102      	movs	r1, #2
 8004274:	438a      	bics	r2, r1
 8004276:	601a      	str	r2, [r3, #0]
}
 8004278:	46c0      	nop			; (mov r8, r8)
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	e000e010 	.word	0xe000e010

08004284 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004288:	4b04      	ldr	r3, [pc, #16]	; (800429c <HAL_ResumeTick+0x18>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	4b03      	ldr	r3, [pc, #12]	; (800429c <HAL_ResumeTick+0x18>)
 800428e:	2102      	movs	r1, #2
 8004290:	430a      	orrs	r2, r1
 8004292:	601a      	str	r2, [r3, #0]
}
 8004294:	46c0      	nop			; (mov r8, r8)
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	e000e010 	.word	0xe000e010

080042a0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80042a8:	4b06      	ldr	r3, [pc, #24]	; (80042c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a06      	ldr	r2, [pc, #24]	; (80042c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	0019      	movs	r1, r3
 80042b2:	4b04      	ldr	r3, [pc, #16]	; (80042c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	601a      	str	r2, [r3, #0]
}
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	46bd      	mov	sp, r7
 80042be:	b002      	add	sp, #8
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	40010000 	.word	0x40010000
 80042c8:	fffff9ff 	.word	0xfffff9ff

080042cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	0002      	movs	r2, r0
 80042d4:	1dfb      	adds	r3, r7, #7
 80042d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042d8:	1dfb      	adds	r3, r7, #7
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b7f      	cmp	r3, #127	; 0x7f
 80042de:	d809      	bhi.n	80042f4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042e0:	1dfb      	adds	r3, r7, #7
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	001a      	movs	r2, r3
 80042e6:	231f      	movs	r3, #31
 80042e8:	401a      	ands	r2, r3
 80042ea:	4b04      	ldr	r3, [pc, #16]	; (80042fc <__NVIC_EnableIRQ+0x30>)
 80042ec:	2101      	movs	r1, #1
 80042ee:	4091      	lsls	r1, r2
 80042f0:	000a      	movs	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80042f4:	46c0      	nop			; (mov r8, r8)
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b002      	add	sp, #8
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	e000e100 	.word	0xe000e100

08004300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004300:	b590      	push	{r4, r7, lr}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	0002      	movs	r2, r0
 8004308:	6039      	str	r1, [r7, #0]
 800430a:	1dfb      	adds	r3, r7, #7
 800430c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800430e:	1dfb      	adds	r3, r7, #7
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	2b7f      	cmp	r3, #127	; 0x7f
 8004314:	d828      	bhi.n	8004368 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004316:	4a2f      	ldr	r2, [pc, #188]	; (80043d4 <__NVIC_SetPriority+0xd4>)
 8004318:	1dfb      	adds	r3, r7, #7
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	b25b      	sxtb	r3, r3
 800431e:	089b      	lsrs	r3, r3, #2
 8004320:	33c0      	adds	r3, #192	; 0xc0
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	589b      	ldr	r3, [r3, r2]
 8004326:	1dfa      	adds	r2, r7, #7
 8004328:	7812      	ldrb	r2, [r2, #0]
 800432a:	0011      	movs	r1, r2
 800432c:	2203      	movs	r2, #3
 800432e:	400a      	ands	r2, r1
 8004330:	00d2      	lsls	r2, r2, #3
 8004332:	21ff      	movs	r1, #255	; 0xff
 8004334:	4091      	lsls	r1, r2
 8004336:	000a      	movs	r2, r1
 8004338:	43d2      	mvns	r2, r2
 800433a:	401a      	ands	r2, r3
 800433c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	019b      	lsls	r3, r3, #6
 8004342:	22ff      	movs	r2, #255	; 0xff
 8004344:	401a      	ands	r2, r3
 8004346:	1dfb      	adds	r3, r7, #7
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	0018      	movs	r0, r3
 800434c:	2303      	movs	r3, #3
 800434e:	4003      	ands	r3, r0
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004354:	481f      	ldr	r0, [pc, #124]	; (80043d4 <__NVIC_SetPriority+0xd4>)
 8004356:	1dfb      	adds	r3, r7, #7
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	b25b      	sxtb	r3, r3
 800435c:	089b      	lsrs	r3, r3, #2
 800435e:	430a      	orrs	r2, r1
 8004360:	33c0      	adds	r3, #192	; 0xc0
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004366:	e031      	b.n	80043cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004368:	4a1b      	ldr	r2, [pc, #108]	; (80043d8 <__NVIC_SetPriority+0xd8>)
 800436a:	1dfb      	adds	r3, r7, #7
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	0019      	movs	r1, r3
 8004370:	230f      	movs	r3, #15
 8004372:	400b      	ands	r3, r1
 8004374:	3b08      	subs	r3, #8
 8004376:	089b      	lsrs	r3, r3, #2
 8004378:	3306      	adds	r3, #6
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	18d3      	adds	r3, r2, r3
 800437e:	3304      	adds	r3, #4
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	1dfa      	adds	r2, r7, #7
 8004384:	7812      	ldrb	r2, [r2, #0]
 8004386:	0011      	movs	r1, r2
 8004388:	2203      	movs	r2, #3
 800438a:	400a      	ands	r2, r1
 800438c:	00d2      	lsls	r2, r2, #3
 800438e:	21ff      	movs	r1, #255	; 0xff
 8004390:	4091      	lsls	r1, r2
 8004392:	000a      	movs	r2, r1
 8004394:	43d2      	mvns	r2, r2
 8004396:	401a      	ands	r2, r3
 8004398:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	019b      	lsls	r3, r3, #6
 800439e:	22ff      	movs	r2, #255	; 0xff
 80043a0:	401a      	ands	r2, r3
 80043a2:	1dfb      	adds	r3, r7, #7
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	0018      	movs	r0, r3
 80043a8:	2303      	movs	r3, #3
 80043aa:	4003      	ands	r3, r0
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043b0:	4809      	ldr	r0, [pc, #36]	; (80043d8 <__NVIC_SetPriority+0xd8>)
 80043b2:	1dfb      	adds	r3, r7, #7
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	001c      	movs	r4, r3
 80043b8:	230f      	movs	r3, #15
 80043ba:	4023      	ands	r3, r4
 80043bc:	3b08      	subs	r3, #8
 80043be:	089b      	lsrs	r3, r3, #2
 80043c0:	430a      	orrs	r2, r1
 80043c2:	3306      	adds	r3, #6
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	18c3      	adds	r3, r0, r3
 80043c8:	3304      	adds	r3, #4
 80043ca:	601a      	str	r2, [r3, #0]
}
 80043cc:	46c0      	nop			; (mov r8, r8)
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b003      	add	sp, #12
 80043d2:	bd90      	pop	{r4, r7, pc}
 80043d4:	e000e100 	.word	0xe000e100
 80043d8:	e000ed00 	.word	0xe000ed00

080043dc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80043e0:	f3bf 8f4f 	dsb	sy
}
 80043e4:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043e6:	4b04      	ldr	r3, [pc, #16]	; (80043f8 <__NVIC_SystemReset+0x1c>)
 80043e8:	4a04      	ldr	r2, [pc, #16]	; (80043fc <__NVIC_SystemReset+0x20>)
 80043ea:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80043ec:	f3bf 8f4f 	dsb	sy
}
 80043f0:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80043f2:	46c0      	nop			; (mov r8, r8)
 80043f4:	e7fd      	b.n	80043f2 <__NVIC_SystemReset+0x16>
 80043f6:	46c0      	nop			; (mov r8, r8)
 80043f8:	e000ed00 	.word	0xe000ed00
 80043fc:	05fa0004 	.word	0x05fa0004

08004400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	1e5a      	subs	r2, r3, #1
 800440c:	2380      	movs	r3, #128	; 0x80
 800440e:	045b      	lsls	r3, r3, #17
 8004410:	429a      	cmp	r2, r3
 8004412:	d301      	bcc.n	8004418 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004414:	2301      	movs	r3, #1
 8004416:	e010      	b.n	800443a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004418:	4b0a      	ldr	r3, [pc, #40]	; (8004444 <SysTick_Config+0x44>)
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	3a01      	subs	r2, #1
 800441e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004420:	2301      	movs	r3, #1
 8004422:	425b      	negs	r3, r3
 8004424:	2103      	movs	r1, #3
 8004426:	0018      	movs	r0, r3
 8004428:	f7ff ff6a 	bl	8004300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800442c:	4b05      	ldr	r3, [pc, #20]	; (8004444 <SysTick_Config+0x44>)
 800442e:	2200      	movs	r2, #0
 8004430:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004432:	4b04      	ldr	r3, [pc, #16]	; (8004444 <SysTick_Config+0x44>)
 8004434:	2207      	movs	r2, #7
 8004436:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004438:	2300      	movs	r3, #0
}
 800443a:	0018      	movs	r0, r3
 800443c:	46bd      	mov	sp, r7
 800443e:	b002      	add	sp, #8
 8004440:	bd80      	pop	{r7, pc}
 8004442:	46c0      	nop			; (mov r8, r8)
 8004444:	e000e010 	.word	0xe000e010

08004448 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	60b9      	str	r1, [r7, #8]
 8004450:	607a      	str	r2, [r7, #4]
 8004452:	210f      	movs	r1, #15
 8004454:	187b      	adds	r3, r7, r1
 8004456:	1c02      	adds	r2, r0, #0
 8004458:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	187b      	adds	r3, r7, r1
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	b25b      	sxtb	r3, r3
 8004462:	0011      	movs	r1, r2
 8004464:	0018      	movs	r0, r3
 8004466:	f7ff ff4b 	bl	8004300 <__NVIC_SetPriority>
}
 800446a:	46c0      	nop			; (mov r8, r8)
 800446c:	46bd      	mov	sp, r7
 800446e:	b004      	add	sp, #16
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b082      	sub	sp, #8
 8004476:	af00      	add	r7, sp, #0
 8004478:	0002      	movs	r2, r0
 800447a:	1dfb      	adds	r3, r7, #7
 800447c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800447e:	1dfb      	adds	r3, r7, #7
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	b25b      	sxtb	r3, r3
 8004484:	0018      	movs	r0, r3
 8004486:	f7ff ff21 	bl	80042cc <__NVIC_EnableIRQ>
}
 800448a:	46c0      	nop			; (mov r8, r8)
 800448c:	46bd      	mov	sp, r7
 800448e:	b002      	add	sp, #8
 8004490:	bd80      	pop	{r7, pc}

08004492 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004492:	b580      	push	{r7, lr}
 8004494:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004496:	f7ff ffa1 	bl	80043dc <__NVIC_SystemReset>

0800449a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b082      	sub	sp, #8
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	0018      	movs	r0, r3
 80044a6:	f7ff ffab 	bl	8004400 <SysTick_Config>
 80044aa:	0003      	movs	r3, r0
}
 80044ac:	0018      	movs	r0, r3
 80044ae:	46bd      	mov	sp, r7
 80044b0:	b002      	add	sp, #8
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044be:	2300      	movs	r3, #0
 80044c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044c2:	e14d      	b.n	8004760 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2101      	movs	r1, #1
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	4091      	lsls	r1, r2
 80044ce:	000a      	movs	r2, r1
 80044d0:	4013      	ands	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d100      	bne.n	80044dc <HAL_GPIO_Init+0x28>
 80044da:	e13e      	b.n	800475a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2203      	movs	r2, #3
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d005      	beq.n	80044f4 <HAL_GPIO_Init+0x40>
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2203      	movs	r2, #3
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d130      	bne.n	8004556 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	2203      	movs	r2, #3
 8004500:	409a      	lsls	r2, r3
 8004502:	0013      	movs	r3, r2
 8004504:	43da      	mvns	r2, r3
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	4013      	ands	r3, r2
 800450a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	68da      	ldr	r2, [r3, #12]
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	409a      	lsls	r2, r3
 8004516:	0013      	movs	r3, r2
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	4313      	orrs	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800452a:	2201      	movs	r2, #1
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	409a      	lsls	r2, r3
 8004530:	0013      	movs	r3, r2
 8004532:	43da      	mvns	r2, r3
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	4013      	ands	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	091b      	lsrs	r3, r3, #4
 8004540:	2201      	movs	r2, #1
 8004542:	401a      	ands	r2, r3
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	409a      	lsls	r2, r3
 8004548:	0013      	movs	r3, r2
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4313      	orrs	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	2203      	movs	r2, #3
 800455c:	4013      	ands	r3, r2
 800455e:	2b03      	cmp	r3, #3
 8004560:	d017      	beq.n	8004592 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	2203      	movs	r2, #3
 800456e:	409a      	lsls	r2, r3
 8004570:	0013      	movs	r3, r2
 8004572:	43da      	mvns	r2, r3
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	4013      	ands	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	409a      	lsls	r2, r3
 8004584:	0013      	movs	r3, r2
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	2203      	movs	r2, #3
 8004598:	4013      	ands	r3, r2
 800459a:	2b02      	cmp	r3, #2
 800459c:	d123      	bne.n	80045e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	08da      	lsrs	r2, r3, #3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3208      	adds	r2, #8
 80045a6:	0092      	lsls	r2, r2, #2
 80045a8:	58d3      	ldr	r3, [r2, r3]
 80045aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2207      	movs	r2, #7
 80045b0:	4013      	ands	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	220f      	movs	r2, #15
 80045b6:	409a      	lsls	r2, r3
 80045b8:	0013      	movs	r3, r2
 80045ba:	43da      	mvns	r2, r3
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4013      	ands	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	691a      	ldr	r2, [r3, #16]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2107      	movs	r1, #7
 80045ca:	400b      	ands	r3, r1
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	409a      	lsls	r2, r3
 80045d0:	0013      	movs	r3, r2
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	08da      	lsrs	r2, r3, #3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	3208      	adds	r2, #8
 80045e0:	0092      	lsls	r2, r2, #2
 80045e2:	6939      	ldr	r1, [r7, #16]
 80045e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	2203      	movs	r2, #3
 80045f2:	409a      	lsls	r2, r3
 80045f4:	0013      	movs	r3, r2
 80045f6:	43da      	mvns	r2, r3
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	4013      	ands	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2203      	movs	r2, #3
 8004604:	401a      	ands	r2, r3
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	409a      	lsls	r2, r3
 800460c:	0013      	movs	r3, r2
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	23c0      	movs	r3, #192	; 0xc0
 8004620:	029b      	lsls	r3, r3, #10
 8004622:	4013      	ands	r3, r2
 8004624:	d100      	bne.n	8004628 <HAL_GPIO_Init+0x174>
 8004626:	e098      	b.n	800475a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004628:	4a53      	ldr	r2, [pc, #332]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	089b      	lsrs	r3, r3, #2
 800462e:	3318      	adds	r3, #24
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	589b      	ldr	r3, [r3, r2]
 8004634:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2203      	movs	r2, #3
 800463a:	4013      	ands	r3, r2
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	220f      	movs	r2, #15
 8004640:	409a      	lsls	r2, r3
 8004642:	0013      	movs	r3, r2
 8004644:	43da      	mvns	r2, r3
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	4013      	ands	r3, r2
 800464a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	23a0      	movs	r3, #160	; 0xa0
 8004650:	05db      	lsls	r3, r3, #23
 8004652:	429a      	cmp	r2, r3
 8004654:	d019      	beq.n	800468a <HAL_GPIO_Init+0x1d6>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a48      	ldr	r2, [pc, #288]	; (800477c <HAL_GPIO_Init+0x2c8>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d013      	beq.n	8004686 <HAL_GPIO_Init+0x1d2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a47      	ldr	r2, [pc, #284]	; (8004780 <HAL_GPIO_Init+0x2cc>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d00d      	beq.n	8004682 <HAL_GPIO_Init+0x1ce>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a46      	ldr	r2, [pc, #280]	; (8004784 <HAL_GPIO_Init+0x2d0>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d007      	beq.n	800467e <HAL_GPIO_Init+0x1ca>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a45      	ldr	r2, [pc, #276]	; (8004788 <HAL_GPIO_Init+0x2d4>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d101      	bne.n	800467a <HAL_GPIO_Init+0x1c6>
 8004676:	2304      	movs	r3, #4
 8004678:	e008      	b.n	800468c <HAL_GPIO_Init+0x1d8>
 800467a:	2305      	movs	r3, #5
 800467c:	e006      	b.n	800468c <HAL_GPIO_Init+0x1d8>
 800467e:	2303      	movs	r3, #3
 8004680:	e004      	b.n	800468c <HAL_GPIO_Init+0x1d8>
 8004682:	2302      	movs	r3, #2
 8004684:	e002      	b.n	800468c <HAL_GPIO_Init+0x1d8>
 8004686:	2301      	movs	r3, #1
 8004688:	e000      	b.n	800468c <HAL_GPIO_Init+0x1d8>
 800468a:	2300      	movs	r3, #0
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	2103      	movs	r1, #3
 8004690:	400a      	ands	r2, r1
 8004692:	00d2      	lsls	r2, r2, #3
 8004694:	4093      	lsls	r3, r2
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	4313      	orrs	r3, r2
 800469a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800469c:	4936      	ldr	r1, [pc, #216]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	089b      	lsrs	r3, r3, #2
 80046a2:	3318      	adds	r3, #24
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046aa:	4b33      	ldr	r3, [pc, #204]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	43da      	mvns	r2, r3
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	4013      	ands	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	2380      	movs	r3, #128	; 0x80
 80046c0:	035b      	lsls	r3, r3, #13
 80046c2:	4013      	ands	r3, r2
 80046c4:	d003      	beq.n	80046ce <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046ce:	4b2a      	ldr	r3, [pc, #168]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80046d4:	4b28      	ldr	r3, [pc, #160]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	43da      	mvns	r2, r3
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	4013      	ands	r3, r2
 80046e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	2380      	movs	r3, #128	; 0x80
 80046ea:	039b      	lsls	r3, r3, #14
 80046ec:	4013      	ands	r3, r2
 80046ee:	d003      	beq.n	80046f8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046f8:	4b1f      	ldr	r3, [pc, #124]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046fe:	4a1e      	ldr	r2, [pc, #120]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 8004700:	2384      	movs	r3, #132	; 0x84
 8004702:	58d3      	ldr	r3, [r2, r3]
 8004704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	43da      	mvns	r2, r3
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	4013      	ands	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	2380      	movs	r3, #128	; 0x80
 8004716:	029b      	lsls	r3, r3, #10
 8004718:	4013      	ands	r3, r2
 800471a:	d003      	beq.n	8004724 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	4313      	orrs	r3, r2
 8004722:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004724:	4914      	ldr	r1, [pc, #80]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 8004726:	2284      	movs	r2, #132	; 0x84
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800472c:	4a12      	ldr	r2, [pc, #72]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 800472e:	2380      	movs	r3, #128	; 0x80
 8004730:	58d3      	ldr	r3, [r2, r3]
 8004732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	43da      	mvns	r2, r3
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	2380      	movs	r3, #128	; 0x80
 8004744:	025b      	lsls	r3, r3, #9
 8004746:	4013      	ands	r3, r2
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004752:	4909      	ldr	r1, [pc, #36]	; (8004778 <HAL_GPIO_Init+0x2c4>)
 8004754:	2280      	movs	r2, #128	; 0x80
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	3301      	adds	r3, #1
 800475e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	40da      	lsrs	r2, r3
 8004768:	1e13      	subs	r3, r2, #0
 800476a:	d000      	beq.n	800476e <HAL_GPIO_Init+0x2ba>
 800476c:	e6aa      	b.n	80044c4 <HAL_GPIO_Init+0x10>
  }
}
 800476e:	46c0      	nop			; (mov r8, r8)
 8004770:	46c0      	nop			; (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b006      	add	sp, #24
 8004776:	bd80      	pop	{r7, pc}
 8004778:	40021800 	.word	0x40021800
 800477c:	50000400 	.word	0x50000400
 8004780:	50000800 	.word	0x50000800
 8004784:	50000c00 	.word	0x50000c00
 8004788:	50001000 	.word	0x50001000

0800478c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004796:	2300      	movs	r3, #0
 8004798:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800479a:	e0ba      	b.n	8004912 <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800479c:	2201      	movs	r2, #1
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	409a      	lsls	r2, r3
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d100      	bne.n	80047b0 <HAL_GPIO_DeInit+0x24>
 80047ae:	e0ad      	b.n	800490c <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80047b0:	4a5d      	ldr	r2, [pc, #372]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	089b      	lsrs	r3, r3, #2
 80047b6:	3318      	adds	r3, #24
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	589b      	ldr	r3, [r3, r2]
 80047bc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2203      	movs	r2, #3
 80047c2:	4013      	ands	r3, r2
 80047c4:	00db      	lsls	r3, r3, #3
 80047c6:	220f      	movs	r2, #15
 80047c8:	409a      	lsls	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4013      	ands	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	23a0      	movs	r3, #160	; 0xa0
 80047d4:	05db      	lsls	r3, r3, #23
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d019      	beq.n	800480e <HAL_GPIO_DeInit+0x82>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a53      	ldr	r2, [pc, #332]	; (800492c <HAL_GPIO_DeInit+0x1a0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d013      	beq.n	800480a <HAL_GPIO_DeInit+0x7e>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a52      	ldr	r2, [pc, #328]	; (8004930 <HAL_GPIO_DeInit+0x1a4>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00d      	beq.n	8004806 <HAL_GPIO_DeInit+0x7a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a51      	ldr	r2, [pc, #324]	; (8004934 <HAL_GPIO_DeInit+0x1a8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d007      	beq.n	8004802 <HAL_GPIO_DeInit+0x76>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a50      	ldr	r2, [pc, #320]	; (8004938 <HAL_GPIO_DeInit+0x1ac>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d101      	bne.n	80047fe <HAL_GPIO_DeInit+0x72>
 80047fa:	2304      	movs	r3, #4
 80047fc:	e008      	b.n	8004810 <HAL_GPIO_DeInit+0x84>
 80047fe:	2305      	movs	r3, #5
 8004800:	e006      	b.n	8004810 <HAL_GPIO_DeInit+0x84>
 8004802:	2303      	movs	r3, #3
 8004804:	e004      	b.n	8004810 <HAL_GPIO_DeInit+0x84>
 8004806:	2302      	movs	r3, #2
 8004808:	e002      	b.n	8004810 <HAL_GPIO_DeInit+0x84>
 800480a:	2301      	movs	r3, #1
 800480c:	e000      	b.n	8004810 <HAL_GPIO_DeInit+0x84>
 800480e:	2300      	movs	r3, #0
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	2103      	movs	r1, #3
 8004814:	400a      	ands	r2, r1
 8004816:	00d2      	lsls	r2, r2, #3
 8004818:	4093      	lsls	r3, r2
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	429a      	cmp	r2, r3
 800481e:	d136      	bne.n	800488e <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004820:	4a41      	ldr	r2, [pc, #260]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 8004822:	2380      	movs	r3, #128	; 0x80
 8004824:	58d3      	ldr	r3, [r2, r3]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	43d2      	mvns	r2, r2
 800482a:	493f      	ldr	r1, [pc, #252]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 800482c:	4013      	ands	r3, r2
 800482e:	2280      	movs	r2, #128	; 0x80
 8004830:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8004832:	4a3d      	ldr	r2, [pc, #244]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 8004834:	2384      	movs	r3, #132	; 0x84
 8004836:	58d3      	ldr	r3, [r2, r3]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	43d2      	mvns	r2, r2
 800483c:	493a      	ldr	r1, [pc, #232]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 800483e:	4013      	ands	r3, r2
 8004840:	2284      	movs	r2, #132	; 0x84
 8004842:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004844:	4b38      	ldr	r3, [pc, #224]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	43d9      	mvns	r1, r3
 800484c:	4b36      	ldr	r3, [pc, #216]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 800484e:	400a      	ands	r2, r1
 8004850:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8004852:	4b35      	ldr	r3, [pc, #212]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	43d9      	mvns	r1, r3
 800485a:	4b33      	ldr	r3, [pc, #204]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 800485c:	400a      	ands	r2, r1
 800485e:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2203      	movs	r2, #3
 8004864:	4013      	ands	r3, r2
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	220f      	movs	r2, #15
 800486a:	409a      	lsls	r2, r3
 800486c:	0013      	movs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8004870:	4a2d      	ldr	r2, [pc, #180]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	089b      	lsrs	r3, r3, #2
 8004876:	3318      	adds	r3, #24
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	589a      	ldr	r2, [r3, r2]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	43d9      	mvns	r1, r3
 8004880:	4829      	ldr	r0, [pc, #164]	; (8004928 <HAL_GPIO_DeInit+0x19c>)
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	089b      	lsrs	r3, r3, #2
 8004886:	400a      	ands	r2, r1
 8004888:	3318      	adds	r3, #24
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	2103      	movs	r1, #3
 8004898:	4099      	lsls	r1, r3
 800489a:	000b      	movs	r3, r1
 800489c:	431a      	orrs	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	08da      	lsrs	r2, r3, #3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	3208      	adds	r2, #8
 80048aa:	0092      	lsls	r2, r2, #2
 80048ac:	58d3      	ldr	r3, [r2, r3]
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	2107      	movs	r1, #7
 80048b2:	400a      	ands	r2, r1
 80048b4:	0092      	lsls	r2, r2, #2
 80048b6:	210f      	movs	r1, #15
 80048b8:	4091      	lsls	r1, r2
 80048ba:	000a      	movs	r2, r1
 80048bc:	43d1      	mvns	r1, r2
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	08d2      	lsrs	r2, r2, #3
 80048c2:	4019      	ands	r1, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3208      	adds	r2, #8
 80048c8:	0092      	lsls	r2, r2, #2
 80048ca:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	0052      	lsls	r2, r2, #1
 80048d4:	2103      	movs	r1, #3
 80048d6:	4091      	lsls	r1, r2
 80048d8:	000a      	movs	r2, r1
 80048da:	43d2      	mvns	r2, r2
 80048dc:	401a      	ands	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2101      	movs	r1, #1
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4091      	lsls	r1, r2
 80048ec:	000a      	movs	r2, r1
 80048ee:	43d2      	mvns	r2, r2
 80048f0:	401a      	ands	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	0052      	lsls	r2, r2, #1
 80048fe:	2103      	movs	r1, #3
 8004900:	4091      	lsls	r1, r2
 8004902:	000a      	movs	r2, r1
 8004904:	43d2      	mvns	r2, r2
 8004906:	401a      	ands	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	60da      	str	r2, [r3, #12]
    }

    position++;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	3301      	adds	r3, #1
 8004910:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	40da      	lsrs	r2, r3
 8004918:	1e13      	subs	r3, r2, #0
 800491a:	d000      	beq.n	800491e <HAL_GPIO_DeInit+0x192>
 800491c:	e73e      	b.n	800479c <HAL_GPIO_DeInit+0x10>
  }
}
 800491e:	46c0      	nop			; (mov r8, r8)
 8004920:	46c0      	nop			; (mov r8, r8)
 8004922:	46bd      	mov	sp, r7
 8004924:	b006      	add	sp, #24
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40021800 	.word	0x40021800
 800492c:	50000400 	.word	0x50000400
 8004930:	50000800 	.word	0x50000800
 8004934:	50000c00 	.word	0x50000c00
 8004938:	50001000 	.word	0x50001000

0800493c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	000a      	movs	r2, r1
 8004946:	1cbb      	adds	r3, r7, #2
 8004948:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	1cba      	adds	r2, r7, #2
 8004950:	8812      	ldrh	r2, [r2, #0]
 8004952:	4013      	ands	r3, r2
 8004954:	d004      	beq.n	8004960 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004956:	230f      	movs	r3, #15
 8004958:	18fb      	adds	r3, r7, r3
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]
 800495e:	e003      	b.n	8004968 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004960:	230f      	movs	r3, #15
 8004962:	18fb      	adds	r3, r7, r3
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004968:	230f      	movs	r3, #15
 800496a:	18fb      	adds	r3, r7, r3
 800496c:	781b      	ldrb	r3, [r3, #0]
}
 800496e:	0018      	movs	r0, r3
 8004970:	46bd      	mov	sp, r7
 8004972:	b004      	add	sp, #16
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b082      	sub	sp, #8
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	0008      	movs	r0, r1
 8004980:	0011      	movs	r1, r2
 8004982:	1cbb      	adds	r3, r7, #2
 8004984:	1c02      	adds	r2, r0, #0
 8004986:	801a      	strh	r2, [r3, #0]
 8004988:	1c7b      	adds	r3, r7, #1
 800498a:	1c0a      	adds	r2, r1, #0
 800498c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800498e:	1c7b      	adds	r3, r7, #1
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d004      	beq.n	80049a0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004996:	1cbb      	adds	r3, r7, #2
 8004998:	881a      	ldrh	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800499e:	e003      	b.n	80049a8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049a0:	1cbb      	adds	r3, r7, #2
 80049a2:	881a      	ldrh	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80049a8:	46c0      	nop			; (mov r8, r8)
 80049aa:	46bd      	mov	sp, r7
 80049ac:	b002      	add	sp, #8
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	0002      	movs	r2, r0
 80049b8:	1dbb      	adds	r3, r7, #6
 80049ba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80049bc:	4b10      	ldr	r3, [pc, #64]	; (8004a00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	1dba      	adds	r2, r7, #6
 80049c2:	8812      	ldrh	r2, [r2, #0]
 80049c4:	4013      	ands	r3, r2
 80049c6:	d008      	beq.n	80049da <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80049c8:	4b0d      	ldr	r3, [pc, #52]	; (8004a00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049ca:	1dba      	adds	r2, r7, #6
 80049cc:	8812      	ldrh	r2, [r2, #0]
 80049ce:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80049d0:	1dbb      	adds	r3, r7, #6
 80049d2:	881b      	ldrh	r3, [r3, #0]
 80049d4:	0018      	movs	r0, r3
 80049d6:	f7fe fff7 	bl	80039c8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80049da:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	1dba      	adds	r2, r7, #6
 80049e0:	8812      	ldrh	r2, [r2, #0]
 80049e2:	4013      	ands	r3, r2
 80049e4:	d008      	beq.n	80049f8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80049e6:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049e8:	1dba      	adds	r2, r7, #6
 80049ea:	8812      	ldrh	r2, [r2, #0]
 80049ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80049ee:	1dbb      	adds	r3, r7, #6
 80049f0:	881b      	ldrh	r3, [r3, #0]
 80049f2:	0018      	movs	r0, r3
 80049f4:	f000 f806 	bl	8004a04 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80049f8:	46c0      	nop			; (mov r8, r8)
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b002      	add	sp, #8
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	40021800 	.word	0x40021800

08004a04 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	0002      	movs	r2, r0
 8004a0c:	1dbb      	adds	r3, r7, #6
 8004a0e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8004a10:	46c0      	nop			; (mov r8, r8)
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b002      	add	sp, #8
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a1c:	4b04      	ldr	r3, [pc, #16]	; (8004a30 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	4b03      	ldr	r3, [pc, #12]	; (8004a30 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004a22:	2180      	movs	r1, #128	; 0x80
 8004a24:	0049      	lsls	r1, r1, #1
 8004a26:	430a      	orrs	r2, r1
 8004a28:	601a      	str	r2, [r3, #0]
}
 8004a2a:	46c0      	nop			; (mov r8, r8)
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40007000 	.word	0x40007000

08004a34 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	000a      	movs	r2, r1
 8004a3e:	1cfb      	adds	r3, r7, #3
 8004a40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d009      	beq.n	8004a5c <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004a48:	4b14      	ldr	r3, [pc, #80]	; (8004a9c <HAL_PWR_EnterSTOPMode+0x68>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2207      	movs	r2, #7
 8004a4e:	4393      	bics	r3, r2
 8004a50:	001a      	movs	r2, r3
 8004a52:	4b12      	ldr	r3, [pc, #72]	; (8004a9c <HAL_PWR_EnterSTOPMode+0x68>)
 8004a54:	2101      	movs	r1, #1
 8004a56:	430a      	orrs	r2, r1
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	e005      	b.n	8004a68 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8004a5c:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <HAL_PWR_EnterSTOPMode+0x68>)
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	4b0e      	ldr	r3, [pc, #56]	; (8004a9c <HAL_PWR_EnterSTOPMode+0x68>)
 8004a62:	2107      	movs	r1, #7
 8004a64:	438a      	bics	r2, r1
 8004a66:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004a68:	4b0d      	ldr	r3, [pc, #52]	; (8004aa0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a6a:	691a      	ldr	r2, [r3, #16]
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a6e:	2104      	movs	r1, #4
 8004a70:	430a      	orrs	r2, r1
 8004a72:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004a74:	1cfb      	adds	r3, r7, #3
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d101      	bne.n	8004a80 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004a7c:	bf30      	wfi
 8004a7e:	e002      	b.n	8004a86 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004a80:	bf40      	sev
    __WFE();
 8004a82:	bf20      	wfe
    __WFE();
 8004a84:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004a86:	4b06      	ldr	r3, [pc, #24]	; (8004aa0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a88:	691a      	ldr	r2, [r3, #16]
 8004a8a:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a8c:	2104      	movs	r1, #4
 8004a8e:	438a      	bics	r2, r1
 8004a90:	611a      	str	r2, [r3, #16]
}
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	46bd      	mov	sp, r7
 8004a96:	b002      	add	sp, #8
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	40007000 	.word	0x40007000
 8004aa0:	e000ed00 	.word	0xe000ed00

08004aa4 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8004aa8:	4b09      	ldr	r3, [pc, #36]	; (8004ad0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2207      	movs	r2, #7
 8004aae:	4393      	bics	r3, r2
 8004ab0:	001a      	movs	r2, r3
 8004ab2:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004ab4:	2103      	movs	r1, #3
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004aba:	4b06      	ldr	r3, [pc, #24]	; (8004ad4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004ac0:	2104      	movs	r1, #4
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8004ac6:	bf30      	wfi
}
 8004ac8:	46c0      	nop			; (mov r8, r8)
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	46c0      	nop			; (mov r8, r8)
 8004ad0:	40007000 	.word	0x40007000
 8004ad4:	e000ed00 	.word	0xe000ed00

08004ad8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004ae0:	4b19      	ldr	r3, [pc, #100]	; (8004b48 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a19      	ldr	r2, [pc, #100]	; (8004b4c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	0019      	movs	r1, r3
 8004aea:	4b17      	ldr	r3, [pc, #92]	; (8004b48 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	2380      	movs	r3, #128	; 0x80
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d11f      	bne.n	8004b3c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004afc:	4b14      	ldr	r3, [pc, #80]	; (8004b50 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	0013      	movs	r3, r2
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	189b      	adds	r3, r3, r2
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	4912      	ldr	r1, [pc, #72]	; (8004b54 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004b0a:	0018      	movs	r0, r3
 8004b0c:	f7fb fb16 	bl	800013c <__udivsi3>
 8004b10:	0003      	movs	r3, r0
 8004b12:	3301      	adds	r3, #1
 8004b14:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b16:	e008      	b.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3b01      	subs	r3, #1
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	e001      	b.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e009      	b.n	8004b3e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b2a:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004b2c:	695a      	ldr	r2, [r3, #20]
 8004b2e:	2380      	movs	r3, #128	; 0x80
 8004b30:	00db      	lsls	r3, r3, #3
 8004b32:	401a      	ands	r2, r3
 8004b34:	2380      	movs	r3, #128	; 0x80
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d0ed      	beq.n	8004b18 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	0018      	movs	r0, r3
 8004b40:	46bd      	mov	sp, r7
 8004b42:	b004      	add	sp, #16
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	40007000 	.word	0x40007000
 8004b4c:	fffff9ff 	.word	0xfffff9ff
 8004b50:	20000010 	.word	0x20000010
 8004b54:	000f4240 	.word	0x000f4240

08004b58 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004b5c:	4b03      	ldr	r3, [pc, #12]	; (8004b6c <LL_RCC_GetAPB1Prescaler+0x14>)
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	23e0      	movs	r3, #224	; 0xe0
 8004b62:	01db      	lsls	r3, r3, #7
 8004b64:	4013      	ands	r3, r2
}
 8004b66:	0018      	movs	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40021000 	.word	0x40021000

08004b70 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d102      	bne.n	8004b84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f000 fb50 	bl	8005224 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	d100      	bne.n	8004b90 <HAL_RCC_OscConfig+0x20>
 8004b8e:	e07c      	b.n	8004c8a <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b90:	4bc3      	ldr	r3, [pc, #780]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	2238      	movs	r2, #56	; 0x38
 8004b96:	4013      	ands	r3, r2
 8004b98:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b9a:	4bc1      	ldr	r3, [pc, #772]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	2203      	movs	r2, #3
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	2b10      	cmp	r3, #16
 8004ba8:	d102      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x40>
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	2b03      	cmp	r3, #3
 8004bae:	d002      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	2b08      	cmp	r3, #8
 8004bb4:	d10b      	bne.n	8004bce <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bb6:	4bba      	ldr	r3, [pc, #744]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	2380      	movs	r3, #128	; 0x80
 8004bbc:	029b      	lsls	r3, r3, #10
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	d062      	beq.n	8004c88 <HAL_RCC_OscConfig+0x118>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d15e      	bne.n	8004c88 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e32a      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	2380      	movs	r3, #128	; 0x80
 8004bd4:	025b      	lsls	r3, r3, #9
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d107      	bne.n	8004bea <HAL_RCC_OscConfig+0x7a>
 8004bda:	4bb1      	ldr	r3, [pc, #708]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	4bb0      	ldr	r3, [pc, #704]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004be0:	2180      	movs	r1, #128	; 0x80
 8004be2:	0249      	lsls	r1, r1, #9
 8004be4:	430a      	orrs	r2, r1
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	e020      	b.n	8004c2c <HAL_RCC_OscConfig+0xbc>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	23a0      	movs	r3, #160	; 0xa0
 8004bf0:	02db      	lsls	r3, r3, #11
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d10e      	bne.n	8004c14 <HAL_RCC_OscConfig+0xa4>
 8004bf6:	4baa      	ldr	r3, [pc, #680]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	4ba9      	ldr	r3, [pc, #676]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bfc:	2180      	movs	r1, #128	; 0x80
 8004bfe:	02c9      	lsls	r1, r1, #11
 8004c00:	430a      	orrs	r2, r1
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	4ba6      	ldr	r3, [pc, #664]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	4ba5      	ldr	r3, [pc, #660]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c0a:	2180      	movs	r1, #128	; 0x80
 8004c0c:	0249      	lsls	r1, r1, #9
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	601a      	str	r2, [r3, #0]
 8004c12:	e00b      	b.n	8004c2c <HAL_RCC_OscConfig+0xbc>
 8004c14:	4ba2      	ldr	r3, [pc, #648]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	4ba1      	ldr	r3, [pc, #644]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c1a:	49a2      	ldr	r1, [pc, #648]	; (8004ea4 <HAL_RCC_OscConfig+0x334>)
 8004c1c:	400a      	ands	r2, r1
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	4b9f      	ldr	r3, [pc, #636]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	4b9e      	ldr	r3, [pc, #632]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c26:	49a0      	ldr	r1, [pc, #640]	; (8004ea8 <HAL_RCC_OscConfig+0x338>)
 8004c28:	400a      	ands	r2, r1
 8004c2a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d014      	beq.n	8004c5e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c34:	f7ff faea 	bl	800420c <HAL_GetTick>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c3e:	f7ff fae5 	bl	800420c <HAL_GetTick>
 8004c42:	0002      	movs	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b64      	cmp	r3, #100	; 0x64
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e2e9      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c50:	4b93      	ldr	r3, [pc, #588]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	2380      	movs	r3, #128	; 0x80
 8004c56:	029b      	lsls	r3, r3, #10
 8004c58:	4013      	ands	r3, r2
 8004c5a:	d0f0      	beq.n	8004c3e <HAL_RCC_OscConfig+0xce>
 8004c5c:	e015      	b.n	8004c8a <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5e:	f7ff fad5 	bl	800420c <HAL_GetTick>
 8004c62:	0003      	movs	r3, r0
 8004c64:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c68:	f7ff fad0 	bl	800420c <HAL_GetTick>
 8004c6c:	0002      	movs	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b64      	cmp	r3, #100	; 0x64
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e2d4      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c7a:	4b89      	ldr	r3, [pc, #548]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	2380      	movs	r3, #128	; 0x80
 8004c80:	029b      	lsls	r3, r3, #10
 8004c82:	4013      	ands	r3, r2
 8004c84:	d1f0      	bne.n	8004c68 <HAL_RCC_OscConfig+0xf8>
 8004c86:	e000      	b.n	8004c8a <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c88:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	4013      	ands	r3, r2
 8004c92:	d100      	bne.n	8004c96 <HAL_RCC_OscConfig+0x126>
 8004c94:	e099      	b.n	8004dca <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c96:	4b82      	ldr	r3, [pc, #520]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	2238      	movs	r2, #56	; 0x38
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ca0:	4b7f      	ldr	r3, [pc, #508]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b10      	cmp	r3, #16
 8004cae:	d102      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x146>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d002      	beq.n	8004cbc <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d135      	bne.n	8004d28 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cbc:	4b78      	ldr	r3, [pc, #480]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	2380      	movs	r3, #128	; 0x80
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	d005      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x164>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e2a7      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd4:	4b72      	ldr	r3, [pc, #456]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	4a74      	ldr	r2, [pc, #464]	; (8004eac <HAL_RCC_OscConfig+0x33c>)
 8004cda:	4013      	ands	r3, r2
 8004cdc:	0019      	movs	r1, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	021a      	lsls	r2, r3, #8
 8004ce4:	4b6e      	ldr	r3, [pc, #440]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d112      	bne.n	8004d16 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004cf0:	4b6b      	ldr	r3, [pc, #428]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a6e      	ldr	r2, [pc, #440]	; (8004eb0 <HAL_RCC_OscConfig+0x340>)
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	0019      	movs	r1, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691a      	ldr	r2, [r3, #16]
 8004cfe:	4b68      	ldr	r3, [pc, #416]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d00:	430a      	orrs	r2, r1
 8004d02:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004d04:	4b66      	ldr	r3, [pc, #408]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	0adb      	lsrs	r3, r3, #11
 8004d0a:	2207      	movs	r2, #7
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	4a69      	ldr	r2, [pc, #420]	; (8004eb4 <HAL_RCC_OscConfig+0x344>)
 8004d10:	40da      	lsrs	r2, r3
 8004d12:	4b69      	ldr	r3, [pc, #420]	; (8004eb8 <HAL_RCC_OscConfig+0x348>)
 8004d14:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d16:	4b69      	ldr	r3, [pc, #420]	; (8004ebc <HAL_RCC_OscConfig+0x34c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	f7ff fa1a 	bl	8004154 <HAL_InitTick>
 8004d20:	1e03      	subs	r3, r0, #0
 8004d22:	d051      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e27d      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d030      	beq.n	8004d92 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004d30:	4b5b      	ldr	r3, [pc, #364]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a5e      	ldr	r2, [pc, #376]	; (8004eb0 <HAL_RCC_OscConfig+0x340>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	0019      	movs	r1, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691a      	ldr	r2, [r3, #16]
 8004d3e:	4b58      	ldr	r3, [pc, #352]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d40:	430a      	orrs	r2, r1
 8004d42:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004d44:	4b56      	ldr	r3, [pc, #344]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	4b55      	ldr	r3, [pc, #340]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d4a:	2180      	movs	r1, #128	; 0x80
 8004d4c:	0049      	lsls	r1, r1, #1
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d52:	f7ff fa5b 	bl	800420c <HAL_GetTick>
 8004d56:	0003      	movs	r3, r0
 8004d58:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d5c:	f7ff fa56 	bl	800420c <HAL_GetTick>
 8004d60:	0002      	movs	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e25a      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d6e:	4b4c      	ldr	r3, [pc, #304]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	2380      	movs	r3, #128	; 0x80
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4013      	ands	r3, r2
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d7a:	4b49      	ldr	r3, [pc, #292]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	4a4b      	ldr	r2, [pc, #300]	; (8004eac <HAL_RCC_OscConfig+0x33c>)
 8004d80:	4013      	ands	r3, r2
 8004d82:	0019      	movs	r1, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	021a      	lsls	r2, r3, #8
 8004d8a:	4b45      	ldr	r3, [pc, #276]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	605a      	str	r2, [r3, #4]
 8004d90:	e01b      	b.n	8004dca <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004d92:	4b43      	ldr	r3, [pc, #268]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	4b42      	ldr	r3, [pc, #264]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d98:	4949      	ldr	r1, [pc, #292]	; (8004ec0 <HAL_RCC_OscConfig+0x350>)
 8004d9a:	400a      	ands	r2, r1
 8004d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9e:	f7ff fa35 	bl	800420c <HAL_GetTick>
 8004da2:	0003      	movs	r3, r0
 8004da4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004da8:	f7ff fa30 	bl	800420c <HAL_GetTick>
 8004dac:	0002      	movs	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e234      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004dba:	4b39      	ldr	r3, [pc, #228]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	2380      	movs	r3, #128	; 0x80
 8004dc0:	00db      	lsls	r3, r3, #3
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d1f0      	bne.n	8004da8 <HAL_RCC_OscConfig+0x238>
 8004dc6:	e000      	b.n	8004dca <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004dc8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2208      	movs	r2, #8
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	d047      	beq.n	8004e64 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004dd4:	4b32      	ldr	r3, [pc, #200]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	2238      	movs	r2, #56	; 0x38
 8004dda:	4013      	ands	r3, r2
 8004ddc:	2b18      	cmp	r3, #24
 8004dde:	d10a      	bne.n	8004df6 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004de0:	4b2f      	ldr	r3, [pc, #188]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004de4:	2202      	movs	r2, #2
 8004de6:	4013      	ands	r3, r2
 8004de8:	d03c      	beq.n	8004e64 <HAL_RCC_OscConfig+0x2f4>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d138      	bne.n	8004e64 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e216      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d019      	beq.n	8004e32 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004dfe:	4b28      	ldr	r3, [pc, #160]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e02:	4b27      	ldr	r3, [pc, #156]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e04:	2101      	movs	r1, #1
 8004e06:	430a      	orrs	r2, r1
 8004e08:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e0a:	f7ff f9ff 	bl	800420c <HAL_GetTick>
 8004e0e:	0003      	movs	r3, r0
 8004e10:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e14:	f7ff f9fa 	bl	800420c <HAL_GetTick>
 8004e18:	0002      	movs	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e1fe      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e26:	4b1e      	ldr	r3, [pc, #120]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d0f1      	beq.n	8004e14 <HAL_RCC_OscConfig+0x2a4>
 8004e30:	e018      	b.n	8004e64 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004e32:	4b1b      	ldr	r3, [pc, #108]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e36:	4b1a      	ldr	r3, [pc, #104]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e38:	2101      	movs	r1, #1
 8004e3a:	438a      	bics	r2, r1
 8004e3c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3e:	f7ff f9e5 	bl	800420c <HAL_GetTick>
 8004e42:	0003      	movs	r3, r0
 8004e44:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e48:	f7ff f9e0 	bl	800420c <HAL_GetTick>
 8004e4c:	0002      	movs	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e1e4      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e5a:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e5e:	2202      	movs	r2, #2
 8004e60:	4013      	ands	r3, r2
 8004e62:	d1f1      	bne.n	8004e48 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2204      	movs	r2, #4
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d100      	bne.n	8004e70 <HAL_RCC_OscConfig+0x300>
 8004e6e:	e0c7      	b.n	8005000 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e70:	231f      	movs	r3, #31
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	2200      	movs	r2, #0
 8004e76:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004e78:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2238      	movs	r2, #56	; 0x38
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	d11f      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004e84:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e88:	2202      	movs	r2, #2
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	d100      	bne.n	8004e90 <HAL_RCC_OscConfig+0x320>
 8004e8e:	e0b7      	b.n	8005000 <HAL_RCC_OscConfig+0x490>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d000      	beq.n	8004e9a <HAL_RCC_OscConfig+0x32a>
 8004e98:	e0b2      	b.n	8005000 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e1c2      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	fffeffff 	.word	0xfffeffff
 8004ea8:	fffbffff 	.word	0xfffbffff
 8004eac:	ffff80ff 	.word	0xffff80ff
 8004eb0:	ffffc7ff 	.word	0xffffc7ff
 8004eb4:	00f42400 	.word	0x00f42400
 8004eb8:	20000010 	.word	0x20000010
 8004ebc:	20000014 	.word	0x20000014
 8004ec0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ec4:	4bb5      	ldr	r3, [pc, #724]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004ec6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ec8:	2380      	movs	r3, #128	; 0x80
 8004eca:	055b      	lsls	r3, r3, #21
 8004ecc:	4013      	ands	r3, r2
 8004ece:	d101      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x364>
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e000      	b.n	8004ed6 <HAL_RCC_OscConfig+0x366>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d011      	beq.n	8004efe <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004eda:	4bb0      	ldr	r3, [pc, #704]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004edc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ede:	4baf      	ldr	r3, [pc, #700]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004ee0:	2180      	movs	r1, #128	; 0x80
 8004ee2:	0549      	lsls	r1, r1, #21
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	63da      	str	r2, [r3, #60]	; 0x3c
 8004ee8:	4bac      	ldr	r3, [pc, #688]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004eea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eec:	2380      	movs	r3, #128	; 0x80
 8004eee:	055b      	lsls	r3, r3, #21
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004ef6:	231f      	movs	r3, #31
 8004ef8:	18fb      	adds	r3, r7, r3
 8004efa:	2201      	movs	r2, #1
 8004efc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004efe:	4ba8      	ldr	r3, [pc, #672]	; (80051a0 <HAL_RCC_OscConfig+0x630>)
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	2380      	movs	r3, #128	; 0x80
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	4013      	ands	r3, r2
 8004f08:	d11a      	bne.n	8004f40 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f0a:	4ba5      	ldr	r3, [pc, #660]	; (80051a0 <HAL_RCC_OscConfig+0x630>)
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	4ba4      	ldr	r3, [pc, #656]	; (80051a0 <HAL_RCC_OscConfig+0x630>)
 8004f10:	2180      	movs	r1, #128	; 0x80
 8004f12:	0049      	lsls	r1, r1, #1
 8004f14:	430a      	orrs	r2, r1
 8004f16:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004f18:	f7ff f978 	bl	800420c <HAL_GetTick>
 8004f1c:	0003      	movs	r3, r0
 8004f1e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f20:	e008      	b.n	8004f34 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f22:	f7ff f973 	bl	800420c <HAL_GetTick>
 8004f26:	0002      	movs	r2, r0
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d901      	bls.n	8004f34 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e177      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f34:	4b9a      	ldr	r3, [pc, #616]	; (80051a0 <HAL_RCC_OscConfig+0x630>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	2380      	movs	r3, #128	; 0x80
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	d0f0      	beq.n	8004f22 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d106      	bne.n	8004f56 <HAL_RCC_OscConfig+0x3e6>
 8004f48:	4b94      	ldr	r3, [pc, #592]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f4c:	4b93      	ldr	r3, [pc, #588]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f4e:	2101      	movs	r1, #1
 8004f50:	430a      	orrs	r2, r1
 8004f52:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f54:	e01c      	b.n	8004f90 <HAL_RCC_OscConfig+0x420>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	2b05      	cmp	r3, #5
 8004f5c:	d10c      	bne.n	8004f78 <HAL_RCC_OscConfig+0x408>
 8004f5e:	4b8f      	ldr	r3, [pc, #572]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f62:	4b8e      	ldr	r3, [pc, #568]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f64:	2104      	movs	r1, #4
 8004f66:	430a      	orrs	r2, r1
 8004f68:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f6a:	4b8c      	ldr	r3, [pc, #560]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f6e:	4b8b      	ldr	r3, [pc, #556]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f70:	2101      	movs	r1, #1
 8004f72:	430a      	orrs	r2, r1
 8004f74:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f76:	e00b      	b.n	8004f90 <HAL_RCC_OscConfig+0x420>
 8004f78:	4b88      	ldr	r3, [pc, #544]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f7c:	4b87      	ldr	r3, [pc, #540]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f7e:	2101      	movs	r1, #1
 8004f80:	438a      	bics	r2, r1
 8004f82:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f84:	4b85      	ldr	r3, [pc, #532]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f88:	4b84      	ldr	r3, [pc, #528]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004f8a:	2104      	movs	r1, #4
 8004f8c:	438a      	bics	r2, r1
 8004f8e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d014      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f98:	f7ff f938 	bl	800420c <HAL_GetTick>
 8004f9c:	0003      	movs	r3, r0
 8004f9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fa0:	e009      	b.n	8004fb6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fa2:	f7ff f933 	bl	800420c <HAL_GetTick>
 8004fa6:	0002      	movs	r2, r0
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	4a7d      	ldr	r2, [pc, #500]	; (80051a4 <HAL_RCC_OscConfig+0x634>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e136      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fb6:	4b79      	ldr	r3, [pc, #484]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fba:	2202      	movs	r2, #2
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d0f0      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x432>
 8004fc0:	e013      	b.n	8004fea <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc2:	f7ff f923 	bl	800420c <HAL_GetTick>
 8004fc6:	0003      	movs	r3, r0
 8004fc8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fca:	e009      	b.n	8004fe0 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fcc:	f7ff f91e 	bl	800420c <HAL_GetTick>
 8004fd0:	0002      	movs	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	4a73      	ldr	r2, [pc, #460]	; (80051a4 <HAL_RCC_OscConfig+0x634>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e121      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fe0:	4b6e      	ldr	r3, [pc, #440]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d1f0      	bne.n	8004fcc <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004fea:	231f      	movs	r3, #31
 8004fec:	18fb      	adds	r3, r7, r3
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d105      	bne.n	8005000 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004ff4:	4b69      	ldr	r3, [pc, #420]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004ff6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ff8:	4b68      	ldr	r3, [pc, #416]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8004ffa:	496b      	ldr	r1, [pc, #428]	; (80051a8 <HAL_RCC_OscConfig+0x638>)
 8004ffc:	400a      	ands	r2, r1
 8004ffe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2220      	movs	r2, #32
 8005006:	4013      	ands	r3, r2
 8005008:	d039      	beq.n	800507e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	69db      	ldr	r3, [r3, #28]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d01b      	beq.n	800504a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005012:	4b62      	ldr	r3, [pc, #392]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	4b61      	ldr	r3, [pc, #388]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005018:	2180      	movs	r1, #128	; 0x80
 800501a:	03c9      	lsls	r1, r1, #15
 800501c:	430a      	orrs	r2, r1
 800501e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005020:	f7ff f8f4 	bl	800420c <HAL_GetTick>
 8005024:	0003      	movs	r3, r0
 8005026:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005028:	e008      	b.n	800503c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800502a:	f7ff f8ef 	bl	800420c <HAL_GetTick>
 800502e:	0002      	movs	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d901      	bls.n	800503c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e0f3      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800503c:	4b57      	ldr	r3, [pc, #348]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	2380      	movs	r3, #128	; 0x80
 8005042:	041b      	lsls	r3, r3, #16
 8005044:	4013      	ands	r3, r2
 8005046:	d0f0      	beq.n	800502a <HAL_RCC_OscConfig+0x4ba>
 8005048:	e019      	b.n	800507e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800504a:	4b54      	ldr	r3, [pc, #336]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	4b53      	ldr	r3, [pc, #332]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005050:	4956      	ldr	r1, [pc, #344]	; (80051ac <HAL_RCC_OscConfig+0x63c>)
 8005052:	400a      	ands	r2, r1
 8005054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005056:	f7ff f8d9 	bl	800420c <HAL_GetTick>
 800505a:	0003      	movs	r3, r0
 800505c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005060:	f7ff f8d4 	bl	800420c <HAL_GetTick>
 8005064:	0002      	movs	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e0d8      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005072:	4b4a      	ldr	r3, [pc, #296]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	2380      	movs	r3, #128	; 0x80
 8005078:	041b      	lsls	r3, r3, #16
 800507a:	4013      	ands	r3, r2
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d100      	bne.n	8005088 <HAL_RCC_OscConfig+0x518>
 8005086:	e0cc      	b.n	8005222 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005088:	4b44      	ldr	r3, [pc, #272]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	2238      	movs	r2, #56	; 0x38
 800508e:	4013      	ands	r3, r2
 8005090:	2b10      	cmp	r3, #16
 8005092:	d100      	bne.n	8005096 <HAL_RCC_OscConfig+0x526>
 8005094:	e07b      	b.n	800518e <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d156      	bne.n	800514c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800509e:	4b3f      	ldr	r3, [pc, #252]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	4b3e      	ldr	r3, [pc, #248]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 80050a4:	4942      	ldr	r1, [pc, #264]	; (80051b0 <HAL_RCC_OscConfig+0x640>)
 80050a6:	400a      	ands	r2, r1
 80050a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050aa:	f7ff f8af 	bl	800420c <HAL_GetTick>
 80050ae:	0003      	movs	r3, r0
 80050b0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050b2:	e008      	b.n	80050c6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b4:	f7ff f8aa 	bl	800420c <HAL_GetTick>
 80050b8:	0002      	movs	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e0ae      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050c6:	4b35      	ldr	r3, [pc, #212]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	2380      	movs	r3, #128	; 0x80
 80050cc:	049b      	lsls	r3, r3, #18
 80050ce:	4013      	ands	r3, r2
 80050d0:	d1f0      	bne.n	80050b4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050d2:	4b32      	ldr	r3, [pc, #200]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	4a37      	ldr	r2, [pc, #220]	; (80051b4 <HAL_RCC_OscConfig+0x644>)
 80050d8:	4013      	ands	r3, r2
 80050da:	0019      	movs	r1, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ea:	021b      	lsls	r3, r3, #8
 80050ec:	431a      	orrs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050f8:	431a      	orrs	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fe:	431a      	orrs	r2, r3
 8005100:	4b26      	ldr	r3, [pc, #152]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005102:	430a      	orrs	r2, r1
 8005104:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005106:	4b25      	ldr	r3, [pc, #148]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	4b24      	ldr	r3, [pc, #144]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 800510c:	2180      	movs	r1, #128	; 0x80
 800510e:	0449      	lsls	r1, r1, #17
 8005110:	430a      	orrs	r2, r1
 8005112:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005114:	4b21      	ldr	r3, [pc, #132]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005116:	68da      	ldr	r2, [r3, #12]
 8005118:	4b20      	ldr	r3, [pc, #128]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 800511a:	2180      	movs	r1, #128	; 0x80
 800511c:	0549      	lsls	r1, r1, #21
 800511e:	430a      	orrs	r2, r1
 8005120:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005122:	f7ff f873 	bl	800420c <HAL_GetTick>
 8005126:	0003      	movs	r3, r0
 8005128:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800512c:	f7ff f86e 	bl	800420c <HAL_GetTick>
 8005130:	0002      	movs	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e072      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800513e:	4b17      	ldr	r3, [pc, #92]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	2380      	movs	r3, #128	; 0x80
 8005144:	049b      	lsls	r3, r3, #18
 8005146:	4013      	ands	r3, r2
 8005148:	d0f0      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 800514a:	e06a      	b.n	8005222 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800514c:	4b13      	ldr	r3, [pc, #76]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	4b12      	ldr	r3, [pc, #72]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005152:	4917      	ldr	r1, [pc, #92]	; (80051b0 <HAL_RCC_OscConfig+0x640>)
 8005154:	400a      	ands	r2, r1
 8005156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005158:	f7ff f858 	bl	800420c <HAL_GetTick>
 800515c:	0003      	movs	r3, r0
 800515e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005160:	e008      	b.n	8005174 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005162:	f7ff f853 	bl	800420c <HAL_GetTick>
 8005166:	0002      	movs	r2, r0
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	2b02      	cmp	r3, #2
 800516e:	d901      	bls.n	8005174 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e057      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005174:	4b09      	ldr	r3, [pc, #36]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	2380      	movs	r3, #128	; 0x80
 800517a:	049b      	lsls	r3, r3, #18
 800517c:	4013      	ands	r3, r2
 800517e:	d1f0      	bne.n	8005162 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005180:	4b06      	ldr	r3, [pc, #24]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	4b05      	ldr	r3, [pc, #20]	; (800519c <HAL_RCC_OscConfig+0x62c>)
 8005186:	490c      	ldr	r1, [pc, #48]	; (80051b8 <HAL_RCC_OscConfig+0x648>)
 8005188:	400a      	ands	r2, r1
 800518a:	60da      	str	r2, [r3, #12]
 800518c:	e049      	b.n	8005222 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d112      	bne.n	80051bc <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e044      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	40021000 	.word	0x40021000
 80051a0:	40007000 	.word	0x40007000
 80051a4:	00001388 	.word	0x00001388
 80051a8:	efffffff 	.word	0xefffffff
 80051ac:	ffbfffff 	.word	0xffbfffff
 80051b0:	feffffff 	.word	0xfeffffff
 80051b4:	11c1808c 	.word	0x11c1808c
 80051b8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80051bc:	4b1b      	ldr	r3, [pc, #108]	; (800522c <HAL_RCC_OscConfig+0x6bc>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	2203      	movs	r2, #3
 80051c6:	401a      	ands	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d126      	bne.n	800521e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2270      	movs	r2, #112	; 0x70
 80051d4:	401a      	ands	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051da:	429a      	cmp	r2, r3
 80051dc:	d11f      	bne.n	800521e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	23fe      	movs	r3, #254	; 0xfe
 80051e2:	01db      	lsls	r3, r3, #7
 80051e4:	401a      	ands	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ea:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d116      	bne.n	800521e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	23f8      	movs	r3, #248	; 0xf8
 80051f4:	039b      	lsls	r3, r3, #14
 80051f6:	401a      	ands	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d10e      	bne.n	800521e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	23e0      	movs	r3, #224	; 0xe0
 8005204:	051b      	lsls	r3, r3, #20
 8005206:	401a      	ands	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800520c:	429a      	cmp	r2, r3
 800520e:	d106      	bne.n	800521e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	0f5b      	lsrs	r3, r3, #29
 8005214:	075a      	lsls	r2, r3, #29
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800521a:	429a      	cmp	r2, r3
 800521c:	d001      	beq.n	8005222 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	0018      	movs	r0, r3
 8005226:	46bd      	mov	sp, r7
 8005228:	b008      	add	sp, #32
 800522a:	bd80      	pop	{r7, pc}
 800522c:	40021000 	.word	0x40021000

08005230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e0e9      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005244:	4b76      	ldr	r3, [pc, #472]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2207      	movs	r2, #7
 800524a:	4013      	ands	r3, r2
 800524c:	683a      	ldr	r2, [r7, #0]
 800524e:	429a      	cmp	r2, r3
 8005250:	d91e      	bls.n	8005290 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005252:	4b73      	ldr	r3, [pc, #460]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2207      	movs	r2, #7
 8005258:	4393      	bics	r3, r2
 800525a:	0019      	movs	r1, r3
 800525c:	4b70      	ldr	r3, [pc, #448]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005264:	f7fe ffd2 	bl	800420c <HAL_GetTick>
 8005268:	0003      	movs	r3, r0
 800526a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800526c:	e009      	b.n	8005282 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800526e:	f7fe ffcd 	bl	800420c <HAL_GetTick>
 8005272:	0002      	movs	r2, r0
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	4a6a      	ldr	r2, [pc, #424]	; (8005424 <HAL_RCC_ClockConfig+0x1f4>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e0ca      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005282:	4b67      	ldr	r3, [pc, #412]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2207      	movs	r2, #7
 8005288:	4013      	ands	r3, r2
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	429a      	cmp	r2, r3
 800528e:	d1ee      	bne.n	800526e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2202      	movs	r2, #2
 8005296:	4013      	ands	r3, r2
 8005298:	d015      	beq.n	80052c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2204      	movs	r2, #4
 80052a0:	4013      	ands	r3, r2
 80052a2:	d006      	beq.n	80052b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80052a4:	4b60      	ldr	r3, [pc, #384]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	4b5f      	ldr	r3, [pc, #380]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80052aa:	21e0      	movs	r1, #224	; 0xe0
 80052ac:	01c9      	lsls	r1, r1, #7
 80052ae:	430a      	orrs	r2, r1
 80052b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052b2:	4b5d      	ldr	r3, [pc, #372]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	4a5d      	ldr	r2, [pc, #372]	; (800542c <HAL_RCC_ClockConfig+0x1fc>)
 80052b8:	4013      	ands	r3, r2
 80052ba:	0019      	movs	r1, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	4b59      	ldr	r3, [pc, #356]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80052c2:	430a      	orrs	r2, r1
 80052c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2201      	movs	r2, #1
 80052cc:	4013      	ands	r3, r2
 80052ce:	d057      	beq.n	8005380 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d107      	bne.n	80052e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052d8:	4b53      	ldr	r3, [pc, #332]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	2380      	movs	r3, #128	; 0x80
 80052de:	029b      	lsls	r3, r3, #10
 80052e0:	4013      	ands	r3, r2
 80052e2:	d12b      	bne.n	800533c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e097      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d107      	bne.n	8005300 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052f0:	4b4d      	ldr	r3, [pc, #308]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	2380      	movs	r3, #128	; 0x80
 80052f6:	049b      	lsls	r3, r3, #18
 80052f8:	4013      	ands	r3, r2
 80052fa:	d11f      	bne.n	800533c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e08b      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d107      	bne.n	8005318 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005308:	4b47      	ldr	r3, [pc, #284]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	2380      	movs	r3, #128	; 0x80
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4013      	ands	r3, r2
 8005312:	d113      	bne.n	800533c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e07f      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b03      	cmp	r3, #3
 800531e:	d106      	bne.n	800532e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005320:	4b41      	ldr	r3, [pc, #260]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 8005322:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005324:	2202      	movs	r2, #2
 8005326:	4013      	ands	r3, r2
 8005328:	d108      	bne.n	800533c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e074      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800532e:	4b3e      	ldr	r3, [pc, #248]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 8005330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005332:	2202      	movs	r2, #2
 8005334:	4013      	ands	r3, r2
 8005336:	d101      	bne.n	800533c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e06d      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800533c:	4b3a      	ldr	r3, [pc, #232]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	2207      	movs	r2, #7
 8005342:	4393      	bics	r3, r2
 8005344:	0019      	movs	r1, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	4b37      	ldr	r3, [pc, #220]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 800534c:	430a      	orrs	r2, r1
 800534e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005350:	f7fe ff5c 	bl	800420c <HAL_GetTick>
 8005354:	0003      	movs	r3, r0
 8005356:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005358:	e009      	b.n	800536e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800535a:	f7fe ff57 	bl	800420c <HAL_GetTick>
 800535e:	0002      	movs	r2, r0
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	4a2f      	ldr	r2, [pc, #188]	; (8005424 <HAL_RCC_ClockConfig+0x1f4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d901      	bls.n	800536e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e054      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800536e:	4b2e      	ldr	r3, [pc, #184]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	2238      	movs	r2, #56	; 0x38
 8005374:	401a      	ands	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	00db      	lsls	r3, r3, #3
 800537c:	429a      	cmp	r2, r3
 800537e:	d1ec      	bne.n	800535a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005380:	4b27      	ldr	r3, [pc, #156]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2207      	movs	r2, #7
 8005386:	4013      	ands	r3, r2
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d21e      	bcs.n	80053cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800538e:	4b24      	ldr	r3, [pc, #144]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2207      	movs	r2, #7
 8005394:	4393      	bics	r3, r2
 8005396:	0019      	movs	r1, r3
 8005398:	4b21      	ldr	r3, [pc, #132]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 800539a:	683a      	ldr	r2, [r7, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80053a0:	f7fe ff34 	bl	800420c <HAL_GetTick>
 80053a4:	0003      	movs	r3, r0
 80053a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80053a8:	e009      	b.n	80053be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053aa:	f7fe ff2f 	bl	800420c <HAL_GetTick>
 80053ae:	0002      	movs	r2, r0
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	4a1b      	ldr	r2, [pc, #108]	; (8005424 <HAL_RCC_ClockConfig+0x1f4>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e02c      	b.n	8005418 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80053be:	4b18      	ldr	r3, [pc, #96]	; (8005420 <HAL_RCC_ClockConfig+0x1f0>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2207      	movs	r2, #7
 80053c4:	4013      	ands	r3, r2
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d1ee      	bne.n	80053aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2204      	movs	r2, #4
 80053d2:	4013      	ands	r3, r2
 80053d4:	d009      	beq.n	80053ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80053d6:	4b14      	ldr	r3, [pc, #80]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	4a15      	ldr	r2, [pc, #84]	; (8005430 <HAL_RCC_ClockConfig+0x200>)
 80053dc:	4013      	ands	r3, r2
 80053de:	0019      	movs	r1, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	4b10      	ldr	r3, [pc, #64]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80053e6:	430a      	orrs	r2, r1
 80053e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80053ea:	f000 f829 	bl	8005440 <HAL_RCC_GetSysClockFreq>
 80053ee:	0001      	movs	r1, r0
 80053f0:	4b0d      	ldr	r3, [pc, #52]	; (8005428 <HAL_RCC_ClockConfig+0x1f8>)
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	0a1b      	lsrs	r3, r3, #8
 80053f6:	220f      	movs	r2, #15
 80053f8:	401a      	ands	r2, r3
 80053fa:	4b0e      	ldr	r3, [pc, #56]	; (8005434 <HAL_RCC_ClockConfig+0x204>)
 80053fc:	0092      	lsls	r2, r2, #2
 80053fe:	58d3      	ldr	r3, [r2, r3]
 8005400:	221f      	movs	r2, #31
 8005402:	4013      	ands	r3, r2
 8005404:	000a      	movs	r2, r1
 8005406:	40da      	lsrs	r2, r3
 8005408:	4b0b      	ldr	r3, [pc, #44]	; (8005438 <HAL_RCC_ClockConfig+0x208>)
 800540a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800540c:	4b0b      	ldr	r3, [pc, #44]	; (800543c <HAL_RCC_ClockConfig+0x20c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	0018      	movs	r0, r3
 8005412:	f7fe fe9f 	bl	8004154 <HAL_InitTick>
 8005416:	0003      	movs	r3, r0
}
 8005418:	0018      	movs	r0, r3
 800541a:	46bd      	mov	sp, r7
 800541c:	b004      	add	sp, #16
 800541e:	bd80      	pop	{r7, pc}
 8005420:	40022000 	.word	0x40022000
 8005424:	00001388 	.word	0x00001388
 8005428:	40021000 	.word	0x40021000
 800542c:	fffff0ff 	.word	0xfffff0ff
 8005430:	ffff8fff 	.word	0xffff8fff
 8005434:	08014818 	.word	0x08014818
 8005438:	20000010 	.word	0x20000010
 800543c:	20000014 	.word	0x20000014

08005440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005446:	4b3c      	ldr	r3, [pc, #240]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	2238      	movs	r2, #56	; 0x38
 800544c:	4013      	ands	r3, r2
 800544e:	d10f      	bne.n	8005470 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005450:	4b39      	ldr	r3, [pc, #228]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	0adb      	lsrs	r3, r3, #11
 8005456:	2207      	movs	r2, #7
 8005458:	4013      	ands	r3, r2
 800545a:	2201      	movs	r2, #1
 800545c:	409a      	lsls	r2, r3
 800545e:	0013      	movs	r3, r2
 8005460:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005462:	6839      	ldr	r1, [r7, #0]
 8005464:	4835      	ldr	r0, [pc, #212]	; (800553c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005466:	f7fa fe69 	bl	800013c <__udivsi3>
 800546a:	0003      	movs	r3, r0
 800546c:	613b      	str	r3, [r7, #16]
 800546e:	e05d      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005470:	4b31      	ldr	r3, [pc, #196]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	2238      	movs	r2, #56	; 0x38
 8005476:	4013      	ands	r3, r2
 8005478:	2b08      	cmp	r3, #8
 800547a:	d102      	bne.n	8005482 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800547c:	4b30      	ldr	r3, [pc, #192]	; (8005540 <HAL_RCC_GetSysClockFreq+0x100>)
 800547e:	613b      	str	r3, [r7, #16]
 8005480:	e054      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005482:	4b2d      	ldr	r3, [pc, #180]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	2238      	movs	r2, #56	; 0x38
 8005488:	4013      	ands	r3, r2
 800548a:	2b10      	cmp	r3, #16
 800548c:	d138      	bne.n	8005500 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800548e:	4b2a      	ldr	r3, [pc, #168]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	2203      	movs	r2, #3
 8005494:	4013      	ands	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005498:	4b27      	ldr	r3, [pc, #156]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	091b      	lsrs	r3, r3, #4
 800549e:	2207      	movs	r2, #7
 80054a0:	4013      	ands	r3, r2
 80054a2:	3301      	adds	r3, #1
 80054a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2b03      	cmp	r3, #3
 80054aa:	d10d      	bne.n	80054c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054ac:	68b9      	ldr	r1, [r7, #8]
 80054ae:	4824      	ldr	r0, [pc, #144]	; (8005540 <HAL_RCC_GetSysClockFreq+0x100>)
 80054b0:	f7fa fe44 	bl	800013c <__udivsi3>
 80054b4:	0003      	movs	r3, r0
 80054b6:	0019      	movs	r1, r3
 80054b8:	4b1f      	ldr	r3, [pc, #124]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	0a1b      	lsrs	r3, r3, #8
 80054be:	227f      	movs	r2, #127	; 0x7f
 80054c0:	4013      	ands	r3, r2
 80054c2:	434b      	muls	r3, r1
 80054c4:	617b      	str	r3, [r7, #20]
        break;
 80054c6:	e00d      	b.n	80054e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80054c8:	68b9      	ldr	r1, [r7, #8]
 80054ca:	481c      	ldr	r0, [pc, #112]	; (800553c <HAL_RCC_GetSysClockFreq+0xfc>)
 80054cc:	f7fa fe36 	bl	800013c <__udivsi3>
 80054d0:	0003      	movs	r3, r0
 80054d2:	0019      	movs	r1, r3
 80054d4:	4b18      	ldr	r3, [pc, #96]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	0a1b      	lsrs	r3, r3, #8
 80054da:	227f      	movs	r2, #127	; 0x7f
 80054dc:	4013      	ands	r3, r2
 80054de:	434b      	muls	r3, r1
 80054e0:	617b      	str	r3, [r7, #20]
        break;
 80054e2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80054e4:	4b14      	ldr	r3, [pc, #80]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	0f5b      	lsrs	r3, r3, #29
 80054ea:	2207      	movs	r2, #7
 80054ec:	4013      	ands	r3, r2
 80054ee:	3301      	adds	r3, #1
 80054f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	6978      	ldr	r0, [r7, #20]
 80054f6:	f7fa fe21 	bl	800013c <__udivsi3>
 80054fa:	0003      	movs	r3, r0
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	e015      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005500:	4b0d      	ldr	r3, [pc, #52]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	2238      	movs	r2, #56	; 0x38
 8005506:	4013      	ands	r3, r2
 8005508:	2b20      	cmp	r3, #32
 800550a:	d103      	bne.n	8005514 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800550c:	2380      	movs	r3, #128	; 0x80
 800550e:	021b      	lsls	r3, r3, #8
 8005510:	613b      	str	r3, [r7, #16]
 8005512:	e00b      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005514:	4b08      	ldr	r3, [pc, #32]	; (8005538 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	2238      	movs	r2, #56	; 0x38
 800551a:	4013      	ands	r3, r2
 800551c:	2b18      	cmp	r3, #24
 800551e:	d103      	bne.n	8005528 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005520:	23fa      	movs	r3, #250	; 0xfa
 8005522:	01db      	lsls	r3, r3, #7
 8005524:	613b      	str	r3, [r7, #16]
 8005526:	e001      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005528:	2300      	movs	r3, #0
 800552a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800552c:	693b      	ldr	r3, [r7, #16]
}
 800552e:	0018      	movs	r0, r3
 8005530:	46bd      	mov	sp, r7
 8005532:	b006      	add	sp, #24
 8005534:	bd80      	pop	{r7, pc}
 8005536:	46c0      	nop			; (mov r8, r8)
 8005538:	40021000 	.word	0x40021000
 800553c:	00f42400 	.word	0x00f42400
 8005540:	007a1200 	.word	0x007a1200

08005544 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005548:	4b02      	ldr	r3, [pc, #8]	; (8005554 <HAL_RCC_GetHCLKFreq+0x10>)
 800554a:	681b      	ldr	r3, [r3, #0]
}
 800554c:	0018      	movs	r0, r3
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	46c0      	nop			; (mov r8, r8)
 8005554:	20000010 	.word	0x20000010

08005558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005558:	b5b0      	push	{r4, r5, r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800555c:	f7ff fff2 	bl	8005544 <HAL_RCC_GetHCLKFreq>
 8005560:	0004      	movs	r4, r0
 8005562:	f7ff faf9 	bl	8004b58 <LL_RCC_GetAPB1Prescaler>
 8005566:	0003      	movs	r3, r0
 8005568:	0b1a      	lsrs	r2, r3, #12
 800556a:	4b05      	ldr	r3, [pc, #20]	; (8005580 <HAL_RCC_GetPCLK1Freq+0x28>)
 800556c:	0092      	lsls	r2, r2, #2
 800556e:	58d3      	ldr	r3, [r2, r3]
 8005570:	221f      	movs	r2, #31
 8005572:	4013      	ands	r3, r2
 8005574:	40dc      	lsrs	r4, r3
 8005576:	0023      	movs	r3, r4
}
 8005578:	0018      	movs	r0, r3
 800557a:	46bd      	mov	sp, r7
 800557c:	bdb0      	pop	{r4, r5, r7, pc}
 800557e:	46c0      	nop			; (mov r8, r8)
 8005580:	08014858 	.word	0x08014858

08005584 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800558c:	2313      	movs	r3, #19
 800558e:	18fb      	adds	r3, r7, r3
 8005590:	2200      	movs	r2, #0
 8005592:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005594:	2312      	movs	r3, #18
 8005596:	18fb      	adds	r3, r7, r3
 8005598:	2200      	movs	r2, #0
 800559a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	2380      	movs	r3, #128	; 0x80
 80055a2:	029b      	lsls	r3, r3, #10
 80055a4:	4013      	ands	r3, r2
 80055a6:	d100      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80055a8:	e0ad      	b.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055aa:	2011      	movs	r0, #17
 80055ac:	183b      	adds	r3, r7, r0
 80055ae:	2200      	movs	r2, #0
 80055b0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055b2:	4b47      	ldr	r3, [pc, #284]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80055b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055b6:	2380      	movs	r3, #128	; 0x80
 80055b8:	055b      	lsls	r3, r3, #21
 80055ba:	4013      	ands	r3, r2
 80055bc:	d110      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055be:	4b44      	ldr	r3, [pc, #272]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80055c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055c2:	4b43      	ldr	r3, [pc, #268]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80055c4:	2180      	movs	r1, #128	; 0x80
 80055c6:	0549      	lsls	r1, r1, #21
 80055c8:	430a      	orrs	r2, r1
 80055ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80055cc:	4b40      	ldr	r3, [pc, #256]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80055ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055d0:	2380      	movs	r3, #128	; 0x80
 80055d2:	055b      	lsls	r3, r3, #21
 80055d4:	4013      	ands	r3, r2
 80055d6:	60bb      	str	r3, [r7, #8]
 80055d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055da:	183b      	adds	r3, r7, r0
 80055dc:	2201      	movs	r2, #1
 80055de:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055e0:	4b3c      	ldr	r3, [pc, #240]	; (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	4b3b      	ldr	r3, [pc, #236]	; (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80055e6:	2180      	movs	r1, #128	; 0x80
 80055e8:	0049      	lsls	r1, r1, #1
 80055ea:	430a      	orrs	r2, r1
 80055ec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055ee:	f7fe fe0d 	bl	800420c <HAL_GetTick>
 80055f2:	0003      	movs	r3, r0
 80055f4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055f6:	e00b      	b.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055f8:	f7fe fe08 	bl	800420c <HAL_GetTick>
 80055fc:	0002      	movs	r2, r0
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b02      	cmp	r3, #2
 8005604:	d904      	bls.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005606:	2313      	movs	r3, #19
 8005608:	18fb      	adds	r3, r7, r3
 800560a:	2203      	movs	r2, #3
 800560c:	701a      	strb	r2, [r3, #0]
        break;
 800560e:	e005      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005610:	4b30      	ldr	r3, [pc, #192]	; (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	2380      	movs	r3, #128	; 0x80
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	4013      	ands	r3, r2
 800561a:	d0ed      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800561c:	2313      	movs	r3, #19
 800561e:	18fb      	adds	r3, r7, r3
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d15e      	bne.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005626:	4b2a      	ldr	r3, [pc, #168]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005628:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800562a:	23c0      	movs	r3, #192	; 0xc0
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	4013      	ands	r3, r2
 8005630:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d019      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	429a      	cmp	r2, r3
 8005640:	d014      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005642:	4b23      	ldr	r3, [pc, #140]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005646:	4a24      	ldr	r2, [pc, #144]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005648:	4013      	ands	r3, r2
 800564a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800564c:	4b20      	ldr	r3, [pc, #128]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800564e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005650:	4b1f      	ldr	r3, [pc, #124]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005652:	2180      	movs	r1, #128	; 0x80
 8005654:	0249      	lsls	r1, r1, #9
 8005656:	430a      	orrs	r2, r1
 8005658:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800565a:	4b1d      	ldr	r3, [pc, #116]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800565c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800565e:	4b1c      	ldr	r3, [pc, #112]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005660:	491e      	ldr	r1, [pc, #120]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005662:	400a      	ands	r2, r1
 8005664:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005666:	4b1a      	ldr	r3, [pc, #104]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	2201      	movs	r2, #1
 8005670:	4013      	ands	r3, r2
 8005672:	d016      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005674:	f7fe fdca 	bl	800420c <HAL_GetTick>
 8005678:	0003      	movs	r3, r0
 800567a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800567c:	e00c      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800567e:	f7fe fdc5 	bl	800420c <HAL_GetTick>
 8005682:	0002      	movs	r2, r0
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	4a15      	ldr	r2, [pc, #84]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d904      	bls.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800568e:	2313      	movs	r3, #19
 8005690:	18fb      	adds	r3, r7, r3
 8005692:	2203      	movs	r2, #3
 8005694:	701a      	strb	r2, [r3, #0]
            break;
 8005696:	e004      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005698:	4b0d      	ldr	r3, [pc, #52]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800569a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569c:	2202      	movs	r2, #2
 800569e:	4013      	ands	r3, r2
 80056a0:	d0ed      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80056a2:	2313      	movs	r3, #19
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10a      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056ac:	4b08      	ldr	r3, [pc, #32]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b0:	4a09      	ldr	r2, [pc, #36]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80056b2:	4013      	ands	r3, r2
 80056b4:	0019      	movs	r1, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056ba:	4b05      	ldr	r3, [pc, #20]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80056bc:	430a      	orrs	r2, r1
 80056be:	65da      	str	r2, [r3, #92]	; 0x5c
 80056c0:	e016      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056c2:	2312      	movs	r3, #18
 80056c4:	18fb      	adds	r3, r7, r3
 80056c6:	2213      	movs	r2, #19
 80056c8:	18ba      	adds	r2, r7, r2
 80056ca:	7812      	ldrb	r2, [r2, #0]
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	e00f      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80056d0:	40021000 	.word	0x40021000
 80056d4:	40007000 	.word	0x40007000
 80056d8:	fffffcff 	.word	0xfffffcff
 80056dc:	fffeffff 	.word	0xfffeffff
 80056e0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056e4:	2312      	movs	r3, #18
 80056e6:	18fb      	adds	r3, r7, r3
 80056e8:	2213      	movs	r2, #19
 80056ea:	18ba      	adds	r2, r7, r2
 80056ec:	7812      	ldrb	r2, [r2, #0]
 80056ee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056f0:	2311      	movs	r3, #17
 80056f2:	18fb      	adds	r3, r7, r3
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d105      	bne.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056fa:	4bb6      	ldr	r3, [pc, #728]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056fe:	4bb5      	ldr	r3, [pc, #724]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005700:	49b5      	ldr	r1, [pc, #724]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005702:	400a      	ands	r2, r1
 8005704:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2201      	movs	r2, #1
 800570c:	4013      	ands	r3, r2
 800570e:	d009      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005710:	4bb0      	ldr	r3, [pc, #704]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005714:	2203      	movs	r2, #3
 8005716:	4393      	bics	r3, r2
 8005718:	0019      	movs	r1, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	4bad      	ldr	r3, [pc, #692]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005720:	430a      	orrs	r2, r1
 8005722:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2202      	movs	r2, #2
 800572a:	4013      	ands	r3, r2
 800572c:	d009      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800572e:	4ba9      	ldr	r3, [pc, #676]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005732:	220c      	movs	r2, #12
 8005734:	4393      	bics	r3, r2
 8005736:	0019      	movs	r1, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	689a      	ldr	r2, [r3, #8]
 800573c:	4ba5      	ldr	r3, [pc, #660]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800573e:	430a      	orrs	r2, r1
 8005740:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2204      	movs	r2, #4
 8005748:	4013      	ands	r3, r2
 800574a:	d009      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800574c:	4ba1      	ldr	r3, [pc, #644]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800574e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005750:	2230      	movs	r2, #48	; 0x30
 8005752:	4393      	bics	r3, r2
 8005754:	0019      	movs	r1, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	4b9e      	ldr	r3, [pc, #632]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800575c:	430a      	orrs	r2, r1
 800575e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2210      	movs	r2, #16
 8005766:	4013      	ands	r3, r2
 8005768:	d009      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800576a:	4b9a      	ldr	r3, [pc, #616]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800576c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800576e:	4a9b      	ldr	r2, [pc, #620]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005770:	4013      	ands	r3, r2
 8005772:	0019      	movs	r1, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	4b96      	ldr	r3, [pc, #600]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800577a:	430a      	orrs	r2, r1
 800577c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	2380      	movs	r3, #128	; 0x80
 8005784:	015b      	lsls	r3, r3, #5
 8005786:	4013      	ands	r3, r2
 8005788:	d009      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800578a:	4b92      	ldr	r3, [pc, #584]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800578c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578e:	4a94      	ldr	r2, [pc, #592]	; (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005790:	4013      	ands	r3, r2
 8005792:	0019      	movs	r1, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	695a      	ldr	r2, [r3, #20]
 8005798:	4b8e      	ldr	r3, [pc, #568]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800579a:	430a      	orrs	r2, r1
 800579c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	2380      	movs	r3, #128	; 0x80
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4013      	ands	r3, r2
 80057a8:	d009      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057aa:	4b8a      	ldr	r3, [pc, #552]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ae:	4a8d      	ldr	r2, [pc, #564]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	0019      	movs	r1, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057b8:	4b86      	ldr	r3, [pc, #536]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057ba:	430a      	orrs	r2, r1
 80057bc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	2380      	movs	r3, #128	; 0x80
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	4013      	ands	r3, r2
 80057c8:	d009      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057ca:	4b82      	ldr	r3, [pc, #520]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ce:	4a86      	ldr	r2, [pc, #536]	; (80059e8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	0019      	movs	r1, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057d8:	4b7e      	ldr	r3, [pc, #504]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057da:	430a      	orrs	r2, r1
 80057dc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2220      	movs	r2, #32
 80057e4:	4013      	ands	r3, r2
 80057e6:	d009      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057e8:	4b7a      	ldr	r3, [pc, #488]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ec:	4a7f      	ldr	r2, [pc, #508]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	0019      	movs	r1, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699a      	ldr	r2, [r3, #24]
 80057f6:	4b77      	ldr	r3, [pc, #476]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057f8:	430a      	orrs	r2, r1
 80057fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2240      	movs	r2, #64	; 0x40
 8005802:	4013      	ands	r3, r2
 8005804:	d009      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005806:	4b73      	ldr	r3, [pc, #460]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800580a:	4a79      	ldr	r2, [pc, #484]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800580c:	4013      	ands	r3, r2
 800580e:	0019      	movs	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	69da      	ldr	r2, [r3, #28]
 8005814:	4b6f      	ldr	r3, [pc, #444]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005816:	430a      	orrs	r2, r1
 8005818:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	2380      	movs	r3, #128	; 0x80
 8005820:	01db      	lsls	r3, r3, #7
 8005822:	4013      	ands	r3, r2
 8005824:	d015      	beq.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005826:	4b6b      	ldr	r3, [pc, #428]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	0899      	lsrs	r1, r3, #2
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005832:	4b68      	ldr	r3, [pc, #416]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005834:	430a      	orrs	r2, r1
 8005836:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800583c:	2380      	movs	r3, #128	; 0x80
 800583e:	05db      	lsls	r3, r3, #23
 8005840:	429a      	cmp	r2, r3
 8005842:	d106      	bne.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005844:	4b63      	ldr	r3, [pc, #396]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005846:	68da      	ldr	r2, [r3, #12]
 8005848:	4b62      	ldr	r3, [pc, #392]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800584a:	2180      	movs	r1, #128	; 0x80
 800584c:	0249      	lsls	r1, r1, #9
 800584e:	430a      	orrs	r2, r1
 8005850:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	2380      	movs	r3, #128	; 0x80
 8005858:	031b      	lsls	r3, r3, #12
 800585a:	4013      	ands	r3, r2
 800585c:	d009      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800585e:	4b5d      	ldr	r3, [pc, #372]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005862:	2240      	movs	r2, #64	; 0x40
 8005864:	4393      	bics	r3, r2
 8005866:	0019      	movs	r1, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800586c:	4b59      	ldr	r3, [pc, #356]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800586e:	430a      	orrs	r2, r1
 8005870:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	2380      	movs	r3, #128	; 0x80
 8005878:	039b      	lsls	r3, r3, #14
 800587a:	4013      	ands	r3, r2
 800587c:	d016      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800587e:	4b55      	ldr	r3, [pc, #340]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005882:	4a5c      	ldr	r2, [pc, #368]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005884:	4013      	ands	r3, r2
 8005886:	0019      	movs	r1, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800588c:	4b51      	ldr	r3, [pc, #324]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800588e:	430a      	orrs	r2, r1
 8005890:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005896:	2380      	movs	r3, #128	; 0x80
 8005898:	03db      	lsls	r3, r3, #15
 800589a:	429a      	cmp	r2, r3
 800589c:	d106      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800589e:	4b4d      	ldr	r3, [pc, #308]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	4b4c      	ldr	r3, [pc, #304]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058a4:	2180      	movs	r1, #128	; 0x80
 80058a6:	0449      	lsls	r1, r1, #17
 80058a8:	430a      	orrs	r2, r1
 80058aa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	2380      	movs	r3, #128	; 0x80
 80058b2:	03db      	lsls	r3, r3, #15
 80058b4:	4013      	ands	r3, r2
 80058b6:	d016      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80058b8:	4b46      	ldr	r3, [pc, #280]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058bc:	4a4e      	ldr	r2, [pc, #312]	; (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80058be:	4013      	ands	r3, r2
 80058c0:	0019      	movs	r1, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058c6:	4b43      	ldr	r3, [pc, #268]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058c8:	430a      	orrs	r2, r1
 80058ca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058d0:	2380      	movs	r3, #128	; 0x80
 80058d2:	045b      	lsls	r3, r3, #17
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d106      	bne.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80058d8:	4b3e      	ldr	r3, [pc, #248]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	4b3d      	ldr	r3, [pc, #244]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058de:	2180      	movs	r1, #128	; 0x80
 80058e0:	0449      	lsls	r1, r1, #17
 80058e2:	430a      	orrs	r2, r1
 80058e4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	2380      	movs	r3, #128	; 0x80
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	4013      	ands	r3, r2
 80058f0:	d014      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80058f2:	4b38      	ldr	r3, [pc, #224]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f6:	2203      	movs	r2, #3
 80058f8:	4393      	bics	r3, r2
 80058fa:	0019      	movs	r1, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a1a      	ldr	r2, [r3, #32]
 8005900:	4b34      	ldr	r3, [pc, #208]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005902:	430a      	orrs	r2, r1
 8005904:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d106      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800590e:	4b31      	ldr	r3, [pc, #196]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	4b30      	ldr	r3, [pc, #192]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005914:	2180      	movs	r1, #128	; 0x80
 8005916:	0249      	lsls	r1, r1, #9
 8005918:	430a      	orrs	r2, r1
 800591a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	2380      	movs	r3, #128	; 0x80
 8005922:	019b      	lsls	r3, r3, #6
 8005924:	4013      	ands	r3, r2
 8005926:	d014      	beq.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005928:	4b2a      	ldr	r3, [pc, #168]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800592a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592c:	220c      	movs	r2, #12
 800592e:	4393      	bics	r3, r2
 8005930:	0019      	movs	r1, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005936:	4b27      	ldr	r3, [pc, #156]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005938:	430a      	orrs	r2, r1
 800593a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005940:	2b04      	cmp	r3, #4
 8005942:	d106      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005944:	4b23      	ldr	r3, [pc, #140]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	4b22      	ldr	r3, [pc, #136]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800594a:	2180      	movs	r1, #128	; 0x80
 800594c:	0249      	lsls	r1, r1, #9
 800594e:	430a      	orrs	r2, r1
 8005950:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	2380      	movs	r3, #128	; 0x80
 8005958:	045b      	lsls	r3, r3, #17
 800595a:	4013      	ands	r3, r2
 800595c:	d016      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800595e:	4b1d      	ldr	r3, [pc, #116]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005962:	4a22      	ldr	r2, [pc, #136]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005964:	4013      	ands	r3, r2
 8005966:	0019      	movs	r1, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800596c:	4b19      	ldr	r3, [pc, #100]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800596e:	430a      	orrs	r2, r1
 8005970:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005976:	2380      	movs	r3, #128	; 0x80
 8005978:	019b      	lsls	r3, r3, #6
 800597a:	429a      	cmp	r2, r3
 800597c:	d106      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800597e:	4b15      	ldr	r3, [pc, #84]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005980:	68da      	ldr	r2, [r3, #12]
 8005982:	4b14      	ldr	r3, [pc, #80]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005984:	2180      	movs	r1, #128	; 0x80
 8005986:	0449      	lsls	r1, r1, #17
 8005988:	430a      	orrs	r2, r1
 800598a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	2380      	movs	r3, #128	; 0x80
 8005992:	049b      	lsls	r3, r3, #18
 8005994:	4013      	ands	r3, r2
 8005996:	d016      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005998:	4b0e      	ldr	r3, [pc, #56]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800599a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800599c:	4a10      	ldr	r2, [pc, #64]	; (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800599e:	4013      	ands	r3, r2
 80059a0:	0019      	movs	r1, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059a6:	4b0b      	ldr	r3, [pc, #44]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059a8:	430a      	orrs	r2, r1
 80059aa:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059b0:	2380      	movs	r3, #128	; 0x80
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d106      	bne.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80059b8:	4b06      	ldr	r3, [pc, #24]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	4b05      	ldr	r3, [pc, #20]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059be:	2180      	movs	r1, #128	; 0x80
 80059c0:	0449      	lsls	r1, r1, #17
 80059c2:	430a      	orrs	r2, r1
 80059c4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80059c6:	2312      	movs	r3, #18
 80059c8:	18fb      	adds	r3, r7, r3
 80059ca:	781b      	ldrb	r3, [r3, #0]
}
 80059cc:	0018      	movs	r0, r3
 80059ce:	46bd      	mov	sp, r7
 80059d0:	b006      	add	sp, #24
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	40021000 	.word	0x40021000
 80059d8:	efffffff 	.word	0xefffffff
 80059dc:	fffff3ff 	.word	0xfffff3ff
 80059e0:	fffffcff 	.word	0xfffffcff
 80059e4:	fff3ffff 	.word	0xfff3ffff
 80059e8:	ffcfffff 	.word	0xffcfffff
 80059ec:	ffffcfff 	.word	0xffffcfff
 80059f0:	ffff3fff 	.word	0xffff3fff
 80059f4:	ffbfffff 	.word	0xffbfffff
 80059f8:	feffffff 	.word	0xfeffffff

080059fc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80059fc:	b5b0      	push	{r4, r5, r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005a04:	230f      	movs	r3, #15
 8005a06:	18fb      	adds	r3, r7, r3
 8005a08:	2201      	movs	r2, #1
 8005a0a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d100      	bne.n	8005a14 <HAL_RTC_Init+0x18>
 8005a12:	e08c      	b.n	8005b2e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2229      	movs	r2, #41	; 0x29
 8005a18:	5c9b      	ldrb	r3, [r3, r2]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10b      	bne.n	8005a38 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2228      	movs	r2, #40	; 0x28
 8005a24:	2100      	movs	r1, #0
 8005a26:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2288      	movs	r2, #136	; 0x88
 8005a2c:	0212      	lsls	r2, r2, #8
 8005a2e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	0018      	movs	r0, r3
 8005a34:	f7fe f800 	bl	8003a38 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2229      	movs	r2, #41	; 0x29
 8005a3c:	2102      	movs	r1, #2
 8005a3e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	2210      	movs	r2, #16
 8005a48:	4013      	ands	r3, r2
 8005a4a:	2b10      	cmp	r3, #16
 8005a4c:	d062      	beq.n	8005b14 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	22ca      	movs	r2, #202	; 0xca
 8005a54:	625a      	str	r2, [r3, #36]	; 0x24
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2253      	movs	r2, #83	; 0x53
 8005a5c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005a5e:	250f      	movs	r5, #15
 8005a60:	197c      	adds	r4, r7, r5
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	0018      	movs	r0, r3
 8005a66:	f000 fbf3 	bl	8006250 <RTC_EnterInitMode>
 8005a6a:	0003      	movs	r3, r0
 8005a6c:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005a6e:	0028      	movs	r0, r5
 8005a70:	183b      	adds	r3, r7, r0
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d12c      	bne.n	8005ad2 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699a      	ldr	r2, [r3, #24]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	492e      	ldr	r1, [pc, #184]	; (8005b3c <HAL_RTC_Init+0x140>)
 8005a84:	400a      	ands	r2, r1
 8005a86:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6999      	ldr	r1, [r3, #24]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	431a      	orrs	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	69db      	ldr	r3, [r3, #28]
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	6912      	ldr	r2, [r2, #16]
 8005aae:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6919      	ldr	r1, [r3, #16]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	041a      	lsls	r2, r3, #16
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005ac4:	183c      	adds	r4, r7, r0
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f000 fc03 	bl	80062d4 <RTC_ExitInitMode>
 8005ace:	0003      	movs	r3, r0
 8005ad0:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005ad2:	230f      	movs	r3, #15
 8005ad4:	18fb      	adds	r3, r7, r3
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d116      	bne.n	8005b0a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	699a      	ldr	r2, [r3, #24]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	00d2      	lsls	r2, r2, #3
 8005ae8:	08d2      	lsrs	r2, r2, #3
 8005aea:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	6999      	ldr	r1, [r3, #24]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	431a      	orrs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	431a      	orrs	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	22ff      	movs	r2, #255	; 0xff
 8005b10:	625a      	str	r2, [r3, #36]	; 0x24
 8005b12:	e003      	b.n	8005b1c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005b14:	230f      	movs	r3, #15
 8005b16:	18fb      	adds	r3, r7, r3
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005b1c:	230f      	movs	r3, #15
 8005b1e:	18fb      	adds	r3, r7, r3
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d103      	bne.n	8005b2e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2229      	movs	r2, #41	; 0x29
 8005b2a:	2101      	movs	r1, #1
 8005b2c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005b2e:	230f      	movs	r3, #15
 8005b30:	18fb      	adds	r3, r7, r3
 8005b32:	781b      	ldrb	r3, [r3, #0]
}
 8005b34:	0018      	movs	r0, r3
 8005b36:	46bd      	mov	sp, r7
 8005b38:	b004      	add	sp, #16
 8005b3a:	bdb0      	pop	{r4, r5, r7, pc}
 8005b3c:	fb8fffbf 	.word	0xfb8fffbf

08005b40 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b40:	b5b0      	push	{r4, r5, r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2228      	movs	r2, #40	; 0x28
 8005b50:	5c9b      	ldrb	r3, [r3, r2]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d101      	bne.n	8005b5a <HAL_RTC_SetTime+0x1a>
 8005b56:	2302      	movs	r3, #2
 8005b58:	e092      	b.n	8005c80 <HAL_RTC_SetTime+0x140>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2228      	movs	r2, #40	; 0x28
 8005b5e:	2101      	movs	r1, #1
 8005b60:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2229      	movs	r2, #41	; 0x29
 8005b66:	2102      	movs	r1, #2
 8005b68:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	22ca      	movs	r2, #202	; 0xca
 8005b70:	625a      	str	r2, [r3, #36]	; 0x24
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2253      	movs	r2, #83	; 0x53
 8005b78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b7a:	2513      	movs	r5, #19
 8005b7c:	197c      	adds	r4, r7, r5
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	0018      	movs	r0, r3
 8005b82:	f000 fb65 	bl	8006250 <RTC_EnterInitMode>
 8005b86:	0003      	movs	r3, r0
 8005b88:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005b8a:	197b      	adds	r3, r7, r5
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d162      	bne.n	8005c58 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d125      	bne.n	8005be4 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	2240      	movs	r2, #64	; 0x40
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	d102      	bne.n	8005baa <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	0018      	movs	r0, r3
 8005bb0:	f000 fbd4 	bl	800635c <RTC_ByteToBcd2>
 8005bb4:	0003      	movs	r3, r0
 8005bb6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	785b      	ldrb	r3, [r3, #1]
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	f000 fbcd 	bl	800635c <RTC_ByteToBcd2>
 8005bc2:	0003      	movs	r3, r0
 8005bc4:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bc6:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	789b      	ldrb	r3, [r3, #2]
 8005bcc:	0018      	movs	r0, r3
 8005bce:	f000 fbc5 	bl	800635c <RTC_ByteToBcd2>
 8005bd2:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bd4:	0022      	movs	r2, r4
 8005bd6:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	78db      	ldrb	r3, [r3, #3]
 8005bdc:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bde:	4313      	orrs	r3, r2
 8005be0:	617b      	str	r3, [r7, #20]
 8005be2:	e017      	b.n	8005c14 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	2240      	movs	r2, #64	; 0x40
 8005bec:	4013      	ands	r3, r2
 8005bee:	d102      	bne.n	8005bf6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	785b      	ldrb	r3, [r3, #1]
 8005c00:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c02:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005c04:	68ba      	ldr	r2, [r7, #8]
 8005c06:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c08:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	78db      	ldrb	r3, [r3, #3]
 8005c0e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c10:	4313      	orrs	r3, r2
 8005c12:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	491b      	ldr	r1, [pc, #108]	; (8005c88 <HAL_RTC_SetTime+0x148>)
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699a      	ldr	r2, [r3, #24]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4918      	ldr	r1, [pc, #96]	; (8005c8c <HAL_RTC_SetTime+0x14c>)
 8005c2c:	400a      	ands	r2, r1
 8005c2e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6999      	ldr	r1, [r3, #24]
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	68da      	ldr	r2, [r3, #12]
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c48:	2313      	movs	r3, #19
 8005c4a:	18fc      	adds	r4, r7, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	0018      	movs	r0, r3
 8005c50:	f000 fb40 	bl	80062d4 <RTC_ExitInitMode>
 8005c54:	0003      	movs	r3, r0
 8005c56:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	22ff      	movs	r2, #255	; 0xff
 8005c5e:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005c60:	2313      	movs	r3, #19
 8005c62:	18fb      	adds	r3, r7, r3
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d103      	bne.n	8005c72 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2229      	movs	r2, #41	; 0x29
 8005c6e:	2101      	movs	r1, #1
 8005c70:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2228      	movs	r2, #40	; 0x28
 8005c76:	2100      	movs	r1, #0
 8005c78:	5499      	strb	r1, [r3, r2]

  return status;
 8005c7a:	2313      	movs	r3, #19
 8005c7c:	18fb      	adds	r3, r7, r3
 8005c7e:	781b      	ldrb	r3, [r3, #0]
}
 8005c80:	0018      	movs	r0, r3
 8005c82:	46bd      	mov	sp, r7
 8005c84:	b006      	add	sp, #24
 8005c86:	bdb0      	pop	{r4, r5, r7, pc}
 8005c88:	007f7f7f 	.word	0x007f7f7f
 8005c8c:	fffbffff 	.word	0xfffbffff

08005c90 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b086      	sub	sp, #24
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	045b      	lsls	r3, r3, #17
 8005cae:	0c5a      	lsrs	r2, r3, #17
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a22      	ldr	r2, [pc, #136]	; (8005d44 <HAL_RTC_GetTime+0xb4>)
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	0c1b      	lsrs	r3, r3, #16
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	223f      	movs	r2, #63	; 0x3f
 8005cc8:	4013      	ands	r3, r2
 8005cca:	b2da      	uxtb	r2, r3
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	0a1b      	lsrs	r3, r3, #8
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	227f      	movs	r2, #127	; 0x7f
 8005cd8:	4013      	ands	r3, r2
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	227f      	movs	r2, #127	; 0x7f
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	b2da      	uxtb	r2, r3
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	0d9b      	lsrs	r3, r3, #22
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	b2da      	uxtb	r2, r3
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d11a      	bne.n	8005d3a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f000 fb4f 	bl	80063ac <RTC_Bcd2ToByte>
 8005d0e:	0003      	movs	r3, r0
 8005d10:	001a      	movs	r2, r3
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	785b      	ldrb	r3, [r3, #1]
 8005d1a:	0018      	movs	r0, r3
 8005d1c:	f000 fb46 	bl	80063ac <RTC_Bcd2ToByte>
 8005d20:	0003      	movs	r3, r0
 8005d22:	001a      	movs	r2, r3
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	789b      	ldrb	r3, [r3, #2]
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	f000 fb3d 	bl	80063ac <RTC_Bcd2ToByte>
 8005d32:	0003      	movs	r3, r0
 8005d34:	001a      	movs	r2, r3
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	0018      	movs	r0, r3
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	b006      	add	sp, #24
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	007f7f7f 	.word	0x007f7f7f

08005d48 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d48:	b5b0      	push	{r4, r5, r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2228      	movs	r2, #40	; 0x28
 8005d58:	5c9b      	ldrb	r3, [r3, r2]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_RTC_SetDate+0x1a>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e07e      	b.n	8005e60 <HAL_RTC_SetDate+0x118>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2228      	movs	r2, #40	; 0x28
 8005d66:	2101      	movs	r1, #1
 8005d68:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2229      	movs	r2, #41	; 0x29
 8005d6e:	2102      	movs	r1, #2
 8005d70:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10e      	bne.n	8005d96 <HAL_RTC_SetDate+0x4e>
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	785b      	ldrb	r3, [r3, #1]
 8005d7c:	001a      	movs	r2, r3
 8005d7e:	2310      	movs	r3, #16
 8005d80:	4013      	ands	r3, r2
 8005d82:	d008      	beq.n	8005d96 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	785b      	ldrb	r3, [r3, #1]
 8005d88:	2210      	movs	r2, #16
 8005d8a:	4393      	bics	r3, r2
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	330a      	adds	r3, #10
 8005d90:	b2da      	uxtb	r2, r3
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d11c      	bne.n	8005dd6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	78db      	ldrb	r3, [r3, #3]
 8005da0:	0018      	movs	r0, r3
 8005da2:	f000 fadb 	bl	800635c <RTC_ByteToBcd2>
 8005da6:	0003      	movs	r3, r0
 8005da8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	785b      	ldrb	r3, [r3, #1]
 8005dae:	0018      	movs	r0, r3
 8005db0:	f000 fad4 	bl	800635c <RTC_ByteToBcd2>
 8005db4:	0003      	movs	r3, r0
 8005db6:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005db8:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	789b      	ldrb	r3, [r3, #2]
 8005dbe:	0018      	movs	r0, r3
 8005dc0:	f000 facc 	bl	800635c <RTC_ByteToBcd2>
 8005dc4:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005dc6:	0022      	movs	r2, r4
 8005dc8:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	617b      	str	r3, [r7, #20]
 8005dd4:	e00e      	b.n	8005df4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	78db      	ldrb	r3, [r3, #3]
 8005dda:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	785b      	ldrb	r3, [r3, #1]
 8005de0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005de2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005de8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005df0:	4313      	orrs	r3, r2
 8005df2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	22ca      	movs	r2, #202	; 0xca
 8005dfa:	625a      	str	r2, [r3, #36]	; 0x24
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2253      	movs	r2, #83	; 0x53
 8005e02:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e04:	2513      	movs	r5, #19
 8005e06:	197c      	adds	r4, r7, r5
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	f000 fa20 	bl	8006250 <RTC_EnterInitMode>
 8005e10:	0003      	movs	r3, r0
 8005e12:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005e14:	0028      	movs	r0, r5
 8005e16:	183b      	adds	r3, r7, r0
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d10c      	bne.n	8005e38 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4910      	ldr	r1, [pc, #64]	; (8005e68 <HAL_RTC_SetDate+0x120>)
 8005e26:	400a      	ands	r2, r1
 8005e28:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e2a:	183c      	adds	r4, r7, r0
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f000 fa50 	bl	80062d4 <RTC_ExitInitMode>
 8005e34:	0003      	movs	r3, r0
 8005e36:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	22ff      	movs	r2, #255	; 0xff
 8005e3e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005e40:	2313      	movs	r3, #19
 8005e42:	18fb      	adds	r3, r7, r3
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d103      	bne.n	8005e52 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2229      	movs	r2, #41	; 0x29
 8005e4e:	2101      	movs	r1, #1
 8005e50:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2228      	movs	r2, #40	; 0x28
 8005e56:	2100      	movs	r1, #0
 8005e58:	5499      	strb	r1, [r3, r2]

  return status;
 8005e5a:	2313      	movs	r3, #19
 8005e5c:	18fb      	adds	r3, r7, r3
 8005e5e:	781b      	ldrb	r3, [r3, #0]
}
 8005e60:	0018      	movs	r0, r3
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b006      	add	sp, #24
 8005e66:	bdb0      	pop	{r4, r5, r7, pc}
 8005e68:	00ffff3f 	.word	0x00ffff3f

08005e6c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	4a21      	ldr	r2, [pc, #132]	; (8005f04 <HAL_RTC_GetDate+0x98>)
 8005e80:	4013      	ands	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	0c1b      	lsrs	r3, r3, #16
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	0a1b      	lsrs	r3, r3, #8
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	221f      	movs	r2, #31
 8005e96:	4013      	ands	r3, r2
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	223f      	movs	r2, #63	; 0x3f
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	0b5b      	lsrs	r3, r3, #13
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2207      	movs	r2, #7
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d11a      	bne.n	8005ef8 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	78db      	ldrb	r3, [r3, #3]
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	f000 fa70 	bl	80063ac <RTC_Bcd2ToByte>
 8005ecc:	0003      	movs	r3, r0
 8005ece:	001a      	movs	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	785b      	ldrb	r3, [r3, #1]
 8005ed8:	0018      	movs	r0, r3
 8005eda:	f000 fa67 	bl	80063ac <RTC_Bcd2ToByte>
 8005ede:	0003      	movs	r3, r0
 8005ee0:	001a      	movs	r2, r3
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	789b      	ldrb	r3, [r3, #2]
 8005eea:	0018      	movs	r0, r3
 8005eec:	f000 fa5e 	bl	80063ac <RTC_Bcd2ToByte>
 8005ef0:	0003      	movs	r3, r0
 8005ef2:	001a      	movs	r2, r3
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	0018      	movs	r0, r3
 8005efc:	46bd      	mov	sp, r7
 8005efe:	b006      	add	sp, #24
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	46c0      	nop			; (mov r8, r8)
 8005f04:	00ffff3f 	.word	0x00ffff3f

08005f08 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005f08:	b590      	push	{r4, r7, lr}
 8005f0a:	b089      	sub	sp, #36	; 0x24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2228      	movs	r2, #40	; 0x28
 8005f18:	5c9b      	ldrb	r3, [r3, r2]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_RTC_SetAlarm_IT+0x1a>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	e127      	b.n	8006172 <HAL_RTC_SetAlarm_IT+0x26a>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2228      	movs	r2, #40	; 0x28
 8005f26:	2101      	movs	r1, #1
 8005f28:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2229      	movs	r2, #41	; 0x29
 8005f2e:	2102      	movs	r1, #2
 8005f30:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d136      	bne.n	8005fa6 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	2240      	movs	r2, #64	; 0x40
 8005f40:	4013      	ands	r3, r2
 8005f42:	d102      	bne.n	8005f4a <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2200      	movs	r2, #0
 8005f48:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	0018      	movs	r0, r3
 8005f50:	f000 fa04 	bl	800635c <RTC_ByteToBcd2>
 8005f54:	0003      	movs	r3, r0
 8005f56:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	785b      	ldrb	r3, [r3, #1]
 8005f5c:	0018      	movs	r0, r3
 8005f5e:	f000 f9fd 	bl	800635c <RTC_ByteToBcd2>
 8005f62:	0003      	movs	r3, r0
 8005f64:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005f66:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	789b      	ldrb	r3, [r3, #2]
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f000 f9f5 	bl	800635c <RTC_ByteToBcd2>
 8005f72:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005f74:	0022      	movs	r2, r4
 8005f76:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	78db      	ldrb	r3, [r3, #3]
 8005f7c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2220      	movs	r2, #32
 8005f86:	5c9b      	ldrb	r3, [r3, r2]
 8005f88:	0018      	movs	r0, r3
 8005f8a:	f000 f9e7 	bl	800635c <RTC_ByteToBcd2>
 8005f8e:	0003      	movs	r3, r0
 8005f90:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005f92:	0022      	movs	r2, r4
 8005f94:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005f9a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	61fb      	str	r3, [r7, #28]
 8005fa4:	e022      	b.n	8005fec <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	2240      	movs	r2, #64	; 0x40
 8005fae:	4013      	ands	r3, r2
 8005fb0:	d102      	bne.n	8005fb8 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	785b      	ldrb	r3, [r3, #1]
 8005fc2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fc4:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005fca:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	78db      	ldrb	r3, [r3, #3]
 8005fd0:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fd2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2120      	movs	r1, #32
 8005fd8:	5c5b      	ldrb	r3, [r3, r1]
 8005fda:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005fdc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005fe2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	685a      	ldr	r2, [r3, #4]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	699b      	ldr	r3, [r3, #24]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	22ca      	movs	r2, #202	; 0xca
 8005ffe:	625a      	str	r2, [r3, #36]	; 0x24
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2253      	movs	r2, #83	; 0x53
 8006006:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800600c:	2380      	movs	r3, #128	; 0x80
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	429a      	cmp	r2, r3
 8006012:	d14c      	bne.n	80060ae <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	699a      	ldr	r2, [r3, #24]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4957      	ldr	r1, [pc, #348]	; (800617c <HAL_RTC_SetAlarm_IT+0x274>)
 8006020:	400a      	ands	r2, r1
 8006022:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2101      	movs	r1, #1
 8006030:	430a      	orrs	r2, r1
 8006032:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8006034:	f7fe f8ea 	bl	800420c <HAL_GetTick>
 8006038:	0003      	movs	r3, r0
 800603a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800603c:	e016      	b.n	800606c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800603e:	f7fe f8e5 	bl	800420c <HAL_GetTick>
 8006042:	0002      	movs	r2, r0
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	1ad2      	subs	r2, r2, r3
 8006048:	23fa      	movs	r3, #250	; 0xfa
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	429a      	cmp	r2, r3
 800604e:	d90d      	bls.n	800606c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	22ff      	movs	r2, #255	; 0xff
 8006056:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2229      	movs	r2, #41	; 0x29
 800605c:	2103      	movs	r1, #3
 800605e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2228      	movs	r2, #40	; 0x28
 8006064:	2100      	movs	r1, #0
 8006066:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e082      	b.n	8006172 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	2201      	movs	r2, #1
 8006074:	4013      	ands	r3, r2
 8006076:	d0e2      	beq.n	800603e <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	69fa      	ldr	r2, [r7, #28]
 800607e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699a      	ldr	r2, [r3, #24]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2180      	movs	r1, #128	; 0x80
 8006094:	0049      	lsls	r1, r1, #1
 8006096:	430a      	orrs	r2, r1
 8006098:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699a      	ldr	r2, [r3, #24]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2180      	movs	r1, #128	; 0x80
 80060a6:	0149      	lsls	r1, r1, #5
 80060a8:	430a      	orrs	r2, r1
 80060aa:	619a      	str	r2, [r3, #24]
 80060ac:	e04b      	b.n	8006146 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	699a      	ldr	r2, [r3, #24]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4931      	ldr	r1, [pc, #196]	; (8006180 <HAL_RTC_SetAlarm_IT+0x278>)
 80060ba:	400a      	ands	r2, r1
 80060bc:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2102      	movs	r1, #2
 80060ca:	430a      	orrs	r2, r1
 80060cc:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80060ce:	f7fe f89d 	bl	800420c <HAL_GetTick>
 80060d2:	0003      	movs	r3, r0
 80060d4:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80060d6:	e016      	b.n	8006106 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060d8:	f7fe f898 	bl	800420c <HAL_GetTick>
 80060dc:	0002      	movs	r2, r0
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	1ad2      	subs	r2, r2, r3
 80060e2:	23fa      	movs	r3, #250	; 0xfa
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d90d      	bls.n	8006106 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	22ff      	movs	r2, #255	; 0xff
 80060f0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2229      	movs	r2, #41	; 0x29
 80060f6:	2103      	movs	r1, #3
 80060f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2228      	movs	r2, #40	; 0x28
 80060fe:	2100      	movs	r1, #0
 8006100:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e035      	b.n	8006172 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	2202      	movs	r2, #2
 800610e:	4013      	ands	r3, r2
 8006110:	d0e2      	beq.n	80060d8 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69fa      	ldr	r2, [r7, #28]
 8006118:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69ba      	ldr	r2, [r7, #24]
 8006120:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	699a      	ldr	r2, [r3, #24]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2180      	movs	r1, #128	; 0x80
 800612e:	0089      	lsls	r1, r1, #2
 8006130:	430a      	orrs	r2, r1
 8006132:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	699a      	ldr	r2, [r3, #24]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2180      	movs	r1, #128	; 0x80
 8006140:	0189      	lsls	r1, r1, #6
 8006142:	430a      	orrs	r2, r1
 8006144:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006146:	4a0f      	ldr	r2, [pc, #60]	; (8006184 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006148:	2380      	movs	r3, #128	; 0x80
 800614a:	58d3      	ldr	r3, [r2, r3]
 800614c:	490d      	ldr	r1, [pc, #52]	; (8006184 <HAL_RTC_SetAlarm_IT+0x27c>)
 800614e:	2280      	movs	r2, #128	; 0x80
 8006150:	0312      	lsls	r2, r2, #12
 8006152:	4313      	orrs	r3, r2
 8006154:	2280      	movs	r2, #128	; 0x80
 8006156:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	22ff      	movs	r2, #255	; 0xff
 800615e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2229      	movs	r2, #41	; 0x29
 8006164:	2101      	movs	r1, #1
 8006166:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2228      	movs	r2, #40	; 0x28
 800616c:	2100      	movs	r1, #0
 800616e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	0018      	movs	r0, r3
 8006174:	46bd      	mov	sp, r7
 8006176:	b009      	add	sp, #36	; 0x24
 8006178:	bd90      	pop	{r4, r7, pc}
 800617a:	46c0      	nop			; (mov r8, r8)
 800617c:	fffffeff 	.word	0xfffffeff
 8006180:	fffffdff 	.word	0xfffffdff
 8006184:	40021800 	.word	0x40021800

08006188 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699a      	ldr	r2, [r3, #24]
 8006196:	2380      	movs	r3, #128	; 0x80
 8006198:	015b      	lsls	r3, r3, #5
 800619a:	4013      	ands	r3, r2
 800619c:	d011      	beq.n	80061c2 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061a4:	2201      	movs	r2, #1
 80061a6:	4013      	ands	r3, r2
 80061a8:	d00b      	beq.n	80061c2 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2101      	movs	r1, #1
 80061b6:	430a      	orrs	r2, r1
 80061b8:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	0018      	movs	r0, r3
 80061be:	f7fd fbf5 	bl	80039ac <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	699a      	ldr	r2, [r3, #24]
 80061c8:	2380      	movs	r3, #128	; 0x80
 80061ca:	019b      	lsls	r3, r3, #6
 80061cc:	4013      	ands	r3, r2
 80061ce:	d011      	beq.n	80061f4 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061d6:	2202      	movs	r2, #2
 80061d8:	4013      	ands	r3, r2
 80061da:	d00b      	beq.n	80061f4 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2102      	movs	r1, #2
 80061e8:	430a      	orrs	r2, r1
 80061ea:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	0018      	movs	r0, r3
 80061f0:	f000 f961 	bl	80064b6 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2229      	movs	r2, #41	; 0x29
 80061f8:	2101      	movs	r1, #1
 80061fa:	5499      	strb	r1, [r3, r2]
}
 80061fc:	46c0      	nop			; (mov r8, r8)
 80061fe:	46bd      	mov	sp, r7
 8006200:	b002      	add	sp, #8
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a0e      	ldr	r2, [pc, #56]	; (800624c <HAL_RTC_WaitForSynchro+0x48>)
 8006212:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006214:	f7fd fffa 	bl	800420c <HAL_GetTick>
 8006218:	0003      	movs	r3, r0
 800621a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800621c:	e00a      	b.n	8006234 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800621e:	f7fd fff5 	bl	800420c <HAL_GetTick>
 8006222:	0002      	movs	r2, r0
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	1ad2      	subs	r2, r2, r3
 8006228:	23fa      	movs	r3, #250	; 0xfa
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	429a      	cmp	r2, r3
 800622e:	d901      	bls.n	8006234 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e006      	b.n	8006242 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	2220      	movs	r2, #32
 800623c:	4013      	ands	r3, r2
 800623e:	d0ee      	beq.n	800621e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	0018      	movs	r0, r3
 8006244:	46bd      	mov	sp, r7
 8006246:	b004      	add	sp, #16
 8006248:	bd80      	pop	{r7, pc}
 800624a:	46c0      	nop			; (mov r8, r8)
 800624c:	0001005f 	.word	0x0001005f

08006250 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8006258:	230f      	movs	r3, #15
 800625a:	18fb      	adds	r3, r7, r3
 800625c:	2200      	movs	r2, #0
 800625e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	2240      	movs	r2, #64	; 0x40
 8006268:	4013      	ands	r3, r2
 800626a:	d12c      	bne.n	80062c6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2180      	movs	r1, #128	; 0x80
 8006278:	430a      	orrs	r2, r1
 800627a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800627c:	f7fd ffc6 	bl	800420c <HAL_GetTick>
 8006280:	0003      	movs	r3, r0
 8006282:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006284:	e014      	b.n	80062b0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006286:	f7fd ffc1 	bl	800420c <HAL_GetTick>
 800628a:	0002      	movs	r2, r0
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	1ad2      	subs	r2, r2, r3
 8006290:	200f      	movs	r0, #15
 8006292:	183b      	adds	r3, r7, r0
 8006294:	1839      	adds	r1, r7, r0
 8006296:	7809      	ldrb	r1, [r1, #0]
 8006298:	7019      	strb	r1, [r3, #0]
 800629a:	23fa      	movs	r3, #250	; 0xfa
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	429a      	cmp	r2, r3
 80062a0:	d906      	bls.n	80062b0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80062a2:	183b      	adds	r3, r7, r0
 80062a4:	2203      	movs	r2, #3
 80062a6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2229      	movs	r2, #41	; 0x29
 80062ac:	2103      	movs	r1, #3
 80062ae:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	2240      	movs	r2, #64	; 0x40
 80062b8:	4013      	ands	r3, r2
 80062ba:	d104      	bne.n	80062c6 <RTC_EnterInitMode+0x76>
 80062bc:	230f      	movs	r3, #15
 80062be:	18fb      	adds	r3, r7, r3
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	2b03      	cmp	r3, #3
 80062c4:	d1df      	bne.n	8006286 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80062c6:	230f      	movs	r3, #15
 80062c8:	18fb      	adds	r3, r7, r3
 80062ca:	781b      	ldrb	r3, [r3, #0]
}
 80062cc:	0018      	movs	r0, r3
 80062ce:	46bd      	mov	sp, r7
 80062d0:	b004      	add	sp, #16
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80062d4:	b590      	push	{r4, r7, lr}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062dc:	240f      	movs	r4, #15
 80062de:	193b      	adds	r3, r7, r4
 80062e0:	2200      	movs	r2, #0
 80062e2:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80062e4:	4b1c      	ldr	r3, [pc, #112]	; (8006358 <RTC_ExitInitMode+0x84>)
 80062e6:	68da      	ldr	r2, [r3, #12]
 80062e8:	4b1b      	ldr	r3, [pc, #108]	; (8006358 <RTC_ExitInitMode+0x84>)
 80062ea:	2180      	movs	r1, #128	; 0x80
 80062ec:	438a      	bics	r2, r1
 80062ee:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80062f0:	4b19      	ldr	r3, [pc, #100]	; (8006358 <RTC_ExitInitMode+0x84>)
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	2220      	movs	r2, #32
 80062f6:	4013      	ands	r3, r2
 80062f8:	d10d      	bne.n	8006316 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	0018      	movs	r0, r3
 80062fe:	f7ff ff81 	bl	8006204 <HAL_RTC_WaitForSynchro>
 8006302:	1e03      	subs	r3, r0, #0
 8006304:	d021      	beq.n	800634a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2229      	movs	r2, #41	; 0x29
 800630a:	2103      	movs	r1, #3
 800630c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800630e:	193b      	adds	r3, r7, r4
 8006310:	2203      	movs	r2, #3
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	e019      	b.n	800634a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006316:	4b10      	ldr	r3, [pc, #64]	; (8006358 <RTC_ExitInitMode+0x84>)
 8006318:	699a      	ldr	r2, [r3, #24]
 800631a:	4b0f      	ldr	r3, [pc, #60]	; (8006358 <RTC_ExitInitMode+0x84>)
 800631c:	2120      	movs	r1, #32
 800631e:	438a      	bics	r2, r1
 8006320:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	0018      	movs	r0, r3
 8006326:	f7ff ff6d 	bl	8006204 <HAL_RTC_WaitForSynchro>
 800632a:	1e03      	subs	r3, r0, #0
 800632c:	d007      	beq.n	800633e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2229      	movs	r2, #41	; 0x29
 8006332:	2103      	movs	r1, #3
 8006334:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006336:	230f      	movs	r3, #15
 8006338:	18fb      	adds	r3, r7, r3
 800633a:	2203      	movs	r2, #3
 800633c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800633e:	4b06      	ldr	r3, [pc, #24]	; (8006358 <RTC_ExitInitMode+0x84>)
 8006340:	699a      	ldr	r2, [r3, #24]
 8006342:	4b05      	ldr	r3, [pc, #20]	; (8006358 <RTC_ExitInitMode+0x84>)
 8006344:	2120      	movs	r1, #32
 8006346:	430a      	orrs	r2, r1
 8006348:	619a      	str	r2, [r3, #24]
  }

  return status;
 800634a:	230f      	movs	r3, #15
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	781b      	ldrb	r3, [r3, #0]
}
 8006350:	0018      	movs	r0, r3
 8006352:	46bd      	mov	sp, r7
 8006354:	b005      	add	sp, #20
 8006356:	bd90      	pop	{r4, r7, pc}
 8006358:	40002800 	.word	0x40002800

0800635c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	0002      	movs	r2, r0
 8006364:	1dfb      	adds	r3, r7, #7
 8006366:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006368:	2300      	movs	r3, #0
 800636a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800636c:	230b      	movs	r3, #11
 800636e:	18fb      	adds	r3, r7, r3
 8006370:	1dfa      	adds	r2, r7, #7
 8006372:	7812      	ldrb	r2, [r2, #0]
 8006374:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8006376:	e008      	b.n	800638a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	3301      	adds	r3, #1
 800637c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800637e:	220b      	movs	r2, #11
 8006380:	18bb      	adds	r3, r7, r2
 8006382:	18ba      	adds	r2, r7, r2
 8006384:	7812      	ldrb	r2, [r2, #0]
 8006386:	3a0a      	subs	r2, #10
 8006388:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800638a:	210b      	movs	r1, #11
 800638c:	187b      	adds	r3, r7, r1
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	2b09      	cmp	r3, #9
 8006392:	d8f1      	bhi.n	8006378 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	b2db      	uxtb	r3, r3
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	b2da      	uxtb	r2, r3
 800639c:	187b      	adds	r3, r7, r1
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	b2db      	uxtb	r3, r3
}
 80063a4:	0018      	movs	r0, r3
 80063a6:	46bd      	mov	sp, r7
 80063a8:	b004      	add	sp, #16
 80063aa:	bd80      	pop	{r7, pc}

080063ac <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	0002      	movs	r2, r0
 80063b4:	1dfb      	adds	r3, r7, #7
 80063b6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80063b8:	1dfb      	adds	r3, r7, #7
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	091b      	lsrs	r3, r3, #4
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	001a      	movs	r2, r3
 80063c2:	0013      	movs	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	189b      	adds	r3, r3, r2
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	b2da      	uxtb	r2, r3
 80063d0:	1dfb      	adds	r3, r7, #7
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	210f      	movs	r1, #15
 80063d6:	400b      	ands	r3, r1
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	18d3      	adds	r3, r2, r3
 80063dc:	b2db      	uxtb	r3, r3
}
 80063de:	0018      	movs	r0, r3
 80063e0:	46bd      	mov	sp, r7
 80063e2:	b004      	add	sp, #16
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b082      	sub	sp, #8
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2228      	movs	r2, #40	; 0x28
 80063f2:	5c9b      	ldrb	r3, [r3, r2]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d101      	bne.n	80063fc <HAL_RTCEx_EnableBypassShadow+0x16>
 80063f8:	2302      	movs	r3, #2
 80063fa:	e024      	b.n	8006446 <HAL_RTCEx_EnableBypassShadow+0x60>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2228      	movs	r2, #40	; 0x28
 8006400:	2101      	movs	r1, #1
 8006402:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2229      	movs	r2, #41	; 0x29
 8006408:	2102      	movs	r1, #2
 800640a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	22ca      	movs	r2, #202	; 0xca
 8006412:	625a      	str	r2, [r3, #36]	; 0x24
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2253      	movs	r2, #83	; 0x53
 800641a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	699a      	ldr	r2, [r3, #24]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2120      	movs	r1, #32
 8006428:	430a      	orrs	r2, r1
 800642a:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	22ff      	movs	r2, #255	; 0xff
 8006432:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2229      	movs	r2, #41	; 0x29
 8006438:	2101      	movs	r1, #1
 800643a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2228      	movs	r2, #40	; 0x28
 8006440:	2100      	movs	r1, #0
 8006442:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006444:	2300      	movs	r3, #0
}
 8006446:	0018      	movs	r0, r3
 8006448:	46bd      	mov	sp, r7
 800644a:	b002      	add	sp, #8
 800644c:	bd80      	pop	{r7, pc}

0800644e <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b082      	sub	sp, #8
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2228      	movs	r2, #40	; 0x28
 800645a:	5c9b      	ldrb	r3, [r3, r2]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d101      	bne.n	8006464 <HAL_RTCEx_DisableBypassShadow+0x16>
 8006460:	2302      	movs	r3, #2
 8006462:	e024      	b.n	80064ae <HAL_RTCEx_DisableBypassShadow+0x60>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2228      	movs	r2, #40	; 0x28
 8006468:	2101      	movs	r1, #1
 800646a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2229      	movs	r2, #41	; 0x29
 8006470:	2102      	movs	r1, #2
 8006472:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	22ca      	movs	r2, #202	; 0xca
 800647a:	625a      	str	r2, [r3, #36]	; 0x24
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2253      	movs	r2, #83	; 0x53
 8006482:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	699a      	ldr	r2, [r3, #24]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	21df      	movs	r1, #223	; 0xdf
 8006490:	400a      	ands	r2, r1
 8006492:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	22ff      	movs	r2, #255	; 0xff
 800649a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2229      	movs	r2, #41	; 0x29
 80064a0:	2101      	movs	r1, #1
 80064a2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2228      	movs	r2, #40	; 0x28
 80064a8:	2100      	movs	r1, #0
 80064aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	0018      	movs	r0, r3
 80064b0:	46bd      	mov	sp, r7
 80064b2:	b002      	add	sp, #8
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b082      	sub	sp, #8
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80064be:	46c0      	nop			; (mov r8, r8)
 80064c0:	46bd      	mov	sp, r7
 80064c2:	b002      	add	sp, #8
 80064c4:	bd80      	pop	{r7, pc}
	...

080064c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d101      	bne.n	80064da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e0a8      	b.n	800662c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d109      	bne.n	80064f6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685a      	ldr	r2, [r3, #4]
 80064e6:	2382      	movs	r3, #130	; 0x82
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d009      	beq.n	8006502 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	61da      	str	r2, [r3, #28]
 80064f4:	e005      	b.n	8006502 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	225d      	movs	r2, #93	; 0x5d
 800650c:	5c9b      	ldrb	r3, [r3, r2]
 800650e:	b2db      	uxtb	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d107      	bne.n	8006524 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	225c      	movs	r2, #92	; 0x5c
 8006518:	2100      	movs	r1, #0
 800651a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	0018      	movs	r0, r3
 8006520:	f7fd fad0 	bl	8003ac4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	225d      	movs	r2, #93	; 0x5d
 8006528:	2102      	movs	r1, #2
 800652a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2140      	movs	r1, #64	; 0x40
 8006538:	438a      	bics	r2, r1
 800653a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	23e0      	movs	r3, #224	; 0xe0
 8006542:	00db      	lsls	r3, r3, #3
 8006544:	429a      	cmp	r2, r3
 8006546:	d902      	bls.n	800654e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006548:	2300      	movs	r3, #0
 800654a:	60fb      	str	r3, [r7, #12]
 800654c:	e002      	b.n	8006554 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800654e:	2380      	movs	r3, #128	; 0x80
 8006550:	015b      	lsls	r3, r3, #5
 8006552:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68da      	ldr	r2, [r3, #12]
 8006558:	23f0      	movs	r3, #240	; 0xf0
 800655a:	011b      	lsls	r3, r3, #4
 800655c:	429a      	cmp	r2, r3
 800655e:	d008      	beq.n	8006572 <HAL_SPI_Init+0xaa>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68da      	ldr	r2, [r3, #12]
 8006564:	23e0      	movs	r3, #224	; 0xe0
 8006566:	00db      	lsls	r3, r3, #3
 8006568:	429a      	cmp	r2, r3
 800656a:	d002      	beq.n	8006572 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	2382      	movs	r3, #130	; 0x82
 8006578:	005b      	lsls	r3, r3, #1
 800657a:	401a      	ands	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6899      	ldr	r1, [r3, #8]
 8006580:	2384      	movs	r3, #132	; 0x84
 8006582:	021b      	lsls	r3, r3, #8
 8006584:	400b      	ands	r3, r1
 8006586:	431a      	orrs	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	2102      	movs	r1, #2
 800658e:	400b      	ands	r3, r1
 8006590:	431a      	orrs	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	2101      	movs	r1, #1
 8006598:	400b      	ands	r3, r1
 800659a:	431a      	orrs	r2, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6999      	ldr	r1, [r3, #24]
 80065a0:	2380      	movs	r3, #128	; 0x80
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	400b      	ands	r3, r1
 80065a6:	431a      	orrs	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	2138      	movs	r1, #56	; 0x38
 80065ae:	400b      	ands	r3, r1
 80065b0:	431a      	orrs	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	2180      	movs	r1, #128	; 0x80
 80065b8:	400b      	ands	r3, r1
 80065ba:	431a      	orrs	r2, r3
 80065bc:	0011      	movs	r1, r2
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065c2:	2380      	movs	r3, #128	; 0x80
 80065c4:	019b      	lsls	r3, r3, #6
 80065c6:	401a      	ands	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	430a      	orrs	r2, r1
 80065ce:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	0c1b      	lsrs	r3, r3, #16
 80065d6:	2204      	movs	r2, #4
 80065d8:	401a      	ands	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	2110      	movs	r1, #16
 80065e0:	400b      	ands	r3, r1
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065e8:	2108      	movs	r1, #8
 80065ea:	400b      	ands	r3, r1
 80065ec:	431a      	orrs	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	68d9      	ldr	r1, [r3, #12]
 80065f2:	23f0      	movs	r3, #240	; 0xf0
 80065f4:	011b      	lsls	r3, r3, #4
 80065f6:	400b      	ands	r3, r1
 80065f8:	431a      	orrs	r2, r3
 80065fa:	0011      	movs	r1, r2
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	2380      	movs	r3, #128	; 0x80
 8006600:	015b      	lsls	r3, r3, #5
 8006602:	401a      	ands	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	430a      	orrs	r2, r1
 800660a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	69da      	ldr	r2, [r3, #28]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4907      	ldr	r1, [pc, #28]	; (8006634 <HAL_SPI_Init+0x16c>)
 8006618:	400a      	ands	r2, r1
 800661a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	225d      	movs	r2, #93	; 0x5d
 8006626:	2101      	movs	r1, #1
 8006628:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	0018      	movs	r0, r3
 800662e:	46bd      	mov	sp, r7
 8006630:	b004      	add	sp, #16
 8006632:	bd80      	pop	{r7, pc}
 8006634:	fffff7ff 	.word	0xfffff7ff

08006638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e04a      	b.n	80066e0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	223d      	movs	r2, #61	; 0x3d
 800664e:	5c9b      	ldrb	r3, [r3, r2]
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d107      	bne.n	8006666 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	223c      	movs	r2, #60	; 0x3c
 800665a:	2100      	movs	r1, #0
 800665c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	0018      	movs	r0, r3
 8006662:	f7fd fa79 	bl	8003b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	223d      	movs	r2, #61	; 0x3d
 800666a:	2102      	movs	r1, #2
 800666c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	3304      	adds	r3, #4
 8006676:	0019      	movs	r1, r3
 8006678:	0010      	movs	r0, r2
 800667a:	f000 f9ed 	bl	8006a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2248      	movs	r2, #72	; 0x48
 8006682:	2101      	movs	r1, #1
 8006684:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	223e      	movs	r2, #62	; 0x3e
 800668a:	2101      	movs	r1, #1
 800668c:	5499      	strb	r1, [r3, r2]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	223f      	movs	r2, #63	; 0x3f
 8006692:	2101      	movs	r1, #1
 8006694:	5499      	strb	r1, [r3, r2]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2240      	movs	r2, #64	; 0x40
 800669a:	2101      	movs	r1, #1
 800669c:	5499      	strb	r1, [r3, r2]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2241      	movs	r2, #65	; 0x41
 80066a2:	2101      	movs	r1, #1
 80066a4:	5499      	strb	r1, [r3, r2]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2242      	movs	r2, #66	; 0x42
 80066aa:	2101      	movs	r1, #1
 80066ac:	5499      	strb	r1, [r3, r2]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2243      	movs	r2, #67	; 0x43
 80066b2:	2101      	movs	r1, #1
 80066b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2244      	movs	r2, #68	; 0x44
 80066ba:	2101      	movs	r1, #1
 80066bc:	5499      	strb	r1, [r3, r2]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2245      	movs	r2, #69	; 0x45
 80066c2:	2101      	movs	r1, #1
 80066c4:	5499      	strb	r1, [r3, r2]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2246      	movs	r2, #70	; 0x46
 80066ca:	2101      	movs	r1, #1
 80066cc:	5499      	strb	r1, [r3, r2]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2247      	movs	r2, #71	; 0x47
 80066d2:	2101      	movs	r1, #1
 80066d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	223d      	movs	r2, #61	; 0x3d
 80066da:	2101      	movs	r1, #1
 80066dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	0018      	movs	r0, r3
 80066e2:	46bd      	mov	sp, r7
 80066e4:	b002      	add	sp, #8
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	223d      	movs	r2, #61	; 0x3d
 80066f4:	5c9b      	ldrb	r3, [r3, r2]
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d001      	beq.n	8006700 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e047      	b.n	8006790 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	223d      	movs	r2, #61	; 0x3d
 8006704:	2102      	movs	r1, #2
 8006706:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68da      	ldr	r2, [r3, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2101      	movs	r1, #1
 8006714:	430a      	orrs	r2, r1
 8006716:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a1e      	ldr	r2, [pc, #120]	; (8006798 <HAL_TIM_Base_Start_IT+0xb0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d014      	beq.n	800674c <HAL_TIM_Base_Start_IT+0x64>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	2380      	movs	r3, #128	; 0x80
 8006728:	05db      	lsls	r3, r3, #23
 800672a:	429a      	cmp	r2, r3
 800672c:	d00e      	beq.n	800674c <HAL_TIM_Base_Start_IT+0x64>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a1a      	ldr	r2, [pc, #104]	; (800679c <HAL_TIM_Base_Start_IT+0xb4>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d009      	beq.n	800674c <HAL_TIM_Base_Start_IT+0x64>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a18      	ldr	r2, [pc, #96]	; (80067a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d004      	beq.n	800674c <HAL_TIM_Base_Start_IT+0x64>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a17      	ldr	r2, [pc, #92]	; (80067a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d116      	bne.n	800677a <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	4a15      	ldr	r2, [pc, #84]	; (80067a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006754:	4013      	ands	r3, r2
 8006756:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b06      	cmp	r3, #6
 800675c:	d016      	beq.n	800678c <HAL_TIM_Base_Start_IT+0xa4>
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	2380      	movs	r3, #128	; 0x80
 8006762:	025b      	lsls	r3, r3, #9
 8006764:	429a      	cmp	r2, r3
 8006766:	d011      	beq.n	800678c <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2101      	movs	r1, #1
 8006774:	430a      	orrs	r2, r1
 8006776:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006778:	e008      	b.n	800678c <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2101      	movs	r1, #1
 8006786:	430a      	orrs	r2, r1
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	e000      	b.n	800678e <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800678c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800678e:	2300      	movs	r3, #0
}
 8006790:	0018      	movs	r0, r3
 8006792:	46bd      	mov	sp, r7
 8006794:	b004      	add	sp, #16
 8006796:	bd80      	pop	{r7, pc}
 8006798:	40012c00 	.word	0x40012c00
 800679c:	40000400 	.word	0x40000400
 80067a0:	40000800 	.word	0x40000800
 80067a4:	40014000 	.word	0x40014000
 80067a8:	00010007 	.word	0x00010007

080067ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b082      	sub	sp, #8
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68da      	ldr	r2, [r3, #12]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2101      	movs	r1, #1
 80067c0:	438a      	bics	r2, r1
 80067c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	4a0d      	ldr	r2, [pc, #52]	; (8006800 <HAL_TIM_Base_Stop_IT+0x54>)
 80067cc:	4013      	ands	r3, r2
 80067ce:	d10d      	bne.n	80067ec <HAL_TIM_Base_Stop_IT+0x40>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	4a0b      	ldr	r2, [pc, #44]	; (8006804 <HAL_TIM_Base_Stop_IT+0x58>)
 80067d8:	4013      	ands	r3, r2
 80067da:	d107      	bne.n	80067ec <HAL_TIM_Base_Stop_IT+0x40>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2101      	movs	r1, #1
 80067e8:	438a      	bics	r2, r1
 80067ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	223d      	movs	r2, #61	; 0x3d
 80067f0:	2101      	movs	r1, #1
 80067f2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	0018      	movs	r0, r3
 80067f8:	46bd      	mov	sp, r7
 80067fa:	b002      	add	sp, #8
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	46c0      	nop			; (mov r8, r8)
 8006800:	00001111 	.word	0x00001111
 8006804:	00000444 	.word	0x00000444

08006808 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2202      	movs	r2, #2
 8006824:	4013      	ands	r3, r2
 8006826:	d021      	beq.n	800686c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2202      	movs	r2, #2
 800682c:	4013      	ands	r3, r2
 800682e:	d01d      	beq.n	800686c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2203      	movs	r2, #3
 8006836:	4252      	negs	r2, r2
 8006838:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	2203      	movs	r2, #3
 8006848:	4013      	ands	r3, r2
 800684a:	d004      	beq.n	8006856 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	0018      	movs	r0, r3
 8006850:	f000 f8ea 	bl	8006a28 <HAL_TIM_IC_CaptureCallback>
 8006854:	e007      	b.n	8006866 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	0018      	movs	r0, r3
 800685a:	f000 f8dd 	bl	8006a18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	0018      	movs	r0, r3
 8006862:	f000 f8e9 	bl	8006a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2204      	movs	r2, #4
 8006870:	4013      	ands	r3, r2
 8006872:	d022      	beq.n	80068ba <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2204      	movs	r2, #4
 8006878:	4013      	ands	r3, r2
 800687a:	d01e      	beq.n	80068ba <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2205      	movs	r2, #5
 8006882:	4252      	negs	r2, r2
 8006884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2202      	movs	r2, #2
 800688a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699a      	ldr	r2, [r3, #24]
 8006892:	23c0      	movs	r3, #192	; 0xc0
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4013      	ands	r3, r2
 8006898:	d004      	beq.n	80068a4 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	0018      	movs	r0, r3
 800689e:	f000 f8c3 	bl	8006a28 <HAL_TIM_IC_CaptureCallback>
 80068a2:	e007      	b.n	80068b4 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	0018      	movs	r0, r3
 80068a8:	f000 f8b6 	bl	8006a18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	0018      	movs	r0, r3
 80068b0:	f000 f8c2 	bl	8006a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	2208      	movs	r2, #8
 80068be:	4013      	ands	r3, r2
 80068c0:	d021      	beq.n	8006906 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2208      	movs	r2, #8
 80068c6:	4013      	ands	r3, r2
 80068c8:	d01d      	beq.n	8006906 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2209      	movs	r2, #9
 80068d0:	4252      	negs	r2, r2
 80068d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2204      	movs	r2, #4
 80068d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69db      	ldr	r3, [r3, #28]
 80068e0:	2203      	movs	r2, #3
 80068e2:	4013      	ands	r3, r2
 80068e4:	d004      	beq.n	80068f0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	0018      	movs	r0, r3
 80068ea:	f000 f89d 	bl	8006a28 <HAL_TIM_IC_CaptureCallback>
 80068ee:	e007      	b.n	8006900 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	0018      	movs	r0, r3
 80068f4:	f000 f890 	bl	8006a18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	0018      	movs	r0, r3
 80068fc:	f000 f89c 	bl	8006a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2210      	movs	r2, #16
 800690a:	4013      	ands	r3, r2
 800690c:	d022      	beq.n	8006954 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2210      	movs	r2, #16
 8006912:	4013      	ands	r3, r2
 8006914:	d01e      	beq.n	8006954 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2211      	movs	r2, #17
 800691c:	4252      	negs	r2, r2
 800691e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2208      	movs	r2, #8
 8006924:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	69da      	ldr	r2, [r3, #28]
 800692c:	23c0      	movs	r3, #192	; 0xc0
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4013      	ands	r3, r2
 8006932:	d004      	beq.n	800693e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	0018      	movs	r0, r3
 8006938:	f000 f876 	bl	8006a28 <HAL_TIM_IC_CaptureCallback>
 800693c:	e007      	b.n	800694e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	0018      	movs	r0, r3
 8006942:	f000 f869 	bl	8006a18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	0018      	movs	r0, r3
 800694a:	f000 f875 	bl	8006a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	2201      	movs	r2, #1
 8006958:	4013      	ands	r3, r2
 800695a:	d00c      	beq.n	8006976 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2201      	movs	r2, #1
 8006960:	4013      	ands	r3, r2
 8006962:	d008      	beq.n	8006976 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2202      	movs	r2, #2
 800696a:	4252      	negs	r2, r2
 800696c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	0018      	movs	r0, r3
 8006972:	f7fc fff9 	bl	8003968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2280      	movs	r2, #128	; 0x80
 800697a:	4013      	ands	r3, r2
 800697c:	d104      	bne.n	8006988 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	2380      	movs	r3, #128	; 0x80
 8006982:	019b      	lsls	r3, r3, #6
 8006984:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006986:	d00b      	beq.n	80069a0 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2280      	movs	r2, #128	; 0x80
 800698c:	4013      	ands	r3, r2
 800698e:	d007      	beq.n	80069a0 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a1e      	ldr	r2, [pc, #120]	; (8006a10 <HAL_TIM_IRQHandler+0x208>)
 8006996:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	0018      	movs	r0, r3
 800699c:	f000 f972 	bl	8006c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	2380      	movs	r3, #128	; 0x80
 80069a4:	005b      	lsls	r3, r3, #1
 80069a6:	4013      	ands	r3, r2
 80069a8:	d00b      	beq.n	80069c2 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2280      	movs	r2, #128	; 0x80
 80069ae:	4013      	ands	r3, r2
 80069b0:	d007      	beq.n	80069c2 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a17      	ldr	r2, [pc, #92]	; (8006a14 <HAL_TIM_IRQHandler+0x20c>)
 80069b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	0018      	movs	r0, r3
 80069be:	f000 f969 	bl	8006c94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2240      	movs	r2, #64	; 0x40
 80069c6:	4013      	ands	r3, r2
 80069c8:	d00c      	beq.n	80069e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2240      	movs	r2, #64	; 0x40
 80069ce:	4013      	ands	r3, r2
 80069d0:	d008      	beq.n	80069e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2241      	movs	r2, #65	; 0x41
 80069d8:	4252      	negs	r2, r2
 80069da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	0018      	movs	r0, r3
 80069e0:	f000 f832 	bl	8006a48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	2220      	movs	r2, #32
 80069e8:	4013      	ands	r3, r2
 80069ea:	d00c      	beq.n	8006a06 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2220      	movs	r2, #32
 80069f0:	4013      	ands	r3, r2
 80069f2:	d008      	beq.n	8006a06 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2221      	movs	r2, #33	; 0x21
 80069fa:	4252      	negs	r2, r2
 80069fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	0018      	movs	r0, r3
 8006a02:	f000 f937 	bl	8006c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a06:	46c0      	nop			; (mov r8, r8)
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	b004      	add	sp, #16
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	46c0      	nop			; (mov r8, r8)
 8006a10:	ffffdf7f 	.word	0xffffdf7f
 8006a14:	fffffeff 	.word	0xfffffeff

08006a18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a20:	46c0      	nop			; (mov r8, r8)
 8006a22:	46bd      	mov	sp, r7
 8006a24:	b002      	add	sp, #8
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a30:	46c0      	nop			; (mov r8, r8)
 8006a32:	46bd      	mov	sp, r7
 8006a34:	b002      	add	sp, #8
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a40:	46c0      	nop			; (mov r8, r8)
 8006a42:	46bd      	mov	sp, r7
 8006a44:	b002      	add	sp, #8
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a50:	46c0      	nop			; (mov r8, r8)
 8006a52:	46bd      	mov	sp, r7
 8006a54:	b002      	add	sp, #8
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a3f      	ldr	r2, [pc, #252]	; (8006b68 <TIM_Base_SetConfig+0x110>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d00c      	beq.n	8006a8a <TIM_Base_SetConfig+0x32>
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	2380      	movs	r3, #128	; 0x80
 8006a74:	05db      	lsls	r3, r3, #23
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d007      	beq.n	8006a8a <TIM_Base_SetConfig+0x32>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a3b      	ldr	r2, [pc, #236]	; (8006b6c <TIM_Base_SetConfig+0x114>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d003      	beq.n	8006a8a <TIM_Base_SetConfig+0x32>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a3a      	ldr	r2, [pc, #232]	; (8006b70 <TIM_Base_SetConfig+0x118>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d108      	bne.n	8006a9c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2270      	movs	r2, #112	; 0x70
 8006a8e:	4393      	bics	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a32      	ldr	r2, [pc, #200]	; (8006b68 <TIM_Base_SetConfig+0x110>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d01c      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	2380      	movs	r3, #128	; 0x80
 8006aa8:	05db      	lsls	r3, r3, #23
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d017      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a2e      	ldr	r2, [pc, #184]	; (8006b6c <TIM_Base_SetConfig+0x114>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d013      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a2d      	ldr	r2, [pc, #180]	; (8006b70 <TIM_Base_SetConfig+0x118>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d00f      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a2c      	ldr	r2, [pc, #176]	; (8006b74 <TIM_Base_SetConfig+0x11c>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d00b      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a2b      	ldr	r2, [pc, #172]	; (8006b78 <TIM_Base_SetConfig+0x120>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d007      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a2a      	ldr	r2, [pc, #168]	; (8006b7c <TIM_Base_SetConfig+0x124>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d003      	beq.n	8006ade <TIM_Base_SetConfig+0x86>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a29      	ldr	r2, [pc, #164]	; (8006b80 <TIM_Base_SetConfig+0x128>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d108      	bne.n	8006af0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	4a28      	ldr	r2, [pc, #160]	; (8006b84 <TIM_Base_SetConfig+0x12c>)
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2280      	movs	r2, #128	; 0x80
 8006af4:	4393      	bics	r3, r2
 8006af6:	001a      	movs	r2, r3
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	695b      	ldr	r3, [r3, #20]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a13      	ldr	r2, [pc, #76]	; (8006b68 <TIM_Base_SetConfig+0x110>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d00b      	beq.n	8006b36 <TIM_Base_SetConfig+0xde>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a15      	ldr	r2, [pc, #84]	; (8006b78 <TIM_Base_SetConfig+0x120>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d007      	beq.n	8006b36 <TIM_Base_SetConfig+0xde>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a14      	ldr	r2, [pc, #80]	; (8006b7c <TIM_Base_SetConfig+0x124>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d003      	beq.n	8006b36 <TIM_Base_SetConfig+0xde>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a13      	ldr	r2, [pc, #76]	; (8006b80 <TIM_Base_SetConfig+0x128>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d103      	bne.n	8006b3e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	691a      	ldr	r2, [r3, #16]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d106      	bne.n	8006b5e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	2201      	movs	r2, #1
 8006b56:	4393      	bics	r3, r2
 8006b58:	001a      	movs	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	611a      	str	r2, [r3, #16]
  }
}
 8006b5e:	46c0      	nop			; (mov r8, r8)
 8006b60:	46bd      	mov	sp, r7
 8006b62:	b004      	add	sp, #16
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	40012c00 	.word	0x40012c00
 8006b6c:	40000400 	.word	0x40000400
 8006b70:	40000800 	.word	0x40000800
 8006b74:	40002000 	.word	0x40002000
 8006b78:	40014000 	.word	0x40014000
 8006b7c:	40014400 	.word	0x40014400
 8006b80:	40014800 	.word	0x40014800
 8006b84:	fffffcff 	.word	0xfffffcff

08006b88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	223c      	movs	r2, #60	; 0x3c
 8006b96:	5c9b      	ldrb	r3, [r3, r2]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d101      	bne.n	8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b9c:	2302      	movs	r3, #2
 8006b9e:	e05a      	b.n	8006c56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	223c      	movs	r2, #60	; 0x3c
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	223d      	movs	r2, #61	; 0x3d
 8006bac:	2102      	movs	r1, #2
 8006bae:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a26      	ldr	r2, [pc, #152]	; (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d108      	bne.n	8006bdc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	4a25      	ldr	r2, [pc, #148]	; (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006bce:	4013      	ands	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2270      	movs	r2, #112	; 0x70
 8006be0:	4393      	bics	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a19      	ldr	r2, [pc, #100]	; (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d014      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	2380      	movs	r3, #128	; 0x80
 8006c06:	05db      	lsls	r3, r3, #23
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d00e      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a15      	ldr	r2, [pc, #84]	; (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d009      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a14      	ldr	r2, [pc, #80]	; (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d004      	beq.n	8006c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a12      	ldr	r2, [pc, #72]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d10c      	bne.n	8006c44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	2280      	movs	r2, #128	; 0x80
 8006c2e:	4393      	bics	r3, r2
 8006c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68ba      	ldr	r2, [r7, #8]
 8006c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	223d      	movs	r2, #61	; 0x3d
 8006c48:	2101      	movs	r1, #1
 8006c4a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	223c      	movs	r2, #60	; 0x3c
 8006c50:	2100      	movs	r1, #0
 8006c52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	0018      	movs	r0, r3
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	b004      	add	sp, #16
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	46c0      	nop			; (mov r8, r8)
 8006c60:	40012c00 	.word	0x40012c00
 8006c64:	ff0fffff 	.word	0xff0fffff
 8006c68:	40000400 	.word	0x40000400
 8006c6c:	40000800 	.word	0x40000800
 8006c70:	40014000 	.word	0x40014000

08006c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c7c:	46c0      	nop			; (mov r8, r8)
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	b002      	add	sp, #8
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c8c:	46c0      	nop			; (mov r8, r8)
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	b002      	add	sp, #8
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006c9c:	46c0      	nop			; (mov r8, r8)
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	b002      	add	sp, #8
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e046      	b.n	8006d44 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2288      	movs	r2, #136	; 0x88
 8006cba:	589b      	ldr	r3, [r3, r2]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d107      	bne.n	8006cd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2284      	movs	r2, #132	; 0x84
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	0018      	movs	r0, r3
 8006ccc:	f7fc ff6a 	bl	8003ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2288      	movs	r2, #136	; 0x88
 8006cd4:	2124      	movs	r1, #36	; 0x24
 8006cd6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2101      	movs	r1, #1
 8006ce4:	438a      	bics	r2, r1
 8006ce6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d003      	beq.n	8006cf8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	0018      	movs	r0, r3
 8006cf4:	f000 fd4c 	bl	8007790 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	0018      	movs	r0, r3
 8006cfc:	f000 f9f2 	bl	80070e4 <UART_SetConfig>
 8006d00:	0003      	movs	r3, r0
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d101      	bne.n	8006d0a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e01c      	b.n	8006d44 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	490d      	ldr	r1, [pc, #52]	; (8006d4c <HAL_UART_Init+0xa8>)
 8006d16:	400a      	ands	r2, r1
 8006d18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	212a      	movs	r1, #42	; 0x2a
 8006d26:	438a      	bics	r2, r1
 8006d28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2101      	movs	r1, #1
 8006d36:	430a      	orrs	r2, r1
 8006d38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	0018      	movs	r0, r3
 8006d3e:	f000 fddb 	bl	80078f8 <UART_CheckIdleState>
 8006d42:	0003      	movs	r3, r0
}
 8006d44:	0018      	movs	r0, r3
 8006d46:	46bd      	mov	sp, r7
 8006d48:	b002      	add	sp, #8
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	ffffb7ff 	.word	0xffffb7ff

08006d50 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d101      	bne.n	8006d62 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e032      	b.n	8006dc8 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2288      	movs	r2, #136	; 0x88
 8006d66:	2124      	movs	r1, #36	; 0x24
 8006d68:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2101      	movs	r1, #1
 8006d76:	438a      	bics	r2, r1
 8006d78:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2200      	movs	r2, #0
 8006d88:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	0018      	movs	r0, r3
 8006d96:	f7fd f831 	bl	8003dfc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2290      	movs	r2, #144	; 0x90
 8006d9e:	2100      	movs	r1, #0
 8006da0:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2288      	movs	r2, #136	; 0x88
 8006da6:	2100      	movs	r1, #0
 8006da8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	228c      	movs	r2, #140	; 0x8c
 8006dae:	2100      	movs	r1, #0
 8006db0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2284      	movs	r2, #132	; 0x84
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	0018      	movs	r0, r3
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	b002      	add	sp, #8
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08a      	sub	sp, #40	; 0x28
 8006dd4:	af02      	add	r7, sp, #8
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	1dbb      	adds	r3, r7, #6
 8006dde:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2288      	movs	r2, #136	; 0x88
 8006de4:	589b      	ldr	r3, [r3, r2]
 8006de6:	2b20      	cmp	r3, #32
 8006de8:	d000      	beq.n	8006dec <HAL_UART_Transmit+0x1c>
 8006dea:	e090      	b.n	8006f0e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <HAL_UART_Transmit+0x2a>
 8006df2:	1dbb      	adds	r3, r7, #6
 8006df4:	881b      	ldrh	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d101      	bne.n	8006dfe <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e088      	b.n	8006f10 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	689a      	ldr	r2, [r3, #8]
 8006e02:	2380      	movs	r3, #128	; 0x80
 8006e04:	015b      	lsls	r3, r3, #5
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d109      	bne.n	8006e1e <HAL_UART_Transmit+0x4e>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d105      	bne.n	8006e1e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2201      	movs	r2, #1
 8006e16:	4013      	ands	r3, r2
 8006e18:	d001      	beq.n	8006e1e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e078      	b.n	8006f10 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2290      	movs	r2, #144	; 0x90
 8006e22:	2100      	movs	r1, #0
 8006e24:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2288      	movs	r2, #136	; 0x88
 8006e2a:	2121      	movs	r1, #33	; 0x21
 8006e2c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e2e:	f7fd f9ed 	bl	800420c <HAL_GetTick>
 8006e32:	0003      	movs	r3, r0
 8006e34:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	1dba      	adds	r2, r7, #6
 8006e3a:	2154      	movs	r1, #84	; 0x54
 8006e3c:	8812      	ldrh	r2, [r2, #0]
 8006e3e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	1dba      	adds	r2, r7, #6
 8006e44:	2156      	movs	r1, #86	; 0x56
 8006e46:	8812      	ldrh	r2, [r2, #0]
 8006e48:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	689a      	ldr	r2, [r3, #8]
 8006e4e:	2380      	movs	r3, #128	; 0x80
 8006e50:	015b      	lsls	r3, r3, #5
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d108      	bne.n	8006e68 <HAL_UART_Transmit+0x98>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d104      	bne.n	8006e68 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	e003      	b.n	8006e70 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e70:	e030      	b.n	8006ed4 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	0013      	movs	r3, r2
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2180      	movs	r1, #128	; 0x80
 8006e80:	f000 fde4 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 8006e84:	1e03      	subs	r3, r0, #0
 8006e86:	d005      	beq.n	8006e94 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2288      	movs	r2, #136	; 0x88
 8006e8c:	2120      	movs	r1, #32
 8006e8e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e03d      	b.n	8006f10 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d10b      	bne.n	8006eb2 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	881b      	ldrh	r3, [r3, #0]
 8006e9e:	001a      	movs	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	05d2      	lsls	r2, r2, #23
 8006ea6:	0dd2      	lsrs	r2, r2, #23
 8006ea8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	3302      	adds	r3, #2
 8006eae:	61bb      	str	r3, [r7, #24]
 8006eb0:	e007      	b.n	8006ec2 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	781a      	ldrb	r2, [r3, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2256      	movs	r2, #86	; 0x56
 8006ec6:	5a9b      	ldrh	r3, [r3, r2]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b299      	uxth	r1, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2256      	movs	r2, #86	; 0x56
 8006ed2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2256      	movs	r2, #86	; 0x56
 8006ed8:	5a9b      	ldrh	r3, [r3, r2]
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1c8      	bne.n	8006e72 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	0013      	movs	r3, r2
 8006eea:	2200      	movs	r2, #0
 8006eec:	2140      	movs	r1, #64	; 0x40
 8006eee:	f000 fdad 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 8006ef2:	1e03      	subs	r3, r0, #0
 8006ef4:	d005      	beq.n	8006f02 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2288      	movs	r2, #136	; 0x88
 8006efa:	2120      	movs	r1, #32
 8006efc:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e006      	b.n	8006f10 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2288      	movs	r2, #136	; 0x88
 8006f06:	2120      	movs	r1, #32
 8006f08:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	e000      	b.n	8006f10 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006f0e:	2302      	movs	r3, #2
  }
}
 8006f10:	0018      	movs	r0, r3
 8006f12:	46bd      	mov	sp, r7
 8006f14:	b008      	add	sp, #32
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	; 0x28
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	1dbb      	adds	r3, r7, #6
 8006f26:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	228c      	movs	r2, #140	; 0x8c
 8006f2c:	589b      	ldr	r3, [r3, r2]
 8006f2e:	2b20      	cmp	r3, #32
 8006f30:	d000      	beq.n	8006f34 <HAL_UART_Receive+0x1c>
 8006f32:	e0d0      	b.n	80070d6 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <HAL_UART_Receive+0x2a>
 8006f3a:	1dbb      	adds	r3, r7, #6
 8006f3c:	881b      	ldrh	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e0c8      	b.n	80070d8 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	689a      	ldr	r2, [r3, #8]
 8006f4a:	2380      	movs	r3, #128	; 0x80
 8006f4c:	015b      	lsls	r3, r3, #5
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d109      	bne.n	8006f66 <HAL_UART_Receive+0x4e>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d105      	bne.n	8006f66 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	4013      	ands	r3, r2
 8006f60:	d001      	beq.n	8006f66 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e0b8      	b.n	80070d8 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2290      	movs	r2, #144	; 0x90
 8006f6a:	2100      	movs	r1, #0
 8006f6c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	228c      	movs	r2, #140	; 0x8c
 8006f72:	2122      	movs	r1, #34	; 0x22
 8006f74:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f7c:	f7fd f946 	bl	800420c <HAL_GetTick>
 8006f80:	0003      	movs	r3, r0
 8006f82:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	1dba      	adds	r2, r7, #6
 8006f88:	215c      	movs	r1, #92	; 0x5c
 8006f8a:	8812      	ldrh	r2, [r2, #0]
 8006f8c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	1dba      	adds	r2, r7, #6
 8006f92:	215e      	movs	r1, #94	; 0x5e
 8006f94:	8812      	ldrh	r2, [r2, #0]
 8006f96:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	689a      	ldr	r2, [r3, #8]
 8006f9c:	2380      	movs	r3, #128	; 0x80
 8006f9e:	015b      	lsls	r3, r3, #5
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d10d      	bne.n	8006fc0 <HAL_UART_Receive+0xa8>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d104      	bne.n	8006fb6 <HAL_UART_Receive+0x9e>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2260      	movs	r2, #96	; 0x60
 8006fb0:	494b      	ldr	r1, [pc, #300]	; (80070e0 <HAL_UART_Receive+0x1c8>)
 8006fb2:	5299      	strh	r1, [r3, r2]
 8006fb4:	e02e      	b.n	8007014 <HAL_UART_Receive+0xfc>
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2260      	movs	r2, #96	; 0x60
 8006fba:	21ff      	movs	r1, #255	; 0xff
 8006fbc:	5299      	strh	r1, [r3, r2]
 8006fbe:	e029      	b.n	8007014 <HAL_UART_Receive+0xfc>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10d      	bne.n	8006fe4 <HAL_UART_Receive+0xcc>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d104      	bne.n	8006fda <HAL_UART_Receive+0xc2>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2260      	movs	r2, #96	; 0x60
 8006fd4:	21ff      	movs	r1, #255	; 0xff
 8006fd6:	5299      	strh	r1, [r3, r2]
 8006fd8:	e01c      	b.n	8007014 <HAL_UART_Receive+0xfc>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2260      	movs	r2, #96	; 0x60
 8006fde:	217f      	movs	r1, #127	; 0x7f
 8006fe0:	5299      	strh	r1, [r3, r2]
 8006fe2:	e017      	b.n	8007014 <HAL_UART_Receive+0xfc>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	689a      	ldr	r2, [r3, #8]
 8006fe8:	2380      	movs	r3, #128	; 0x80
 8006fea:	055b      	lsls	r3, r3, #21
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d10d      	bne.n	800700c <HAL_UART_Receive+0xf4>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d104      	bne.n	8007002 <HAL_UART_Receive+0xea>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2260      	movs	r2, #96	; 0x60
 8006ffc:	217f      	movs	r1, #127	; 0x7f
 8006ffe:	5299      	strh	r1, [r3, r2]
 8007000:	e008      	b.n	8007014 <HAL_UART_Receive+0xfc>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2260      	movs	r2, #96	; 0x60
 8007006:	213f      	movs	r1, #63	; 0x3f
 8007008:	5299      	strh	r1, [r3, r2]
 800700a:	e003      	b.n	8007014 <HAL_UART_Receive+0xfc>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2260      	movs	r2, #96	; 0x60
 8007010:	2100      	movs	r1, #0
 8007012:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8007014:	2312      	movs	r3, #18
 8007016:	18fb      	adds	r3, r7, r3
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	2160      	movs	r1, #96	; 0x60
 800701c:	5a52      	ldrh	r2, [r2, r1]
 800701e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	2380      	movs	r3, #128	; 0x80
 8007026:	015b      	lsls	r3, r3, #5
 8007028:	429a      	cmp	r2, r3
 800702a:	d108      	bne.n	800703e <HAL_UART_Receive+0x126>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d104      	bne.n	800703e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8007034:	2300      	movs	r3, #0
 8007036:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	61bb      	str	r3, [r7, #24]
 800703c:	e003      	b.n	8007046 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007042:	2300      	movs	r3, #0
 8007044:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007046:	e03a      	b.n	80070be <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007048:	697a      	ldr	r2, [r7, #20]
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	0013      	movs	r3, r2
 8007052:	2200      	movs	r2, #0
 8007054:	2120      	movs	r1, #32
 8007056:	f000 fcf9 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 800705a:	1e03      	subs	r3, r0, #0
 800705c:	d005      	beq.n	800706a <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	228c      	movs	r2, #140	; 0x8c
 8007062:	2120      	movs	r1, #32
 8007064:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e036      	b.n	80070d8 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10e      	bne.n	800708e <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007076:	b29b      	uxth	r3, r3
 8007078:	2212      	movs	r2, #18
 800707a:	18ba      	adds	r2, r7, r2
 800707c:	8812      	ldrh	r2, [r2, #0]
 800707e:	4013      	ands	r3, r2
 8007080:	b29a      	uxth	r2, r3
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	3302      	adds	r3, #2
 800708a:	61bb      	str	r3, [r7, #24]
 800708c:	e00e      	b.n	80070ac <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2212      	movs	r2, #18
 8007098:	18ba      	adds	r2, r7, r2
 800709a:	8812      	ldrh	r2, [r2, #0]
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	4013      	ands	r3, r2
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	3301      	adds	r3, #1
 80070aa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	225e      	movs	r2, #94	; 0x5e
 80070b0:	5a9b      	ldrh	r3, [r3, r2]
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	3b01      	subs	r3, #1
 80070b6:	b299      	uxth	r1, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	225e      	movs	r2, #94	; 0x5e
 80070bc:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	225e      	movs	r2, #94	; 0x5e
 80070c2:	5a9b      	ldrh	r3, [r3, r2]
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1be      	bne.n	8007048 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	228c      	movs	r2, #140	; 0x8c
 80070ce:	2120      	movs	r1, #32
 80070d0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80070d2:	2300      	movs	r3, #0
 80070d4:	e000      	b.n	80070d8 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80070d6:	2302      	movs	r3, #2
  }
}
 80070d8:	0018      	movs	r0, r3
 80070da:	46bd      	mov	sp, r7
 80070dc:	b008      	add	sp, #32
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	000001ff 	.word	0x000001ff

080070e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070e4:	b5b0      	push	{r4, r5, r7, lr}
 80070e6:	b090      	sub	sp, #64	; 0x40
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070ec:	231a      	movs	r3, #26
 80070ee:	2220      	movs	r2, #32
 80070f0:	189b      	adds	r3, r3, r2
 80070f2:	19db      	adds	r3, r3, r7
 80070f4:	2200      	movs	r2, #0
 80070f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	689a      	ldr	r2, [r3, #8]
 80070fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	431a      	orrs	r2, r3
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	695b      	ldr	r3, [r3, #20]
 8007106:	431a      	orrs	r2, r3
 8007108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710a:	69db      	ldr	r3, [r3, #28]
 800710c:	4313      	orrs	r3, r2
 800710e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4ac1      	ldr	r2, [pc, #772]	; (800741c <UART_SetConfig+0x338>)
 8007118:	4013      	ands	r3, r2
 800711a:	0019      	movs	r1, r3
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007122:	430b      	orrs	r3, r1
 8007124:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	4abc      	ldr	r2, [pc, #752]	; (8007420 <UART_SetConfig+0x33c>)
 800712e:	4013      	ands	r3, r2
 8007130:	0018      	movs	r0, r3
 8007132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007134:	68d9      	ldr	r1, [r3, #12]
 8007136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	0003      	movs	r3, r0
 800713c:	430b      	orrs	r3, r1
 800713e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4ab6      	ldr	r2, [pc, #728]	; (8007424 <UART_SetConfig+0x340>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d009      	beq.n	8007164 <UART_SetConfig+0x80>
 8007150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4ab4      	ldr	r2, [pc, #720]	; (8007428 <UART_SetConfig+0x344>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d004      	beq.n	8007164 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800715a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007160:	4313      	orrs	r3, r2
 8007162:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	4ab0      	ldr	r2, [pc, #704]	; (800742c <UART_SetConfig+0x348>)
 800716c:	4013      	ands	r3, r2
 800716e:	0019      	movs	r1, r3
 8007170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007176:	430b      	orrs	r3, r1
 8007178:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800717a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007180:	220f      	movs	r2, #15
 8007182:	4393      	bics	r3, r2
 8007184:	0018      	movs	r0, r3
 8007186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007188:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800718a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	0003      	movs	r3, r0
 8007190:	430b      	orrs	r3, r1
 8007192:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4aa5      	ldr	r2, [pc, #660]	; (8007430 <UART_SetConfig+0x34c>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d131      	bne.n	8007202 <UART_SetConfig+0x11e>
 800719e:	4ba5      	ldr	r3, [pc, #660]	; (8007434 <UART_SetConfig+0x350>)
 80071a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071a2:	2203      	movs	r2, #3
 80071a4:	4013      	ands	r3, r2
 80071a6:	2b03      	cmp	r3, #3
 80071a8:	d01d      	beq.n	80071e6 <UART_SetConfig+0x102>
 80071aa:	d823      	bhi.n	80071f4 <UART_SetConfig+0x110>
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	d00c      	beq.n	80071ca <UART_SetConfig+0xe6>
 80071b0:	d820      	bhi.n	80071f4 <UART_SetConfig+0x110>
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d002      	beq.n	80071bc <UART_SetConfig+0xd8>
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d00e      	beq.n	80071d8 <UART_SetConfig+0xf4>
 80071ba:	e01b      	b.n	80071f4 <UART_SetConfig+0x110>
 80071bc:	231b      	movs	r3, #27
 80071be:	2220      	movs	r2, #32
 80071c0:	189b      	adds	r3, r3, r2
 80071c2:	19db      	adds	r3, r3, r7
 80071c4:	2200      	movs	r2, #0
 80071c6:	701a      	strb	r2, [r3, #0]
 80071c8:	e154      	b.n	8007474 <UART_SetConfig+0x390>
 80071ca:	231b      	movs	r3, #27
 80071cc:	2220      	movs	r2, #32
 80071ce:	189b      	adds	r3, r3, r2
 80071d0:	19db      	adds	r3, r3, r7
 80071d2:	2202      	movs	r2, #2
 80071d4:	701a      	strb	r2, [r3, #0]
 80071d6:	e14d      	b.n	8007474 <UART_SetConfig+0x390>
 80071d8:	231b      	movs	r3, #27
 80071da:	2220      	movs	r2, #32
 80071dc:	189b      	adds	r3, r3, r2
 80071de:	19db      	adds	r3, r3, r7
 80071e0:	2204      	movs	r2, #4
 80071e2:	701a      	strb	r2, [r3, #0]
 80071e4:	e146      	b.n	8007474 <UART_SetConfig+0x390>
 80071e6:	231b      	movs	r3, #27
 80071e8:	2220      	movs	r2, #32
 80071ea:	189b      	adds	r3, r3, r2
 80071ec:	19db      	adds	r3, r3, r7
 80071ee:	2208      	movs	r2, #8
 80071f0:	701a      	strb	r2, [r3, #0]
 80071f2:	e13f      	b.n	8007474 <UART_SetConfig+0x390>
 80071f4:	231b      	movs	r3, #27
 80071f6:	2220      	movs	r2, #32
 80071f8:	189b      	adds	r3, r3, r2
 80071fa:	19db      	adds	r3, r3, r7
 80071fc:	2210      	movs	r2, #16
 80071fe:	701a      	strb	r2, [r3, #0]
 8007200:	e138      	b.n	8007474 <UART_SetConfig+0x390>
 8007202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a8c      	ldr	r2, [pc, #560]	; (8007438 <UART_SetConfig+0x354>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d131      	bne.n	8007270 <UART_SetConfig+0x18c>
 800720c:	4b89      	ldr	r3, [pc, #548]	; (8007434 <UART_SetConfig+0x350>)
 800720e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007210:	220c      	movs	r2, #12
 8007212:	4013      	ands	r3, r2
 8007214:	2b0c      	cmp	r3, #12
 8007216:	d01d      	beq.n	8007254 <UART_SetConfig+0x170>
 8007218:	d823      	bhi.n	8007262 <UART_SetConfig+0x17e>
 800721a:	2b08      	cmp	r3, #8
 800721c:	d00c      	beq.n	8007238 <UART_SetConfig+0x154>
 800721e:	d820      	bhi.n	8007262 <UART_SetConfig+0x17e>
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <UART_SetConfig+0x146>
 8007224:	2b04      	cmp	r3, #4
 8007226:	d00e      	beq.n	8007246 <UART_SetConfig+0x162>
 8007228:	e01b      	b.n	8007262 <UART_SetConfig+0x17e>
 800722a:	231b      	movs	r3, #27
 800722c:	2220      	movs	r2, #32
 800722e:	189b      	adds	r3, r3, r2
 8007230:	19db      	adds	r3, r3, r7
 8007232:	2200      	movs	r2, #0
 8007234:	701a      	strb	r2, [r3, #0]
 8007236:	e11d      	b.n	8007474 <UART_SetConfig+0x390>
 8007238:	231b      	movs	r3, #27
 800723a:	2220      	movs	r2, #32
 800723c:	189b      	adds	r3, r3, r2
 800723e:	19db      	adds	r3, r3, r7
 8007240:	2202      	movs	r2, #2
 8007242:	701a      	strb	r2, [r3, #0]
 8007244:	e116      	b.n	8007474 <UART_SetConfig+0x390>
 8007246:	231b      	movs	r3, #27
 8007248:	2220      	movs	r2, #32
 800724a:	189b      	adds	r3, r3, r2
 800724c:	19db      	adds	r3, r3, r7
 800724e:	2204      	movs	r2, #4
 8007250:	701a      	strb	r2, [r3, #0]
 8007252:	e10f      	b.n	8007474 <UART_SetConfig+0x390>
 8007254:	231b      	movs	r3, #27
 8007256:	2220      	movs	r2, #32
 8007258:	189b      	adds	r3, r3, r2
 800725a:	19db      	adds	r3, r3, r7
 800725c:	2208      	movs	r2, #8
 800725e:	701a      	strb	r2, [r3, #0]
 8007260:	e108      	b.n	8007474 <UART_SetConfig+0x390>
 8007262:	231b      	movs	r3, #27
 8007264:	2220      	movs	r2, #32
 8007266:	189b      	adds	r3, r3, r2
 8007268:	19db      	adds	r3, r3, r7
 800726a:	2210      	movs	r2, #16
 800726c:	701a      	strb	r2, [r3, #0]
 800726e:	e101      	b.n	8007474 <UART_SetConfig+0x390>
 8007270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a71      	ldr	r2, [pc, #452]	; (800743c <UART_SetConfig+0x358>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d131      	bne.n	80072de <UART_SetConfig+0x1fa>
 800727a:	4b6e      	ldr	r3, [pc, #440]	; (8007434 <UART_SetConfig+0x350>)
 800727c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800727e:	2230      	movs	r2, #48	; 0x30
 8007280:	4013      	ands	r3, r2
 8007282:	2b30      	cmp	r3, #48	; 0x30
 8007284:	d01d      	beq.n	80072c2 <UART_SetConfig+0x1de>
 8007286:	d823      	bhi.n	80072d0 <UART_SetConfig+0x1ec>
 8007288:	2b20      	cmp	r3, #32
 800728a:	d00c      	beq.n	80072a6 <UART_SetConfig+0x1c2>
 800728c:	d820      	bhi.n	80072d0 <UART_SetConfig+0x1ec>
 800728e:	2b00      	cmp	r3, #0
 8007290:	d002      	beq.n	8007298 <UART_SetConfig+0x1b4>
 8007292:	2b10      	cmp	r3, #16
 8007294:	d00e      	beq.n	80072b4 <UART_SetConfig+0x1d0>
 8007296:	e01b      	b.n	80072d0 <UART_SetConfig+0x1ec>
 8007298:	231b      	movs	r3, #27
 800729a:	2220      	movs	r2, #32
 800729c:	189b      	adds	r3, r3, r2
 800729e:	19db      	adds	r3, r3, r7
 80072a0:	2200      	movs	r2, #0
 80072a2:	701a      	strb	r2, [r3, #0]
 80072a4:	e0e6      	b.n	8007474 <UART_SetConfig+0x390>
 80072a6:	231b      	movs	r3, #27
 80072a8:	2220      	movs	r2, #32
 80072aa:	189b      	adds	r3, r3, r2
 80072ac:	19db      	adds	r3, r3, r7
 80072ae:	2202      	movs	r2, #2
 80072b0:	701a      	strb	r2, [r3, #0]
 80072b2:	e0df      	b.n	8007474 <UART_SetConfig+0x390>
 80072b4:	231b      	movs	r3, #27
 80072b6:	2220      	movs	r2, #32
 80072b8:	189b      	adds	r3, r3, r2
 80072ba:	19db      	adds	r3, r3, r7
 80072bc:	2204      	movs	r2, #4
 80072be:	701a      	strb	r2, [r3, #0]
 80072c0:	e0d8      	b.n	8007474 <UART_SetConfig+0x390>
 80072c2:	231b      	movs	r3, #27
 80072c4:	2220      	movs	r2, #32
 80072c6:	189b      	adds	r3, r3, r2
 80072c8:	19db      	adds	r3, r3, r7
 80072ca:	2208      	movs	r2, #8
 80072cc:	701a      	strb	r2, [r3, #0]
 80072ce:	e0d1      	b.n	8007474 <UART_SetConfig+0x390>
 80072d0:	231b      	movs	r3, #27
 80072d2:	2220      	movs	r2, #32
 80072d4:	189b      	adds	r3, r3, r2
 80072d6:	19db      	adds	r3, r3, r7
 80072d8:	2210      	movs	r2, #16
 80072da:	701a      	strb	r2, [r3, #0]
 80072dc:	e0ca      	b.n	8007474 <UART_SetConfig+0x390>
 80072de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a57      	ldr	r2, [pc, #348]	; (8007440 <UART_SetConfig+0x35c>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d106      	bne.n	80072f6 <UART_SetConfig+0x212>
 80072e8:	231b      	movs	r3, #27
 80072ea:	2220      	movs	r2, #32
 80072ec:	189b      	adds	r3, r3, r2
 80072ee:	19db      	adds	r3, r3, r7
 80072f0:	2200      	movs	r2, #0
 80072f2:	701a      	strb	r2, [r3, #0]
 80072f4:	e0be      	b.n	8007474 <UART_SetConfig+0x390>
 80072f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a52      	ldr	r2, [pc, #328]	; (8007444 <UART_SetConfig+0x360>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d106      	bne.n	800730e <UART_SetConfig+0x22a>
 8007300:	231b      	movs	r3, #27
 8007302:	2220      	movs	r2, #32
 8007304:	189b      	adds	r3, r3, r2
 8007306:	19db      	adds	r3, r3, r7
 8007308:	2200      	movs	r2, #0
 800730a:	701a      	strb	r2, [r3, #0]
 800730c:	e0b2      	b.n	8007474 <UART_SetConfig+0x390>
 800730e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a4d      	ldr	r2, [pc, #308]	; (8007448 <UART_SetConfig+0x364>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d106      	bne.n	8007326 <UART_SetConfig+0x242>
 8007318:	231b      	movs	r3, #27
 800731a:	2220      	movs	r2, #32
 800731c:	189b      	adds	r3, r3, r2
 800731e:	19db      	adds	r3, r3, r7
 8007320:	2200      	movs	r2, #0
 8007322:	701a      	strb	r2, [r3, #0]
 8007324:	e0a6      	b.n	8007474 <UART_SetConfig+0x390>
 8007326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a3e      	ldr	r2, [pc, #248]	; (8007424 <UART_SetConfig+0x340>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d13e      	bne.n	80073ae <UART_SetConfig+0x2ca>
 8007330:	4b40      	ldr	r3, [pc, #256]	; (8007434 <UART_SetConfig+0x350>)
 8007332:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007334:	23c0      	movs	r3, #192	; 0xc0
 8007336:	011b      	lsls	r3, r3, #4
 8007338:	4013      	ands	r3, r2
 800733a:	22c0      	movs	r2, #192	; 0xc0
 800733c:	0112      	lsls	r2, r2, #4
 800733e:	4293      	cmp	r3, r2
 8007340:	d027      	beq.n	8007392 <UART_SetConfig+0x2ae>
 8007342:	22c0      	movs	r2, #192	; 0xc0
 8007344:	0112      	lsls	r2, r2, #4
 8007346:	4293      	cmp	r3, r2
 8007348:	d82a      	bhi.n	80073a0 <UART_SetConfig+0x2bc>
 800734a:	2280      	movs	r2, #128	; 0x80
 800734c:	0112      	lsls	r2, r2, #4
 800734e:	4293      	cmp	r3, r2
 8007350:	d011      	beq.n	8007376 <UART_SetConfig+0x292>
 8007352:	2280      	movs	r2, #128	; 0x80
 8007354:	0112      	lsls	r2, r2, #4
 8007356:	4293      	cmp	r3, r2
 8007358:	d822      	bhi.n	80073a0 <UART_SetConfig+0x2bc>
 800735a:	2b00      	cmp	r3, #0
 800735c:	d004      	beq.n	8007368 <UART_SetConfig+0x284>
 800735e:	2280      	movs	r2, #128	; 0x80
 8007360:	00d2      	lsls	r2, r2, #3
 8007362:	4293      	cmp	r3, r2
 8007364:	d00e      	beq.n	8007384 <UART_SetConfig+0x2a0>
 8007366:	e01b      	b.n	80073a0 <UART_SetConfig+0x2bc>
 8007368:	231b      	movs	r3, #27
 800736a:	2220      	movs	r2, #32
 800736c:	189b      	adds	r3, r3, r2
 800736e:	19db      	adds	r3, r3, r7
 8007370:	2200      	movs	r2, #0
 8007372:	701a      	strb	r2, [r3, #0]
 8007374:	e07e      	b.n	8007474 <UART_SetConfig+0x390>
 8007376:	231b      	movs	r3, #27
 8007378:	2220      	movs	r2, #32
 800737a:	189b      	adds	r3, r3, r2
 800737c:	19db      	adds	r3, r3, r7
 800737e:	2202      	movs	r2, #2
 8007380:	701a      	strb	r2, [r3, #0]
 8007382:	e077      	b.n	8007474 <UART_SetConfig+0x390>
 8007384:	231b      	movs	r3, #27
 8007386:	2220      	movs	r2, #32
 8007388:	189b      	adds	r3, r3, r2
 800738a:	19db      	adds	r3, r3, r7
 800738c:	2204      	movs	r2, #4
 800738e:	701a      	strb	r2, [r3, #0]
 8007390:	e070      	b.n	8007474 <UART_SetConfig+0x390>
 8007392:	231b      	movs	r3, #27
 8007394:	2220      	movs	r2, #32
 8007396:	189b      	adds	r3, r3, r2
 8007398:	19db      	adds	r3, r3, r7
 800739a:	2208      	movs	r2, #8
 800739c:	701a      	strb	r2, [r3, #0]
 800739e:	e069      	b.n	8007474 <UART_SetConfig+0x390>
 80073a0:	231b      	movs	r3, #27
 80073a2:	2220      	movs	r2, #32
 80073a4:	189b      	adds	r3, r3, r2
 80073a6:	19db      	adds	r3, r3, r7
 80073a8:	2210      	movs	r2, #16
 80073aa:	701a      	strb	r2, [r3, #0]
 80073ac:	e062      	b.n	8007474 <UART_SetConfig+0x390>
 80073ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a1d      	ldr	r2, [pc, #116]	; (8007428 <UART_SetConfig+0x344>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d157      	bne.n	8007468 <UART_SetConfig+0x384>
 80073b8:	4b1e      	ldr	r3, [pc, #120]	; (8007434 <UART_SetConfig+0x350>)
 80073ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073bc:	23c0      	movs	r3, #192	; 0xc0
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4013      	ands	r3, r2
 80073c2:	22c0      	movs	r2, #192	; 0xc0
 80073c4:	0092      	lsls	r2, r2, #2
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d040      	beq.n	800744c <UART_SetConfig+0x368>
 80073ca:	22c0      	movs	r2, #192	; 0xc0
 80073cc:	0092      	lsls	r2, r2, #2
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d843      	bhi.n	800745a <UART_SetConfig+0x376>
 80073d2:	2280      	movs	r2, #128	; 0x80
 80073d4:	0092      	lsls	r2, r2, #2
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d011      	beq.n	80073fe <UART_SetConfig+0x31a>
 80073da:	2280      	movs	r2, #128	; 0x80
 80073dc:	0092      	lsls	r2, r2, #2
 80073de:	4293      	cmp	r3, r2
 80073e0:	d83b      	bhi.n	800745a <UART_SetConfig+0x376>
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d004      	beq.n	80073f0 <UART_SetConfig+0x30c>
 80073e6:	2280      	movs	r2, #128	; 0x80
 80073e8:	0052      	lsls	r2, r2, #1
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d00e      	beq.n	800740c <UART_SetConfig+0x328>
 80073ee:	e034      	b.n	800745a <UART_SetConfig+0x376>
 80073f0:	231b      	movs	r3, #27
 80073f2:	2220      	movs	r2, #32
 80073f4:	189b      	adds	r3, r3, r2
 80073f6:	19db      	adds	r3, r3, r7
 80073f8:	2200      	movs	r2, #0
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	e03a      	b.n	8007474 <UART_SetConfig+0x390>
 80073fe:	231b      	movs	r3, #27
 8007400:	2220      	movs	r2, #32
 8007402:	189b      	adds	r3, r3, r2
 8007404:	19db      	adds	r3, r3, r7
 8007406:	2202      	movs	r2, #2
 8007408:	701a      	strb	r2, [r3, #0]
 800740a:	e033      	b.n	8007474 <UART_SetConfig+0x390>
 800740c:	231b      	movs	r3, #27
 800740e:	2220      	movs	r2, #32
 8007410:	189b      	adds	r3, r3, r2
 8007412:	19db      	adds	r3, r3, r7
 8007414:	2204      	movs	r2, #4
 8007416:	701a      	strb	r2, [r3, #0]
 8007418:	e02c      	b.n	8007474 <UART_SetConfig+0x390>
 800741a:	46c0      	nop			; (mov r8, r8)
 800741c:	cfff69f3 	.word	0xcfff69f3
 8007420:	ffffcfff 	.word	0xffffcfff
 8007424:	40008000 	.word	0x40008000
 8007428:	40008400 	.word	0x40008400
 800742c:	11fff4ff 	.word	0x11fff4ff
 8007430:	40013800 	.word	0x40013800
 8007434:	40021000 	.word	0x40021000
 8007438:	40004400 	.word	0x40004400
 800743c:	40004800 	.word	0x40004800
 8007440:	40004c00 	.word	0x40004c00
 8007444:	40005000 	.word	0x40005000
 8007448:	40013c00 	.word	0x40013c00
 800744c:	231b      	movs	r3, #27
 800744e:	2220      	movs	r2, #32
 8007450:	189b      	adds	r3, r3, r2
 8007452:	19db      	adds	r3, r3, r7
 8007454:	2208      	movs	r2, #8
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	e00c      	b.n	8007474 <UART_SetConfig+0x390>
 800745a:	231b      	movs	r3, #27
 800745c:	2220      	movs	r2, #32
 800745e:	189b      	adds	r3, r3, r2
 8007460:	19db      	adds	r3, r3, r7
 8007462:	2210      	movs	r2, #16
 8007464:	701a      	strb	r2, [r3, #0]
 8007466:	e005      	b.n	8007474 <UART_SetConfig+0x390>
 8007468:	231b      	movs	r3, #27
 800746a:	2220      	movs	r2, #32
 800746c:	189b      	adds	r3, r3, r2
 800746e:	19db      	adds	r3, r3, r7
 8007470:	2210      	movs	r2, #16
 8007472:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4ac1      	ldr	r2, [pc, #772]	; (8007780 <UART_SetConfig+0x69c>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d005      	beq.n	800748a <UART_SetConfig+0x3a6>
 800747e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4ac0      	ldr	r2, [pc, #768]	; (8007784 <UART_SetConfig+0x6a0>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d000      	beq.n	800748a <UART_SetConfig+0x3a6>
 8007488:	e093      	b.n	80075b2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800748a:	231b      	movs	r3, #27
 800748c:	2220      	movs	r2, #32
 800748e:	189b      	adds	r3, r3, r2
 8007490:	19db      	adds	r3, r3, r7
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	2b08      	cmp	r3, #8
 8007496:	d015      	beq.n	80074c4 <UART_SetConfig+0x3e0>
 8007498:	dc18      	bgt.n	80074cc <UART_SetConfig+0x3e8>
 800749a:	2b04      	cmp	r3, #4
 800749c:	d00d      	beq.n	80074ba <UART_SetConfig+0x3d6>
 800749e:	dc15      	bgt.n	80074cc <UART_SetConfig+0x3e8>
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d002      	beq.n	80074aa <UART_SetConfig+0x3c6>
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d005      	beq.n	80074b4 <UART_SetConfig+0x3d0>
 80074a8:	e010      	b.n	80074cc <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074aa:	f7fe f855 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 80074ae:	0003      	movs	r3, r0
 80074b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80074b2:	e014      	b.n	80074de <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074b4:	4bb4      	ldr	r3, [pc, #720]	; (8007788 <UART_SetConfig+0x6a4>)
 80074b6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80074b8:	e011      	b.n	80074de <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ba:	f7fd ffc1 	bl	8005440 <HAL_RCC_GetSysClockFreq>
 80074be:	0003      	movs	r3, r0
 80074c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80074c2:	e00c      	b.n	80074de <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074c4:	2380      	movs	r3, #128	; 0x80
 80074c6:	021b      	lsls	r3, r3, #8
 80074c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80074ca:	e008      	b.n	80074de <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80074cc:	2300      	movs	r3, #0
 80074ce:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80074d0:	231a      	movs	r3, #26
 80074d2:	2220      	movs	r2, #32
 80074d4:	189b      	adds	r3, r3, r2
 80074d6:	19db      	adds	r3, r3, r7
 80074d8:	2201      	movs	r2, #1
 80074da:	701a      	strb	r2, [r3, #0]
        break;
 80074dc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d100      	bne.n	80074e6 <UART_SetConfig+0x402>
 80074e4:	e135      	b.n	8007752 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80074e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074ea:	4ba8      	ldr	r3, [pc, #672]	; (800778c <UART_SetConfig+0x6a8>)
 80074ec:	0052      	lsls	r2, r2, #1
 80074ee:	5ad3      	ldrh	r3, [r2, r3]
 80074f0:	0019      	movs	r1, r3
 80074f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80074f4:	f7f8 fe22 	bl	800013c <__udivsi3>
 80074f8:	0003      	movs	r3, r0
 80074fa:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	0013      	movs	r3, r2
 8007502:	005b      	lsls	r3, r3, #1
 8007504:	189b      	adds	r3, r3, r2
 8007506:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007508:	429a      	cmp	r2, r3
 800750a:	d305      	bcc.n	8007518 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800750c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007512:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007514:	429a      	cmp	r2, r3
 8007516:	d906      	bls.n	8007526 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007518:	231a      	movs	r3, #26
 800751a:	2220      	movs	r2, #32
 800751c:	189b      	adds	r3, r3, r2
 800751e:	19db      	adds	r3, r3, r7
 8007520:	2201      	movs	r2, #1
 8007522:	701a      	strb	r2, [r3, #0]
 8007524:	e044      	b.n	80075b0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007528:	61bb      	str	r3, [r7, #24]
 800752a:	2300      	movs	r3, #0
 800752c:	61fb      	str	r3, [r7, #28]
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007532:	4b96      	ldr	r3, [pc, #600]	; (800778c <UART_SetConfig+0x6a8>)
 8007534:	0052      	lsls	r2, r2, #1
 8007536:	5ad3      	ldrh	r3, [r2, r3]
 8007538:	613b      	str	r3, [r7, #16]
 800753a:	2300      	movs	r3, #0
 800753c:	617b      	str	r3, [r7, #20]
 800753e:	693a      	ldr	r2, [r7, #16]
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	69b8      	ldr	r0, [r7, #24]
 8007544:	69f9      	ldr	r1, [r7, #28]
 8007546:	f7f8 ffad 	bl	80004a4 <__aeabi_uldivmod>
 800754a:	0002      	movs	r2, r0
 800754c:	000b      	movs	r3, r1
 800754e:	0e11      	lsrs	r1, r2, #24
 8007550:	021d      	lsls	r5, r3, #8
 8007552:	430d      	orrs	r5, r1
 8007554:	0214      	lsls	r4, r2, #8
 8007556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	085b      	lsrs	r3, r3, #1
 800755c:	60bb      	str	r3, [r7, #8]
 800755e:	2300      	movs	r3, #0
 8007560:	60fb      	str	r3, [r7, #12]
 8007562:	68b8      	ldr	r0, [r7, #8]
 8007564:	68f9      	ldr	r1, [r7, #12]
 8007566:	1900      	adds	r0, r0, r4
 8007568:	4169      	adcs	r1, r5
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	603b      	str	r3, [r7, #0]
 8007570:	2300      	movs	r3, #0
 8007572:	607b      	str	r3, [r7, #4]
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f7f8 ff94 	bl	80004a4 <__aeabi_uldivmod>
 800757c:	0002      	movs	r2, r0
 800757e:	000b      	movs	r3, r1
 8007580:	0013      	movs	r3, r2
 8007582:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007584:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007586:	23c0      	movs	r3, #192	; 0xc0
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	429a      	cmp	r2, r3
 800758c:	d309      	bcc.n	80075a2 <UART_SetConfig+0x4be>
 800758e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007590:	2380      	movs	r3, #128	; 0x80
 8007592:	035b      	lsls	r3, r3, #13
 8007594:	429a      	cmp	r2, r3
 8007596:	d204      	bcs.n	80075a2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8007598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800759e:	60da      	str	r2, [r3, #12]
 80075a0:	e006      	b.n	80075b0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80075a2:	231a      	movs	r3, #26
 80075a4:	2220      	movs	r2, #32
 80075a6:	189b      	adds	r3, r3, r2
 80075a8:	19db      	adds	r3, r3, r7
 80075aa:	2201      	movs	r2, #1
 80075ac:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80075ae:	e0d0      	b.n	8007752 <UART_SetConfig+0x66e>
 80075b0:	e0cf      	b.n	8007752 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	69da      	ldr	r2, [r3, #28]
 80075b6:	2380      	movs	r3, #128	; 0x80
 80075b8:	021b      	lsls	r3, r3, #8
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d000      	beq.n	80075c0 <UART_SetConfig+0x4dc>
 80075be:	e070      	b.n	80076a2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80075c0:	231b      	movs	r3, #27
 80075c2:	2220      	movs	r2, #32
 80075c4:	189b      	adds	r3, r3, r2
 80075c6:	19db      	adds	r3, r3, r7
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	2b08      	cmp	r3, #8
 80075cc:	d015      	beq.n	80075fa <UART_SetConfig+0x516>
 80075ce:	dc18      	bgt.n	8007602 <UART_SetConfig+0x51e>
 80075d0:	2b04      	cmp	r3, #4
 80075d2:	d00d      	beq.n	80075f0 <UART_SetConfig+0x50c>
 80075d4:	dc15      	bgt.n	8007602 <UART_SetConfig+0x51e>
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d002      	beq.n	80075e0 <UART_SetConfig+0x4fc>
 80075da:	2b02      	cmp	r3, #2
 80075dc:	d005      	beq.n	80075ea <UART_SetConfig+0x506>
 80075de:	e010      	b.n	8007602 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075e0:	f7fd ffba 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 80075e4:	0003      	movs	r3, r0
 80075e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075e8:	e014      	b.n	8007614 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075ea:	4b67      	ldr	r3, [pc, #412]	; (8007788 <UART_SetConfig+0x6a4>)
 80075ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075ee:	e011      	b.n	8007614 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075f0:	f7fd ff26 	bl	8005440 <HAL_RCC_GetSysClockFreq>
 80075f4:	0003      	movs	r3, r0
 80075f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075f8:	e00c      	b.n	8007614 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075fa:	2380      	movs	r3, #128	; 0x80
 80075fc:	021b      	lsls	r3, r3, #8
 80075fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007600:	e008      	b.n	8007614 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8007602:	2300      	movs	r3, #0
 8007604:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007606:	231a      	movs	r3, #26
 8007608:	2220      	movs	r2, #32
 800760a:	189b      	adds	r3, r3, r2
 800760c:	19db      	adds	r3, r3, r7
 800760e:	2201      	movs	r2, #1
 8007610:	701a      	strb	r2, [r3, #0]
        break;
 8007612:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007616:	2b00      	cmp	r3, #0
 8007618:	d100      	bne.n	800761c <UART_SetConfig+0x538>
 800761a:	e09a      	b.n	8007752 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800761c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007620:	4b5a      	ldr	r3, [pc, #360]	; (800778c <UART_SetConfig+0x6a8>)
 8007622:	0052      	lsls	r2, r2, #1
 8007624:	5ad3      	ldrh	r3, [r2, r3]
 8007626:	0019      	movs	r1, r3
 8007628:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800762a:	f7f8 fd87 	bl	800013c <__udivsi3>
 800762e:	0003      	movs	r3, r0
 8007630:	005a      	lsls	r2, r3, #1
 8007632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	085b      	lsrs	r3, r3, #1
 8007638:	18d2      	adds	r2, r2, r3
 800763a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	0019      	movs	r1, r3
 8007640:	0010      	movs	r0, r2
 8007642:	f7f8 fd7b 	bl	800013c <__udivsi3>
 8007646:	0003      	movs	r3, r0
 8007648:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800764a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764c:	2b0f      	cmp	r3, #15
 800764e:	d921      	bls.n	8007694 <UART_SetConfig+0x5b0>
 8007650:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007652:	2380      	movs	r3, #128	; 0x80
 8007654:	025b      	lsls	r3, r3, #9
 8007656:	429a      	cmp	r2, r3
 8007658:	d21c      	bcs.n	8007694 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800765a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800765c:	b29a      	uxth	r2, r3
 800765e:	200e      	movs	r0, #14
 8007660:	2420      	movs	r4, #32
 8007662:	1903      	adds	r3, r0, r4
 8007664:	19db      	adds	r3, r3, r7
 8007666:	210f      	movs	r1, #15
 8007668:	438a      	bics	r2, r1
 800766a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800766c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766e:	085b      	lsrs	r3, r3, #1
 8007670:	b29b      	uxth	r3, r3
 8007672:	2207      	movs	r2, #7
 8007674:	4013      	ands	r3, r2
 8007676:	b299      	uxth	r1, r3
 8007678:	1903      	adds	r3, r0, r4
 800767a:	19db      	adds	r3, r3, r7
 800767c:	1902      	adds	r2, r0, r4
 800767e:	19d2      	adds	r2, r2, r7
 8007680:	8812      	ldrh	r2, [r2, #0]
 8007682:	430a      	orrs	r2, r1
 8007684:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	1902      	adds	r2, r0, r4
 800768c:	19d2      	adds	r2, r2, r7
 800768e:	8812      	ldrh	r2, [r2, #0]
 8007690:	60da      	str	r2, [r3, #12]
 8007692:	e05e      	b.n	8007752 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007694:	231a      	movs	r3, #26
 8007696:	2220      	movs	r2, #32
 8007698:	189b      	adds	r3, r3, r2
 800769a:	19db      	adds	r3, r3, r7
 800769c:	2201      	movs	r2, #1
 800769e:	701a      	strb	r2, [r3, #0]
 80076a0:	e057      	b.n	8007752 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076a2:	231b      	movs	r3, #27
 80076a4:	2220      	movs	r2, #32
 80076a6:	189b      	adds	r3, r3, r2
 80076a8:	19db      	adds	r3, r3, r7
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	2b08      	cmp	r3, #8
 80076ae:	d015      	beq.n	80076dc <UART_SetConfig+0x5f8>
 80076b0:	dc18      	bgt.n	80076e4 <UART_SetConfig+0x600>
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d00d      	beq.n	80076d2 <UART_SetConfig+0x5ee>
 80076b6:	dc15      	bgt.n	80076e4 <UART_SetConfig+0x600>
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d002      	beq.n	80076c2 <UART_SetConfig+0x5de>
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d005      	beq.n	80076cc <UART_SetConfig+0x5e8>
 80076c0:	e010      	b.n	80076e4 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076c2:	f7fd ff49 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 80076c6:	0003      	movs	r3, r0
 80076c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076ca:	e014      	b.n	80076f6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076cc:	4b2e      	ldr	r3, [pc, #184]	; (8007788 <UART_SetConfig+0x6a4>)
 80076ce:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076d0:	e011      	b.n	80076f6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076d2:	f7fd feb5 	bl	8005440 <HAL_RCC_GetSysClockFreq>
 80076d6:	0003      	movs	r3, r0
 80076d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076da:	e00c      	b.n	80076f6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076dc:	2380      	movs	r3, #128	; 0x80
 80076de:	021b      	lsls	r3, r3, #8
 80076e0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076e2:	e008      	b.n	80076f6 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80076e8:	231a      	movs	r3, #26
 80076ea:	2220      	movs	r2, #32
 80076ec:	189b      	adds	r3, r3, r2
 80076ee:	19db      	adds	r3, r3, r7
 80076f0:	2201      	movs	r2, #1
 80076f2:	701a      	strb	r2, [r3, #0]
        break;
 80076f4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80076f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d02a      	beq.n	8007752 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007700:	4b22      	ldr	r3, [pc, #136]	; (800778c <UART_SetConfig+0x6a8>)
 8007702:	0052      	lsls	r2, r2, #1
 8007704:	5ad3      	ldrh	r3, [r2, r3]
 8007706:	0019      	movs	r1, r3
 8007708:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800770a:	f7f8 fd17 	bl	800013c <__udivsi3>
 800770e:	0003      	movs	r3, r0
 8007710:	001a      	movs	r2, r3
 8007712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	085b      	lsrs	r3, r3, #1
 8007718:	18d2      	adds	r2, r2, r3
 800771a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	0019      	movs	r1, r3
 8007720:	0010      	movs	r0, r2
 8007722:	f7f8 fd0b 	bl	800013c <__udivsi3>
 8007726:	0003      	movs	r3, r0
 8007728:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800772a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800772c:	2b0f      	cmp	r3, #15
 800772e:	d90a      	bls.n	8007746 <UART_SetConfig+0x662>
 8007730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007732:	2380      	movs	r3, #128	; 0x80
 8007734:	025b      	lsls	r3, r3, #9
 8007736:	429a      	cmp	r2, r3
 8007738:	d205      	bcs.n	8007746 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800773a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800773c:	b29a      	uxth	r2, r3
 800773e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	60da      	str	r2, [r3, #12]
 8007744:	e005      	b.n	8007752 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007746:	231a      	movs	r3, #26
 8007748:	2220      	movs	r2, #32
 800774a:	189b      	adds	r3, r3, r2
 800774c:	19db      	adds	r3, r3, r7
 800774e:	2201      	movs	r2, #1
 8007750:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007754:	226a      	movs	r2, #106	; 0x6a
 8007756:	2101      	movs	r1, #1
 8007758:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800775a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775c:	2268      	movs	r2, #104	; 0x68
 800775e:	2101      	movs	r1, #1
 8007760:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007764:	2200      	movs	r2, #0
 8007766:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776a:	2200      	movs	r2, #0
 800776c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800776e:	231a      	movs	r3, #26
 8007770:	2220      	movs	r2, #32
 8007772:	189b      	adds	r3, r3, r2
 8007774:	19db      	adds	r3, r3, r7
 8007776:	781b      	ldrb	r3, [r3, #0]
}
 8007778:	0018      	movs	r0, r3
 800777a:	46bd      	mov	sp, r7
 800777c:	b010      	add	sp, #64	; 0x40
 800777e:	bdb0      	pop	{r4, r5, r7, pc}
 8007780:	40008000 	.word	0x40008000
 8007784:	40008400 	.word	0x40008400
 8007788:	00f42400 	.word	0x00f42400
 800778c:	08014878 	.word	0x08014878

08007790 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800779c:	2208      	movs	r2, #8
 800779e:	4013      	ands	r3, r2
 80077a0:	d00b      	beq.n	80077ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	4a4a      	ldr	r2, [pc, #296]	; (80078d4 <UART_AdvFeatureConfig+0x144>)
 80077aa:	4013      	ands	r3, r2
 80077ac:	0019      	movs	r1, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077be:	2201      	movs	r2, #1
 80077c0:	4013      	ands	r3, r2
 80077c2:	d00b      	beq.n	80077dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	4a43      	ldr	r2, [pc, #268]	; (80078d8 <UART_AdvFeatureConfig+0x148>)
 80077cc:	4013      	ands	r3, r2
 80077ce:	0019      	movs	r1, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e0:	2202      	movs	r2, #2
 80077e2:	4013      	ands	r3, r2
 80077e4:	d00b      	beq.n	80077fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	4a3b      	ldr	r2, [pc, #236]	; (80078dc <UART_AdvFeatureConfig+0x14c>)
 80077ee:	4013      	ands	r3, r2
 80077f0:	0019      	movs	r1, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	430a      	orrs	r2, r1
 80077fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007802:	2204      	movs	r2, #4
 8007804:	4013      	ands	r3, r2
 8007806:	d00b      	beq.n	8007820 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	4a34      	ldr	r2, [pc, #208]	; (80078e0 <UART_AdvFeatureConfig+0x150>)
 8007810:	4013      	ands	r3, r2
 8007812:	0019      	movs	r1, r3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007824:	2210      	movs	r2, #16
 8007826:	4013      	ands	r3, r2
 8007828:	d00b      	beq.n	8007842 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	4a2c      	ldr	r2, [pc, #176]	; (80078e4 <UART_AdvFeatureConfig+0x154>)
 8007832:	4013      	ands	r3, r2
 8007834:	0019      	movs	r1, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007846:	2220      	movs	r2, #32
 8007848:	4013      	ands	r3, r2
 800784a:	d00b      	beq.n	8007864 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	4a25      	ldr	r2, [pc, #148]	; (80078e8 <UART_AdvFeatureConfig+0x158>)
 8007854:	4013      	ands	r3, r2
 8007856:	0019      	movs	r1, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	430a      	orrs	r2, r1
 8007862:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007868:	2240      	movs	r2, #64	; 0x40
 800786a:	4013      	ands	r3, r2
 800786c:	d01d      	beq.n	80078aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	4a1d      	ldr	r2, [pc, #116]	; (80078ec <UART_AdvFeatureConfig+0x15c>)
 8007876:	4013      	ands	r3, r2
 8007878:	0019      	movs	r1, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	430a      	orrs	r2, r1
 8007884:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800788a:	2380      	movs	r3, #128	; 0x80
 800788c:	035b      	lsls	r3, r3, #13
 800788e:	429a      	cmp	r2, r3
 8007890:	d10b      	bne.n	80078aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	4a15      	ldr	r2, [pc, #84]	; (80078f0 <UART_AdvFeatureConfig+0x160>)
 800789a:	4013      	ands	r3, r2
 800789c:	0019      	movs	r1, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ae:	2280      	movs	r2, #128	; 0x80
 80078b0:	4013      	ands	r3, r2
 80078b2:	d00b      	beq.n	80078cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	4a0e      	ldr	r2, [pc, #56]	; (80078f4 <UART_AdvFeatureConfig+0x164>)
 80078bc:	4013      	ands	r3, r2
 80078be:	0019      	movs	r1, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	605a      	str	r2, [r3, #4]
  }
}
 80078cc:	46c0      	nop			; (mov r8, r8)
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b002      	add	sp, #8
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	ffff7fff 	.word	0xffff7fff
 80078d8:	fffdffff 	.word	0xfffdffff
 80078dc:	fffeffff 	.word	0xfffeffff
 80078e0:	fffbffff 	.word	0xfffbffff
 80078e4:	ffffefff 	.word	0xffffefff
 80078e8:	ffffdfff 	.word	0xffffdfff
 80078ec:	ffefffff 	.word	0xffefffff
 80078f0:	ff9fffff 	.word	0xff9fffff
 80078f4:	fff7ffff 	.word	0xfff7ffff

080078f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b092      	sub	sp, #72	; 0x48
 80078fc:	af02      	add	r7, sp, #8
 80078fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2290      	movs	r2, #144	; 0x90
 8007904:	2100      	movs	r1, #0
 8007906:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007908:	f7fc fc80 	bl	800420c <HAL_GetTick>
 800790c:	0003      	movs	r3, r0
 800790e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2208      	movs	r2, #8
 8007918:	4013      	ands	r3, r2
 800791a:	2b08      	cmp	r3, #8
 800791c:	d12d      	bne.n	800797a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800791e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007920:	2280      	movs	r2, #128	; 0x80
 8007922:	0391      	lsls	r1, r2, #14
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	4a47      	ldr	r2, [pc, #284]	; (8007a44 <UART_CheckIdleState+0x14c>)
 8007928:	9200      	str	r2, [sp, #0]
 800792a:	2200      	movs	r2, #0
 800792c:	f000 f88e 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 8007930:	1e03      	subs	r3, r0, #0
 8007932:	d022      	beq.n	800797a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007934:	f3ef 8310 	mrs	r3, PRIMASK
 8007938:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800793a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800793c:	63bb      	str	r3, [r7, #56]	; 0x38
 800793e:	2301      	movs	r3, #1
 8007940:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007944:	f383 8810 	msr	PRIMASK, r3
}
 8007948:	46c0      	nop			; (mov r8, r8)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2180      	movs	r1, #128	; 0x80
 8007956:	438a      	bics	r2, r1
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800795e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007960:	f383 8810 	msr	PRIMASK, r3
}
 8007964:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2288      	movs	r2, #136	; 0x88
 800796a:	2120      	movs	r1, #32
 800796c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2284      	movs	r2, #132	; 0x84
 8007972:	2100      	movs	r1, #0
 8007974:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007976:	2303      	movs	r3, #3
 8007978:	e060      	b.n	8007a3c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2204      	movs	r2, #4
 8007982:	4013      	ands	r3, r2
 8007984:	2b04      	cmp	r3, #4
 8007986:	d146      	bne.n	8007a16 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800798a:	2280      	movs	r2, #128	; 0x80
 800798c:	03d1      	lsls	r1, r2, #15
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	4a2c      	ldr	r2, [pc, #176]	; (8007a44 <UART_CheckIdleState+0x14c>)
 8007992:	9200      	str	r2, [sp, #0]
 8007994:	2200      	movs	r2, #0
 8007996:	f000 f859 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 800799a:	1e03      	subs	r3, r0, #0
 800799c:	d03b      	beq.n	8007a16 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800799e:	f3ef 8310 	mrs	r3, PRIMASK
 80079a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80079a4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079a6:	637b      	str	r3, [r7, #52]	; 0x34
 80079a8:	2301      	movs	r3, #1
 80079aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f383 8810 	msr	PRIMASK, r3
}
 80079b2:	46c0      	nop			; (mov r8, r8)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4922      	ldr	r1, [pc, #136]	; (8007a48 <UART_CheckIdleState+0x150>)
 80079c0:	400a      	ands	r2, r1
 80079c2:	601a      	str	r2, [r3, #0]
 80079c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f383 8810 	msr	PRIMASK, r3
}
 80079ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079d0:	f3ef 8310 	mrs	r3, PRIMASK
 80079d4:	61bb      	str	r3, [r7, #24]
  return(result);
 80079d6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d8:	633b      	str	r3, [r7, #48]	; 0x30
 80079da:	2301      	movs	r3, #1
 80079dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	f383 8810 	msr	PRIMASK, r3
}
 80079e4:	46c0      	nop			; (mov r8, r8)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	689a      	ldr	r2, [r3, #8]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2101      	movs	r1, #1
 80079f2:	438a      	bics	r2, r1
 80079f4:	609a      	str	r2, [r3, #8]
 80079f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	f383 8810 	msr	PRIMASK, r3
}
 8007a00:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	228c      	movs	r2, #140	; 0x8c
 8007a06:	2120      	movs	r1, #32
 8007a08:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2284      	movs	r2, #132	; 0x84
 8007a0e:	2100      	movs	r1, #0
 8007a10:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e012      	b.n	8007a3c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2288      	movs	r2, #136	; 0x88
 8007a1a:	2120      	movs	r1, #32
 8007a1c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	228c      	movs	r2, #140	; 0x8c
 8007a22:	2120      	movs	r1, #32
 8007a24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2284      	movs	r2, #132	; 0x84
 8007a36:	2100      	movs	r1, #0
 8007a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	0018      	movs	r0, r3
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	b010      	add	sp, #64	; 0x40
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	01ffffff 	.word	0x01ffffff
 8007a48:	fffffedf 	.word	0xfffffedf

08007a4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	603b      	str	r3, [r7, #0]
 8007a58:	1dfb      	adds	r3, r7, #7
 8007a5a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a5c:	e051      	b.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	3301      	adds	r3, #1
 8007a62:	d04e      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a64:	f7fc fbd2 	bl	800420c <HAL_GetTick>
 8007a68:	0002      	movs	r2, r0
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	69ba      	ldr	r2, [r7, #24]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d302      	bcc.n	8007a7a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d101      	bne.n	8007a7e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e051      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2204      	movs	r2, #4
 8007a86:	4013      	ands	r3, r2
 8007a88:	d03b      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	2b80      	cmp	r3, #128	; 0x80
 8007a8e:	d038      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	2b40      	cmp	r3, #64	; 0x40
 8007a94:	d035      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	69db      	ldr	r3, [r3, #28]
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	2b08      	cmp	r3, #8
 8007aa2:	d111      	bne.n	8007ac8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2208      	movs	r2, #8
 8007aaa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	0018      	movs	r0, r3
 8007ab0:	f000 f83c 	bl	8007b2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2290      	movs	r2, #144	; 0x90
 8007ab8:	2108      	movs	r1, #8
 8007aba:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2284      	movs	r2, #132	; 0x84
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e02c      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69da      	ldr	r2, [r3, #28]
 8007ace:	2380      	movs	r3, #128	; 0x80
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	401a      	ands	r2, r3
 8007ad4:	2380      	movs	r3, #128	; 0x80
 8007ad6:	011b      	lsls	r3, r3, #4
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d112      	bne.n	8007b02 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2280      	movs	r2, #128	; 0x80
 8007ae2:	0112      	lsls	r2, r2, #4
 8007ae4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	0018      	movs	r0, r3
 8007aea:	f000 f81f 	bl	8007b2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2290      	movs	r2, #144	; 0x90
 8007af2:	2120      	movs	r1, #32
 8007af4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2284      	movs	r2, #132	; 0x84
 8007afa:	2100      	movs	r1, #0
 8007afc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e00f      	b.n	8007b22 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69db      	ldr	r3, [r3, #28]
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	425a      	negs	r2, r3
 8007b12:	4153      	adcs	r3, r2
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	001a      	movs	r2, r3
 8007b18:	1dfb      	adds	r3, r7, #7
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d09e      	beq.n	8007a5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	0018      	movs	r0, r3
 8007b24:	46bd      	mov	sp, r7
 8007b26:	b004      	add	sp, #16
 8007b28:	bd80      	pop	{r7, pc}
	...

08007b2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b08e      	sub	sp, #56	; 0x38
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b34:	f3ef 8310 	mrs	r3, PRIMASK
 8007b38:	617b      	str	r3, [r7, #20]
  return(result);
 8007b3a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b3c:	637b      	str	r3, [r7, #52]	; 0x34
 8007b3e:	2301      	movs	r3, #1
 8007b40:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	f383 8810 	msr	PRIMASK, r3
}
 8007b48:	46c0      	nop			; (mov r8, r8)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4926      	ldr	r1, [pc, #152]	; (8007bf0 <UART_EndRxTransfer+0xc4>)
 8007b56:	400a      	ands	r2, r1
 8007b58:	601a      	str	r2, [r3, #0]
 8007b5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b5e:	69fb      	ldr	r3, [r7, #28]
 8007b60:	f383 8810 	msr	PRIMASK, r3
}
 8007b64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b66:	f3ef 8310 	mrs	r3, PRIMASK
 8007b6a:	623b      	str	r3, [r7, #32]
  return(result);
 8007b6c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b6e:	633b      	str	r3, [r7, #48]	; 0x30
 8007b70:	2301      	movs	r3, #1
 8007b72:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b76:	f383 8810 	msr	PRIMASK, r3
}
 8007b7a:	46c0      	nop			; (mov r8, r8)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	689a      	ldr	r2, [r3, #8]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	491b      	ldr	r1, [pc, #108]	; (8007bf4 <UART_EndRxTransfer+0xc8>)
 8007b88:	400a      	ands	r2, r1
 8007b8a:	609a      	str	r2, [r3, #8]
 8007b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b92:	f383 8810 	msr	PRIMASK, r3
}
 8007b96:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d118      	bne.n	8007bd2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ba0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ba4:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ba6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007baa:	2301      	movs	r3, #1
 8007bac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f383 8810 	msr	PRIMASK, r3
}
 8007bb4:	46c0      	nop			; (mov r8, r8)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2110      	movs	r1, #16
 8007bc2:	438a      	bics	r2, r1
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	f383 8810 	msr	PRIMASK, r3
}
 8007bd0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	228c      	movs	r2, #140	; 0x8c
 8007bd6:	2120      	movs	r1, #32
 8007bd8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007be6:	46c0      	nop			; (mov r8, r8)
 8007be8:	46bd      	mov	sp, r7
 8007bea:	b00e      	add	sp, #56	; 0x38
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	46c0      	nop			; (mov r8, r8)
 8007bf0:	fffffedf 	.word	0xfffffedf
 8007bf4:	effffffe 	.word	0xeffffffe

08007bf8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2284      	movs	r2, #132	; 0x84
 8007c04:	5c9b      	ldrb	r3, [r3, r2]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d101      	bne.n	8007c0e <HAL_UARTEx_DisableFifoMode+0x16>
 8007c0a:	2302      	movs	r3, #2
 8007c0c:	e027      	b.n	8007c5e <HAL_UARTEx_DisableFifoMode+0x66>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2284      	movs	r2, #132	; 0x84
 8007c12:	2101      	movs	r1, #1
 8007c14:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2288      	movs	r2, #136	; 0x88
 8007c1a:	2124      	movs	r1, #36	; 0x24
 8007c1c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	2101      	movs	r1, #1
 8007c32:	438a      	bics	r2, r1
 8007c34:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	4a0b      	ldr	r2, [pc, #44]	; (8007c68 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68fa      	ldr	r2, [r7, #12]
 8007c4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2288      	movs	r2, #136	; 0x88
 8007c50:	2120      	movs	r1, #32
 8007c52:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2284      	movs	r2, #132	; 0x84
 8007c58:	2100      	movs	r1, #0
 8007c5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	0018      	movs	r0, r3
 8007c60:	46bd      	mov	sp, r7
 8007c62:	b004      	add	sp, #16
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	dfffffff 	.word	0xdfffffff

08007c6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2284      	movs	r2, #132	; 0x84
 8007c7a:	5c9b      	ldrb	r3, [r3, r2]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d101      	bne.n	8007c84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c80:	2302      	movs	r3, #2
 8007c82:	e02e      	b.n	8007ce2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2284      	movs	r2, #132	; 0x84
 8007c88:	2101      	movs	r1, #1
 8007c8a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2288      	movs	r2, #136	; 0x88
 8007c90:	2124      	movs	r1, #36	; 0x24
 8007c92:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2101      	movs	r1, #1
 8007ca8:	438a      	bics	r2, r1
 8007caa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	00db      	lsls	r3, r3, #3
 8007cb4:	08d9      	lsrs	r1, r3, #3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	0018      	movs	r0, r3
 8007cc4:	f000 f854 	bl	8007d70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2288      	movs	r2, #136	; 0x88
 8007cd4:	2120      	movs	r1, #32
 8007cd6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2284      	movs	r2, #132	; 0x84
 8007cdc:	2100      	movs	r1, #0
 8007cde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	0018      	movs	r0, r3
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	b004      	add	sp, #16
 8007ce8:	bd80      	pop	{r7, pc}
	...

08007cec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2284      	movs	r2, #132	; 0x84
 8007cfa:	5c9b      	ldrb	r3, [r3, r2]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d101      	bne.n	8007d04 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d00:	2302      	movs	r3, #2
 8007d02:	e02f      	b.n	8007d64 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2284      	movs	r2, #132	; 0x84
 8007d08:	2101      	movs	r1, #1
 8007d0a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2288      	movs	r2, #136	; 0x88
 8007d10:	2124      	movs	r1, #36	; 0x24
 8007d12:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2101      	movs	r1, #1
 8007d28:	438a      	bics	r2, r1
 8007d2a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	4a0e      	ldr	r2, [pc, #56]	; (8007d6c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007d34:	4013      	ands	r3, r2
 8007d36:	0019      	movs	r1, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	683a      	ldr	r2, [r7, #0]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	0018      	movs	r0, r3
 8007d46:	f000 f813 	bl	8007d70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2288      	movs	r2, #136	; 0x88
 8007d56:	2120      	movs	r1, #32
 8007d58:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2284      	movs	r2, #132	; 0x84
 8007d5e:	2100      	movs	r1, #0
 8007d60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	0018      	movs	r0, r3
 8007d66:	46bd      	mov	sp, r7
 8007d68:	b004      	add	sp, #16
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	f1ffffff 	.word	0xf1ffffff

08007d70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d108      	bne.n	8007d92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	226a      	movs	r2, #106	; 0x6a
 8007d84:	2101      	movs	r1, #1
 8007d86:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2268      	movs	r2, #104	; 0x68
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d90:	e043      	b.n	8007e1a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d92:	260f      	movs	r6, #15
 8007d94:	19bb      	adds	r3, r7, r6
 8007d96:	2208      	movs	r2, #8
 8007d98:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d9a:	200e      	movs	r0, #14
 8007d9c:	183b      	adds	r3, r7, r0
 8007d9e:	2208      	movs	r2, #8
 8007da0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	0e5b      	lsrs	r3, r3, #25
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	240d      	movs	r4, #13
 8007dae:	193b      	adds	r3, r7, r4
 8007db0:	2107      	movs	r1, #7
 8007db2:	400a      	ands	r2, r1
 8007db4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	0f5b      	lsrs	r3, r3, #29
 8007dbe:	b2da      	uxtb	r2, r3
 8007dc0:	250c      	movs	r5, #12
 8007dc2:	197b      	adds	r3, r7, r5
 8007dc4:	2107      	movs	r1, #7
 8007dc6:	400a      	ands	r2, r1
 8007dc8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dca:	183b      	adds	r3, r7, r0
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	197a      	adds	r2, r7, r5
 8007dd0:	7812      	ldrb	r2, [r2, #0]
 8007dd2:	4914      	ldr	r1, [pc, #80]	; (8007e24 <UARTEx_SetNbDataToProcess+0xb4>)
 8007dd4:	5c8a      	ldrb	r2, [r1, r2]
 8007dd6:	435a      	muls	r2, r3
 8007dd8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dda:	197b      	adds	r3, r7, r5
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	4a12      	ldr	r2, [pc, #72]	; (8007e28 <UARTEx_SetNbDataToProcess+0xb8>)
 8007de0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007de2:	0019      	movs	r1, r3
 8007de4:	f7f8 fa34 	bl	8000250 <__divsi3>
 8007de8:	0003      	movs	r3, r0
 8007dea:	b299      	uxth	r1, r3
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	226a      	movs	r2, #106	; 0x6a
 8007df0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007df2:	19bb      	adds	r3, r7, r6
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	193a      	adds	r2, r7, r4
 8007df8:	7812      	ldrb	r2, [r2, #0]
 8007dfa:	490a      	ldr	r1, [pc, #40]	; (8007e24 <UARTEx_SetNbDataToProcess+0xb4>)
 8007dfc:	5c8a      	ldrb	r2, [r1, r2]
 8007dfe:	435a      	muls	r2, r3
 8007e00:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e02:	193b      	adds	r3, r7, r4
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	4a08      	ldr	r2, [pc, #32]	; (8007e28 <UARTEx_SetNbDataToProcess+0xb8>)
 8007e08:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e0a:	0019      	movs	r1, r3
 8007e0c:	f7f8 fa20 	bl	8000250 <__divsi3>
 8007e10:	0003      	movs	r3, r0
 8007e12:	b299      	uxth	r1, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2268      	movs	r2, #104	; 0x68
 8007e18:	5299      	strh	r1, [r3, r2]
}
 8007e1a:	46c0      	nop			; (mov r8, r8)
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	b005      	add	sp, #20
 8007e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e22:	46c0      	nop			; (mov r8, r8)
 8007e24:	08014890 	.word	0x08014890
 8007e28:	08014898 	.word	0x08014898

08007e2c <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8007e2c:	b5b0      	push	{r4, r5, r7, lr}
 8007e2e:	b0e4      	sub	sp, #400	; 0x190
 8007e30:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007e32:	24c8      	movs	r4, #200	; 0xc8
 8007e34:	193b      	adds	r3, r7, r4
 8007e36:	0018      	movs	r0, r3
 8007e38:	23c6      	movs	r3, #198	; 0xc6
 8007e3a:	001a      	movs	r2, r3
 8007e3c:	2100      	movs	r1, #0
 8007e3e:	f004 f9cd 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8007e42:	4b13      	ldr	r3, [pc, #76]	; (8007e90 <astronode_send_cfg_sr+0x64>)
 8007e44:	25c8      	movs	r5, #200	; 0xc8
 8007e46:	006d      	lsls	r5, r5, #1
 8007e48:	195b      	adds	r3, r3, r5
 8007e4a:	19db      	adds	r3, r3, r7
 8007e4c:	0018      	movs	r0, r3
 8007e4e:	23c6      	movs	r3, #198	; 0xc6
 8007e50:	001a      	movs	r2, r3
 8007e52:	2100      	movs	r1, #0
 8007e54:	f004 f9c2 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007e58:	193b      	adds	r3, r7, r4
 8007e5a:	2210      	movs	r2, #16
 8007e5c:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8007e5e:	003a      	movs	r2, r7
 8007e60:	193b      	adds	r3, r7, r4
 8007e62:	0011      	movs	r1, r2
 8007e64:	0018      	movs	r0, r3
 8007e66:	f001 fa87 	bl	8009378 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007e6a:	4b09      	ldr	r3, [pc, #36]	; (8007e90 <astronode_send_cfg_sr+0x64>)
 8007e6c:	195b      	adds	r3, r3, r5
 8007e6e:	19db      	adds	r3, r3, r7
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2b90      	cmp	r3, #144	; 0x90
 8007e74:	d104      	bne.n	8007e80 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8007e76:	4b07      	ldr	r3, [pc, #28]	; (8007e94 <astronode_send_cfg_sr+0x68>)
 8007e78:	0018      	movs	r0, r3
 8007e7a:	f7fb fa8d 	bl	8003398 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007e7e:	e003      	b.n	8007e88 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007e80:	4b05      	ldr	r3, [pc, #20]	; (8007e98 <astronode_send_cfg_sr+0x6c>)
 8007e82:	0018      	movs	r0, r3
 8007e84:	f7fb fa88 	bl	8003398 <send_debug_logs>
}
 8007e88:	46c0      	nop			; (mov r8, r8)
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	b064      	add	sp, #400	; 0x190
 8007e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8007e90:	fffffe70 	.word	0xfffffe70
 8007e94:	080132b4 	.word	0x080132b4
 8007e98:	080132e8 	.word	0x080132e8

08007e9c <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e9e:	b0e7      	sub	sp, #412	; 0x19c
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	0005      	movs	r5, r0
 8007ea4:	000c      	movs	r4, r1
 8007ea6:	0010      	movs	r0, r2
 8007ea8:	0019      	movs	r1, r3
 8007eaa:	4b4b      	ldr	r3, [pc, #300]	; (8007fd8 <astronode_send_cfg_wr+0x13c>)
 8007eac:	26cc      	movs	r6, #204	; 0xcc
 8007eae:	0076      	lsls	r6, r6, #1
 8007eb0:	199b      	adds	r3, r3, r6
 8007eb2:	19db      	adds	r3, r3, r7
 8007eb4:	1c2a      	adds	r2, r5, #0
 8007eb6:	701a      	strb	r2, [r3, #0]
 8007eb8:	4b48      	ldr	r3, [pc, #288]	; (8007fdc <astronode_send_cfg_wr+0x140>)
 8007eba:	0035      	movs	r5, r6
 8007ebc:	195b      	adds	r3, r3, r5
 8007ebe:	19db      	adds	r3, r3, r7
 8007ec0:	1c22      	adds	r2, r4, #0
 8007ec2:	701a      	strb	r2, [r3, #0]
 8007ec4:	4b46      	ldr	r3, [pc, #280]	; (8007fe0 <astronode_send_cfg_wr+0x144>)
 8007ec6:	002c      	movs	r4, r5
 8007ec8:	191b      	adds	r3, r3, r4
 8007eca:	19db      	adds	r3, r3, r7
 8007ecc:	1c02      	adds	r2, r0, #0
 8007ece:	701a      	strb	r2, [r3, #0]
 8007ed0:	4b44      	ldr	r3, [pc, #272]	; (8007fe4 <astronode_send_cfg_wr+0x148>)
 8007ed2:	191b      	adds	r3, r3, r4
 8007ed4:	19db      	adds	r3, r3, r7
 8007ed6:	1c0a      	adds	r2, r1, #0
 8007ed8:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007eda:	25d0      	movs	r5, #208	; 0xd0
 8007edc:	197b      	adds	r3, r7, r5
 8007ede:	0018      	movs	r0, r3
 8007ee0:	23c6      	movs	r3, #198	; 0xc6
 8007ee2:	001a      	movs	r2, r3
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	f004 f979 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8007eea:	4b3f      	ldr	r3, [pc, #252]	; (8007fe8 <astronode_send_cfg_wr+0x14c>)
 8007eec:	191b      	adds	r3, r3, r4
 8007eee:	19db      	adds	r3, r3, r7
 8007ef0:	0018      	movs	r0, r3
 8007ef2:	23c6      	movs	r3, #198	; 0xc6
 8007ef4:	001a      	movs	r2, r3
 8007ef6:	2100      	movs	r1, #0
 8007ef8:	f004 f970 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007efc:	0029      	movs	r1, r5
 8007efe:	187b      	adds	r3, r7, r1
 8007f00:	2205      	movs	r2, #5
 8007f02:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007f04:	4b34      	ldr	r3, [pc, #208]	; (8007fd8 <astronode_send_cfg_wr+0x13c>)
 8007f06:	191b      	adds	r3, r3, r4
 8007f08:	19db      	adds	r3, r3, r7
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	569a      	ldrsb	r2, [r3, r2]
 8007f0e:	4b33      	ldr	r3, [pc, #204]	; (8007fdc <astronode_send_cfg_wr+0x140>)
 8007f10:	191b      	adds	r3, r3, r4
 8007f12:	19db      	adds	r3, r3, r7
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	b25b      	sxtb	r3, r3
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007f1e:	4b30      	ldr	r3, [pc, #192]	; (8007fe0 <astronode_send_cfg_wr+0x144>)
 8007f20:	191b      	adds	r3, r3, r4
 8007f22:	19db      	adds	r3, r3, r7
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	009b      	lsls	r3, r3, #2
 8007f28:	b25b      	sxtb	r3, r3
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007f2e:	4b2d      	ldr	r3, [pc, #180]	; (8007fe4 <astronode_send_cfg_wr+0x148>)
 8007f30:	191b      	adds	r3, r3, r4
 8007f32:	19db      	adds	r3, r3, r7
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	00db      	lsls	r3, r3, #3
 8007f38:	b25b      	sxtb	r3, r3
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	b25b      	sxtb	r3, r3
 8007f3e:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007f40:	187b      	adds	r3, r7, r1
 8007f42:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007f44:	23d4      	movs	r3, #212	; 0xd4
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	2508      	movs	r5, #8
 8007f4a:	195b      	adds	r3, r3, r5
 8007f4c:	19db      	adds	r3, r3, r7
 8007f4e:	2200      	movs	r2, #0
 8007f50:	569a      	ldrsb	r2, [r3, r2]
 8007f52:	23d6      	movs	r3, #214	; 0xd6
 8007f54:	005b      	lsls	r3, r3, #1
 8007f56:	195b      	adds	r3, r3, r5
 8007f58:	19db      	adds	r3, r3, r7
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	005b      	lsls	r3, r3, #1
 8007f5e:	b25b      	sxtb	r3, r3
 8007f60:	4313      	orrs	r3, r2
 8007f62:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007f64:	23d8      	movs	r3, #216	; 0xd8
 8007f66:	005b      	lsls	r3, r3, #1
 8007f68:	195b      	adds	r3, r3, r5
 8007f6a:	19db      	adds	r3, r3, r7
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	b25b      	sxtb	r3, r3
 8007f72:	4313      	orrs	r3, r2
 8007f74:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007f76:	23da      	movs	r3, #218	; 0xda
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	195b      	adds	r3, r3, r5
 8007f7c:	19db      	adds	r3, r3, r7
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	00db      	lsls	r3, r3, #3
 8007f82:	b25b      	sxtb	r3, r3
 8007f84:	4313      	orrs	r3, r2
 8007f86:	b25b      	sxtb	r3, r3
 8007f88:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007f8a:	187b      	adds	r3, r7, r1
 8007f8c:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007f8e:	0008      	movs	r0, r1
 8007f90:	187b      	adds	r3, r7, r1
 8007f92:	22c4      	movs	r2, #196	; 0xc4
 8007f94:	2103      	movs	r1, #3
 8007f96:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007f98:	002b      	movs	r3, r5
 8007f9a:	18fa      	adds	r2, r7, r3
 8007f9c:	183b      	adds	r3, r7, r0
 8007f9e:	0011      	movs	r1, r2
 8007fa0:	0018      	movs	r0, r3
 8007fa2:	f001 f9e9 	bl	8009378 <astronode_transport_send_receive>
 8007fa6:	0003      	movs	r3, r0
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d10f      	bne.n	8007fcc <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007fac:	4b0e      	ldr	r3, [pc, #56]	; (8007fe8 <astronode_send_cfg_wr+0x14c>)
 8007fae:	191b      	adds	r3, r3, r4
 8007fb0:	19db      	adds	r3, r3, r7
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	2b85      	cmp	r3, #133	; 0x85
 8007fb6:	d105      	bne.n	8007fc4 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007fb8:	4b0c      	ldr	r3, [pc, #48]	; (8007fec <astronode_send_cfg_wr+0x150>)
 8007fba:	0018      	movs	r0, r3
 8007fbc:	f7fb f9ec 	bl	8003398 <send_debug_logs>
            return true ;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e004      	b.n	8007fce <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007fc4:	4b0a      	ldr	r3, [pc, #40]	; (8007ff0 <astronode_send_cfg_wr+0x154>)
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	f7fb f9e6 	bl	8003398 <send_debug_logs>
        }
    }
    return false ;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	0018      	movs	r0, r3
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	b067      	add	sp, #412	; 0x19c
 8007fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fd6:	46c0      	nop			; (mov r8, r8)
 8007fd8:	fffffe6f 	.word	0xfffffe6f
 8007fdc:	fffffe6e 	.word	0xfffffe6e
 8007fe0:	fffffe6d 	.word	0xfffffe6d
 8007fe4:	fffffe6c 	.word	0xfffffe6c
 8007fe8:	fffffe70 	.word	0xfffffe70
 8007fec:	0801331c 	.word	0x0801331c
 8007ff0:	08013348 	.word	0x08013348

08007ff4 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ff6:	b0ed      	sub	sp, #436	; 0x1b4
 8007ff8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007ffa:	21c8      	movs	r1, #200	; 0xc8
 8007ffc:	2318      	movs	r3, #24
 8007ffe:	18cb      	adds	r3, r1, r3
 8008000:	19db      	adds	r3, r3, r7
 8008002:	0018      	movs	r0, r3
 8008004:	23c6      	movs	r3, #198	; 0xc6
 8008006:	001a      	movs	r2, r3
 8008008:	2100      	movs	r1, #0
 800800a:	f004 f8e7 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 800800e:	4b4a      	ldr	r3, [pc, #296]	; (8008138 <astronode_send_mgi_rr+0x144>)
 8008010:	26cc      	movs	r6, #204	; 0xcc
 8008012:	0076      	lsls	r6, r6, #1
 8008014:	199b      	adds	r3, r3, r6
 8008016:	2218      	movs	r2, #24
 8008018:	4694      	mov	ip, r2
 800801a:	44bc      	add	ip, r7
 800801c:	4463      	add	r3, ip
 800801e:	0018      	movs	r0, r3
 8008020:	23c6      	movs	r3, #198	; 0xc6
 8008022:	001a      	movs	r2, r3
 8008024:	2100      	movs	r1, #0
 8008026:	f004 f8d9 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 800802a:	21c8      	movs	r1, #200	; 0xc8
 800802c:	2318      	movs	r3, #24
 800802e:	18cb      	adds	r3, r1, r3
 8008030:	19db      	adds	r3, r3, r7
 8008032:	2219      	movs	r2, #25
 8008034:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008036:	2318      	movs	r3, #24
 8008038:	18fa      	adds	r2, r7, r3
 800803a:	2318      	movs	r3, #24
 800803c:	18cb      	adds	r3, r1, r3
 800803e:	19db      	adds	r3, r3, r7
 8008040:	0011      	movs	r1, r2
 8008042:	0018      	movs	r0, r3
 8008044:	f001 f998 	bl	8009378 <astronode_transport_send_receive>
 8008048:	0003      	movs	r3, r0
 800804a:	2b01      	cmp	r3, #1
 800804c:	d16f      	bne.n	800812e <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 800804e:	4b3a      	ldr	r3, [pc, #232]	; (8008138 <astronode_send_mgi_rr+0x144>)
 8008050:	0032      	movs	r2, r6
 8008052:	189b      	adds	r3, r3, r2
 8008054:	2118      	movs	r1, #24
 8008056:	468c      	mov	ip, r1
 8008058:	44bc      	add	ip, r7
 800805a:	4463      	add	r3, ip
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	2b99      	cmp	r3, #153	; 0x99
 8008060:	d161      	bne.n	8008126 <astronode_send_mgi_rr+0x132>
        {
 8008062:	466b      	mov	r3, sp
 8008064:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8008066:	4b34      	ldr	r3, [pc, #208]	; (8008138 <astronode_send_mgi_rr+0x144>)
 8008068:	189b      	adds	r3, r3, r2
 800806a:	2218      	movs	r2, #24
 800806c:	4694      	mov	ip, r2
 800806e:	44bc      	add	ip, r7
 8008070:	4463      	add	r3, ip
 8008072:	22c4      	movs	r2, #196	; 0xc4
 8008074:	5a9b      	ldrh	r3, [r3, r2]
 8008076:	001a      	movs	r2, r3
 8008078:	3a01      	subs	r2, #1
 800807a:	21ca      	movs	r1, #202	; 0xca
 800807c:	0049      	lsls	r1, r1, #1
 800807e:	2018      	movs	r0, #24
 8008080:	1809      	adds	r1, r1, r0
 8008082:	19c9      	adds	r1, r1, r7
 8008084:	600a      	str	r2, [r1, #0]
 8008086:	001c      	movs	r4, r3
 8008088:	2200      	movs	r2, #0
 800808a:	0015      	movs	r5, r2
 800808c:	0020      	movs	r0, r4
 800808e:	0029      	movs	r1, r5
 8008090:	0004      	movs	r4, r0
 8008092:	0f62      	lsrs	r2, r4, #29
 8008094:	000c      	movs	r4, r1
 8008096:	00e4      	lsls	r4, r4, #3
 8008098:	617c      	str	r4, [r7, #20]
 800809a:	697c      	ldr	r4, [r7, #20]
 800809c:	4314      	orrs	r4, r2
 800809e:	617c      	str	r4, [r7, #20]
 80080a0:	0001      	movs	r1, r0
 80080a2:	00c9      	lsls	r1, r1, #3
 80080a4:	6139      	str	r1, [r7, #16]
 80080a6:	603b      	str	r3, [r7, #0]
 80080a8:	2200      	movs	r2, #0
 80080aa:	607a      	str	r2, [r7, #4]
 80080ac:	6838      	ldr	r0, [r7, #0]
 80080ae:	6879      	ldr	r1, [r7, #4]
 80080b0:	0004      	movs	r4, r0
 80080b2:	0f62      	lsrs	r2, r4, #29
 80080b4:	000c      	movs	r4, r1
 80080b6:	00e4      	lsls	r4, r4, #3
 80080b8:	60fc      	str	r4, [r7, #12]
 80080ba:	68fc      	ldr	r4, [r7, #12]
 80080bc:	4314      	orrs	r4, r2
 80080be:	60fc      	str	r4, [r7, #12]
 80080c0:	0001      	movs	r1, r0
 80080c2:	00ca      	lsls	r2, r1, #3
 80080c4:	60ba      	str	r2, [r7, #8]
 80080c6:	3307      	adds	r3, #7
 80080c8:	08db      	lsrs	r3, r3, #3
 80080ca:	00db      	lsls	r3, r3, #3
 80080cc:	4669      	mov	r1, sp
 80080ce:	1acb      	subs	r3, r1, r3
 80080d0:	469d      	mov	sp, r3
 80080d2:	466b      	mov	r3, sp
 80080d4:	3300      	adds	r3, #0
 80080d6:	24c8      	movs	r4, #200	; 0xc8
 80080d8:	0064      	lsls	r4, r4, #1
 80080da:	2218      	movs	r2, #24
 80080dc:	18a2      	adds	r2, r4, r2
 80080de:	19d1      	adds	r1, r2, r7
 80080e0:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 80080e2:	4b16      	ldr	r3, [pc, #88]	; (800813c <astronode_send_mgi_rr+0x148>)
 80080e4:	0018      	movs	r0, r3
 80080e6:	f7fb f957 	bl	8003398 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 80080ea:	4b13      	ldr	r3, [pc, #76]	; (8008138 <astronode_send_mgi_rr+0x144>)
 80080ec:	22cc      	movs	r2, #204	; 0xcc
 80080ee:	0052      	lsls	r2, r2, #1
 80080f0:	189b      	adds	r3, r3, r2
 80080f2:	2218      	movs	r2, #24
 80080f4:	4694      	mov	ip, r2
 80080f6:	44bc      	add	ip, r7
 80080f8:	4463      	add	r3, ip
 80080fa:	22c4      	movs	r2, #196	; 0xc4
 80080fc:	5a9b      	ldrh	r3, [r3, r2]
 80080fe:	0019      	movs	r1, r3
 8008100:	2318      	movs	r3, #24
 8008102:	18fb      	adds	r3, r7, r3
 8008104:	3301      	adds	r3, #1
 8008106:	4a0e      	ldr	r2, [pc, #56]	; (8008140 <astronode_send_mgi_rr+0x14c>)
 8008108:	2018      	movs	r0, #24
 800810a:	1820      	adds	r0, r4, r0
 800810c:	19c0      	adds	r0, r0, r7
 800810e:	6800      	ldr	r0, [r0, #0]
 8008110:	f003 ff9a 	bl	800c048 <snprintf>
            send_debug_logs(guid);
 8008114:	2318      	movs	r3, #24
 8008116:	18e3      	adds	r3, r4, r3
 8008118:	19db      	adds	r3, r3, r7
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	0018      	movs	r0, r3
 800811e:	f7fb f93b 	bl	8003398 <send_debug_logs>
 8008122:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8008124:	e003      	b.n	800812e <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8008126:	4b07      	ldr	r3, [pc, #28]	; (8008144 <astronode_send_mgi_rr+0x150>)
 8008128:	0018      	movs	r0, r3
 800812a:	f7fb f935 	bl	8003398 <send_debug_logs>
}
 800812e:	46c0      	nop			; (mov r8, r8)
 8008130:	46bd      	mov	sp, r7
 8008132:	b06d      	add	sp, #436	; 0x1b4
 8008134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008136:	46c0      	nop			; (mov r8, r8)
 8008138:	fffffe68 	.word	0xfffffe68
 800813c:	080133d4 	.word	0x080133d4
 8008140:	080133e4 	.word	0x080133e4
 8008144:	080133e8 	.word	0x080133e8

08008148 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8008148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800814a:	b0ed      	sub	sp, #436	; 0x1b4
 800814c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800814e:	21c8      	movs	r1, #200	; 0xc8
 8008150:	2318      	movs	r3, #24
 8008152:	18cb      	adds	r3, r1, r3
 8008154:	19db      	adds	r3, r3, r7
 8008156:	0018      	movs	r0, r3
 8008158:	23c6      	movs	r3, #198	; 0xc6
 800815a:	001a      	movs	r2, r3
 800815c:	2100      	movs	r1, #0
 800815e:	f004 f83d 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008162:	4b4a      	ldr	r3, [pc, #296]	; (800828c <astronode_send_msn_rr+0x144>)
 8008164:	26cc      	movs	r6, #204	; 0xcc
 8008166:	0076      	lsls	r6, r6, #1
 8008168:	199b      	adds	r3, r3, r6
 800816a:	2218      	movs	r2, #24
 800816c:	4694      	mov	ip, r2
 800816e:	44bc      	add	ip, r7
 8008170:	4463      	add	r3, ip
 8008172:	0018      	movs	r0, r3
 8008174:	23c6      	movs	r3, #198	; 0xc6
 8008176:	001a      	movs	r2, r3
 8008178:	2100      	movs	r1, #0
 800817a:	f004 f82f 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 800817e:	21c8      	movs	r1, #200	; 0xc8
 8008180:	2318      	movs	r3, #24
 8008182:	18cb      	adds	r3, r1, r3
 8008184:	19db      	adds	r3, r3, r7
 8008186:	221a      	movs	r2, #26
 8008188:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800818a:	2318      	movs	r3, #24
 800818c:	18fa      	adds	r2, r7, r3
 800818e:	2318      	movs	r3, #24
 8008190:	18cb      	adds	r3, r1, r3
 8008192:	19db      	adds	r3, r3, r7
 8008194:	0011      	movs	r1, r2
 8008196:	0018      	movs	r0, r3
 8008198:	f001 f8ee 	bl	8009378 <astronode_transport_send_receive>
 800819c:	0003      	movs	r3, r0
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d16f      	bne.n	8008282 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 80081a2:	4b3a      	ldr	r3, [pc, #232]	; (800828c <astronode_send_msn_rr+0x144>)
 80081a4:	0032      	movs	r2, r6
 80081a6:	189b      	adds	r3, r3, r2
 80081a8:	2118      	movs	r1, #24
 80081aa:	468c      	mov	ip, r1
 80081ac:	44bc      	add	ip, r7
 80081ae:	4463      	add	r3, ip
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	2b9a      	cmp	r3, #154	; 0x9a
 80081b4:	d161      	bne.n	800827a <astronode_send_msn_rr+0x132>
        {
 80081b6:	466b      	mov	r3, sp
 80081b8:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 80081ba:	4b34      	ldr	r3, [pc, #208]	; (800828c <astronode_send_msn_rr+0x144>)
 80081bc:	189b      	adds	r3, r3, r2
 80081be:	2218      	movs	r2, #24
 80081c0:	4694      	mov	ip, r2
 80081c2:	44bc      	add	ip, r7
 80081c4:	4463      	add	r3, ip
 80081c6:	22c4      	movs	r2, #196	; 0xc4
 80081c8:	5a9b      	ldrh	r3, [r3, r2]
 80081ca:	001a      	movs	r2, r3
 80081cc:	3a01      	subs	r2, #1
 80081ce:	21ca      	movs	r1, #202	; 0xca
 80081d0:	0049      	lsls	r1, r1, #1
 80081d2:	2018      	movs	r0, #24
 80081d4:	1809      	adds	r1, r1, r0
 80081d6:	19c9      	adds	r1, r1, r7
 80081d8:	600a      	str	r2, [r1, #0]
 80081da:	001c      	movs	r4, r3
 80081dc:	2200      	movs	r2, #0
 80081de:	0015      	movs	r5, r2
 80081e0:	0020      	movs	r0, r4
 80081e2:	0029      	movs	r1, r5
 80081e4:	0004      	movs	r4, r0
 80081e6:	0f62      	lsrs	r2, r4, #29
 80081e8:	000c      	movs	r4, r1
 80081ea:	00e4      	lsls	r4, r4, #3
 80081ec:	617c      	str	r4, [r7, #20]
 80081ee:	697c      	ldr	r4, [r7, #20]
 80081f0:	4314      	orrs	r4, r2
 80081f2:	617c      	str	r4, [r7, #20]
 80081f4:	0001      	movs	r1, r0
 80081f6:	00c9      	lsls	r1, r1, #3
 80081f8:	6139      	str	r1, [r7, #16]
 80081fa:	603b      	str	r3, [r7, #0]
 80081fc:	2200      	movs	r2, #0
 80081fe:	607a      	str	r2, [r7, #4]
 8008200:	6838      	ldr	r0, [r7, #0]
 8008202:	6879      	ldr	r1, [r7, #4]
 8008204:	0004      	movs	r4, r0
 8008206:	0f62      	lsrs	r2, r4, #29
 8008208:	000c      	movs	r4, r1
 800820a:	00e4      	lsls	r4, r4, #3
 800820c:	60fc      	str	r4, [r7, #12]
 800820e:	68fc      	ldr	r4, [r7, #12]
 8008210:	4314      	orrs	r4, r2
 8008212:	60fc      	str	r4, [r7, #12]
 8008214:	0001      	movs	r1, r0
 8008216:	00ca      	lsls	r2, r1, #3
 8008218:	60ba      	str	r2, [r7, #8]
 800821a:	3307      	adds	r3, #7
 800821c:	08db      	lsrs	r3, r3, #3
 800821e:	00db      	lsls	r3, r3, #3
 8008220:	4669      	mov	r1, sp
 8008222:	1acb      	subs	r3, r1, r3
 8008224:	469d      	mov	sp, r3
 8008226:	466b      	mov	r3, sp
 8008228:	3300      	adds	r3, #0
 800822a:	24c8      	movs	r4, #200	; 0xc8
 800822c:	0064      	lsls	r4, r4, #1
 800822e:	2218      	movs	r2, #24
 8008230:	18a2      	adds	r2, r4, r2
 8008232:	19d1      	adds	r1, r2, r7
 8008234:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8008236:	4b16      	ldr	r3, [pc, #88]	; (8008290 <astronode_send_msn_rr+0x148>)
 8008238:	0018      	movs	r0, r3
 800823a:	f7fb f8ad 	bl	8003398 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 800823e:	4b13      	ldr	r3, [pc, #76]	; (800828c <astronode_send_msn_rr+0x144>)
 8008240:	22cc      	movs	r2, #204	; 0xcc
 8008242:	0052      	lsls	r2, r2, #1
 8008244:	189b      	adds	r3, r3, r2
 8008246:	2218      	movs	r2, #24
 8008248:	4694      	mov	ip, r2
 800824a:	44bc      	add	ip, r7
 800824c:	4463      	add	r3, ip
 800824e:	22c4      	movs	r2, #196	; 0xc4
 8008250:	5a9b      	ldrh	r3, [r3, r2]
 8008252:	0019      	movs	r1, r3
 8008254:	2318      	movs	r3, #24
 8008256:	18fb      	adds	r3, r7, r3
 8008258:	3301      	adds	r3, #1
 800825a:	4a0e      	ldr	r2, [pc, #56]	; (8008294 <astronode_send_msn_rr+0x14c>)
 800825c:	2018      	movs	r0, #24
 800825e:	1820      	adds	r0, r4, r0
 8008260:	19c0      	adds	r0, r0, r7
 8008262:	6800      	ldr	r0, [r0, #0]
 8008264:	f003 fef0 	bl	800c048 <snprintf>
            send_debug_logs(serial_number);
 8008268:	2318      	movs	r3, #24
 800826a:	18e3      	adds	r3, r4, r3
 800826c:	19db      	adds	r3, r3, r7
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	0018      	movs	r0, r3
 8008272:	f7fb f891 	bl	8003398 <send_debug_logs>
 8008276:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008278:	e003      	b.n	8008282 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 800827a:	4b07      	ldr	r3, [pc, #28]	; (8008298 <astronode_send_msn_rr+0x150>)
 800827c:	0018      	movs	r0, r3
 800827e:	f7fb f88b 	bl	8003398 <send_debug_logs>
}
 8008282:	46c0      	nop			; (mov r8, r8)
 8008284:	46bd      	mov	sp, r7
 8008286:	b06d      	add	sp, #436	; 0x1b4
 8008288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800828a:	46c0      	nop			; (mov r8, r8)
 800828c:	fffffe68 	.word	0xfffffe68
 8008290:	08013404 	.word	0x08013404
 8008294:	080133e4 	.word	0x080133e4
 8008298:	08013420 	.word	0x08013420

0800829c <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 800829c:	b5b0      	push	{r4, r5, r7, lr}
 800829e:	b0e4      	sub	sp, #400	; 0x190
 80082a0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80082a2:	24c8      	movs	r4, #200	; 0xc8
 80082a4:	193b      	adds	r3, r7, r4
 80082a6:	0018      	movs	r0, r3
 80082a8:	23c6      	movs	r3, #198	; 0xc6
 80082aa:	001a      	movs	r2, r3
 80082ac:	2100      	movs	r1, #0
 80082ae:	f003 ff95 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 80082b2:	4b31      	ldr	r3, [pc, #196]	; (8008378 <astronode_send_evt_rr+0xdc>)
 80082b4:	25c8      	movs	r5, #200	; 0xc8
 80082b6:	006d      	lsls	r5, r5, #1
 80082b8:	195b      	adds	r3, r3, r5
 80082ba:	19db      	adds	r3, r3, r7
 80082bc:	0018      	movs	r0, r3
 80082be:	23c6      	movs	r3, #198	; 0xc6
 80082c0:	001a      	movs	r2, r3
 80082c2:	2100      	movs	r1, #0
 80082c4:	f003 ff8a 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 80082c8:	193b      	adds	r3, r7, r4
 80082ca:	2265      	movs	r2, #101	; 0x65
 80082cc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80082ce:	003a      	movs	r2, r7
 80082d0:	193b      	adds	r3, r7, r4
 80082d2:	0011      	movs	r1, r2
 80082d4:	0018      	movs	r0, r3
 80082d6:	f001 f84f 	bl	8009378 <astronode_transport_send_receive>
 80082da:	0003      	movs	r3, r0
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d147      	bne.n	8008370 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 80082e0:	4b25      	ldr	r3, [pc, #148]	; (8008378 <astronode_send_evt_rr+0xdc>)
 80082e2:	195b      	adds	r3, r3, r5
 80082e4:	19db      	adds	r3, r3, r7
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	2be5      	cmp	r3, #229	; 0xe5
 80082ea:	d141      	bne.n	8008370 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 80082ec:	4b22      	ldr	r3, [pc, #136]	; (8008378 <astronode_send_evt_rr+0xdc>)
 80082ee:	195b      	adds	r3, r3, r5
 80082f0:	19db      	adds	r3, r3, r7
 80082f2:	785b      	ldrb	r3, [r3, #1]
 80082f4:	001a      	movs	r2, r3
 80082f6:	2301      	movs	r3, #1
 80082f8:	4013      	ands	r3, r2
 80082fa:	d006      	beq.n	800830a <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 80082fc:	4b1f      	ldr	r3, [pc, #124]	; (800837c <astronode_send_evt_rr+0xe0>)
 80082fe:	2201      	movs	r2, #1
 8008300:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8008302:	4b1f      	ldr	r3, [pc, #124]	; (8008380 <astronode_send_evt_rr+0xe4>)
 8008304:	0018      	movs	r0, r3
 8008306:	f7fb f847 	bl	8003398 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 800830a:	4b1b      	ldr	r3, [pc, #108]	; (8008378 <astronode_send_evt_rr+0xdc>)
 800830c:	22c8      	movs	r2, #200	; 0xc8
 800830e:	0052      	lsls	r2, r2, #1
 8008310:	189b      	adds	r3, r3, r2
 8008312:	19db      	adds	r3, r3, r7
 8008314:	785b      	ldrb	r3, [r3, #1]
 8008316:	001a      	movs	r2, r3
 8008318:	2302      	movs	r3, #2
 800831a:	4013      	ands	r3, r2
 800831c:	d006      	beq.n	800832c <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 800831e:	4b19      	ldr	r3, [pc, #100]	; (8008384 <astronode_send_evt_rr+0xe8>)
 8008320:	2201      	movs	r2, #1
 8008322:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8008324:	4b18      	ldr	r3, [pc, #96]	; (8008388 <astronode_send_evt_rr+0xec>)
 8008326:	0018      	movs	r0, r3
 8008328:	f7fb f836 	bl	8003398 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 800832c:	4b12      	ldr	r3, [pc, #72]	; (8008378 <astronode_send_evt_rr+0xdc>)
 800832e:	22c8      	movs	r2, #200	; 0xc8
 8008330:	0052      	lsls	r2, r2, #1
 8008332:	189b      	adds	r3, r3, r2
 8008334:	19db      	adds	r3, r3, r7
 8008336:	785b      	ldrb	r3, [r3, #1]
 8008338:	001a      	movs	r2, r3
 800833a:	2304      	movs	r3, #4
 800833c:	4013      	ands	r3, r2
 800833e:	d006      	beq.n	800834e <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8008340:	4b12      	ldr	r3, [pc, #72]	; (800838c <astronode_send_evt_rr+0xf0>)
 8008342:	2201      	movs	r2, #1
 8008344:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8008346:	4b12      	ldr	r3, [pc, #72]	; (8008390 <astronode_send_evt_rr+0xf4>)
 8008348:	0018      	movs	r0, r3
 800834a:	f7fb f825 	bl	8003398 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 800834e:	4b0a      	ldr	r3, [pc, #40]	; (8008378 <astronode_send_evt_rr+0xdc>)
 8008350:	22c8      	movs	r2, #200	; 0xc8
 8008352:	0052      	lsls	r2, r2, #1
 8008354:	189b      	adds	r3, r3, r2
 8008356:	19db      	adds	r3, r3, r7
 8008358:	785b      	ldrb	r3, [r3, #1]
 800835a:	001a      	movs	r2, r3
 800835c:	2308      	movs	r3, #8
 800835e:	4013      	ands	r3, r2
 8008360:	d006      	beq.n	8008370 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8008362:	4b0c      	ldr	r3, [pc, #48]	; (8008394 <astronode_send_evt_rr+0xf8>)
 8008364:	2201      	movs	r2, #1
 8008366:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8008368:	4b0b      	ldr	r3, [pc, #44]	; (8008398 <astronode_send_evt_rr+0xfc>)
 800836a:	0018      	movs	r0, r3
 800836c:	f7fb f814 	bl	8003398 <send_debug_logs>
            }

        }
    }
}
 8008370:	46c0      	nop			; (mov r8, r8)
 8008372:	46bd      	mov	sp, r7
 8008374:	b064      	add	sp, #400	; 0x190
 8008376:	bdb0      	pop	{r4, r5, r7, pc}
 8008378:	fffffe70 	.word	0xfffffe70
 800837c:	20000b0c 	.word	0x20000b0c
 8008380:	080134c8 	.word	0x080134c8
 8008384:	20000b0d 	.word	0x20000b0d
 8008388:	080134ec 	.word	0x080134ec
 800838c:	20000b0e 	.word	0x20000b0e
 8008390:	08013504 	.word	0x08013504
 8008394:	20000b0f 	.word	0x20000b0f
 8008398:	08013518 	.word	0x08013518

0800839c <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 800839c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800839e:	b0e7      	sub	sp, #412	; 0x19c
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 80083a6:	24d0      	movs	r4, #208	; 0xd0
 80083a8:	193b      	adds	r3, r7, r4
 80083aa:	0018      	movs	r0, r3
 80083ac:	23c6      	movs	r3, #198	; 0xc6
 80083ae:	001a      	movs	r2, r3
 80083b0:	2100      	movs	r1, #0
 80083b2:	f003 ff13 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 80083b6:	4b56      	ldr	r3, [pc, #344]	; (8008510 <astronode_send_geo_wr+0x174>)
 80083b8:	26cc      	movs	r6, #204	; 0xcc
 80083ba:	0076      	lsls	r6, r6, #1
 80083bc:	199b      	adds	r3, r3, r6
 80083be:	19db      	adds	r3, r3, r7
 80083c0:	0018      	movs	r0, r3
 80083c2:	23c6      	movs	r3, #198	; 0xc6
 80083c4:	001a      	movs	r2, r3
 80083c6:	2100      	movs	r1, #0
 80083c8:	f003 ff08 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 80083cc:	193b      	adds	r3, r7, r4
 80083ce:	2235      	movs	r2, #53	; 0x35
 80083d0:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 80083d2:	193b      	adds	r3, r7, r4
 80083d4:	22c4      	movs	r2, #196	; 0xc4
 80083d6:	5a9b      	ldrh	r3, [r3, r2]
 80083d8:	1c5a      	adds	r2, r3, #1
 80083da:	b290      	uxth	r0, r2
 80083dc:	193a      	adds	r2, r7, r4
 80083de:	21c4      	movs	r1, #196	; 0xc4
 80083e0:	5250      	strh	r0, [r2, r1]
 80083e2:	0019      	movs	r1, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	b2da      	uxtb	r2, r3
 80083e8:	193b      	adds	r3, r7, r4
 80083ea:	185b      	adds	r3, r3, r1
 80083ec:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	1218      	asrs	r0, r3, #8
 80083f2:	0025      	movs	r5, r4
 80083f4:	197b      	adds	r3, r7, r5
 80083f6:	22c4      	movs	r2, #196	; 0xc4
 80083f8:	5a9b      	ldrh	r3, [r3, r2]
 80083fa:	1c5a      	adds	r2, r3, #1
 80083fc:	b294      	uxth	r4, r2
 80083fe:	197a      	adds	r2, r7, r5
 8008400:	21c4      	movs	r1, #196	; 0xc4
 8008402:	5254      	strh	r4, [r2, r1]
 8008404:	0019      	movs	r1, r3
 8008406:	b2c2      	uxtb	r2, r0
 8008408:	002c      	movs	r4, r5
 800840a:	193b      	adds	r3, r7, r4
 800840c:	185b      	adds	r3, r3, r1
 800840e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	1418      	asrs	r0, r3, #16
 8008414:	0025      	movs	r5, r4
 8008416:	197b      	adds	r3, r7, r5
 8008418:	22c4      	movs	r2, #196	; 0xc4
 800841a:	5a9b      	ldrh	r3, [r3, r2]
 800841c:	1c5a      	adds	r2, r3, #1
 800841e:	b294      	uxth	r4, r2
 8008420:	197a      	adds	r2, r7, r5
 8008422:	21c4      	movs	r1, #196	; 0xc4
 8008424:	5254      	strh	r4, [r2, r1]
 8008426:	0019      	movs	r1, r3
 8008428:	b2c2      	uxtb	r2, r0
 800842a:	002c      	movs	r4, r5
 800842c:	193b      	adds	r3, r7, r4
 800842e:	185b      	adds	r3, r3, r1
 8008430:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	1618      	asrs	r0, r3, #24
 8008436:	0025      	movs	r5, r4
 8008438:	197b      	adds	r3, r7, r5
 800843a:	22c4      	movs	r2, #196	; 0xc4
 800843c:	5a9b      	ldrh	r3, [r3, r2]
 800843e:	1c5a      	adds	r2, r3, #1
 8008440:	b294      	uxth	r4, r2
 8008442:	197a      	adds	r2, r7, r5
 8008444:	21c4      	movs	r1, #196	; 0xc4
 8008446:	5254      	strh	r4, [r2, r1]
 8008448:	0019      	movs	r1, r3
 800844a:	b2c2      	uxtb	r2, r0
 800844c:	002c      	movs	r4, r5
 800844e:	193b      	adds	r3, r7, r4
 8008450:	185b      	adds	r3, r3, r1
 8008452:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8008454:	193b      	adds	r3, r7, r4
 8008456:	22c4      	movs	r2, #196	; 0xc4
 8008458:	5a9b      	ldrh	r3, [r3, r2]
 800845a:	1c5a      	adds	r2, r3, #1
 800845c:	b290      	uxth	r0, r2
 800845e:	193a      	adds	r2, r7, r4
 8008460:	21c4      	movs	r1, #196	; 0xc4
 8008462:	5250      	strh	r0, [r2, r1]
 8008464:	0019      	movs	r1, r3
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	b2da      	uxtb	r2, r3
 800846a:	193b      	adds	r3, r7, r4
 800846c:	185b      	adds	r3, r3, r1
 800846e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	1218      	asrs	r0, r3, #8
 8008474:	0025      	movs	r5, r4
 8008476:	197b      	adds	r3, r7, r5
 8008478:	22c4      	movs	r2, #196	; 0xc4
 800847a:	5a9b      	ldrh	r3, [r3, r2]
 800847c:	1c5a      	adds	r2, r3, #1
 800847e:	b294      	uxth	r4, r2
 8008480:	197a      	adds	r2, r7, r5
 8008482:	21c4      	movs	r1, #196	; 0xc4
 8008484:	5254      	strh	r4, [r2, r1]
 8008486:	0019      	movs	r1, r3
 8008488:	b2c2      	uxtb	r2, r0
 800848a:	002c      	movs	r4, r5
 800848c:	193b      	adds	r3, r7, r4
 800848e:	185b      	adds	r3, r3, r1
 8008490:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	1418      	asrs	r0, r3, #16
 8008496:	0025      	movs	r5, r4
 8008498:	197b      	adds	r3, r7, r5
 800849a:	22c4      	movs	r2, #196	; 0xc4
 800849c:	5a9b      	ldrh	r3, [r3, r2]
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	b294      	uxth	r4, r2
 80084a2:	197a      	adds	r2, r7, r5
 80084a4:	21c4      	movs	r1, #196	; 0xc4
 80084a6:	5254      	strh	r4, [r2, r1]
 80084a8:	0019      	movs	r1, r3
 80084aa:	b2c2      	uxtb	r2, r0
 80084ac:	002c      	movs	r4, r5
 80084ae:	193b      	adds	r3, r7, r4
 80084b0:	185b      	adds	r3, r3, r1
 80084b2:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	1618      	asrs	r0, r3, #24
 80084b8:	0025      	movs	r5, r4
 80084ba:	197b      	adds	r3, r7, r5
 80084bc:	22c4      	movs	r2, #196	; 0xc4
 80084be:	5a9b      	ldrh	r3, [r3, r2]
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	b294      	uxth	r4, r2
 80084c4:	197a      	adds	r2, r7, r5
 80084c6:	21c4      	movs	r1, #196	; 0xc4
 80084c8:	5254      	strh	r4, [r2, r1]
 80084ca:	0019      	movs	r1, r3
 80084cc:	b2c2      	uxtb	r2, r0
 80084ce:	0028      	movs	r0, r5
 80084d0:	183b      	adds	r3, r7, r0
 80084d2:	185b      	adds	r3, r3, r1
 80084d4:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80084d6:	2308      	movs	r3, #8
 80084d8:	18fa      	adds	r2, r7, r3
 80084da:	183b      	adds	r3, r7, r0
 80084dc:	0011      	movs	r1, r2
 80084de:	0018      	movs	r0, r3
 80084e0:	f000 ff4a 	bl	8009378 <astronode_transport_send_receive>
 80084e4:	0003      	movs	r3, r0
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d10e      	bne.n	8008508 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 80084ea:	4b09      	ldr	r3, [pc, #36]	; (8008510 <astronode_send_geo_wr+0x174>)
 80084ec:	199b      	adds	r3, r3, r6
 80084ee:	19db      	adds	r3, r3, r7
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	2bb5      	cmp	r3, #181	; 0xb5
 80084f4:	d104      	bne.n	8008500 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 80084f6:	4b07      	ldr	r3, [pc, #28]	; (8008514 <astronode_send_geo_wr+0x178>)
 80084f8:	0018      	movs	r0, r3
 80084fa:	f7fa ff4d 	bl	8003398 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 80084fe:	e003      	b.n	8008508 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8008500:	4b05      	ldr	r3, [pc, #20]	; (8008518 <astronode_send_geo_wr+0x17c>)
 8008502:	0018      	movs	r0, r3
 8008504:	f7fa ff48 	bl	8003398 <send_debug_logs>
}
 8008508:	46c0      	nop			; (mov r8, r8)
 800850a:	46bd      	mov	sp, r7
 800850c:	b067      	add	sp, #412	; 0x19c
 800850e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008510:	fffffe70 	.word	0xfffffe70
 8008514:	0801352c 	.word	0x0801352c
 8008518:	08013558 	.word	0x08013558

0800851c <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 800851c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800851e:	b0fd      	sub	sp, #500	; 0x1f4
 8008520:	af02      	add	r7, sp, #8
 8008522:	6039      	str	r1, [r7, #0]
 8008524:	0011      	movs	r1, r2
 8008526:	4b4c      	ldr	r3, [pc, #304]	; (8008658 <astronode_send_pld_er+0x13c>)
 8008528:	26f4      	movs	r6, #244	; 0xf4
 800852a:	0076      	lsls	r6, r6, #1
 800852c:	199b      	adds	r3, r3, r6
 800852e:	19db      	adds	r3, r3, r7
 8008530:	1c02      	adds	r2, r0, #0
 8008532:	801a      	strh	r2, [r3, #0]
 8008534:	4b49      	ldr	r3, [pc, #292]	; (800865c <astronode_send_pld_er+0x140>)
 8008536:	199b      	adds	r3, r3, r6
 8008538:	19db      	adds	r3, r3, r7
 800853a:	1c0a      	adds	r2, r1, #0
 800853c:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800853e:	2490      	movs	r4, #144	; 0x90
 8008540:	0064      	lsls	r4, r4, #1
 8008542:	193b      	adds	r3, r7, r4
 8008544:	0018      	movs	r0, r3
 8008546:	23c6      	movs	r3, #198	; 0xc6
 8008548:	001a      	movs	r2, r3
 800854a:	2100      	movs	r1, #0
 800854c:	f003 fe46 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008550:	4b43      	ldr	r3, [pc, #268]	; (8008660 <astronode_send_pld_er+0x144>)
 8008552:	199b      	adds	r3, r3, r6
 8008554:	19db      	adds	r3, r3, r7
 8008556:	0018      	movs	r0, r3
 8008558:	23c6      	movs	r3, #198	; 0xc6
 800855a:	001a      	movs	r2, r3
 800855c:	2100      	movs	r1, #0
 800855e:	f003 fe3d 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 8008562:	193b      	adds	r3, r7, r4
 8008564:	2225      	movs	r2, #37	; 0x25
 8008566:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 8008568:	193b      	adds	r3, r7, r4
 800856a:	22c4      	movs	r2, #196	; 0xc4
 800856c:	5a9b      	ldrh	r3, [r3, r2]
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	b290      	uxth	r0, r2
 8008572:	193a      	adds	r2, r7, r4
 8008574:	21c4      	movs	r1, #196	; 0xc4
 8008576:	5250      	strh	r0, [r2, r1]
 8008578:	0019      	movs	r1, r3
 800857a:	4b37      	ldr	r3, [pc, #220]	; (8008658 <astronode_send_pld_er+0x13c>)
 800857c:	199b      	adds	r3, r3, r6
 800857e:	19db      	adds	r3, r3, r7
 8008580:	881b      	ldrh	r3, [r3, #0]
 8008582:	b2da      	uxtb	r2, r3
 8008584:	193b      	adds	r3, r7, r4
 8008586:	185b      	adds	r3, r3, r1
 8008588:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 800858a:	4b33      	ldr	r3, [pc, #204]	; (8008658 <astronode_send_pld_er+0x13c>)
 800858c:	199b      	adds	r3, r3, r6
 800858e:	19db      	adds	r3, r3, r7
 8008590:	881b      	ldrh	r3, [r3, #0]
 8008592:	0a1b      	lsrs	r3, r3, #8
 8008594:	b298      	uxth	r0, r3
 8008596:	0025      	movs	r5, r4
 8008598:	197b      	adds	r3, r7, r5
 800859a:	22c4      	movs	r2, #196	; 0xc4
 800859c:	5a9b      	ldrh	r3, [r3, r2]
 800859e:	1c5a      	adds	r2, r3, #1
 80085a0:	b294      	uxth	r4, r2
 80085a2:	197a      	adds	r2, r7, r5
 80085a4:	21c4      	movs	r1, #196	; 0xc4
 80085a6:	5254      	strh	r4, [r2, r1]
 80085a8:	0019      	movs	r1, r3
 80085aa:	b2c2      	uxtb	r2, r0
 80085ac:	002c      	movs	r4, r5
 80085ae:	193b      	adds	r3, r7, r4
 80085b0:	185b      	adds	r3, r3, r1
 80085b2:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 80085b4:	193b      	adds	r3, r7, r4
 80085b6:	22c4      	movs	r2, #196	; 0xc4
 80085b8:	5a9b      	ldrh	r3, [r3, r2]
 80085ba:	001a      	movs	r2, r3
 80085bc:	193b      	adds	r3, r7, r4
 80085be:	189b      	adds	r3, r3, r2
 80085c0:	1c58      	adds	r0, r3, #1
 80085c2:	4b26      	ldr	r3, [pc, #152]	; (800865c <astronode_send_pld_er+0x140>)
 80085c4:	199b      	adds	r3, r3, r6
 80085c6:	19db      	adds	r3, r3, r7
 80085c8:	881a      	ldrh	r2, [r3, #0]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	0019      	movs	r1, r3
 80085ce:	f003 ff32 	bl	800c436 <memcpy>
    request.payload_len = 2 + payload_length;
 80085d2:	4b22      	ldr	r3, [pc, #136]	; (800865c <astronode_send_pld_er+0x140>)
 80085d4:	199b      	adds	r3, r3, r6
 80085d6:	19db      	adds	r3, r3, r7
 80085d8:	881b      	ldrh	r3, [r3, #0]
 80085da:	3302      	adds	r3, #2
 80085dc:	b299      	uxth	r1, r3
 80085de:	193b      	adds	r3, r7, r4
 80085e0:	22c4      	movs	r2, #196	; 0xc4
 80085e2:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80085e4:	2358      	movs	r3, #88	; 0x58
 80085e6:	18fa      	adds	r2, r7, r3
 80085e8:	193b      	adds	r3, r7, r4
 80085ea:	0011      	movs	r1, r2
 80085ec:	0018      	movs	r0, r3
 80085ee:	f000 fec3 	bl	8009378 <astronode_transport_send_receive>
 80085f2:	0003      	movs	r3, r0
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d12a      	bne.n	800864e <astronode_send_pld_er+0x132>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 80085f8:	4b19      	ldr	r3, [pc, #100]	; (8008660 <astronode_send_pld_er+0x144>)
 80085fa:	199b      	adds	r3, r3, r6
 80085fc:	19db      	adds	r3, r3, r7
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	2ba5      	cmp	r3, #165	; 0xa5
 8008602:	d114      	bne.n	800862e <astronode_send_pld_er+0x112>
        {
        	sprintf ( s , "%s,%d,payload_id:%d queued." , __FILE__ , __LINE__ , payload_id ) ;
 8008604:	4b14      	ldr	r3, [pc, #80]	; (8008658 <astronode_send_pld_er+0x13c>)
 8008606:	199b      	adds	r3, r3, r6
 8008608:	19db      	adds	r3, r3, r7
 800860a:	881b      	ldrh	r3, [r3, #0]
 800860c:	22ea      	movs	r2, #234	; 0xea
 800860e:	32ff      	adds	r2, #255	; 0xff
 8008610:	0014      	movs	r4, r2
 8008612:	4a14      	ldr	r2, [pc, #80]	; (8008664 <astronode_send_pld_er+0x148>)
 8008614:	4914      	ldr	r1, [pc, #80]	; (8008668 <astronode_send_pld_er+0x14c>)
 8008616:	2508      	movs	r5, #8
 8008618:	1978      	adds	r0, r7, r5
 800861a:	9300      	str	r3, [sp, #0]
 800861c:	0023      	movs	r3, r4
 800861e:	f003 fd47 	bl	800c0b0 <sprintf>
            send_debug_logs ( s ) ;
 8008622:	197b      	adds	r3, r7, r5
 8008624:	0018      	movs	r0, r3
 8008626:	f7fa feb7 	bl	8003398 <send_debug_logs>
            return true ;
 800862a:	2301      	movs	r3, #1
 800862c:	e010      	b.n	8008650 <astronode_send_pld_er+0x134>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 800862e:	4b0a      	ldr	r3, [pc, #40]	; (8008658 <astronode_send_pld_er+0x13c>)
 8008630:	22f4      	movs	r2, #244	; 0xf4
 8008632:	0052      	lsls	r2, r2, #1
 8008634:	189b      	adds	r3, r3, r2
 8008636:	19db      	adds	r3, r3, r7
 8008638:	881a      	ldrh	r2, [r3, #0]
 800863a:	490c      	ldr	r1, [pc, #48]	; (800866c <astronode_send_pld_er+0x150>)
 800863c:	2408      	movs	r4, #8
 800863e:	193b      	adds	r3, r7, r4
 8008640:	0018      	movs	r0, r3
 8008642:	f003 fd35 	bl	800c0b0 <sprintf>
            send_debug_logs ( s ) ;
 8008646:	193b      	adds	r3, r7, r4
 8008648:	0018      	movs	r0, r3
 800864a:	f7fa fea5 	bl	8003398 <send_debug_logs>
        }
    }
    return false ;
 800864e:	2300      	movs	r3, #0
}
 8008650:	0018      	movs	r0, r3
 8008652:	46bd      	mov	sp, r7
 8008654:	b07b      	add	sp, #492	; 0x1ec
 8008656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008658:	fffffe1e 	.word	0xfffffe1e
 800865c:	fffffe1c 	.word	0xfffffe1c
 8008660:	fffffe70 	.word	0xfffffe70
 8008664:	080135d0 	.word	0x080135d0
 8008668:	080135fc 	.word	0x080135fc
 800866c:	08013618 	.word	0x08013618

08008670 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 8008670:	b5b0      	push	{r4, r5, r7, lr}
 8008672:	b0e4      	sub	sp, #400	; 0x190
 8008674:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008676:	24c8      	movs	r4, #200	; 0xc8
 8008678:	193b      	adds	r3, r7, r4
 800867a:	0018      	movs	r0, r3
 800867c:	23c6      	movs	r3, #198	; 0xc6
 800867e:	001a      	movs	r2, r3
 8008680:	2100      	movs	r1, #0
 8008682:	f003 fdab 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008686:	4b15      	ldr	r3, [pc, #84]	; (80086dc <astronode_send_pld_fr+0x6c>)
 8008688:	25c8      	movs	r5, #200	; 0xc8
 800868a:	006d      	lsls	r5, r5, #1
 800868c:	195b      	adds	r3, r3, r5
 800868e:	19db      	adds	r3, r3, r7
 8008690:	0018      	movs	r0, r3
 8008692:	23c6      	movs	r3, #198	; 0xc6
 8008694:	001a      	movs	r2, r3
 8008696:	2100      	movs	r1, #0
 8008698:	f003 fda0 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 800869c:	193b      	adds	r3, r7, r4
 800869e:	2227      	movs	r2, #39	; 0x27
 80086a0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80086a2:	003a      	movs	r2, r7
 80086a4:	193b      	adds	r3, r7, r4
 80086a6:	0011      	movs	r1, r2
 80086a8:	0018      	movs	r0, r3
 80086aa:	f000 fe65 	bl	8009378 <astronode_transport_send_receive>
 80086ae:	0003      	movs	r3, r0
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d10e      	bne.n	80086d2 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 80086b4:	4b09      	ldr	r3, [pc, #36]	; (80086dc <astronode_send_pld_fr+0x6c>)
 80086b6:	195b      	adds	r3, r3, r5
 80086b8:	19db      	adds	r3, r3, r7
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	2ba7      	cmp	r3, #167	; 0xa7
 80086be:	d104      	bne.n	80086ca <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 80086c0:	4b07      	ldr	r3, [pc, #28]	; (80086e0 <astronode_send_pld_fr+0x70>)
 80086c2:	0018      	movs	r0, r3
 80086c4:	f7fa fe68 	bl	8003398 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 80086c8:	e003      	b.n	80086d2 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 80086ca:	4b06      	ldr	r3, [pc, #24]	; (80086e4 <astronode_send_pld_fr+0x74>)
 80086cc:	0018      	movs	r0, r3
 80086ce:	f7fa fe63 	bl	8003398 <send_debug_logs>
}
 80086d2:	46c0      	nop			; (mov r8, r8)
 80086d4:	46bd      	mov	sp, r7
 80086d6:	b064      	add	sp, #400	; 0x190
 80086d8:	bdb0      	pop	{r4, r5, r7, pc}
 80086da:	46c0      	nop			; (mov r8, r8)
 80086dc:	fffffe70 	.word	0xfffffe70
 80086e0:	08013648 	.word	0x08013648
 80086e4:	08013680 	.word	0x08013680

080086e8 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 80086e8:	b5b0      	push	{r4, r5, r7, lr}
 80086ea:	b0e4      	sub	sp, #400	; 0x190
 80086ec:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80086ee:	24c8      	movs	r4, #200	; 0xc8
 80086f0:	193b      	adds	r3, r7, r4
 80086f2:	0018      	movs	r0, r3
 80086f4:	23c6      	movs	r3, #198	; 0xc6
 80086f6:	001a      	movs	r2, r3
 80086f8:	2100      	movs	r1, #0
 80086fa:	f003 fd6f 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 80086fe:	4b16      	ldr	r3, [pc, #88]	; (8008758 <astronode_send_res_cr+0x70>)
 8008700:	25c8      	movs	r5, #200	; 0xc8
 8008702:	006d      	lsls	r5, r5, #1
 8008704:	195b      	adds	r3, r3, r5
 8008706:	19db      	adds	r3, r3, r7
 8008708:	0018      	movs	r0, r3
 800870a:	23c6      	movs	r3, #198	; 0xc6
 800870c:	001a      	movs	r2, r3
 800870e:	2100      	movs	r1, #0
 8008710:	f003 fd64 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8008714:	193b      	adds	r3, r7, r4
 8008716:	2255      	movs	r2, #85	; 0x55
 8008718:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800871a:	003a      	movs	r2, r7
 800871c:	193b      	adds	r3, r7, r4
 800871e:	0011      	movs	r1, r2
 8008720:	0018      	movs	r0, r3
 8008722:	f000 fe29 	bl	8009378 <astronode_transport_send_receive>
 8008726:	0003      	movs	r3, r0
 8008728:	2b01      	cmp	r3, #1
 800872a:	d111      	bne.n	8008750 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 800872c:	4b0a      	ldr	r3, [pc, #40]	; (8008758 <astronode_send_res_cr+0x70>)
 800872e:	195b      	adds	r3, r3, r5
 8008730:	19db      	adds	r3, r3, r7
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	2bd5      	cmp	r3, #213	; 0xd5
 8008736:	d107      	bne.n	8008748 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8008738:	4b08      	ldr	r3, [pc, #32]	; (800875c <astronode_send_res_cr+0x74>)
 800873a:	2200      	movs	r2, #0
 800873c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 800873e:	4b08      	ldr	r3, [pc, #32]	; (8008760 <astronode_send_res_cr+0x78>)
 8008740:	0018      	movs	r0, r3
 8008742:	f7fa fe29 	bl	8003398 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 8008746:	e003      	b.n	8008750 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 8008748:	4b06      	ldr	r3, [pc, #24]	; (8008764 <astronode_send_res_cr+0x7c>)
 800874a:	0018      	movs	r0, r3
 800874c:	f7fa fe24 	bl	8003398 <send_debug_logs>
}
 8008750:	46c0      	nop			; (mov r8, r8)
 8008752:	46bd      	mov	sp, r7
 8008754:	b064      	add	sp, #400	; 0x190
 8008756:	bdb0      	pop	{r4, r5, r7, pc}
 8008758:	fffffe70 	.word	0xfffffe70
 800875c:	20000b0d 	.word	0x20000b0d
 8008760:	080136bc 	.word	0x080136bc
 8008764:	080136f0 	.word	0x080136f0

08008768 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 8008768:	b5b0      	push	{r4, r5, r7, lr}
 800876a:	b0fa      	sub	sp, #488	; 0x1e8
 800876c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 800876e:	258e      	movs	r5, #142	; 0x8e
 8008770:	006d      	lsls	r5, r5, #1
 8008772:	197b      	adds	r3, r7, r5
 8008774:	0018      	movs	r0, r3
 8008776:	23c6      	movs	r3, #198	; 0xc6
 8008778:	001a      	movs	r2, r3
 800877a:	2100      	movs	r1, #0
 800877c:	f003 fd2e 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0} ;
 8008780:	4b28      	ldr	r3, [pc, #160]	; (8008824 <astronode_send_rtc_rr+0xbc>)
 8008782:	24f4      	movs	r4, #244	; 0xf4
 8008784:	0064      	lsls	r4, r4, #1
 8008786:	191b      	adds	r3, r3, r4
 8008788:	19db      	adds	r3, r3, r7
 800878a:	0018      	movs	r0, r3
 800878c:	23c6      	movs	r3, #198	; 0xc6
 800878e:	001a      	movs	r2, r3
 8008790:	2100      	movs	r1, #0
 8008792:	f003 fd23 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8008796:	197b      	adds	r3, r7, r5
 8008798:	2217      	movs	r2, #23
 800879a:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 800879c:	2354      	movs	r3, #84	; 0x54
 800879e:	18fa      	adds	r2, r7, r3
 80087a0:	197b      	adds	r3, r7, r5
 80087a2:	0011      	movs	r1, r2
 80087a4:	0018      	movs	r0, r3
 80087a6:	f000 fde7 	bl	8009378 <astronode_transport_send_receive>
 80087aa:	0003      	movs	r3, r0
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d133      	bne.n	8008818 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 80087b0:	4b1c      	ldr	r3, [pc, #112]	; (8008824 <astronode_send_rtc_rr+0xbc>)
 80087b2:	0021      	movs	r1, r4
 80087b4:	185b      	adds	r3, r3, r1
 80087b6:	19db      	adds	r3, r3, r7
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	2b97      	cmp	r3, #151	; 0x97
 80087bc:	d128      	bne.n	8008810 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 80087be:	4b19      	ldr	r3, [pc, #100]	; (8008824 <astronode_send_rtc_rr+0xbc>)
 80087c0:	185b      	adds	r3, r3, r1
 80087c2:	19db      	adds	r3, r3, r7
 80087c4:	785b      	ldrb	r3, [r3, #1]
 80087c6:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 80087c8:	4b16      	ldr	r3, [pc, #88]	; (8008824 <astronode_send_rtc_rr+0xbc>)
 80087ca:	185b      	adds	r3, r3, r1
 80087cc:	19db      	adds	r3, r3, r7
 80087ce:	789b      	ldrb	r3, [r3, #2]
 80087d0:	021b      	lsls	r3, r3, #8
 80087d2:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 80087d4:	4b13      	ldr	r3, [pc, #76]	; (8008824 <astronode_send_rtc_rr+0xbc>)
 80087d6:	185b      	adds	r3, r3, r1
 80087d8:	19db      	adds	r3, r3, r7
 80087da:	78db      	ldrb	r3, [r3, #3]
 80087dc:	041b      	lsls	r3, r3, #16
 80087de:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 80087e0:	4b10      	ldr	r3, [pc, #64]	; (8008824 <astronode_send_rtc_rr+0xbc>)
 80087e2:	185b      	adds	r3, r3, r1
 80087e4:	19db      	adds	r3, r3, r7
 80087e6:	791b      	ldrb	r3, [r3, #4]
 80087e8:	061b      	lsls	r3, r3, #24
 80087ea:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 80087ec:	24f2      	movs	r4, #242	; 0xf2
 80087ee:	0064      	lsls	r4, r4, #1
 80087f0:	193a      	adds	r2, r7, r4
 80087f2:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 80087f4:	193b      	adds	r3, r7, r4
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	490b      	ldr	r1, [pc, #44]	; (8008828 <astronode_send_rtc_rr+0xc0>)
 80087fa:	1d3b      	adds	r3, r7, #4
 80087fc:	0018      	movs	r0, r3
 80087fe:	f003 fc57 	bl	800c0b0 <sprintf>
            send_debug_logs ( str ) ;
 8008802:	1d3b      	adds	r3, r7, #4
 8008804:	0018      	movs	r0, r3
 8008806:	f7fa fdc7 	bl	8003398 <send_debug_logs>
            return rtc_time ;
 800880a:	193b      	adds	r3, r7, r4
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	e004      	b.n	800881a <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8008810:	4b06      	ldr	r3, [pc, #24]	; (800882c <astronode_send_rtc_rr+0xc4>)
 8008812:	0018      	movs	r0, r3
 8008814:	f7fa fdc0 	bl	8003398 <send_debug_logs>
        }
    }
    return 0 ;
 8008818:	2300      	movs	r3, #0
}
 800881a:	0018      	movs	r0, r3
 800881c:	46bd      	mov	sp, r7
 800881e:	b07a      	add	sp, #488	; 0x1e8
 8008820:	bdb0      	pop	{r4, r5, r7, pc}
 8008822:	46c0      	nop			; (mov r8, r8)
 8008824:	fffffe6c 	.word	0xfffffe6c
 8008828:	0801371c 	.word	0x0801371c
 800882c:	0801375c 	.word	0x0801375c

08008830 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8008830:	b5b0      	push	{r4, r5, r7, lr}
 8008832:	b0f8      	sub	sp, #480	; 0x1e0
 8008834:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008836:	258c      	movs	r5, #140	; 0x8c
 8008838:	006d      	lsls	r5, r5, #1
 800883a:	197b      	adds	r3, r7, r5
 800883c:	0018      	movs	r0, r3
 800883e:	23c6      	movs	r3, #198	; 0xc6
 8008840:	001a      	movs	r2, r3
 8008842:	2100      	movs	r1, #0
 8008844:	f003 fcca 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008848:	4b21      	ldr	r3, [pc, #132]	; (80088d0 <astronode_send_sak_rr+0xa0>)
 800884a:	24f0      	movs	r4, #240	; 0xf0
 800884c:	0064      	lsls	r4, r4, #1
 800884e:	191b      	adds	r3, r3, r4
 8008850:	19db      	adds	r3, r3, r7
 8008852:	0018      	movs	r0, r3
 8008854:	23c6      	movs	r3, #198	; 0xc6
 8008856:	001a      	movs	r2, r3
 8008858:	2100      	movs	r1, #0
 800885a:	f003 fcbf 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 800885e:	197b      	adds	r3, r7, r5
 8008860:	2245      	movs	r2, #69	; 0x45
 8008862:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008864:	2350      	movs	r3, #80	; 0x50
 8008866:	18fa      	adds	r2, r7, r3
 8008868:	197b      	adds	r3, r7, r5
 800886a:	0011      	movs	r1, r2
 800886c:	0018      	movs	r0, r3
 800886e:	f000 fd83 	bl	8009378 <astronode_transport_send_receive>
 8008872:	0003      	movs	r3, r0
 8008874:	2b01      	cmp	r3, #1
 8008876:	d126      	bne.n	80088c6 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8008878:	4b15      	ldr	r3, [pc, #84]	; (80088d0 <astronode_send_sak_rr+0xa0>)
 800887a:	191b      	adds	r3, r3, r4
 800887c:	19db      	adds	r3, r3, r7
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	2bc5      	cmp	r3, #197	; 0xc5
 8008882:	d11c      	bne.n	80088be <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8008884:	4b12      	ldr	r3, [pc, #72]	; (80088d0 <astronode_send_sak_rr+0xa0>)
 8008886:	191b      	adds	r3, r3, r4
 8008888:	19db      	adds	r3, r3, r7
 800888a:	785b      	ldrb	r3, [r3, #1]
 800888c:	b299      	uxth	r1, r3
 800888e:	4b10      	ldr	r3, [pc, #64]	; (80088d0 <astronode_send_sak_rr+0xa0>)
 8008890:	191b      	adds	r3, r3, r4
 8008892:	19db      	adds	r3, r3, r7
 8008894:	789b      	ldrb	r3, [r3, #2]
 8008896:	b29b      	uxth	r3, r3
 8008898:	021b      	lsls	r3, r3, #8
 800889a:	b29a      	uxth	r2, r3
 800889c:	20ef      	movs	r0, #239	; 0xef
 800889e:	0040      	lsls	r0, r0, #1
 80088a0:	183b      	adds	r3, r7, r0
 80088a2:	188a      	adds	r2, r1, r2
 80088a4:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 80088a6:	183b      	adds	r3, r7, r0
 80088a8:	881a      	ldrh	r2, [r3, #0]
 80088aa:	490a      	ldr	r1, [pc, #40]	; (80088d4 <astronode_send_sak_rr+0xa4>)
 80088ac:	003b      	movs	r3, r7
 80088ae:	0018      	movs	r0, r3
 80088b0:	f003 fbfe 	bl	800c0b0 <sprintf>
            send_debug_logs(str);
 80088b4:	003b      	movs	r3, r7
 80088b6:	0018      	movs	r0, r3
 80088b8:	f7fa fd6e 	bl	8003398 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 80088bc:	e003      	b.n	80088c6 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 80088be:	4b06      	ldr	r3, [pc, #24]	; (80088d8 <astronode_send_sak_rr+0xa8>)
 80088c0:	0018      	movs	r0, r3
 80088c2:	f7fa fd69 	bl	8003398 <send_debug_logs>
}
 80088c6:	46c0      	nop			; (mov r8, r8)
 80088c8:	46bd      	mov	sp, r7
 80088ca:	b078      	add	sp, #480	; 0x1e0
 80088cc:	bdb0      	pop	{r4, r5, r7, pc}
 80088ce:	46c0      	nop			; (mov r8, r8)
 80088d0:	fffffe70 	.word	0xfffffe70
 80088d4:	08013778 	.word	0x08013778
 80088d8:	080137a4 	.word	0x080137a4

080088dc <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 80088dc:	b5b0      	push	{r4, r5, r7, lr}
 80088de:	b0e4      	sub	sp, #400	; 0x190
 80088e0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80088e2:	24c8      	movs	r4, #200	; 0xc8
 80088e4:	193b      	adds	r3, r7, r4
 80088e6:	0018      	movs	r0, r3
 80088e8:	23c6      	movs	r3, #198	; 0xc6
 80088ea:	001a      	movs	r2, r3
 80088ec:	2100      	movs	r1, #0
 80088ee:	f003 fc75 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 80088f2:	4b16      	ldr	r3, [pc, #88]	; (800894c <astronode_send_sak_cr+0x70>)
 80088f4:	25c8      	movs	r5, #200	; 0xc8
 80088f6:	006d      	lsls	r5, r5, #1
 80088f8:	195b      	adds	r3, r3, r5
 80088fa:	19db      	adds	r3, r3, r7
 80088fc:	0018      	movs	r0, r3
 80088fe:	23c6      	movs	r3, #198	; 0xc6
 8008900:	001a      	movs	r2, r3
 8008902:	2100      	movs	r1, #0
 8008904:	f003 fc6a 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8008908:	193b      	adds	r3, r7, r4
 800890a:	2246      	movs	r2, #70	; 0x46
 800890c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800890e:	003a      	movs	r2, r7
 8008910:	193b      	adds	r3, r7, r4
 8008912:	0011      	movs	r1, r2
 8008914:	0018      	movs	r0, r3
 8008916:	f000 fd2f 	bl	8009378 <astronode_transport_send_receive>
 800891a:	0003      	movs	r3, r0
 800891c:	2b01      	cmp	r3, #1
 800891e:	d111      	bne.n	8008944 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8008920:	4b0a      	ldr	r3, [pc, #40]	; (800894c <astronode_send_sak_cr+0x70>)
 8008922:	195b      	adds	r3, r3, r5
 8008924:	19db      	adds	r3, r3, r7
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	2bc6      	cmp	r3, #198	; 0xc6
 800892a:	d107      	bne.n	800893c <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 800892c:	4b08      	ldr	r3, [pc, #32]	; (8008950 <astronode_send_sak_cr+0x74>)
 800892e:	2200      	movs	r2, #0
 8008930:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8008932:	4b08      	ldr	r3, [pc, #32]	; (8008954 <astronode_send_sak_cr+0x78>)
 8008934:	0018      	movs	r0, r3
 8008936:	f7fa fd2f 	bl	8003398 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 800893a:	e003      	b.n	8008944 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 800893c:	4b06      	ldr	r3, [pc, #24]	; (8008958 <astronode_send_sak_cr+0x7c>)
 800893e:	0018      	movs	r0, r3
 8008940:	f7fa fd2a 	bl	8003398 <send_debug_logs>
}
 8008944:	46c0      	nop			; (mov r8, r8)
 8008946:	46bd      	mov	sp, r7
 8008948:	b064      	add	sp, #400	; 0x190
 800894a:	bdb0      	pop	{r4, r5, r7, pc}
 800894c:	fffffe70 	.word	0xfffffe70
 8008950:	20000b0c 	.word	0x20000b0c
 8008954:	080137d8 	.word	0x080137d8
 8008958:	08013800 	.word	0x08013800

0800895c <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 800895c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800895e:	b0ed      	sub	sp, #436	; 0x1b4
 8008960:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008962:	21c8      	movs	r1, #200	; 0xc8
 8008964:	2318      	movs	r3, #24
 8008966:	18cb      	adds	r3, r1, r3
 8008968:	19db      	adds	r3, r3, r7
 800896a:	0018      	movs	r0, r3
 800896c:	23c6      	movs	r3, #198	; 0xc6
 800896e:	001a      	movs	r2, r3
 8008970:	2100      	movs	r1, #0
 8008972:	f003 fc33 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008976:	4b4a      	ldr	r3, [pc, #296]	; (8008aa0 <astronode_send_mpn_rr+0x144>)
 8008978:	26cc      	movs	r6, #204	; 0xcc
 800897a:	0076      	lsls	r6, r6, #1
 800897c:	199b      	adds	r3, r3, r6
 800897e:	2218      	movs	r2, #24
 8008980:	4694      	mov	ip, r2
 8008982:	44bc      	add	ip, r7
 8008984:	4463      	add	r3, ip
 8008986:	0018      	movs	r0, r3
 8008988:	23c6      	movs	r3, #198	; 0xc6
 800898a:	001a      	movs	r2, r3
 800898c:	2100      	movs	r1, #0
 800898e:	f003 fc25 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8008992:	21c8      	movs	r1, #200	; 0xc8
 8008994:	2318      	movs	r3, #24
 8008996:	18cb      	adds	r3, r1, r3
 8008998:	19db      	adds	r3, r3, r7
 800899a:	221b      	movs	r2, #27
 800899c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800899e:	2318      	movs	r3, #24
 80089a0:	18fa      	adds	r2, r7, r3
 80089a2:	2318      	movs	r3, #24
 80089a4:	18cb      	adds	r3, r1, r3
 80089a6:	19db      	adds	r3, r3, r7
 80089a8:	0011      	movs	r1, r2
 80089aa:	0018      	movs	r0, r3
 80089ac:	f000 fce4 	bl	8009378 <astronode_transport_send_receive>
 80089b0:	0003      	movs	r3, r0
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d16f      	bne.n	8008a96 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 80089b6:	4b3a      	ldr	r3, [pc, #232]	; (8008aa0 <astronode_send_mpn_rr+0x144>)
 80089b8:	0032      	movs	r2, r6
 80089ba:	189b      	adds	r3, r3, r2
 80089bc:	2118      	movs	r1, #24
 80089be:	468c      	mov	ip, r1
 80089c0:	44bc      	add	ip, r7
 80089c2:	4463      	add	r3, ip
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	2b9b      	cmp	r3, #155	; 0x9b
 80089c8:	d161      	bne.n	8008a8e <astronode_send_mpn_rr+0x132>
        {
 80089ca:	466b      	mov	r3, sp
 80089cc:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 80089ce:	4b34      	ldr	r3, [pc, #208]	; (8008aa0 <astronode_send_mpn_rr+0x144>)
 80089d0:	189b      	adds	r3, r3, r2
 80089d2:	2218      	movs	r2, #24
 80089d4:	4694      	mov	ip, r2
 80089d6:	44bc      	add	ip, r7
 80089d8:	4463      	add	r3, ip
 80089da:	22c4      	movs	r2, #196	; 0xc4
 80089dc:	5a9b      	ldrh	r3, [r3, r2]
 80089de:	001a      	movs	r2, r3
 80089e0:	3a01      	subs	r2, #1
 80089e2:	21ca      	movs	r1, #202	; 0xca
 80089e4:	0049      	lsls	r1, r1, #1
 80089e6:	2018      	movs	r0, #24
 80089e8:	1809      	adds	r1, r1, r0
 80089ea:	19c9      	adds	r1, r1, r7
 80089ec:	600a      	str	r2, [r1, #0]
 80089ee:	001c      	movs	r4, r3
 80089f0:	2200      	movs	r2, #0
 80089f2:	0015      	movs	r5, r2
 80089f4:	0020      	movs	r0, r4
 80089f6:	0029      	movs	r1, r5
 80089f8:	0004      	movs	r4, r0
 80089fa:	0f62      	lsrs	r2, r4, #29
 80089fc:	000c      	movs	r4, r1
 80089fe:	00e4      	lsls	r4, r4, #3
 8008a00:	617c      	str	r4, [r7, #20]
 8008a02:	697c      	ldr	r4, [r7, #20]
 8008a04:	4314      	orrs	r4, r2
 8008a06:	617c      	str	r4, [r7, #20]
 8008a08:	0001      	movs	r1, r0
 8008a0a:	00c9      	lsls	r1, r1, #3
 8008a0c:	6139      	str	r1, [r7, #16]
 8008a0e:	603b      	str	r3, [r7, #0]
 8008a10:	2200      	movs	r2, #0
 8008a12:	607a      	str	r2, [r7, #4]
 8008a14:	6838      	ldr	r0, [r7, #0]
 8008a16:	6879      	ldr	r1, [r7, #4]
 8008a18:	0004      	movs	r4, r0
 8008a1a:	0f62      	lsrs	r2, r4, #29
 8008a1c:	000c      	movs	r4, r1
 8008a1e:	00e4      	lsls	r4, r4, #3
 8008a20:	60fc      	str	r4, [r7, #12]
 8008a22:	68fc      	ldr	r4, [r7, #12]
 8008a24:	4314      	orrs	r4, r2
 8008a26:	60fc      	str	r4, [r7, #12]
 8008a28:	0001      	movs	r1, r0
 8008a2a:	00ca      	lsls	r2, r1, #3
 8008a2c:	60ba      	str	r2, [r7, #8]
 8008a2e:	3307      	adds	r3, #7
 8008a30:	08db      	lsrs	r3, r3, #3
 8008a32:	00db      	lsls	r3, r3, #3
 8008a34:	4669      	mov	r1, sp
 8008a36:	1acb      	subs	r3, r1, r3
 8008a38:	469d      	mov	sp, r3
 8008a3a:	466b      	mov	r3, sp
 8008a3c:	3300      	adds	r3, #0
 8008a3e:	24c8      	movs	r4, #200	; 0xc8
 8008a40:	0064      	lsls	r4, r4, #1
 8008a42:	2218      	movs	r2, #24
 8008a44:	18a2      	adds	r2, r4, r2
 8008a46:	19d1      	adds	r1, r2, r7
 8008a48:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8008a4a:	4b16      	ldr	r3, [pc, #88]	; (8008aa4 <astronode_send_mpn_rr+0x148>)
 8008a4c:	0018      	movs	r0, r3
 8008a4e:	f7fa fca3 	bl	8003398 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8008a52:	4b13      	ldr	r3, [pc, #76]	; (8008aa0 <astronode_send_mpn_rr+0x144>)
 8008a54:	22cc      	movs	r2, #204	; 0xcc
 8008a56:	0052      	lsls	r2, r2, #1
 8008a58:	189b      	adds	r3, r3, r2
 8008a5a:	2218      	movs	r2, #24
 8008a5c:	4694      	mov	ip, r2
 8008a5e:	44bc      	add	ip, r7
 8008a60:	4463      	add	r3, ip
 8008a62:	22c4      	movs	r2, #196	; 0xc4
 8008a64:	5a9b      	ldrh	r3, [r3, r2]
 8008a66:	0019      	movs	r1, r3
 8008a68:	2318      	movs	r3, #24
 8008a6a:	18fb      	adds	r3, r7, r3
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	4a0e      	ldr	r2, [pc, #56]	; (8008aa8 <astronode_send_mpn_rr+0x14c>)
 8008a70:	2018      	movs	r0, #24
 8008a72:	1820      	adds	r0, r4, r0
 8008a74:	19c0      	adds	r0, r0, r7
 8008a76:	6800      	ldr	r0, [r0, #0]
 8008a78:	f003 fae6 	bl	800c048 <snprintf>
            send_debug_logs(product_number);
 8008a7c:	2318      	movs	r3, #24
 8008a7e:	18e3      	adds	r3, r4, r3
 8008a80:	19db      	adds	r3, r3, r7
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	0018      	movs	r0, r3
 8008a86:	f7fa fc87 	bl	8003398 <send_debug_logs>
 8008a8a:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008a8c:	e003      	b.n	8008a96 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8008a8e:	4b07      	ldr	r3, [pc, #28]	; (8008aac <astronode_send_mpn_rr+0x150>)
 8008a90:	0018      	movs	r0, r3
 8008a92:	f7fa fc81 	bl	8003398 <send_debug_logs>
}
 8008a96:	46c0      	nop			; (mov r8, r8)
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	b06d      	add	sp, #436	; 0x1b4
 8008a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a9e:	46c0      	nop			; (mov r8, r8)
 8008aa0:	fffffe68 	.word	0xfffffe68
 8008aa4:	080138c8 	.word	0x080138c8
 8008aa8:	080133e4 	.word	0x080133e4
 8008aac:	08013420 	.word	0x08013420

08008ab0 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008ab0:	b5b0      	push	{r4, r5, r7, lr}
 8008ab2:	b0e4      	sub	sp, #400	; 0x190
 8008ab4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008ab6:	24c8      	movs	r4, #200	; 0xc8
 8008ab8:	193b      	adds	r3, r7, r4
 8008aba:	0018      	movs	r0, r3
 8008abc:	23c6      	movs	r3, #198	; 0xc6
 8008abe:	001a      	movs	r2, r3
 8008ac0:	2100      	movs	r1, #0
 8008ac2:	f003 fb8b 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008ac6:	4b16      	ldr	r3, [pc, #88]	; (8008b20 <astronode_send_cmd_cr+0x70>)
 8008ac8:	25c8      	movs	r5, #200	; 0xc8
 8008aca:	006d      	lsls	r5, r5, #1
 8008acc:	195b      	adds	r3, r3, r5
 8008ace:	19db      	adds	r3, r3, r7
 8008ad0:	0018      	movs	r0, r3
 8008ad2:	23c6      	movs	r3, #198	; 0xc6
 8008ad4:	001a      	movs	r2, r3
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	f003 fb80 	bl	800c1dc <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008adc:	193b      	adds	r3, r7, r4
 8008ade:	2248      	movs	r2, #72	; 0x48
 8008ae0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008ae2:	003a      	movs	r2, r7
 8008ae4:	193b      	adds	r3, r7, r4
 8008ae6:	0011      	movs	r1, r2
 8008ae8:	0018      	movs	r0, r3
 8008aea:	f000 fc45 	bl	8009378 <astronode_transport_send_receive>
 8008aee:	0003      	movs	r3, r0
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d111      	bne.n	8008b18 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008af4:	4b0a      	ldr	r3, [pc, #40]	; (8008b20 <astronode_send_cmd_cr+0x70>)
 8008af6:	195b      	adds	r3, r3, r5
 8008af8:	19db      	adds	r3, r3, r7
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	2bc8      	cmp	r3, #200	; 0xc8
 8008afe:	d107      	bne.n	8008b10 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008b00:	4b08      	ldr	r3, [pc, #32]	; (8008b24 <astronode_send_cmd_cr+0x74>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8008b06:	4b08      	ldr	r3, [pc, #32]	; (8008b28 <astronode_send_cmd_cr+0x78>)
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7fa fc45 	bl	8003398 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8008b0e:	e003      	b.n	8008b18 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008b10:	4b06      	ldr	r3, [pc, #24]	; (8008b2c <astronode_send_cmd_cr+0x7c>)
 8008b12:	0018      	movs	r0, r3
 8008b14:	f7fa fc40 	bl	8003398 <send_debug_logs>
}
 8008b18:	46c0      	nop			; (mov r8, r8)
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	b064      	add	sp, #400	; 0x190
 8008b1e:	bdb0      	pop	{r4, r5, r7, pc}
 8008b20:	fffffe70 	.word	0xfffffe70
 8008b24:	20000b0e 	.word	0x20000b0e
 8008b28:	08013d18 	.word	0x08013d18
 8008b2c:	08013d3c 	.word	0x08013d3c

08008b30 <astronode_send_cmd_rr>:

bool astronode_send_cmd_rr ( char* my_astro_rcv_cmd )
{
 8008b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b32:	4cc6      	ldr	r4, [pc, #792]	; (8008e4c <astronode_send_cmd_rr+0x31c>)
 8008b34:	44a5      	add	sp, r4
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	61f8      	str	r0, [r7, #28]
    astronode_app_msg_t request = {0};
 8008b3a:	2190      	movs	r1, #144	; 0x90
 8008b3c:	0049      	lsls	r1, r1, #1
 8008b3e:	2318      	movs	r3, #24
 8008b40:	18cb      	adds	r3, r1, r3
 8008b42:	19db      	adds	r3, r3, r7
 8008b44:	0018      	movs	r0, r3
 8008b46:	23c6      	movs	r3, #198	; 0xc6
 8008b48:	001a      	movs	r2, r3
 8008b4a:	2100      	movs	r1, #0
 8008b4c:	f003 fb46 	bl	800c1dc <memset>
    astronode_app_msg_t answer = {0};
 8008b50:	4bbf      	ldr	r3, [pc, #764]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008b52:	26fc      	movs	r6, #252	; 0xfc
 8008b54:	0076      	lsls	r6, r6, #1
 8008b56:	199b      	adds	r3, r3, r6
 8008b58:	2218      	movs	r2, #24
 8008b5a:	4694      	mov	ip, r2
 8008b5c:	44bc      	add	ip, r7
 8008b5e:	4463      	add	r3, ip
 8008b60:	0018      	movs	r0, r3
 8008b62:	23c6      	movs	r3, #198	; 0xc6
 8008b64:	001a      	movs	r2, r3
 8008b66:	2100      	movs	r1, #0
 8008b68:	f003 fb38 	bl	800c1dc <memset>
    bool result = false ;
 8008b6c:	23f8      	movs	r3, #248	; 0xf8
 8008b6e:	33ff      	adds	r3, #255	; 0xff
 8008b70:	2218      	movs	r2, #24
 8008b72:	189b      	adds	r3, r3, r2
 8008b74:	19db      	adds	r3, r3, r7
 8008b76:	2200      	movs	r2, #0
 8008b78:	701a      	strb	r2, [r3, #0]

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8008b7a:	2190      	movs	r1, #144	; 0x90
 8008b7c:	0049      	lsls	r1, r1, #1
 8008b7e:	2318      	movs	r3, #24
 8008b80:	18cb      	adds	r3, r1, r3
 8008b82:	19db      	adds	r3, r3, r7
 8008b84:	2247      	movs	r2, #71	; 0x47
 8008b86:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008b88:	2258      	movs	r2, #88	; 0x58
 8008b8a:	2318      	movs	r3, #24
 8008b8c:	18d3      	adds	r3, r2, r3
 8008b8e:	19da      	adds	r2, r3, r7
 8008b90:	2318      	movs	r3, #24
 8008b92:	18cb      	adds	r3, r1, r3
 8008b94:	19db      	adds	r3, r3, r7
 8008b96:	0011      	movs	r1, r2
 8008b98:	0018      	movs	r0, r3
 8008b9a:	f000 fbed 	bl	8009378 <astronode_transport_send_receive>
 8008b9e:	0003      	movs	r3, r0
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d000      	beq.n	8008ba6 <astronode_send_cmd_rr+0x76>
 8008ba4:	e146      	b.n	8008e34 <astronode_send_cmd_rr+0x304>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8008ba6:	4baa      	ldr	r3, [pc, #680]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008ba8:	199a      	adds	r2, r3, r6
 8008baa:	2318      	movs	r3, #24
 8008bac:	18fb      	adds	r3, r7, r3
 8008bae:	18d3      	adds	r3, r2, r3
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2bc7      	cmp	r3, #199	; 0xc7
 8008bb4:	d000      	beq.n	8008bb8 <astronode_send_cmd_rr+0x88>
 8008bb6:	e139      	b.n	8008e2c <astronode_send_cmd_rr+0x2fc>
        {
 8008bb8:	466b      	mov	r3, sp
 8008bba:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8008bbc:	4ba5      	ldr	r3, [pc, #660]	; (8008e54 <astronode_send_cmd_rr+0x324>)
 8008bbe:	0018      	movs	r0, r3
 8008bc0:	f7fa fbea 	bl	8003398 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8008bc4:	4ba2      	ldr	r3, [pc, #648]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008bc6:	21fc      	movs	r1, #252	; 0xfc
 8008bc8:	0049      	lsls	r1, r1, #1
 8008bca:	185a      	adds	r2, r3, r1
 8008bcc:	2318      	movs	r3, #24
 8008bce:	18fb      	adds	r3, r7, r3
 8008bd0:	18d3      	adds	r3, r2, r3
 8008bd2:	785b      	ldrb	r3, [r3, #1]
 8008bd4:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8008bd6:	4b9e      	ldr	r3, [pc, #632]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008bd8:	1858      	adds	r0, r3, r1
 8008bda:	2318      	movs	r3, #24
 8008bdc:	18fb      	adds	r3, r7, r3
 8008bde:	18c3      	adds	r3, r0, r3
 8008be0:	789b      	ldrb	r3, [r3, #2]
 8008be2:	021b      	lsls	r3, r3, #8
 8008be4:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008be6:	4b9a      	ldr	r3, [pc, #616]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008be8:	1858      	adds	r0, r3, r1
 8008bea:	2318      	movs	r3, #24
 8008bec:	18fb      	adds	r3, r7, r3
 8008bee:	18c3      	adds	r3, r0, r3
 8008bf0:	78db      	ldrb	r3, [r3, #3]
 8008bf2:	041b      	lsls	r3, r3, #16
 8008bf4:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8008bf6:	4b96      	ldr	r3, [pc, #600]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008bf8:	1858      	adds	r0, r3, r1
 8008bfa:	2318      	movs	r3, #24
 8008bfc:	18fb      	adds	r3, r7, r3
 8008bfe:	18c3      	adds	r3, r0, r3
 8008c00:	791b      	ldrb	r3, [r3, #4]
 8008c02:	061b      	lsls	r3, r3, #24
 8008c04:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008c06:	22f8      	movs	r2, #248	; 0xf8
 8008c08:	0052      	lsls	r2, r2, #1
 8008c0a:	2118      	movs	r1, #24
 8008c0c:	1851      	adds	r1, r2, r1
 8008c0e:	19c8      	adds	r0, r1, r7
 8008c10:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008c12:	2318      	movs	r3, #24
 8008c14:	18d3      	adds	r3, r2, r3
 8008c16:	19da      	adds	r2, r3, r7
 8008c18:	6812      	ldr	r2, [r2, #0]
 8008c1a:	498f      	ldr	r1, [pc, #572]	; (8008e58 <astronode_send_cmd_rr+0x328>)
 8008c1c:	2008      	movs	r0, #8
 8008c1e:	2318      	movs	r3, #24
 8008c20:	18c3      	adds	r3, r0, r3
 8008c22:	19db      	adds	r3, r3, r7
 8008c24:	0018      	movs	r0, r3
 8008c26:	f003 fa43 	bl	800c0b0 <sprintf>
            send_debug_logs(str);
 8008c2a:	2008      	movs	r0, #8
 8008c2c:	2318      	movs	r3, #24
 8008c2e:	18c3      	adds	r3, r0, r3
 8008c30:	19db      	adds	r3, r3, r7
 8008c32:	0018      	movs	r0, r3
 8008c34:	f7fa fbb0 	bl	8003398 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8008c38:	4b85      	ldr	r3, [pc, #532]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008c3a:	21fc      	movs	r1, #252	; 0xfc
 8008c3c:	0049      	lsls	r1, r1, #1
 8008c3e:	185a      	adds	r2, r3, r1
 8008c40:	2318      	movs	r3, #24
 8008c42:	18fb      	adds	r3, r7, r3
 8008c44:	18d3      	adds	r3, r2, r3
 8008c46:	22c4      	movs	r2, #196	; 0xc4
 8008c48:	5a9b      	ldrh	r3, [r3, r2]
 8008c4a:	2b2c      	cmp	r3, #44	; 0x2c
 8008c4c:	d013      	beq.n	8008c76 <astronode_send_cmd_rr+0x146>
 8008c4e:	4b80      	ldr	r3, [pc, #512]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008c50:	185a      	adds	r2, r3, r1
 8008c52:	2318      	movs	r3, #24
 8008c54:	18fb      	adds	r3, r7, r3
 8008c56:	18d3      	adds	r3, r2, r3
 8008c58:	22c4      	movs	r2, #196	; 0xc4
 8008c5a:	5a9b      	ldrh	r3, [r3, r2]
 8008c5c:	2b0c      	cmp	r3, #12
 8008c5e:	d00a      	beq.n	8008c76 <astronode_send_cmd_rr+0x146>
            {
                send_debug_logs("Command size error");
 8008c60:	4b7e      	ldr	r3, [pc, #504]	; (8008e5c <astronode_send_cmd_rr+0x32c>)
 8008c62:	0018      	movs	r0, r3
 8008c64:	f7fa fb98 	bl	8003398 <send_debug_logs>
                return result ;
 8008c68:	23f8      	movs	r3, #248	; 0xf8
 8008c6a:	33ff      	adds	r3, #255	; 0xff
 8008c6c:	2218      	movs	r2, #24
 8008c6e:	189b      	adds	r3, r3, r2
 8008c70:	19db      	adds	r3, r3, r7
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	e0d8      	b.n	8008e28 <astronode_send_cmd_rr+0x2f8>
            }

            char command_content[answer.payload_len];
 8008c76:	4b76      	ldr	r3, [pc, #472]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008c78:	22fc      	movs	r2, #252	; 0xfc
 8008c7a:	0052      	lsls	r2, r2, #1
 8008c7c:	189b      	adds	r3, r3, r2
 8008c7e:	2218      	movs	r2, #24
 8008c80:	4694      	mov	ip, r2
 8008c82:	44bc      	add	ip, r7
 8008c84:	4463      	add	r3, ip
 8008c86:	22c4      	movs	r2, #196	; 0xc4
 8008c88:	5a9b      	ldrh	r3, [r3, r2]
 8008c8a:	001a      	movs	r2, r3
 8008c8c:	3a01      	subs	r2, #1
 8008c8e:	21f6      	movs	r1, #246	; 0xf6
 8008c90:	0049      	lsls	r1, r1, #1
 8008c92:	2018      	movs	r0, #24
 8008c94:	1809      	adds	r1, r1, r0
 8008c96:	19c9      	adds	r1, r1, r7
 8008c98:	600a      	str	r2, [r1, #0]
 8008c9a:	001c      	movs	r4, r3
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	0015      	movs	r5, r2
 8008ca0:	0020      	movs	r0, r4
 8008ca2:	0029      	movs	r1, r5
 8008ca4:	0004      	movs	r4, r0
 8008ca6:	0f62      	lsrs	r2, r4, #29
 8008ca8:	000c      	movs	r4, r1
 8008caa:	00e4      	lsls	r4, r4, #3
 8008cac:	617c      	str	r4, [r7, #20]
 8008cae:	697c      	ldr	r4, [r7, #20]
 8008cb0:	4314      	orrs	r4, r2
 8008cb2:	617c      	str	r4, [r7, #20]
 8008cb4:	0001      	movs	r1, r0
 8008cb6:	00c9      	lsls	r1, r1, #3
 8008cb8:	6139      	str	r1, [r7, #16]
 8008cba:	603b      	str	r3, [r7, #0]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	607a      	str	r2, [r7, #4]
 8008cc0:	6838      	ldr	r0, [r7, #0]
 8008cc2:	6879      	ldr	r1, [r7, #4]
 8008cc4:	0004      	movs	r4, r0
 8008cc6:	0f62      	lsrs	r2, r4, #29
 8008cc8:	000c      	movs	r4, r1
 8008cca:	00e4      	lsls	r4, r4, #3
 8008ccc:	60fc      	str	r4, [r7, #12]
 8008cce:	68fc      	ldr	r4, [r7, #12]
 8008cd0:	4314      	orrs	r4, r2
 8008cd2:	60fc      	str	r4, [r7, #12]
 8008cd4:	0001      	movs	r1, r0
 8008cd6:	00ca      	lsls	r2, r1, #3
 8008cd8:	60ba      	str	r2, [r7, #8]
 8008cda:	3307      	adds	r3, #7
 8008cdc:	08db      	lsrs	r3, r3, #3
 8008cde:	00db      	lsls	r3, r3, #3
 8008ce0:	4669      	mov	r1, sp
 8008ce2:	1acb      	subs	r3, r1, r3
 8008ce4:	469d      	mov	sp, r3
 8008ce6:	466b      	mov	r3, sp
 8008ce8:	3300      	adds	r3, #0
 8008cea:	20f4      	movs	r0, #244	; 0xf4
 8008cec:	0040      	lsls	r0, r0, #1
 8008cee:	2218      	movs	r2, #24
 8008cf0:	1882      	adds	r2, r0, r2
 8008cf2:	19d1      	adds	r1, r2, r7
 8008cf4:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008cf6:	4b56      	ldr	r3, [pc, #344]	; (8008e50 <astronode_send_cmd_rr+0x320>)
 8008cf8:	22fc      	movs	r2, #252	; 0xfc
 8008cfa:	0052      	lsls	r2, r2, #1
 8008cfc:	189b      	adds	r3, r3, r2
 8008cfe:	2218      	movs	r2, #24
 8008d00:	4694      	mov	ip, r2
 8008d02:	44bc      	add	ip, r7
 8008d04:	4463      	add	r3, ip
 8008d06:	22c4      	movs	r2, #196	; 0xc4
 8008d08:	5a9b      	ldrh	r3, [r3, r2]
 8008d0a:	3b03      	subs	r3, #3
 8008d0c:	0019      	movs	r1, r3
 8008d0e:	2358      	movs	r3, #88	; 0x58
 8008d10:	2218      	movs	r2, #24
 8008d12:	189b      	adds	r3, r3, r2
 8008d14:	19db      	adds	r3, r3, r7
 8008d16:	3305      	adds	r3, #5
 8008d18:	4a51      	ldr	r2, [pc, #324]	; (8008e60 <astronode_send_cmd_rr+0x330>)
 8008d1a:	2418      	movs	r4, #24
 8008d1c:	1900      	adds	r0, r0, r4
 8008d1e:	19c0      	adds	r0, r0, r7
 8008d20:	6800      	ldr	r0, [r0, #0]
 8008d22:	f003 f991 	bl	800c048 <snprintf>
 8008d26:	0002      	movs	r2, r0
 8008d28:	23f3      	movs	r3, #243	; 0xf3
 8008d2a:	005b      	lsls	r3, r3, #1
 8008d2c:	2118      	movs	r1, #24
 8008d2e:	185b      	adds	r3, r3, r1
 8008d30:	19db      	adds	r3, r3, r7
 8008d32:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008d34:	23fb      	movs	r3, #251	; 0xfb
 8008d36:	005b      	lsls	r3, r3, #1
 8008d38:	2218      	movs	r2, #24
 8008d3a:	189b      	adds	r3, r3, r2
 8008d3c:	19db      	adds	r3, r3, r7
 8008d3e:	2200      	movs	r2, #0
 8008d40:	701a      	strb	r2, [r3, #0]
 8008d42:	e037      	b.n	8008db4 <astronode_send_cmd_rr+0x284>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8008d44:	23fb      	movs	r3, #251	; 0xfb
 8008d46:	005b      	lsls	r3, r3, #1
 8008d48:	2218      	movs	r2, #24
 8008d4a:	189b      	adds	r3, r3, r2
 8008d4c:	19db      	adds	r3, r3, r7
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	22f4      	movs	r2, #244	; 0xf4
 8008d52:	0052      	lsls	r2, r2, #1
 8008d54:	2118      	movs	r1, #24
 8008d56:	1852      	adds	r2, r2, r1
 8008d58:	19d2      	adds	r2, r2, r7
 8008d5a:	6812      	ldr	r2, [r2, #0]
 8008d5c:	5cd3      	ldrb	r3, [r2, r3]
 8008d5e:	1c5a      	adds	r2, r3, #1
 8008d60:	4b40      	ldr	r3, [pc, #256]	; (8008e64 <astronode_send_cmd_rr+0x334>)
 8008d62:	18d3      	adds	r3, r2, r3
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	001a      	movs	r2, r3
 8008d68:	2397      	movs	r3, #151	; 0x97
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	d105      	bne.n	8008d7a <astronode_send_cmd_rr+0x24a>
                {
                    send_debug_logs("Command contains non printable characters");
 8008d6e:	4b3e      	ldr	r3, [pc, #248]	; (8008e68 <astronode_send_cmd_rr+0x338>)
 8008d70:	0018      	movs	r0, r3
 8008d72:	f7fa fb11 	bl	8003398 <send_debug_logs>
                    return false;
 8008d76:	2300      	movs	r3, #0
 8008d78:	e056      	b.n	8008e28 <astronode_send_cmd_rr+0x2f8>
                }
            	my_astro_rcv_cmd[index] = command_content[index] ;
 8008d7a:	20fb      	movs	r0, #251	; 0xfb
 8008d7c:	0040      	lsls	r0, r0, #1
 8008d7e:	2318      	movs	r3, #24
 8008d80:	18c3      	adds	r3, r0, r3
 8008d82:	19db      	adds	r3, r3, r7
 8008d84:	781a      	ldrb	r2, [r3, #0]
 8008d86:	2318      	movs	r3, #24
 8008d88:	18c3      	adds	r3, r0, r3
 8008d8a:	19db      	adds	r3, r3, r7
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	69f9      	ldr	r1, [r7, #28]
 8008d90:	18cb      	adds	r3, r1, r3
 8008d92:	21f4      	movs	r1, #244	; 0xf4
 8008d94:	0049      	lsls	r1, r1, #1
 8008d96:	2418      	movs	r4, #24
 8008d98:	1909      	adds	r1, r1, r4
 8008d9a:	19c9      	adds	r1, r1, r7
 8008d9c:	6809      	ldr	r1, [r1, #0]
 8008d9e:	5c8a      	ldrb	r2, [r1, r2]
 8008da0:	701a      	strb	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008da2:	2318      	movs	r3, #24
 8008da4:	18c3      	adds	r3, r0, r3
 8008da6:	19db      	adds	r3, r3, r7
 8008da8:	781a      	ldrb	r2, [r3, #0]
 8008daa:	2318      	movs	r3, #24
 8008dac:	18c3      	adds	r3, r0, r3
 8008dae:	19db      	adds	r3, r3, r7
 8008db0:	3201      	adds	r2, #1
 8008db2:	701a      	strb	r2, [r3, #0]
 8008db4:	23fb      	movs	r3, #251	; 0xfb
 8008db6:	005b      	lsls	r3, r3, #1
 8008db8:	2218      	movs	r2, #24
 8008dba:	189b      	adds	r3, r3, r2
 8008dbc:	19db      	adds	r3, r3, r7
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	21f3      	movs	r1, #243	; 0xf3
 8008dc4:	0049      	lsls	r1, r1, #1
 8008dc6:	2218      	movs	r2, #24
 8008dc8:	188a      	adds	r2, r1, r2
 8008dca:	19d2      	adds	r2, r2, r7
 8008dcc:	8812      	ldrh	r2, [r2, #0]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d8b8      	bhi.n	8008d44 <astronode_send_cmd_rr+0x214>
            }
            result = true ;
 8008dd2:	23f8      	movs	r3, #248	; 0xf8
 8008dd4:	33ff      	adds	r3, #255	; 0xff
 8008dd6:	2218      	movs	r2, #24
 8008dd8:	189b      	adds	r3, r3, r2
 8008dda:	19db      	adds	r3, r3, r7
 8008ddc:	2201      	movs	r2, #1
 8008dde:	701a      	strb	r2, [r3, #0]
            my_astro_rcv_cmd[command_content_size] = 0 ;
 8008de0:	2318      	movs	r3, #24
 8008de2:	18cb      	adds	r3, r1, r3
 8008de4:	19db      	adds	r3, r3, r7
 8008de6:	881b      	ldrh	r3, [r3, #0]
 8008de8:	69fa      	ldr	r2, [r7, #28]
 8008dea:	18d3      	adds	r3, r2, r3
 8008dec:	2200      	movs	r2, #0
 8008dee:	701a      	strb	r2, [r3, #0]
            send_debug_logs("Command content is: ");
 8008df0:	4b1e      	ldr	r3, [pc, #120]	; (8008e6c <astronode_send_cmd_rr+0x33c>)
 8008df2:	0018      	movs	r0, r3
 8008df4:	f7fa fad0 	bl	8003398 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008df8:	2358      	movs	r3, #88	; 0x58
 8008dfa:	2218      	movs	r2, #24
 8008dfc:	189b      	adds	r3, r3, r2
 8008dfe:	19db      	adds	r3, r3, r7
 8008e00:	1d5a      	adds	r2, r3, #5
 8008e02:	491b      	ldr	r1, [pc, #108]	; (8008e70 <astronode_send_cmd_rr+0x340>)
 8008e04:	24f4      	movs	r4, #244	; 0xf4
 8008e06:	0064      	lsls	r4, r4, #1
 8008e08:	2318      	movs	r3, #24
 8008e0a:	18e3      	adds	r3, r4, r3
 8008e0c:	19db      	adds	r3, r3, r7
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	0018      	movs	r0, r3
 8008e12:	f003 f94d 	bl	800c0b0 <sprintf>
            send_debug_logs(command_content);
 8008e16:	2318      	movs	r3, #24
 8008e18:	18e3      	adds	r3, r4, r3
 8008e1a:	19db      	adds	r3, r3, r7
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	0018      	movs	r0, r3
 8008e20:	f7fa faba 	bl	8003398 <send_debug_logs>
 8008e24:	46b5      	mov	sp, r6
 8008e26:	e005      	b.n	8008e34 <astronode_send_cmd_rr+0x304>
                return result ;
 8008e28:	46b5      	mov	sp, r6
 8008e2a:	e009      	b.n	8008e40 <astronode_send_cmd_rr+0x310>
        }
        else
        {
            send_debug_logs("No command available.");
 8008e2c:	4b11      	ldr	r3, [pc, #68]	; (8008e74 <astronode_send_cmd_rr+0x344>)
 8008e2e:	0018      	movs	r0, r3
 8008e30:	f7fa fab2 	bl	8003398 <send_debug_logs>
        }
    }
    return result ;
 8008e34:	23f8      	movs	r3, #248	; 0xf8
 8008e36:	33ff      	adds	r3, #255	; 0xff
 8008e38:	2218      	movs	r2, #24
 8008e3a:	189b      	adds	r3, r3, r2
 8008e3c:	19db      	adds	r3, r3, r7
 8008e3e:	781b      	ldrb	r3, [r3, #0]
}
 8008e40:	0018      	movs	r0, r3
 8008e42:	46bd      	mov	sp, r7
 8008e44:	2385      	movs	r3, #133	; 0x85
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	449d      	add	sp, r3
 8008e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e4c:	fffffdec 	.word	0xfffffdec
 8008e50:	fffffe60 	.word	0xfffffe60
 8008e54:	08013d54 	.word	0x08013d54
 8008e58:	08013d70 	.word	0x08013d70
 8008e5c:	08013dc0 	.word	0x08013dc0
 8008e60:	080133e4 	.word	0x080133e4
 8008e64:	08014928 	.word	0x08014928
 8008e68:	08013dd4 	.word	0x08013dd4
 8008e6c:	08013e00 	.word	0x08013e00
 8008e70:	08013e18 	.word	0x08013e18
 8008e74:	08013e1c 	.word	0x08013e1c

08008e78 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008e7c:	4b02      	ldr	r3, [pc, #8]	; (8008e88 <is_sak_available+0x10>)
 8008e7e:	781b      	ldrb	r3, [r3, #0]
}
 8008e80:	0018      	movs	r0, r3
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	46c0      	nop			; (mov r8, r8)
 8008e88:	20000b0c 	.word	0x20000b0c

08008e8c <is_astronode_reset>:

bool is_astronode_reset()
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008e90:	4b02      	ldr	r3, [pc, #8]	; (8008e9c <is_astronode_reset+0x10>)
 8008e92:	781b      	ldrb	r3, [r3, #0]
}
 8008e94:	0018      	movs	r0, r3
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	46c0      	nop			; (mov r8, r8)
 8008e9c:	20000b0d 	.word	0x20000b0d

08008ea0 <is_command_available>:

bool is_command_available()
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008ea4:	4b02      	ldr	r3, [pc, #8]	; (8008eb0 <is_command_available+0x10>)
 8008ea6:	781b      	ldrb	r3, [r3, #0]
}
 8008ea8:	0018      	movs	r0, r3
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	46c0      	nop			; (mov r8, r8)
 8008eb0:	20000b0e 	.word	0x20000b0e

08008eb4 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	0002      	movs	r2, r0
 8008ebc:	6039      	str	r1, [r7, #0]
 8008ebe:	1dfb      	adds	r3, r7, #7
 8008ec0:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8008ec2:	1dfb      	adds	r3, r7, #7
 8008ec4:	781b      	ldrb	r3, [r3, #0]
 8008ec6:	2b2f      	cmp	r3, #47	; 0x2f
 8008ec8:	d90b      	bls.n	8008ee2 <ascii_to_value+0x2e>
 8008eca:	1dfb      	adds	r3, r7, #7
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	2b39      	cmp	r3, #57	; 0x39
 8008ed0:	d807      	bhi.n	8008ee2 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008ed2:	1dfb      	adds	r3, r7, #7
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	3b30      	subs	r3, #48	; 0x30
 8008ed8:	b2da      	uxtb	r2, r3
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	701a      	strb	r2, [r3, #0]
        return true;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e010      	b.n	8008f04 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008ee2:	1dfb      	adds	r3, r7, #7
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2b40      	cmp	r3, #64	; 0x40
 8008ee8:	d90b      	bls.n	8008f02 <ascii_to_value+0x4e>
 8008eea:	1dfb      	adds	r3, r7, #7
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	2b46      	cmp	r3, #70	; 0x46
 8008ef0:	d807      	bhi.n	8008f02 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008ef2:	1dfb      	adds	r3, r7, #7
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	3b37      	subs	r3, #55	; 0x37
 8008ef8:	b2da      	uxtb	r2, r3
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	701a      	strb	r2, [r3, #0]
        return true;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e000      	b.n	8008f04 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008f02:	2300      	movs	r3, #0
    }
}
 8008f04:	0018      	movs	r0, r3
 8008f06:	46bd      	mov	sp, r7
 8008f08:	b002      	add	sp, #8
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f0e:	b085      	sub	sp, #20
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008f16:	250e      	movs	r5, #14
 8008f18:	197b      	adds	r3, r7, r5
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008f1e:	197b      	adds	r3, r7, r5
 8008f20:	881b      	ldrh	r3, [r3, #0]
 8008f22:	197a      	adds	r2, r7, r5
 8008f24:	1c59      	adds	r1, r3, #1
 8008f26:	8011      	strh	r1, [r2, #0]
 8008f28:	001a      	movs	r2, r3
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	189b      	adds	r3, r3, r2
 8008f2e:	2202      	movs	r2, #2
 8008f30:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	260a      	movs	r6, #10
 8008f36:	19bc      	adds	r4, r7, r6
 8008f38:	4a44      	ldr	r2, [pc, #272]	; (800904c <astronode_create_request_transport+0x140>)
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	0018      	movs	r0, r3
 8008f3e:	f000 fa7d 	bl	800943c <calculate_crc>
 8008f42:	0003      	movs	r3, r0
 8008f44:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	1c58      	adds	r0, r3, #1
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	22c4      	movs	r2, #196	; 0xc4
 8008f4e:	5a99      	ldrh	r1, [r3, r2]
 8008f50:	19bc      	adds	r4, r7, r6
 8008f52:	19bb      	adds	r3, r7, r6
 8008f54:	881b      	ldrh	r3, [r3, #0]
 8008f56:	001a      	movs	r2, r3
 8008f58:	f000 fa70 	bl	800943c <calculate_crc>
 8008f5c:	0003      	movs	r3, r0
 8008f5e:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008f60:	19bb      	adds	r3, r7, r6
 8008f62:	881b      	ldrh	r3, [r3, #0]
 8008f64:	021b      	lsls	r3, r3, #8
 8008f66:	b21a      	sxth	r2, r3
 8008f68:	0031      	movs	r1, r6
 8008f6a:	19bb      	adds	r3, r7, r6
 8008f6c:	881b      	ldrh	r3, [r3, #0]
 8008f6e:	0a1b      	lsrs	r3, r3, #8
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	b21b      	sxth	r3, r3
 8008f74:	4313      	orrs	r3, r2
 8008f76:	b21a      	sxth	r2, r3
 8008f78:	187b      	adds	r3, r7, r1
 8008f7a:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	7818      	ldrb	r0, [r3, #0]
 8008f80:	197b      	adds	r3, r7, r5
 8008f82:	881b      	ldrh	r3, [r3, #0]
 8008f84:	683a      	ldr	r2, [r7, #0]
 8008f86:	18d3      	adds	r3, r2, r3
 8008f88:	0019      	movs	r1, r3
 8008f8a:	f000 fbeb 	bl	8009764 <uint8_to_ascii_buffer>
    index += 2;
 8008f8e:	197b      	adds	r3, r7, r5
 8008f90:	197a      	adds	r2, r7, r5
 8008f92:	8812      	ldrh	r2, [r2, #0]
 8008f94:	3202      	adds	r2, #2
 8008f96:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008f98:	230c      	movs	r3, #12
 8008f9a:	18fb      	adds	r3, r7, r3
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	801a      	strh	r2, [r3, #0]
 8008fa0:	e017      	b.n	8008fd2 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008fa2:	240c      	movs	r4, #12
 8008fa4:	193b      	adds	r3, r7, r4
 8008fa6:	881b      	ldrh	r3, [r3, #0]
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	18d3      	adds	r3, r2, r3
 8008fac:	7858      	ldrb	r0, [r3, #1]
 8008fae:	250e      	movs	r5, #14
 8008fb0:	197b      	adds	r3, r7, r5
 8008fb2:	881b      	ldrh	r3, [r3, #0]
 8008fb4:	683a      	ldr	r2, [r7, #0]
 8008fb6:	18d3      	adds	r3, r2, r3
 8008fb8:	0019      	movs	r1, r3
 8008fba:	f000 fbd3 	bl	8009764 <uint8_to_ascii_buffer>
        index += 2;
 8008fbe:	197b      	adds	r3, r7, r5
 8008fc0:	197a      	adds	r2, r7, r5
 8008fc2:	8812      	ldrh	r2, [r2, #0]
 8008fc4:	3202      	adds	r2, #2
 8008fc6:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008fc8:	193b      	adds	r3, r7, r4
 8008fca:	881a      	ldrh	r2, [r3, #0]
 8008fcc:	193b      	adds	r3, r7, r4
 8008fce:	3201      	adds	r2, #1
 8008fd0:	801a      	strh	r2, [r3, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	22c4      	movs	r2, #196	; 0xc4
 8008fd6:	5a9b      	ldrh	r3, [r3, r2]
 8008fd8:	220c      	movs	r2, #12
 8008fda:	18ba      	adds	r2, r7, r2
 8008fdc:	8812      	ldrh	r2, [r2, #0]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d3df      	bcc.n	8008fa2 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008fe2:	250a      	movs	r5, #10
 8008fe4:	197b      	adds	r3, r7, r5
 8008fe6:	881b      	ldrh	r3, [r3, #0]
 8008fe8:	0a1b      	lsrs	r3, r3, #8
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	b2d8      	uxtb	r0, r3
 8008fee:	240e      	movs	r4, #14
 8008ff0:	193b      	adds	r3, r7, r4
 8008ff2:	881b      	ldrh	r3, [r3, #0]
 8008ff4:	683a      	ldr	r2, [r7, #0]
 8008ff6:	18d3      	adds	r3, r2, r3
 8008ff8:	0019      	movs	r1, r3
 8008ffa:	f000 fbb3 	bl	8009764 <uint8_to_ascii_buffer>
    index += 2;
 8008ffe:	0021      	movs	r1, r4
 8009000:	187b      	adds	r3, r7, r1
 8009002:	187a      	adds	r2, r7, r1
 8009004:	8812      	ldrh	r2, [r2, #0]
 8009006:	3202      	adds	r2, #2
 8009008:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 800900a:	197b      	adds	r3, r7, r5
 800900c:	881b      	ldrh	r3, [r3, #0]
 800900e:	b2d8      	uxtb	r0, r3
 8009010:	000c      	movs	r4, r1
 8009012:	187b      	adds	r3, r7, r1
 8009014:	881b      	ldrh	r3, [r3, #0]
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	18d3      	adds	r3, r2, r3
 800901a:	0019      	movs	r1, r3
 800901c:	f000 fba2 	bl	8009764 <uint8_to_ascii_buffer>
    index += 2;
 8009020:	0020      	movs	r0, r4
 8009022:	183b      	adds	r3, r7, r0
 8009024:	183a      	adds	r2, r7, r0
 8009026:	8812      	ldrh	r2, [r2, #0]
 8009028:	3202      	adds	r2, #2
 800902a:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 800902c:	183b      	adds	r3, r7, r0
 800902e:	881b      	ldrh	r3, [r3, #0]
 8009030:	183a      	adds	r2, r7, r0
 8009032:	1c59      	adds	r1, r3, #1
 8009034:	8011      	strh	r1, [r2, #0]
 8009036:	001a      	movs	r2, r3
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	189b      	adds	r3, r3, r2
 800903c:	2203      	movs	r2, #3
 800903e:	701a      	strb	r2, [r3, #0]

    return index;
 8009040:	183b      	adds	r3, r7, r0
 8009042:	881b      	ldrh	r3, [r3, #0]
}
 8009044:	0018      	movs	r0, r3
 8009046:	46bd      	mov	sp, r7
 8009048:	b005      	add	sp, #20
 800904a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800904c:	0000ffff 	.word	0x0000ffff

08009050 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8009050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009052:	b089      	sub	sp, #36	; 0x24
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	607a      	str	r2, [r7, #4]
 800905a:	230a      	movs	r3, #10
 800905c:	18fb      	adds	r3, r7, r3
 800905e:	1c0a      	adds	r2, r1, #0
 8009060:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	2b02      	cmp	r3, #2
 8009068:	d005      	beq.n	8009076 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 800906a:	4bbd      	ldr	r3, [pc, #756]	; (8009360 <astronode_decode_answer_transport+0x310>)
 800906c:	0018      	movs	r0, r3
 800906e:	f7fa f993 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 8009072:	2300      	movs	r3, #0
 8009074:	e170      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8009076:	210a      	movs	r1, #10
 8009078:	187b      	adds	r3, r7, r1
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	2201      	movs	r2, #1
 800907e:	4013      	ands	r3, r2
 8009080:	b29b      	uxth	r3, r3
 8009082:	2b00      	cmp	r3, #0
 8009084:	d103      	bne.n	800908e <astronode_decode_answer_transport+0x3e>
 8009086:	187b      	adds	r3, r7, r1
 8009088:	881b      	ldrh	r3, [r3, #0]
 800908a:	2b07      	cmp	r3, #7
 800908c:	d805      	bhi.n	800909a <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 800908e:	4bb5      	ldr	r3, [pc, #724]	; (8009364 <astronode_decode_answer_transport+0x314>)
 8009090:	0018      	movs	r0, r3
 8009092:	f7fa f981 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 8009096:	2300      	movs	r3, #0
 8009098:	e15e      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 800909a:	230a      	movs	r3, #10
 800909c:	18fb      	adds	r3, r7, r3
 800909e:	881b      	ldrh	r3, [r3, #0]
 80090a0:	3b08      	subs	r3, #8
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	da00      	bge.n	80090a8 <astronode_decode_answer_transport+0x58>
 80090a6:	3301      	adds	r3, #1
 80090a8:	105b      	asrs	r3, r3, #1
 80090aa:	b299      	uxth	r1, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	22c4      	movs	r2, #196	; 0xc4
 80090b0:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80090b2:	230a      	movs	r3, #10
 80090b4:	18fb      	adds	r3, r7, r3
 80090b6:	881b      	ldrh	r3, [r3, #0]
 80090b8:	3b01      	subs	r3, #1
 80090ba:	68fa      	ldr	r2, [r7, #12]
 80090bc:	18d3      	adds	r3, r2, r3
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	2b03      	cmp	r3, #3
 80090c2:	d005      	beq.n	80090d0 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80090c4:	4ba8      	ldr	r3, [pc, #672]	; (8009368 <astronode_decode_answer_transport+0x318>)
 80090c6:	0018      	movs	r0, r3
 80090c8:	f7fa f966 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 80090cc:	2300      	movs	r3, #0
 80090ce:	e143      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80090d0:	2117      	movs	r1, #23
 80090d2:	187b      	adds	r3, r7, r1
 80090d4:	2200      	movs	r2, #0
 80090d6:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80090d8:	2416      	movs	r4, #22
 80090da:	193b      	adds	r3, r7, r4
 80090dc:	2200      	movs	r2, #0
 80090de:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	3301      	adds	r3, #1
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	187a      	adds	r2, r7, r1
 80090e8:	0011      	movs	r1, r2
 80090ea:	0018      	movs	r0, r3
 80090ec:	f7ff fee2 	bl	8008eb4 <ascii_to_value>
 80090f0:	0003      	movs	r3, r0
 80090f2:	001a      	movs	r2, r3
 80090f4:	2301      	movs	r3, #1
 80090f6:	4053      	eors	r3, r2
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d10e      	bne.n	800911c <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3302      	adds	r3, #2
 8009102:	781b      	ldrb	r3, [r3, #0]
 8009104:	193a      	adds	r2, r7, r4
 8009106:	0011      	movs	r1, r2
 8009108:	0018      	movs	r0, r3
 800910a:	f7ff fed3 	bl	8008eb4 <ascii_to_value>
 800910e:	0003      	movs	r3, r0
 8009110:	001a      	movs	r2, r3
 8009112:	2301      	movs	r3, #1
 8009114:	4053      	eors	r3, r2
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b00      	cmp	r3, #0
 800911a:	d005      	beq.n	8009128 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800911c:	4b93      	ldr	r3, [pc, #588]	; (800936c <astronode_decode_answer_transport+0x31c>)
 800911e:	0018      	movs	r0, r3
 8009120:	f7fa f93a 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 8009124:	2300      	movs	r3, #0
 8009126:	e117      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8009128:	2317      	movs	r3, #23
 800912a:	18fb      	adds	r3, r7, r3
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	011b      	lsls	r3, r3, #4
 8009130:	b2da      	uxtb	r2, r3
 8009132:	2316      	movs	r3, #22
 8009134:	18fb      	adds	r3, r7, r3
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	18d3      	adds	r3, r2, r3
 800913a:	b2da      	uxtb	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8009140:	231e      	movs	r3, #30
 8009142:	18fb      	adds	r3, r7, r3
 8009144:	2203      	movs	r2, #3
 8009146:	801a      	strh	r2, [r3, #0]
 8009148:	231c      	movs	r3, #28
 800914a:	18fb      	adds	r3, r7, r3
 800914c:	2200      	movs	r2, #0
 800914e:	801a      	strh	r2, [r3, #0]
 8009150:	e045      	b.n	80091de <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8009152:	241e      	movs	r4, #30
 8009154:	193b      	adds	r3, r7, r4
 8009156:	881b      	ldrh	r3, [r3, #0]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	18d3      	adds	r3, r2, r3
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	2217      	movs	r2, #23
 8009160:	18ba      	adds	r2, r7, r2
 8009162:	0011      	movs	r1, r2
 8009164:	0018      	movs	r0, r3
 8009166:	f7ff fea5 	bl	8008eb4 <ascii_to_value>
 800916a:	0003      	movs	r3, r0
 800916c:	001a      	movs	r2, r3
 800916e:	2301      	movs	r3, #1
 8009170:	4053      	eors	r3, r2
 8009172:	b2db      	uxtb	r3, r3
 8009174:	2b00      	cmp	r3, #0
 8009176:	d112      	bne.n	800919e <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8009178:	193b      	adds	r3, r7, r4
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	3301      	adds	r3, #1
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	18d3      	adds	r3, r2, r3
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	2216      	movs	r2, #22
 8009186:	18ba      	adds	r2, r7, r2
 8009188:	0011      	movs	r1, r2
 800918a:	0018      	movs	r0, r3
 800918c:	f7ff fe92 	bl	8008eb4 <ascii_to_value>
 8009190:	0003      	movs	r3, r0
 8009192:	001a      	movs	r2, r3
 8009194:	2301      	movs	r3, #1
 8009196:	4053      	eors	r3, r2
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d005      	beq.n	80091aa <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800919e:	4b73      	ldr	r3, [pc, #460]	; (800936c <astronode_decode_answer_transport+0x31c>)
 80091a0:	0018      	movs	r0, r3
 80091a2:	f7fa f8f9 	bl	8003398 <send_debug_logs>
            return RS_FAILURE;
 80091a6:	2300      	movs	r3, #0
 80091a8:	e0d6      	b.n	8009358 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80091aa:	2317      	movs	r3, #23
 80091ac:	18fb      	adds	r3, r7, r3
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	011b      	lsls	r3, r3, #4
 80091b2:	b2d9      	uxtb	r1, r3
 80091b4:	2316      	movs	r3, #22
 80091b6:	18fb      	adds	r3, r7, r3
 80091b8:	781a      	ldrb	r2, [r3, #0]
 80091ba:	201c      	movs	r0, #28
 80091bc:	183b      	adds	r3, r7, r0
 80091be:	881b      	ldrh	r3, [r3, #0]
 80091c0:	1838      	adds	r0, r7, r0
 80091c2:	1c5c      	adds	r4, r3, #1
 80091c4:	8004      	strh	r4, [r0, #0]
 80091c6:	0018      	movs	r0, r3
 80091c8:	188b      	adds	r3, r1, r2
 80091ca:	b2da      	uxtb	r2, r3
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	181b      	adds	r3, r3, r0
 80091d0:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80091d2:	221e      	movs	r2, #30
 80091d4:	18bb      	adds	r3, r7, r2
 80091d6:	18ba      	adds	r2, r7, r2
 80091d8:	8812      	ldrh	r2, [r2, #0]
 80091da:	3202      	adds	r2, #2
 80091dc:	801a      	strh	r2, [r3, #0]
 80091de:	231e      	movs	r3, #30
 80091e0:	18fb      	adds	r3, r7, r3
 80091e2:	881a      	ldrh	r2, [r3, #0]
 80091e4:	260a      	movs	r6, #10
 80091e6:	19bb      	adds	r3, r7, r6
 80091e8:	881b      	ldrh	r3, [r3, #0]
 80091ea:	3b05      	subs	r3, #5
 80091ec:	429a      	cmp	r2, r3
 80091ee:	dbb0      	blt.n	8009152 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	251a      	movs	r5, #26
 80091f4:	197c      	adds	r4, r7, r5
 80091f6:	4a5e      	ldr	r2, [pc, #376]	; (8009370 <astronode_decode_answer_transport+0x320>)
 80091f8:	2101      	movs	r1, #1
 80091fa:	0018      	movs	r0, r3
 80091fc:	f000 f91e 	bl	800943c <calculate_crc>
 8009200:	0003      	movs	r3, r0
 8009202:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	1c58      	adds	r0, r3, #1
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	22c4      	movs	r2, #196	; 0xc4
 800920c:	5a99      	ldrh	r1, [r3, r2]
 800920e:	197c      	adds	r4, r7, r5
 8009210:	197b      	adds	r3, r7, r5
 8009212:	881b      	ldrh	r3, [r3, #0]
 8009214:	001a      	movs	r2, r3
 8009216:	f000 f911 	bl	800943c <calculate_crc>
 800921a:	0003      	movs	r3, r0
 800921c:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 800921e:	197b      	adds	r3, r7, r5
 8009220:	881b      	ldrh	r3, [r3, #0]
 8009222:	021b      	lsls	r3, r3, #8
 8009224:	b21a      	sxth	r2, r3
 8009226:	0029      	movs	r1, r5
 8009228:	197b      	adds	r3, r7, r5
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	0a1b      	lsrs	r3, r3, #8
 800922e:	b29b      	uxth	r3, r3
 8009230:	b21b      	sxth	r3, r3
 8009232:	4313      	orrs	r3, r2
 8009234:	b21a      	sxth	r2, r3
 8009236:	187b      	adds	r3, r7, r1
 8009238:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800923a:	19bb      	adds	r3, r7, r6
 800923c:	881b      	ldrh	r3, [r3, #0]
 800923e:	3b05      	subs	r3, #5
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	18d3      	adds	r3, r2, r3
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	2217      	movs	r2, #23
 8009248:	18ba      	adds	r2, r7, r2
 800924a:	0011      	movs	r1, r2
 800924c:	0018      	movs	r0, r3
 800924e:	f7ff fe31 	bl	8008eb4 <ascii_to_value>
 8009252:	0003      	movs	r3, r0
 8009254:	001a      	movs	r2, r3
 8009256:	2301      	movs	r3, #1
 8009258:	4053      	eors	r3, r2
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b00      	cmp	r3, #0
 800925e:	d112      	bne.n	8009286 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8009260:	19bb      	adds	r3, r7, r6
 8009262:	881b      	ldrh	r3, [r3, #0]
 8009264:	3b04      	subs	r3, #4
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	18d3      	adds	r3, r2, r3
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	2216      	movs	r2, #22
 800926e:	18ba      	adds	r2, r7, r2
 8009270:	0011      	movs	r1, r2
 8009272:	0018      	movs	r0, r3
 8009274:	f7ff fe1e 	bl	8008eb4 <ascii_to_value>
 8009278:	0003      	movs	r3, r0
 800927a:	001a      	movs	r2, r3
 800927c:	2301      	movs	r3, #1
 800927e:	4053      	eors	r3, r2
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d005      	beq.n	8009292 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8009286:	4b39      	ldr	r3, [pc, #228]	; (800936c <astronode_decode_answer_transport+0x31c>)
 8009288:	0018      	movs	r0, r3
 800928a:	f7fa f885 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 800928e:	2300      	movs	r3, #0
 8009290:	e062      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8009292:	2017      	movs	r0, #23
 8009294:	183b      	adds	r3, r7, r0
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	b29b      	uxth	r3, r3
 800929a:	031b      	lsls	r3, r3, #12
 800929c:	b299      	uxth	r1, r3
 800929e:	2416      	movs	r4, #22
 80092a0:	193b      	adds	r3, r7, r4
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	021b      	lsls	r3, r3, #8
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	2318      	movs	r3, #24
 80092ac:	18fb      	adds	r3, r7, r3
 80092ae:	188a      	adds	r2, r1, r2
 80092b0:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80092b2:	250a      	movs	r5, #10
 80092b4:	197b      	adds	r3, r7, r5
 80092b6:	881b      	ldrh	r3, [r3, #0]
 80092b8:	3b03      	subs	r3, #3
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	18d3      	adds	r3, r2, r3
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	183a      	adds	r2, r7, r0
 80092c2:	0011      	movs	r1, r2
 80092c4:	0018      	movs	r0, r3
 80092c6:	f7ff fdf5 	bl	8008eb4 <ascii_to_value>
 80092ca:	0003      	movs	r3, r0
 80092cc:	001a      	movs	r2, r3
 80092ce:	2301      	movs	r3, #1
 80092d0:	4053      	eors	r3, r2
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d111      	bne.n	80092fc <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80092d8:	197b      	adds	r3, r7, r5
 80092da:	881b      	ldrh	r3, [r3, #0]
 80092dc:	3b02      	subs	r3, #2
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	18d3      	adds	r3, r2, r3
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	193a      	adds	r2, r7, r4
 80092e6:	0011      	movs	r1, r2
 80092e8:	0018      	movs	r0, r3
 80092ea:	f7ff fde3 	bl	8008eb4 <ascii_to_value>
 80092ee:	0003      	movs	r3, r0
 80092f0:	001a      	movs	r2, r3
 80092f2:	2301      	movs	r3, #1
 80092f4:	4053      	eors	r3, r2
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d005      	beq.n	8009308 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80092fc:	4b1b      	ldr	r3, [pc, #108]	; (800936c <astronode_decode_answer_transport+0x31c>)
 80092fe:	0018      	movs	r0, r3
 8009300:	f7fa f84a 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 8009304:	2300      	movs	r3, #0
 8009306:	e027      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8009308:	2317      	movs	r3, #23
 800930a:	18fb      	adds	r3, r7, r3
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	b29b      	uxth	r3, r3
 8009310:	011b      	lsls	r3, r3, #4
 8009312:	b29a      	uxth	r2, r3
 8009314:	2316      	movs	r3, #22
 8009316:	18fb      	adds	r3, r7, r3
 8009318:	781b      	ldrb	r3, [r3, #0]
 800931a:	b29b      	uxth	r3, r3
 800931c:	18d3      	adds	r3, r2, r3
 800931e:	b299      	uxth	r1, r3
 8009320:	2018      	movs	r0, #24
 8009322:	183b      	adds	r3, r7, r0
 8009324:	183a      	adds	r2, r7, r0
 8009326:	8812      	ldrh	r2, [r2, #0]
 8009328:	188a      	adds	r2, r1, r2
 800932a:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 800932c:	183a      	adds	r2, r7, r0
 800932e:	231a      	movs	r3, #26
 8009330:	18fb      	adds	r3, r7, r3
 8009332:	8812      	ldrh	r2, [r2, #0]
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	429a      	cmp	r2, r3
 8009338:	d005      	beq.n	8009346 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 800933a:	4b0e      	ldr	r3, [pc, #56]	; (8009374 <astronode_decode_answer_transport+0x324>)
 800933c:	0018      	movs	r0, r3
 800933e:	f7fa f82b 	bl	8003398 <send_debug_logs>
        return RS_FAILURE;
 8009342:	2300      	movs	r3, #0
 8009344:	e008      	b.n	8009358 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	2bff      	cmp	r3, #255	; 0xff
 800934c:	d103      	bne.n	8009356 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	0018      	movs	r0, r3
 8009352:	f000 f8c3 	bl	80094dc <check_for_error>
    }

    return RS_SUCCESS;
 8009356:	2301      	movs	r3, #1
}
 8009358:	0018      	movs	r0, r3
 800935a:	46bd      	mov	sp, r7
 800935c:	b009      	add	sp, #36	; 0x24
 800935e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009360:	08013eac 	.word	0x08013eac
 8009364:	08013efc 	.word	0x08013efc
 8009368:	08013f4c 	.word	0x08013f4c
 800936c:	08013f9c 	.word	0x08013f9c
 8009370:	0000ffff 	.word	0x0000ffff
 8009374:	08013fe8 	.word	0x08013fe8

08009378 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8009378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800937a:	4c2b      	ldr	r4, [pc, #172]	; (8009428 <astronode_transport_send_receive+0xb0>)
 800937c:	44a5      	add	sp, r4
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8009384:	4b29      	ldr	r3, [pc, #164]	; (800942c <astronode_transport_send_receive+0xb4>)
 8009386:	25ca      	movs	r5, #202	; 0xca
 8009388:	00ad      	lsls	r5, r5, #2
 800938a:	195b      	adds	r3, r3, r5
 800938c:	19db      	adds	r3, r3, r7
 800938e:	2200      	movs	r2, #0
 8009390:	601a      	str	r2, [r3, #0]
 8009392:	3304      	adds	r3, #4
 8009394:	22c4      	movs	r2, #196	; 0xc4
 8009396:	0052      	lsls	r2, r2, #1
 8009398:	2100      	movs	r1, #0
 800939a:	0018      	movs	r0, r3
 800939c:	f002 ff1e 	bl	800c1dc <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80093a0:	4b23      	ldr	r3, [pc, #140]	; (8009430 <astronode_transport_send_receive+0xb8>)
 80093a2:	195b      	adds	r3, r3, r5
 80093a4:	19db      	adds	r3, r3, r7
 80093a6:	2200      	movs	r2, #0
 80093a8:	601a      	str	r2, [r3, #0]
 80093aa:	3304      	adds	r3, #4
 80093ac:	22c4      	movs	r2, #196	; 0xc4
 80093ae:	0052      	lsls	r2, r2, #1
 80093b0:	2100      	movs	r1, #0
 80093b2:	0018      	movs	r0, r3
 80093b4:	f002 ff12 	bl	800c1dc <memset>
    uint16_t answer_length =  0;
 80093b8:	4b1e      	ldr	r3, [pc, #120]	; (8009434 <astronode_transport_send_receive+0xbc>)
 80093ba:	195b      	adds	r3, r3, r5
 80093bc:	19db      	adds	r3, r3, r7
 80093be:	2200      	movs	r2, #0
 80093c0:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80093c2:	4e1d      	ldr	r6, [pc, #116]	; (8009438 <astronode_transport_send_receive+0xc0>)
 80093c4:	19bc      	adds	r4, r7, r6
 80093c6:	23cc      	movs	r3, #204	; 0xcc
 80093c8:	005b      	lsls	r3, r3, #1
 80093ca:	18fa      	adds	r2, r7, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	0011      	movs	r1, r2
 80093d0:	0018      	movs	r0, r3
 80093d2:	f7ff fd9b 	bl	8008f0c <astronode_create_request_transport>
 80093d6:	0003      	movs	r3, r0
 80093d8:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80093da:	19bb      	adds	r3, r7, r6
 80093dc:	881a      	ldrh	r2, [r3, #0]
 80093de:	23cc      	movs	r3, #204	; 0xcc
 80093e0:	005b      	lsls	r3, r3, #1
 80093e2:	18fb      	adds	r3, r7, r3
 80093e4:	0011      	movs	r1, r2
 80093e6:	0018      	movs	r0, r3
 80093e8:	f7fa fa34 	bl	8003854 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80093ec:	230a      	movs	r3, #10
 80093ee:	18fa      	adds	r2, r7, r3
 80093f0:	240c      	movs	r4, #12
 80093f2:	193b      	adds	r3, r7, r4
 80093f4:	0011      	movs	r1, r2
 80093f6:	0018      	movs	r0, r3
 80093f8:	f000 f92c 	bl	8009654 <receive_astronode_answer>
 80093fc:	0003      	movs	r3, r0
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d10a      	bne.n	8009418 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8009402:	4b0c      	ldr	r3, [pc, #48]	; (8009434 <astronode_transport_send_receive+0xbc>)
 8009404:	195b      	adds	r3, r3, r5
 8009406:	19db      	adds	r3, r3, r7
 8009408:	8819      	ldrh	r1, [r3, #0]
 800940a:	683a      	ldr	r2, [r7, #0]
 800940c:	193b      	adds	r3, r7, r4
 800940e:	0018      	movs	r0, r3
 8009410:	f7ff fe1e 	bl	8009050 <astronode_decode_answer_transport>
 8009414:	0003      	movs	r3, r0
 8009416:	e000      	b.n	800941a <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8009418:	2300      	movs	r3, #0
    }
}
 800941a:	0018      	movs	r0, r3
 800941c:	46bd      	mov	sp, r7
 800941e:	23cb      	movs	r3, #203	; 0xcb
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	449d      	add	sp, r3
 8009424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009426:	46c0      	nop			; (mov r8, r8)
 8009428:	fffffcd4 	.word	0xfffffcd4
 800942c:	fffffe70 	.word	0xfffffe70
 8009430:	fffffce4 	.word	0xfffffce4
 8009434:	fffffce2 	.word	0xfffffce2
 8009438:	00000326 	.word	0x00000326

0800943c <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 800943c:	b590      	push	{r4, r7, lr}
 800943e:	b085      	sub	sp, #20
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	0008      	movs	r0, r1
 8009446:	0011      	movs	r1, r2
 8009448:	1cbb      	adds	r3, r7, #2
 800944a:	1c02      	adds	r2, r0, #0
 800944c:	801a      	strh	r2, [r3, #0]
 800944e:	003b      	movs	r3, r7
 8009450:	1c0a      	adds	r2, r1, #0
 8009452:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8009454:	230e      	movs	r3, #14
 8009456:	18fb      	adds	r3, r7, r3
 8009458:	003a      	movs	r2, r7
 800945a:	8812      	ldrh	r2, [r2, #0]
 800945c:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 800945e:	e02e      	b.n	80094be <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8009460:	240e      	movs	r4, #14
 8009462:	193b      	adds	r3, r7, r4
 8009464:	881b      	ldrh	r3, [r3, #0]
 8009466:	0a1b      	lsrs	r3, r3, #8
 8009468:	b299      	uxth	r1, r3
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	1c5a      	adds	r2, r3, #1
 800946e:	607a      	str	r2, [r7, #4]
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	b29a      	uxth	r2, r3
 8009474:	200c      	movs	r0, #12
 8009476:	183b      	adds	r3, r7, r0
 8009478:	404a      	eors	r2, r1
 800947a:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 800947c:	183b      	adds	r3, r7, r0
 800947e:	881b      	ldrh	r3, [r3, #0]
 8009480:	091b      	lsrs	r3, r3, #4
 8009482:	b299      	uxth	r1, r3
 8009484:	183b      	adds	r3, r7, r0
 8009486:	183a      	adds	r2, r7, r0
 8009488:	8812      	ldrh	r2, [r2, #0]
 800948a:	404a      	eors	r2, r1
 800948c:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 800948e:	0021      	movs	r1, r4
 8009490:	187b      	adds	r3, r7, r1
 8009492:	881b      	ldrh	r3, [r3, #0]
 8009494:	021b      	lsls	r3, r3, #8
 8009496:	b21a      	sxth	r2, r3
 8009498:	183b      	adds	r3, r7, r0
 800949a:	881b      	ldrh	r3, [r3, #0]
 800949c:	031b      	lsls	r3, r3, #12
 800949e:	b21b      	sxth	r3, r3
 80094a0:	4053      	eors	r3, r2
 80094a2:	b21a      	sxth	r2, r3
 80094a4:	183b      	adds	r3, r7, r0
 80094a6:	881b      	ldrh	r3, [r3, #0]
 80094a8:	015b      	lsls	r3, r3, #5
 80094aa:	b21b      	sxth	r3, r3
 80094ac:	4053      	eors	r3, r2
 80094ae:	b21a      	sxth	r2, r3
 80094b0:	183b      	adds	r3, r7, r0
 80094b2:	2000      	movs	r0, #0
 80094b4:	5e1b      	ldrsh	r3, [r3, r0]
 80094b6:	4053      	eors	r3, r2
 80094b8:	b21a      	sxth	r2, r3
 80094ba:	187b      	adds	r3, r7, r1
 80094bc:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80094be:	1cbb      	adds	r3, r7, #2
 80094c0:	881b      	ldrh	r3, [r3, #0]
 80094c2:	1cba      	adds	r2, r7, #2
 80094c4:	1e59      	subs	r1, r3, #1
 80094c6:	8011      	strh	r1, [r2, #0]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1c9      	bne.n	8009460 <calculate_crc+0x24>
    }
    return crc;
 80094cc:	230e      	movs	r3, #14
 80094ce:	18fb      	adds	r3, r7, r3
 80094d0:	881b      	ldrh	r3, [r3, #0]
}
 80094d2:	0018      	movs	r0, r3
 80094d4:	46bd      	mov	sp, r7
 80094d6:	b005      	add	sp, #20
 80094d8:	bd90      	pop	{r4, r7, pc}
	...

080094dc <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b084      	sub	sp, #16
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	785b      	ldrb	r3, [r3, #1]
 80094e8:	b299      	uxth	r1, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	789b      	ldrb	r3, [r3, #2]
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	021b      	lsls	r3, r3, #8
 80094f2:	b29a      	uxth	r2, r3
 80094f4:	200e      	movs	r0, #14
 80094f6:	183b      	adds	r3, r7, r0
 80094f8:	188a      	adds	r2, r1, r2
 80094fa:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 80094fc:	183b      	adds	r3, r7, r0
 80094fe:	881b      	ldrh	r3, [r3, #0]
 8009500:	4a40      	ldr	r2, [pc, #256]	; (8009604 <check_for_error+0x128>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d100      	bne.n	8009508 <check_for_error+0x2c>
 8009506:	e06f      	b.n	80095e8 <check_for_error+0x10c>
 8009508:	4a3e      	ldr	r2, [pc, #248]	; (8009604 <check_for_error+0x128>)
 800950a:	4293      	cmp	r3, r2
 800950c:	dd00      	ble.n	8009510 <check_for_error+0x34>
 800950e:	e070      	b.n	80095f2 <check_for_error+0x116>
 8009510:	4a3d      	ldr	r2, [pc, #244]	; (8009608 <check_for_error+0x12c>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d100      	bne.n	8009518 <check_for_error+0x3c>
 8009516:	e062      	b.n	80095de <check_for_error+0x102>
 8009518:	4a3b      	ldr	r2, [pc, #236]	; (8009608 <check_for_error+0x12c>)
 800951a:	4293      	cmp	r3, r2
 800951c:	dd00      	ble.n	8009520 <check_for_error+0x44>
 800951e:	e068      	b.n	80095f2 <check_for_error+0x116>
 8009520:	4a3a      	ldr	r2, [pc, #232]	; (800960c <check_for_error+0x130>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d056      	beq.n	80095d4 <check_for_error+0xf8>
 8009526:	4a39      	ldr	r2, [pc, #228]	; (800960c <check_for_error+0x130>)
 8009528:	4293      	cmp	r3, r2
 800952a:	dd00      	ble.n	800952e <check_for_error+0x52>
 800952c:	e061      	b.n	80095f2 <check_for_error+0x116>
 800952e:	4a38      	ldr	r2, [pc, #224]	; (8009610 <check_for_error+0x134>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d04a      	beq.n	80095ca <check_for_error+0xee>
 8009534:	4a36      	ldr	r2, [pc, #216]	; (8009610 <check_for_error+0x134>)
 8009536:	4293      	cmp	r3, r2
 8009538:	dc5b      	bgt.n	80095f2 <check_for_error+0x116>
 800953a:	4a36      	ldr	r2, [pc, #216]	; (8009614 <check_for_error+0x138>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d03f      	beq.n	80095c0 <check_for_error+0xe4>
 8009540:	4a34      	ldr	r2, [pc, #208]	; (8009614 <check_for_error+0x138>)
 8009542:	4293      	cmp	r3, r2
 8009544:	dc55      	bgt.n	80095f2 <check_for_error+0x116>
 8009546:	4a34      	ldr	r2, [pc, #208]	; (8009618 <check_for_error+0x13c>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d034      	beq.n	80095b6 <check_for_error+0xda>
 800954c:	4a32      	ldr	r2, [pc, #200]	; (8009618 <check_for_error+0x13c>)
 800954e:	4293      	cmp	r3, r2
 8009550:	dc4f      	bgt.n	80095f2 <check_for_error+0x116>
 8009552:	4a32      	ldr	r2, [pc, #200]	; (800961c <check_for_error+0x140>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d029      	beq.n	80095ac <check_for_error+0xd0>
 8009558:	4a30      	ldr	r2, [pc, #192]	; (800961c <check_for_error+0x140>)
 800955a:	4293      	cmp	r3, r2
 800955c:	dc49      	bgt.n	80095f2 <check_for_error+0x116>
 800955e:	4a30      	ldr	r2, [pc, #192]	; (8009620 <check_for_error+0x144>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d01e      	beq.n	80095a2 <check_for_error+0xc6>
 8009564:	4a2e      	ldr	r2, [pc, #184]	; (8009620 <check_for_error+0x144>)
 8009566:	4293      	cmp	r3, r2
 8009568:	dc43      	bgt.n	80095f2 <check_for_error+0x116>
 800956a:	2222      	movs	r2, #34	; 0x22
 800956c:	32ff      	adds	r2, #255	; 0xff
 800956e:	4293      	cmp	r3, r2
 8009570:	d012      	beq.n	8009598 <check_for_error+0xbc>
 8009572:	2291      	movs	r2, #145	; 0x91
 8009574:	0052      	lsls	r2, r2, #1
 8009576:	4293      	cmp	r3, r2
 8009578:	da3b      	bge.n	80095f2 <check_for_error+0x116>
 800957a:	2b01      	cmp	r3, #1
 800957c:	d002      	beq.n	8009584 <check_for_error+0xa8>
 800957e:	2b11      	cmp	r3, #17
 8009580:	d005      	beq.n	800958e <check_for_error+0xb2>
 8009582:	e036      	b.n	80095f2 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8009584:	4b27      	ldr	r3, [pc, #156]	; (8009624 <check_for_error+0x148>)
 8009586:	0018      	movs	r0, r3
 8009588:	f7f9 ff06 	bl	8003398 <send_debug_logs>
            break;
 800958c:	e036      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 800958e:	4b26      	ldr	r3, [pc, #152]	; (8009628 <check_for_error+0x14c>)
 8009590:	0018      	movs	r0, r3
 8009592:	f7f9 ff01 	bl	8003398 <send_debug_logs>
            break;
 8009596:	e031      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8009598:	4b24      	ldr	r3, [pc, #144]	; (800962c <check_for_error+0x150>)
 800959a:	0018      	movs	r0, r3
 800959c:	f7f9 fefc 	bl	8003398 <send_debug_logs>
            break;
 80095a0:	e02c      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 80095a2:	4b23      	ldr	r3, [pc, #140]	; (8009630 <check_for_error+0x154>)
 80095a4:	0018      	movs	r0, r3
 80095a6:	f7f9 fef7 	bl	8003398 <send_debug_logs>
            break;
 80095aa:	e027      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80095ac:	4b21      	ldr	r3, [pc, #132]	; (8009634 <check_for_error+0x158>)
 80095ae:	0018      	movs	r0, r3
 80095b0:	f7f9 fef2 	bl	8003398 <send_debug_logs>
            break;
 80095b4:	e022      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80095b6:	4b20      	ldr	r3, [pc, #128]	; (8009638 <check_for_error+0x15c>)
 80095b8:	0018      	movs	r0, r3
 80095ba:	f7f9 feed 	bl	8003398 <send_debug_logs>
            break;
 80095be:	e01d      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80095c0:	4b1e      	ldr	r3, [pc, #120]	; (800963c <check_for_error+0x160>)
 80095c2:	0018      	movs	r0, r3
 80095c4:	f7f9 fee8 	bl	8003398 <send_debug_logs>
            break;
 80095c8:	e018      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80095ca:	4b1d      	ldr	r3, [pc, #116]	; (8009640 <check_for_error+0x164>)
 80095cc:	0018      	movs	r0, r3
 80095ce:	f7f9 fee3 	bl	8003398 <send_debug_logs>
            break;
 80095d2:	e013      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80095d4:	4b1b      	ldr	r3, [pc, #108]	; (8009644 <check_for_error+0x168>)
 80095d6:	0018      	movs	r0, r3
 80095d8:	f7f9 fede 	bl	8003398 <send_debug_logs>
            break;
 80095dc:	e00e      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80095de:	4b1a      	ldr	r3, [pc, #104]	; (8009648 <check_for_error+0x16c>)
 80095e0:	0018      	movs	r0, r3
 80095e2:	f7f9 fed9 	bl	8003398 <send_debug_logs>
            break;
 80095e6:	e009      	b.n	80095fc <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80095e8:	4b18      	ldr	r3, [pc, #96]	; (800964c <check_for_error+0x170>)
 80095ea:	0018      	movs	r0, r3
 80095ec:	f7f9 fed4 	bl	8003398 <send_debug_logs>
            break;
 80095f0:	e004      	b.n	80095fc <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80095f2:	4b17      	ldr	r3, [pc, #92]	; (8009650 <check_for_error+0x174>)
 80095f4:	0018      	movs	r0, r3
 80095f6:	f7f9 fecf 	bl	8003398 <send_debug_logs>
            break;
 80095fa:	46c0      	nop			; (mov r8, r8)
    }
}
 80095fc:	46c0      	nop			; (mov r8, r8)
 80095fe:	46bd      	mov	sp, r7
 8009600:	b004      	add	sp, #16
 8009602:	bd80      	pop	{r7, pc}
 8009604:	00004601 	.word	0x00004601
 8009608:	00004501 	.word	0x00004501
 800960c:	00003501 	.word	0x00003501
 8009610:	00002601 	.word	0x00002601
 8009614:	00002511 	.word	0x00002511
 8009618:	00002501 	.word	0x00002501
 800961c:	00000611 	.word	0x00000611
 8009620:	00000601 	.word	0x00000601
 8009624:	0801402c 	.word	0x0801402c
 8009628:	08014078 	.word	0x08014078
 800962c:	080140dc 	.word	0x080140dc
 8009630:	08014114 	.word	0x08014114
 8009634:	080141b8 	.word	0x080141b8
 8009638:	08014220 	.word	0x08014220
 800963c:	08014280 	.word	0x08014280
 8009640:	0801430c 	.word	0x0801430c
 8009644:	0801436c 	.word	0x0801436c
 8009648:	08014418 	.word	0x08014418
 800964c:	08014464 	.word	0x08014464
 8009650:	080144ac 	.word	0x080144ac

08009654 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8009654:	b5b0      	push	{r4, r5, r7, lr}
 8009656:	b086      	sub	sp, #24
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 800965e:	230f      	movs	r3, #15
 8009660:	18fb      	adds	r3, r7, r3
 8009662:	2200      	movs	r2, #0
 8009664:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 8009666:	2316      	movs	r3, #22
 8009668:	18fb      	adds	r3, r7, r3
 800966a:	2200      	movs	r2, #0
 800966c:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 800966e:	f7fa f90f 	bl	8003890 <get_systick>
 8009672:	0003      	movs	r3, r0
 8009674:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 8009676:	2315      	movs	r3, #21
 8009678:	18fb      	adds	r3, r7, r3
 800967a:	2200      	movs	r2, #0
 800967c:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 800967e:	e054      	b.n	800972a <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8009680:	4a34      	ldr	r2, [pc, #208]	; (8009754 <receive_astronode_answer+0x100>)
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	0011      	movs	r1, r2
 8009686:	0018      	movs	r0, r3
 8009688:	f7fa f90a 	bl	80038a0 <is_systick_timeout_over>
 800968c:	1e03      	subs	r3, r0, #0
 800968e:	d005      	beq.n	800969c <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8009690:	4b31      	ldr	r3, [pc, #196]	; (8009758 <receive_astronode_answer+0x104>)
 8009692:	0018      	movs	r0, r3
 8009694:	f7f9 fe80 	bl	8003398 <send_debug_logs>
            return RS_FAILURE;
 8009698:	2300      	movs	r3, #0
 800969a:	e057      	b.n	800974c <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 800969c:	250f      	movs	r5, #15
 800969e:	197b      	adds	r3, r7, r5
 80096a0:	0018      	movs	r0, r3
 80096a2:	f7fa f913 	bl	80038cc <is_astronode_character_received>
 80096a6:	0003      	movs	r3, r0
 80096a8:	0019      	movs	r1, r3
 80096aa:	2016      	movs	r0, #22
 80096ac:	183b      	adds	r3, r7, r0
 80096ae:	183a      	adds	r2, r7, r0
 80096b0:	8812      	ldrh	r2, [r2, #0]
 80096b2:	801a      	strh	r2, [r3, #0]
 80096b4:	2415      	movs	r4, #21
 80096b6:	193b      	adds	r3, r7, r4
 80096b8:	193a      	adds	r2, r7, r4
 80096ba:	7812      	ldrb	r2, [r2, #0]
 80096bc:	701a      	strb	r2, [r3, #0]
 80096be:	2900      	cmp	r1, #0
 80096c0:	d033      	beq.n	800972a <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80096c2:	197b      	adds	r3, r7, r5
 80096c4:	781b      	ldrb	r3, [r3, #0]
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d105      	bne.n	80096d6 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80096ca:	193b      	adds	r3, r7, r4
 80096cc:	2200      	movs	r2, #0
 80096ce:	701a      	strb	r2, [r3, #0]
                length = 0;
 80096d0:	183b      	adds	r3, r7, r0
 80096d2:	2200      	movs	r2, #0
 80096d4:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80096d6:	2116      	movs	r1, #22
 80096d8:	187b      	adds	r3, r7, r1
 80096da:	881b      	ldrh	r3, [r3, #0]
 80096dc:	687a      	ldr	r2, [r7, #4]
 80096de:	18d3      	adds	r3, r2, r3
 80096e0:	220f      	movs	r2, #15
 80096e2:	18ba      	adds	r2, r7, r2
 80096e4:	7812      	ldrb	r2, [r2, #0]
 80096e6:	701a      	strb	r2, [r3, #0]
            length++;
 80096e8:	187b      	adds	r3, r7, r1
 80096ea:	881a      	ldrh	r2, [r3, #0]
 80096ec:	187b      	adds	r3, r7, r1
 80096ee:	3201      	adds	r2, #1
 80096f0:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80096f2:	187b      	adds	r3, r7, r1
 80096f4:	881b      	ldrh	r3, [r3, #0]
 80096f6:	2bb2      	cmp	r3, #178	; 0xb2
 80096f8:	d905      	bls.n	8009706 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80096fa:	4b18      	ldr	r3, [pc, #96]	; (800975c <receive_astronode_answer+0x108>)
 80096fc:	0018      	movs	r0, r3
 80096fe:	f7f9 fe4b 	bl	8003398 <send_debug_logs>
                return RS_FAILURE;
 8009702:	2300      	movs	r3, #0
 8009704:	e022      	b.n	800974c <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8009706:	230f      	movs	r3, #15
 8009708:	18fb      	adds	r3, r7, r3
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	2b03      	cmp	r3, #3
 800970e:	d10c      	bne.n	800972a <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8009710:	2216      	movs	r2, #22
 8009712:	18bb      	adds	r3, r7, r2
 8009714:	881b      	ldrh	r3, [r3, #0]
 8009716:	2b01      	cmp	r3, #1
 8009718:	d907      	bls.n	800972a <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	18ba      	adds	r2, r7, r2
 800971e:	8812      	ldrh	r2, [r2, #0]
 8009720:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8009722:	2315      	movs	r3, #21
 8009724:	18fb      	adds	r3, r7, r3
 8009726:	2201      	movs	r2, #1
 8009728:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 800972a:	2315      	movs	r3, #21
 800972c:	18fb      	adds	r3, r7, r3
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	2201      	movs	r2, #1
 8009732:	4053      	eors	r3, r2
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1a2      	bne.n	8009680 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 800973a:	4b09      	ldr	r3, [pc, #36]	; (8009760 <receive_astronode_answer+0x10c>)
 800973c:	0018      	movs	r0, r3
 800973e:	f7f9 fe2b 	bl	8003398 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	0018      	movs	r0, r3
 8009746:	f7f9 fe27 	bl	8003398 <send_debug_logs>

    return RS_SUCCESS;
 800974a:	2301      	movs	r3, #1
}
 800974c:	0018      	movs	r0, r3
 800974e:	46bd      	mov	sp, r7
 8009750:	b006      	add	sp, #24
 8009752:	bdb0      	pop	{r4, r5, r7, pc}
 8009754:	000005dc 	.word	0x000005dc
 8009758:	080144d0 	.word	0x080144d0
 800975c:	080144f4 	.word	0x080144f4
 8009760:	08014540 	.word	0x08014540

08009764 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	0002      	movs	r2, r0
 800976c:	6039      	str	r1, [r7, #0]
 800976e:	1dfb      	adds	r3, r7, #7
 8009770:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8009772:	1dfb      	adds	r3, r7, #7
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	091b      	lsrs	r3, r3, #4
 8009778:	b2db      	uxtb	r3, r3
 800977a:	001a      	movs	r2, r3
 800977c:	4b08      	ldr	r3, [pc, #32]	; (80097a0 <uint8_to_ascii_buffer+0x3c>)
 800977e:	5c9a      	ldrb	r2, [r3, r2]
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8009784:	1dfb      	adds	r3, r7, #7
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	220f      	movs	r2, #15
 800978a:	401a      	ands	r2, r3
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	3301      	adds	r3, #1
 8009790:	4903      	ldr	r1, [pc, #12]	; (80097a0 <uint8_to_ascii_buffer+0x3c>)
 8009792:	5c8a      	ldrb	r2, [r1, r2]
 8009794:	701a      	strb	r2, [r3, #0]
}
 8009796:	46c0      	nop			; (mov r8, r8)
 8009798:	46bd      	mov	sp, r7
 800979a:	b002      	add	sp, #8
 800979c:	bd80      	pop	{r7, pc}
 800979e:	46c0      	nop			; (mov r8, r8)
 80097a0:	080148a0 	.word	0x080148a0

080097a4 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 80097a4:	b590      	push	{r4, r7, lr}
 80097a6:	b087      	sub	sp, #28
 80097a8:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 80097aa:	1dfb      	adds	r3, r7, #7
 80097ac:	2200      	movs	r2, #0
 80097ae:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 80097b0:	e012      	b.n	80097d8 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 80097b2:	f7fa f835 	bl	8003820 <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 80097b6:	1dfc      	adds	r4, r7, #7
 80097b8:	2300      	movs	r3, #0
 80097ba:	9303      	str	r3, [sp, #12]
 80097bc:	2301      	movs	r3, #1
 80097be:	9302      	str	r3, [sp, #8]
 80097c0:	2301      	movs	r3, #1
 80097c2:	9301      	str	r3, [sp, #4]
 80097c4:	2301      	movs	r3, #1
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	2300      	movs	r3, #0
 80097ca:	2201      	movs	r2, #1
 80097cc:	2101      	movs	r1, #1
 80097ce:	2001      	movs	r0, #1
 80097d0:	f7fe fb64 	bl	8007e9c <astronode_send_cfg_wr>
 80097d4:	0003      	movs	r3, r0
 80097d6:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 80097d8:	1dfb      	adds	r3, r7, #7
 80097da:	781b      	ldrb	r3, [r3, #0]
 80097dc:	2201      	movs	r2, #1
 80097de:	4053      	eors	r3, r2
 80097e0:	b2db      	uxtb	r3, r3
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1e5      	bne.n	80097b2 <my_astro_init+0xe>
	}

	if ( cfg_wr )
 80097e6:	1dfb      	adds	r3, r7, #7
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00d      	beq.n	800980a <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 80097ee:	f7fe ffbb 	bl	8008768 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 80097f2:	f7fe fb1b 	bl	8007e2c <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 80097f6:	f7ff f8b1 	bl	800895c <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 80097fa:	f7fe fca5 	bl	8008148 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 80097fe:	f7fe fbf9 	bl	8007ff4 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8009802:	f7fe ff35 	bl	8008670 <astronode_send_pld_fr>
		return true ;
 8009806:	2301      	movs	r3, #1
 8009808:	e000      	b.n	800980c <my_astro_init+0x68>
	}
	else
	{
		return false ;
 800980a:	2300      	movs	r3, #0
	}
}
 800980c:	0018      	movs	r0, r3
 800980e:	46bd      	mov	sp, r7
 8009810:	b003      	add	sp, #12
 8009812:	bd90      	pop	{r4, r7, pc}

08009814 <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	0002      	movs	r2, r0
 800981c:	6039      	str	r1, [r7, #0]
 800981e:	1dbb      	adds	r3, r7, #6
 8009820:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	0018      	movs	r0, r3
 8009826:	f7f6 fc6d 	bl	8000104 <strlen>
 800982a:	0003      	movs	r3, r0
 800982c:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2ba0      	cmp	r3, #160	; 0xa0
 8009832:	d80b      	bhi.n	800984c <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	b29a      	uxth	r2, r3
 8009838:	6839      	ldr	r1, [r7, #0]
 800983a:	1dbb      	adds	r3, r7, #6
 800983c:	881b      	ldrh	r3, [r3, #0]
 800983e:	0018      	movs	r0, r3
 8009840:	f7fe fe6c 	bl	800851c <astronode_send_pld_er>
 8009844:	1e03      	subs	r3, r0, #0
 8009846:	d005      	beq.n	8009854 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8009848:	2301      	movs	r3, #1
 800984a:	e004      	b.n	8009856 <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 800984c:	4b04      	ldr	r3, [pc, #16]	; (8009860 <my_astro_add_payload_2_queue+0x4c>)
 800984e:	0018      	movs	r0, r3
 8009850:	f7f9 fda2 	bl	8003398 <send_debug_logs>
	}
	return false ;
 8009854:	2300      	movs	r3, #0
}
 8009856:	0018      	movs	r0, r3
 8009858:	46bd      	mov	sp, r7
 800985a:	b004      	add	sp, #16
 800985c:	bd80      	pop	{r7, pc}
 800985e:	46c0      	nop			; (mov r8, r8)
 8009860:	0801456c 	.word	0x0801456c

08009864 <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 8009864:	b580      	push	{r7, lr}
 8009866:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 8009868:	4b19      	ldr	r3, [pc, #100]	; (80098d0 <my_astro_handle_evt+0x6c>)
 800986a:	0018      	movs	r0, r3
 800986c:	f7f9 fd94 	bl	8003398 <send_debug_logs>
	astronode_send_evt_rr () ;
 8009870:	f7fe fd14 	bl	800829c <astronode_send_evt_rr>
	if (is_sak_available () )
 8009874:	f7ff fb00 	bl	8008e78 <is_sak_available>
 8009878:	1e03      	subs	r3, r0, #0
 800987a:	d007      	beq.n	800988c <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 800987c:	f7fe ffd8 	bl	8008830 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8009880:	f7ff f82c 	bl	80088dc <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 8009884:	4b13      	ldr	r3, [pc, #76]	; (80098d4 <my_astro_handle_evt+0x70>)
 8009886:	0018      	movs	r0, r3
 8009888:	f7f9 fd86 	bl	8003398 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 800988c:	f7ff fafe 	bl	8008e8c <is_astronode_reset>
 8009890:	1e03      	subs	r3, r0, #0
 8009892:	d005      	beq.n	80098a0 <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 8009894:	4b10      	ldr	r3, [pc, #64]	; (80098d8 <my_astro_handle_evt+0x74>)
 8009896:	0018      	movs	r0, r3
 8009898:	f7f9 fd7e 	bl	8003398 <send_debug_logs>
	  astronode_send_res_cr () ;
 800989c:	f7fe ff24 	bl	80086e8 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 80098a0:	f7ff fafe 	bl	8008ea0 <is_command_available>
 80098a4:	1e03      	subs	r3, r0, #0
 80098a6:	d00e      	beq.n	80098c6 <my_astro_handle_evt+0x62>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 80098a8:	4b0c      	ldr	r3, [pc, #48]	; (80098dc <my_astro_handle_evt+0x78>)
 80098aa:	0018      	movs	r0, r3
 80098ac:	f7f9 fd74 	bl	8003398 <send_debug_logs>
	  if ( astronode_send_cmd_rr ( my_astro_rcv_cmd ) )
 80098b0:	4b0b      	ldr	r3, [pc, #44]	; (80098e0 <my_astro_handle_evt+0x7c>)
 80098b2:	0018      	movs	r0, r3
 80098b4:	f7ff f93c 	bl	8008b30 <astronode_send_cmd_rr>
 80098b8:	1e03      	subs	r3, r0, #0
 80098ba:	d002      	beq.n	80098c2 <my_astro_handle_evt+0x5e>
	  {
		  astro_rcv_cmd_flag = true ;
 80098bc:	4b09      	ldr	r3, [pc, #36]	; (80098e4 <my_astro_handle_evt+0x80>)
 80098be:	2201      	movs	r2, #1
 80098c0:	701a      	strb	r2, [r3, #0]
	  }
	  astronode_send_cmd_cr () ;
 80098c2:	f7ff f8f5 	bl	8008ab0 <astronode_send_cmd_cr>
	}
	return true ;
 80098c6:	2301      	movs	r3, #1
}
 80098c8:	0018      	movs	r0, r3
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	46c0      	nop			; (mov r8, r8)
 80098d0:	080145d4 	.word	0x080145d4
 80098d4:	08014608 	.word	0x08014608
 80098d8:	0801464c 	.word	0x0801464c
 80098dc:	08014688 	.word	0x08014688
 80098e0:	20000c0c 	.word	0x20000c0c
 80098e4:	20000c0a 	.word	0x20000c0a

080098e8 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	0011      	movs	r1, r2
 80098f8:	0018      	movs	r0, r3
 80098fa:	f7fe fd4f 	bl	800839c <astronode_send_geo_wr>
}
 80098fe:	46c0      	nop			; (mov r8, r8)
 8009900:	46bd      	mov	sp, r7
 8009902:	b002      	add	sp, #8
 8009904:	bd80      	pop	{r7, pc}
	...

08009908 <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 8009908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800990a:	4ca5      	ldr	r4, [pc, #660]	; (8009ba0 <my_gnss_acq_coordinates+0x298>)
 800990c:	44a5      	add	sp, r4
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 8009912:	4ba4      	ldr	r3, [pc, #656]	; (8009ba4 <my_gnss_acq_coordinates+0x29c>)
 8009914:	18fb      	adds	r3, r7, r3
 8009916:	2200      	movs	r2, #0
 8009918:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 800991a:	4ba3      	ldr	r3, [pc, #652]	; (8009ba8 <my_gnss_acq_coordinates+0x2a0>)
 800991c:	18fb      	adds	r3, r7, r3
 800991e:	2200      	movs	r2, #0
 8009920:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 8009922:	4ba2      	ldr	r3, [pc, #648]	; (8009bac <my_gnss_acq_coordinates+0x2a4>)
 8009924:	18fb      	adds	r3, r7, r3
 8009926:	2200      	movs	r2, #0
 8009928:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 800992a:	4ba1      	ldr	r3, [pc, #644]	; (8009bb0 <my_gnss_acq_coordinates+0x2a8>)
 800992c:	18fb      	adds	r3, r7, r3
 800992e:	2200      	movs	r2, #0
 8009930:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 8009932:	4ba0      	ldr	r3, [pc, #640]	; (8009bb4 <my_gnss_acq_coordinates+0x2ac>)
 8009934:	18fb      	adds	r3, r7, r3
 8009936:	2200      	movs	r2, #0
 8009938:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 800993a:	4b9f      	ldr	r3, [pc, #636]	; (8009bb8 <my_gnss_acq_coordinates+0x2b0>)
 800993c:	2486      	movs	r4, #134	; 0x86
 800993e:	00a4      	lsls	r4, r4, #2
 8009940:	191b      	adds	r3, r3, r4
 8009942:	19db      	adds	r3, r3, r7
 8009944:	2200      	movs	r2, #0
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	3304      	adds	r3, #4
 800994a:	22f6      	movs	r2, #246	; 0xf6
 800994c:	2100      	movs	r1, #0
 800994e:	0018      	movs	r0, r3
 8009950:	f002 fc44 	bl	800c1dc <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 8009954:	4b99      	ldr	r3, [pc, #612]	; (8009bbc <my_gnss_acq_coordinates+0x2b4>)
 8009956:	191b      	adds	r3, r3, r4
 8009958:	19db      	adds	r3, r3, r7
 800995a:	2200      	movs	r2, #0
 800995c:	601a      	str	r2, [r3, #0]
 800995e:	3304      	adds	r3, #4
 8009960:	22f6      	movs	r2, #246	; 0xf6
 8009962:	2100      	movs	r1, #0
 8009964:	0018      	movs	r0, r3
 8009966:	f002 fc39 	bl	800c1dc <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 800996a:	4b95      	ldr	r3, [pc, #596]	; (8009bc0 <my_gnss_acq_coordinates+0x2b8>)
 800996c:	2284      	movs	r2, #132	; 0x84
 800996e:	0092      	lsls	r2, r2, #2
 8009970:	18ba      	adds	r2, r7, r2
 8009972:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 8009974:	4b93      	ldr	r3, [pc, #588]	; (8009bc4 <my_gnss_acq_coordinates+0x2bc>)
 8009976:	2283      	movs	r2, #131	; 0x83
 8009978:	0092      	lsls	r2, r2, #2
 800997a:	18ba      	adds	r2, r7, r2
 800997c:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 800997e:	4b92      	ldr	r3, [pc, #584]	; (8009bc8 <my_gnss_acq_coordinates+0x2c0>)
 8009980:	2282      	movs	r2, #130	; 0x82
 8009982:	0092      	lsls	r2, r2, #2
 8009984:	18ba      	adds	r2, r7, r2
 8009986:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009988:	4b90      	ldr	r3, [pc, #576]	; (8009bcc <my_gnss_acq_coordinates+0x2c4>)
 800998a:	2281      	movs	r2, #129	; 0x81
 800998c:	0092      	lsls	r2, r2, #2
 800998e:	18ba      	adds	r2, r7, r2
 8009990:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2230      	movs	r2, #48	; 0x30
 8009996:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 8009998:	6879      	ldr	r1, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	4b8c      	ldr	r3, [pc, #560]	; (8009bd0 <my_gnss_acq_coordinates+0x2c8>)
 800999e:	608a      	str	r2, [r1, #8]
 80099a0:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 80099a2:	f7f9 ffc5 	bl	8003930 <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 80099a6:	e0c4      	b.n	8009b32 <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 80099a8:	4c80      	ldr	r4, [pc, #512]	; (8009bac <my_gnss_acq_coordinates+0x2a4>)
 80099aa:	193b      	adds	r3, r7, r4
 80099ac:	2101      	movs	r1, #1
 80099ae:	0018      	movs	r0, r3
 80099b0:	f7f9 ff12 	bl	80037d8 <my_gnss_receive_byte>
		if ( rx_byte )
 80099b4:	0020      	movs	r0, r4
 80099b6:	183b      	adds	r3, r7, r0
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	4c7b      	ldr	r4, [pc, #492]	; (8009ba8 <my_gnss_acq_coordinates+0x2a0>)
 80099bc:	193a      	adds	r2, r7, r4
 80099be:	1939      	adds	r1, r7, r4
 80099c0:	7809      	ldrb	r1, [r1, #0]
 80099c2:	7011      	strb	r1, [r2, #0]
 80099c4:	4d7b      	ldr	r5, [pc, #492]	; (8009bb4 <my_gnss_acq_coordinates+0x2ac>)
 80099c6:	197a      	adds	r2, r7, r5
 80099c8:	1979      	adds	r1, r7, r5
 80099ca:	7809      	ldrb	r1, [r1, #0]
 80099cc:	7011      	strb	r1, [r2, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d100      	bne.n	80099d4 <my_gnss_acq_coordinates+0xcc>
 80099d2:	e0ae      	b.n	8009b32 <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 80099d4:	4b76      	ldr	r3, [pc, #472]	; (8009bb0 <my_gnss_acq_coordinates+0x2a8>)
 80099d6:	18fa      	adds	r2, r7, r3
 80099d8:	2684      	movs	r6, #132	; 0x84
 80099da:	0076      	lsls	r6, r6, #1
 80099dc:	19b9      	adds	r1, r7, r6
 80099de:	183b      	adds	r3, r7, r0
 80099e0:	0018      	movs	r0, r3
 80099e2:	f000 fbf9 	bl	800a1d8 <my_nmea_message>
 80099e6:	0001      	movs	r1, r0
 80099e8:	193b      	adds	r3, r7, r4
 80099ea:	193a      	adds	r2, r7, r4
 80099ec:	7812      	ldrb	r2, [r2, #0]
 80099ee:	701a      	strb	r2, [r3, #0]
 80099f0:	197b      	adds	r3, r7, r5
 80099f2:	197a      	adds	r2, r7, r5
 80099f4:	7812      	ldrb	r2, [r2, #0]
 80099f6:	701a      	strb	r2, [r3, #0]
 80099f8:	2902      	cmp	r1, #2
 80099fa:	d000      	beq.n	80099fe <my_gnss_acq_coordinates+0xf6>
 80099fc:	e099      	b.n	8009b32 <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80099fe:	19bb      	adds	r3, r7, r6
 8009a00:	0018      	movs	r0, r3
 8009a02:	f000 fca9 	bl	800a358 <is_my_nmea_checksum_ok>
 8009a06:	0003      	movs	r3, r0
 8009a08:	0019      	movs	r1, r3
 8009a0a:	193b      	adds	r3, r7, r4
 8009a0c:	193a      	adds	r2, r7, r4
 8009a0e:	7812      	ldrb	r2, [r2, #0]
 8009a10:	701a      	strb	r2, [r3, #0]
 8009a12:	197b      	adds	r3, r7, r5
 8009a14:	197a      	adds	r2, r7, r5
 8009a16:	7812      	ldrb	r2, [r2, #0]
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	2900      	cmp	r1, #0
 8009a1c:	d100      	bne.n	8009a20 <my_gnss_acq_coordinates+0x118>
 8009a1e:	e088      	b.n	8009b32 <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 8009a20:	193b      	adds	r3, r7, r4
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	2201      	movs	r2, #1
 8009a26:	4053      	eors	r3, r2
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d015      	beq.n	8009a5a <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	7c1b      	ldrb	r3, [r3, #16]
 8009a32:	2b33      	cmp	r3, #51	; 0x33
 8009a34:	d111      	bne.n	8009a5a <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 8009a36:	2383      	movs	r3, #131	; 0x83
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	18fb      	adds	r3, r7, r3
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	19bb      	adds	r3, r7, r6
 8009a40:	0011      	movs	r1, r2
 8009a42:	0018      	movs	r0, r3
 8009a44:	f002 fc3f 	bl	800c2c6 <strstr>
 8009a48:	1e03      	subs	r3, r0, #0
 8009a4a:	d006      	beq.n	8009a5a <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeśli masz fix to na pewno czas jest dobry
 8009a4c:	19bb      	adds	r3, r7, r6
 8009a4e:	0018      	movs	r0, r3
 8009a50:	f000 f9a6 	bl	8009da0 <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 8009a54:	193b      	adds	r3, r7, r4
 8009a56:	2201      	movs	r2, #1
 8009a58:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego później monitorować, bo jest cała kaskada wiadomości
 8009a5a:	2384      	movs	r3, #132	; 0x84
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	18fb      	adds	r3, r7, r3
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	2484      	movs	r4, #132	; 0x84
 8009a64:	0064      	lsls	r4, r4, #1
 8009a66:	193b      	adds	r3, r7, r4
 8009a68:	0011      	movs	r1, r2
 8009a6a:	0018      	movs	r0, r3
 8009a6c:	f002 fc2b 	bl	800c2c6 <strstr>
 8009a70:	1e03      	subs	r3, r0, #0
 8009a72:	d012      	beq.n	8009a9a <my_gnss_acq_coordinates+0x192>
 8009a74:	4d4f      	ldr	r5, [pc, #316]	; (8009bb4 <my_gnss_acq_coordinates+0x2ac>)
 8009a76:	197b      	adds	r3, r7, r5
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	2b02      	cmp	r3, #2
 8009a7c:	d80d      	bhi.n	8009a9a <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 8009a7e:	4b55      	ldr	r3, [pc, #340]	; (8009bd4 <my_gnss_acq_coordinates+0x2cc>)
 8009a80:	881a      	ldrh	r2, [r3, #0]
 8009a82:	4b55      	ldr	r3, [pc, #340]	; (8009bd8 <my_gnss_acq_coordinates+0x2d0>)
 8009a84:	881b      	ldrh	r3, [r3, #0]
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d85b      	bhi.n	8009b42 <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 8009a8a:	193b      	adds	r3, r7, r4
 8009a8c:	0018      	movs	r0, r3
 8009a8e:	f000 fe09 	bl	800a6a4 <my_nmea_get_gsv_tns>
 8009a92:	0003      	movs	r3, r0
 8009a94:	001a      	movs	r2, r3
 8009a96:	197b      	adds	r3, r7, r5
 8009a98:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorować cały czas
 8009a9a:	2382      	movs	r3, #130	; 0x82
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	18fb      	adds	r3, r7, r3
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	2484      	movs	r4, #132	; 0x84
 8009aa4:	0064      	lsls	r4, r4, #1
 8009aa6:	193b      	adds	r3, r7, r4
 8009aa8:	0011      	movs	r1, r2
 8009aaa:	0018      	movs	r0, r3
 8009aac:	f002 fc0b 	bl	800c2c6 <strstr>
 8009ab0:	1e03      	subs	r3, r0, #0
 8009ab2:	d010      	beq.n	8009ad6 <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8009ab4:	193b      	adds	r3, r7, r4
 8009ab6:	0018      	movs	r0, r3
 8009ab8:	f000 fbfa 	bl	800a2b0 <get_my_nmea_gngsa_fixed_mode_s>
 8009abc:	0003      	movs	r3, r0
 8009abe:	001a      	movs	r2, r3
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 8009ac4:	193b      	adds	r3, r7, r4
 8009ac6:	0018      	movs	r0, r3
 8009ac8:	f000 fbfd 	bl	800a2c6 <get_my_nmea_gngsa_pdop_d>
 8009acc:	0002      	movs	r2, r0
 8009ace:	000b      	movs	r3, r1
 8009ad0:	6879      	ldr	r1, [r7, #4]
 8009ad2:	608a      	str	r2, [r1, #8]
 8009ad4:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 8009ad6:	2381      	movs	r3, #129	; 0x81
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	18fb      	adds	r3, r7, r3
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	2384      	movs	r3, #132	; 0x84
 8009ae0:	005b      	lsls	r3, r3, #1
 8009ae2:	18fb      	adds	r3, r7, r3
 8009ae4:	0011      	movs	r1, r2
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f002 fbed 	bl	800c2c6 <strstr>
 8009aec:	1e03      	subs	r3, r0, #0
 8009aee:	d020      	beq.n	8009b32 <my_gnss_acq_coordinates+0x22a>
 8009af0:	4b2d      	ldr	r3, [pc, #180]	; (8009ba8 <my_gnss_acq_coordinates+0x2a0>)
 8009af2:	18fb      	adds	r3, r7, r3
 8009af4:	781b      	ldrb	r3, [r3, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d01b      	beq.n	8009b32 <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	7c1b      	ldrb	r3, [r3, #16]
 8009afe:	2b33      	cmp	r3, #51	; 0x33
 8009b00:	d121      	bne.n	8009b46 <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 8009b02:	4b2e      	ldr	r3, [pc, #184]	; (8009bbc <my_gnss_acq_coordinates+0x2b4>)
 8009b04:	2186      	movs	r1, #134	; 0x86
 8009b06:	0089      	lsls	r1, r1, #2
 8009b08:	185b      	adds	r3, r3, r1
 8009b0a:	19da      	adds	r2, r3, r7
 8009b0c:	4b2a      	ldr	r3, [pc, #168]	; (8009bb8 <my_gnss_acq_coordinates+0x2b0>)
 8009b0e:	185b      	adds	r3, r3, r1
 8009b10:	19db      	adds	r3, r3, r7
 8009b12:	0010      	movs	r0, r2
 8009b14:	0019      	movs	r1, r3
 8009b16:	23fa      	movs	r3, #250	; 0xfa
 8009b18:	001a      	movs	r2, r3
 8009b1a:	f002 fc8c 	bl	800c436 <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6898      	ldr	r0, [r3, #8]
 8009b22:	68d9      	ldr	r1, [r3, #12]
 8009b24:	4b2d      	ldr	r3, [pc, #180]	; (8009bdc <my_gnss_acq_coordinates+0x2d4>)
 8009b26:	681a      	ldr	r2, [r3, #0]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	f7f6 fc9d 	bl	8000468 <__aeabi_dcmple>
 8009b2e:	1e03      	subs	r3, r0, #0
 8009b30:	d10b      	bne.n	8009b4a <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 8009b32:	4b28      	ldr	r3, [pc, #160]	; (8009bd4 <my_gnss_acq_coordinates+0x2cc>)
 8009b34:	881a      	ldrh	r2, [r3, #0]
 8009b36:	4b2a      	ldr	r3, [pc, #168]	; (8009be0 <my_gnss_acq_coordinates+0x2d8>)
 8009b38:	881b      	ldrh	r3, [r3, #0]
 8009b3a:	429a      	cmp	r2, r3
 8009b3c:	d200      	bcs.n	8009b40 <my_gnss_acq_coordinates+0x238>
 8009b3e:	e733      	b.n	80099a8 <my_gnss_acq_coordinates+0xa0>
 8009b40:	e004      	b.n	8009b4c <my_gnss_acq_coordinates+0x244>
							break ;
 8009b42:	46c0      	nop			; (mov r8, r8)
 8009b44:	e002      	b.n	8009b4c <my_gnss_acq_coordinates+0x244>
							break ;
 8009b46:	46c0      	nop			; (mov r8, r8)
 8009b48:	e000      	b.n	8009b4c <my_gnss_acq_coordinates+0x244>
						{
							break ;
 8009b4a:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 8009b4c:	f7f9 ff00 	bl	8003950 <my_tim_stop>
	// WYŁĄCZYĆ I ZASAVEOWAĆ BRAK GLONASS BO OSTATNIO NIE ZROBIŁEM SAVE TO NVRAM

	if ( gngll_message[0] )
 8009b50:	4b1a      	ldr	r3, [pc, #104]	; (8009bbc <my_gnss_acq_coordinates+0x2b4>)
 8009b52:	2286      	movs	r2, #134	; 0x86
 8009b54:	0092      	lsls	r2, r2, #2
 8009b56:	189b      	adds	r3, r3, r2
 8009b58:	19db      	adds	r3, r3, r7
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00a      	beq.n	8009b76 <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	230c      	movs	r3, #12
 8009b64:	18fb      	adds	r3, r7, r3
 8009b66:	0011      	movs	r1, r2
 8009b68:	0018      	movs	r0, r3
 8009b6a:	f000 fcb1 	bl	800a4d0 <my_nmea_get_gngll_coordinates>
		r = true ;
 8009b6e:	4b0d      	ldr	r3, [pc, #52]	; (8009ba4 <my_gnss_acq_coordinates+0x29c>)
 8009b70:	18fb      	adds	r3, r7, r3
 8009b72:	2201      	movs	r2, #1
 8009b74:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 8009b76:	4b17      	ldr	r3, [pc, #92]	; (8009bd4 <my_gnss_acq_coordinates+0x2cc>)
 8009b78:	881a      	ldrh	r2, [r3, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mogę zaokrąglać, bo będę tracił za każdym razem resztę co się uzbiera w duży błąd
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	695b      	ldr	r3, [r3, #20]
 8009b82:	4a14      	ldr	r2, [pc, #80]	; (8009bd4 <my_gnss_acq_coordinates+0x2cc>)
 8009b84:	8812      	ldrh	r2, [r2, #0]
 8009b86:	189a      	adds	r2, r3, r2
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	615a      	str	r2, [r3, #20]
	return r ;
 8009b8c:	4b05      	ldr	r3, [pc, #20]	; (8009ba4 <my_gnss_acq_coordinates+0x29c>)
 8009b8e:	18fb      	adds	r3, r7, r3
 8009b90:	781b      	ldrb	r3, [r3, #0]
}
 8009b92:	0018      	movs	r0, r3
 8009b94:	46bd      	mov	sp, r7
 8009b96:	2387      	movs	r3, #135	; 0x87
 8009b98:	009b      	lsls	r3, r3, #2
 8009b9a:	449d      	add	sp, r3
 8009b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b9e:	46c0      	nop			; (mov r8, r8)
 8009ba0:	fffffde4 	.word	0xfffffde4
 8009ba4:	00000217 	.word	0x00000217
 8009ba8:	00000216 	.word	0x00000216
 8009bac:	00000203 	.word	0x00000203
 8009bb0:	00000202 	.word	0x00000202
 8009bb4:	00000215 	.word	0x00000215
 8009bb8:	fffffef0 	.word	0xfffffef0
 8009bbc:	fffffdf4 	.word	0xfffffdf4
 8009bc0:	080146c8 	.word	0x080146c8
 8009bc4:	080146d0 	.word	0x080146d0
 8009bc8:	080146d8 	.word	0x080146d8
 8009bcc:	080146e0 	.word	0x080146e0
 8009bd0:	408f4000 	.word	0x408f4000
 8009bd4:	20000c34 	.word	0x20000c34
 8009bd8:	2000001c 	.word	0x2000001c
 8009bdc:	20000020 	.word	0x20000020
 8009be0:	2000001a 	.word	0x2000001a

08009be4 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 8009bee:	6879      	ldr	r1, [r7, #4]
 8009bf0:	4b07      	ldr	r3, [pc, #28]	; (8009c10 <my_rtc_get_dt+0x2c>)
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	0018      	movs	r0, r3
 8009bf6:	f7fc f939 	bl	8005e6c <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8009bfa:	6839      	ldr	r1, [r7, #0]
 8009bfc:	4b04      	ldr	r3, [pc, #16]	; (8009c10 <my_rtc_get_dt+0x2c>)
 8009bfe:	2200      	movs	r2, #0
 8009c00:	0018      	movs	r0, r3
 8009c02:	f7fc f845 	bl	8005c90 <HAL_RTC_GetTime>
}
 8009c06:	46c0      	nop			; (mov r8, r8)
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	b002      	add	sp, #8
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	46c0      	nop			; (mov r8, r8)
 8009c10:	200006f4 	.word	0x200006f4

08009c14 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8009c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c16:	b08d      	sub	sp, #52	; 0x34
 8009c18:	af04      	add	r7, sp, #16
 8009c1a:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8009c1c:	2508      	movs	r5, #8
 8009c1e:	1979      	adds	r1, r7, r5
 8009c20:	4b1b      	ldr	r3, [pc, #108]	; (8009c90 <my_rtc_get_dt_s+0x7c>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	0018      	movs	r0, r3
 8009c26:	f7fc f833 	bl	8005c90 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8009c2a:	241c      	movs	r4, #28
 8009c2c:	1939      	adds	r1, r7, r4
 8009c2e:	4b18      	ldr	r3, [pc, #96]	; (8009c90 <my_rtc_get_dt_s+0x7c>)
 8009c30:	2200      	movs	r2, #0
 8009c32:	0018      	movs	r0, r3
 8009c34:	f7fc f91a 	bl	8005e6c <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8009c38:	0021      	movs	r1, r4
 8009c3a:	187b      	adds	r3, r7, r1
 8009c3c:	78db      	ldrb	r3, [r3, #3]
 8009c3e:	22fa      	movs	r2, #250	; 0xfa
 8009c40:	00d2      	lsls	r2, r2, #3
 8009c42:	189a      	adds	r2, r3, r2
 8009c44:	187b      	adds	r3, r7, r1
 8009c46:	785b      	ldrb	r3, [r3, #1]
 8009c48:	469c      	mov	ip, r3
 8009c4a:	187b      	adds	r3, r7, r1
 8009c4c:	789b      	ldrb	r3, [r3, #2]
 8009c4e:	001c      	movs	r4, r3
 8009c50:	0028      	movs	r0, r5
 8009c52:	183b      	adds	r3, r7, r0
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	001d      	movs	r5, r3
 8009c58:	183b      	adds	r3, r7, r0
 8009c5a:	785b      	ldrb	r3, [r3, #1]
 8009c5c:	001e      	movs	r6, r3
 8009c5e:	183b      	adds	r3, r7, r0
 8009c60:	789b      	ldrb	r3, [r3, #2]
 8009c62:	490c      	ldr	r1, [pc, #48]	; (8009c94 <my_rtc_get_dt_s+0x80>)
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	9303      	str	r3, [sp, #12]
 8009c68:	9602      	str	r6, [sp, #8]
 8009c6a:	9501      	str	r5, [sp, #4]
 8009c6c:	9400      	str	r4, [sp, #0]
 8009c6e:	4663      	mov	r3, ip
 8009c70:	f002 fa1e 	bl	800c0b0 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8009c74:	211c      	movs	r1, #28
 8009c76:	187b      	adds	r3, r7, r1
 8009c78:	78db      	ldrb	r3, [r3, #3]
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	22fa      	movs	r2, #250	; 0xfa
 8009c7e:	00d2      	lsls	r2, r2, #3
 8009c80:	4694      	mov	ip, r2
 8009c82:	4463      	add	r3, ip
 8009c84:	b29b      	uxth	r3, r3
}
 8009c86:	0018      	movs	r0, r3
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	b009      	add	sp, #36	; 0x24
 8009c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c8e:	46c0      	nop			; (mov r8, r8)
 8009c90:	200006f4 	.word	0x200006f4
 8009c94:	08014730 	.word	0x08014730

08009c98 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8009c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c9a:	b0a9      	sub	sp, #164	; 0xa4
 8009c9c:	af02      	add	r7, sp, #8
 8009c9e:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8009ca0:	2434      	movs	r4, #52	; 0x34
 8009ca2:	193a      	adds	r2, r7, r4
 8009ca4:	2548      	movs	r5, #72	; 0x48
 8009ca6:	197b      	adds	r3, r7, r5
 8009ca8:	0011      	movs	r1, r2
 8009caa:	0018      	movs	r0, r3
 8009cac:	f7ff ff9a 	bl	8009be4 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii będzie błąd funkcji, która zacznie ustawiać alarm na wartość poprzedniego alarmu i wszystko się zawiesi
 8009cb0:	2680      	movs	r6, #128	; 0x80
 8009cb2:	19bb      	adds	r3, r7, r6
 8009cb4:	0018      	movs	r0, r3
 8009cb6:	f7ff ffad 	bl	8009c14 <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009cba:	4a36      	ldr	r2, [pc, #216]	; (8009d94 <my_rtc_set_alarm+0xfc>)
 8009cbc:	4936      	ldr	r1, [pc, #216]	; (8009d98 <my_rtc_set_alarm+0x100>)
 8009cbe:	234c      	movs	r3, #76	; 0x4c
 8009cc0:	18f8      	adds	r0, r7, r3
 8009cc2:	19bb      	adds	r3, r7, r6
 8009cc4:	9300      	str	r3, [sp, #0]
 8009cc6:	232d      	movs	r3, #45	; 0x2d
 8009cc8:	f002 f9f2 	bl	800c0b0 <sprintf>
	send_debug_logs ( m ) ;
 8009ccc:	234c      	movs	r3, #76	; 0x4c
 8009cce:	18fb      	adds	r3, r7, r3
 8009cd0:	0018      	movs	r0, r3
 8009cd2:	f7f9 fb61 	bl	8003398 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8009cd6:	193a      	adds	r2, r7, r4
 8009cd8:	197b      	adds	r3, r7, r5
 8009cda:	0011      	movs	r1, r2
 8009cdc:	0018      	movs	r0, r3
 8009cde:	f000 f90d 	bl	8009efc <my_conv_rtc2timestamp>
 8009ce2:	0002      	movs	r2, r0
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	189b      	adds	r3, r3, r2
 8009ce8:	2094      	movs	r0, #148	; 0x94
 8009cea:	183a      	adds	r2, r7, r0
 8009cec:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 8009cee:	193a      	adds	r2, r7, r4
 8009cf0:	1979      	adds	r1, r7, r5
 8009cf2:	1838      	adds	r0, r7, r0
 8009cf4:	6803      	ldr	r3, [r0, #0]
 8009cf6:	0018      	movs	r0, r3
 8009cf8:	f000 f974 	bl	8009fe4 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8009cfc:	193b      	adds	r3, r7, r4
 8009cfe:	781a      	ldrb	r2, [r3, #0]
 8009d00:	210c      	movs	r1, #12
 8009d02:	187b      	adds	r3, r7, r1
 8009d04:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8009d06:	193b      	adds	r3, r7, r4
 8009d08:	785a      	ldrb	r2, [r3, #1]
 8009d0a:	187b      	adds	r3, r7, r1
 8009d0c:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8009d0e:	193b      	adds	r3, r7, r4
 8009d10:	789a      	ldrb	r2, [r3, #2]
 8009d12:	187b      	adds	r3, r7, r1
 8009d14:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8009d16:	0008      	movs	r0, r1
 8009d18:	183b      	adds	r3, r7, r0
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8009d1e:	183b      	adds	r3, r7, r0
 8009d20:	2200      	movs	r2, #0
 8009d22:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8009d24:	183b      	adds	r3, r7, r0
 8009d26:	2200      	movs	r2, #0
 8009d28:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8009d2a:	183b      	adds	r3, r7, r0
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8009d30:	183b      	adds	r3, r7, r0
 8009d32:	2200      	movs	r2, #0
 8009d34:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8009d36:	183b      	adds	r3, r7, r0
 8009d38:	2200      	movs	r2, #0
 8009d3a:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8009d3c:	197b      	adds	r3, r7, r5
 8009d3e:	7899      	ldrb	r1, [r3, #2]
 8009d40:	183b      	adds	r3, r7, r0
 8009d42:	2220      	movs	r2, #32
 8009d44:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8009d46:	183b      	adds	r3, r7, r0
 8009d48:	2280      	movs	r2, #128	; 0x80
 8009d4a:	0052      	lsls	r2, r2, #1
 8009d4c:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8009d4e:	1839      	adds	r1, r7, r0
 8009d50:	4b12      	ldr	r3, [pc, #72]	; (8009d9c <my_rtc_set_alarm+0x104>)
 8009d52:	2200      	movs	r2, #0
 8009d54:	0018      	movs	r0, r3
 8009d56:	f7fc f8d7 	bl	8005f08 <HAL_RTC_SetAlarm_IT>
 8009d5a:	1e03      	subs	r3, r0, #0
 8009d5c:	d114      	bne.n	8009d88 <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8009d5e:	19ba      	adds	r2, r7, r6
 8009d60:	1939      	adds	r1, r7, r4
 8009d62:	197b      	adds	r3, r7, r5
 8009d64:	0018      	movs	r0, r3
 8009d66:	f000 f9ff 	bl	800a168 <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009d6a:	4a0a      	ldr	r2, [pc, #40]	; (8009d94 <my_rtc_set_alarm+0xfc>)
 8009d6c:	490a      	ldr	r1, [pc, #40]	; (8009d98 <my_rtc_set_alarm+0x100>)
 8009d6e:	244c      	movs	r4, #76	; 0x4c
 8009d70:	1938      	adds	r0, r7, r4
 8009d72:	19bb      	adds	r3, r7, r6
 8009d74:	9300      	str	r3, [sp, #0]
 8009d76:	2341      	movs	r3, #65	; 0x41
 8009d78:	f002 f99a 	bl	800c0b0 <sprintf>
		send_debug_logs ( m ) ;
 8009d7c:	193b      	adds	r3, r7, r4
 8009d7e:	0018      	movs	r0, r3
 8009d80:	f7f9 fb0a 	bl	8003398 <send_debug_logs>
		return true ;
 8009d84:	2301      	movs	r3, #1
 8009d86:	e000      	b.n	8009d8a <my_rtc_set_alarm+0xf2>
	}
	return false ;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	0018      	movs	r0, r3
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	b027      	add	sp, #156	; 0x9c
 8009d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d92:	46c0      	nop			; (mov r8, r8)
 8009d94:	08014750 	.word	0x08014750
 8009d98:	0801476c 	.word	0x0801476c
 8009d9c:	200006f4 	.word	0x200006f4

08009da0 <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009da0:	b5b0      	push	{r4, r5, r7, lr}
 8009da2:	b088      	sub	sp, #32
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 8009da8:	2508      	movs	r5, #8
 8009daa:	197b      	adds	r3, r7, r5
 8009dac:	1cda      	adds	r2, r3, #3
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	0011      	movs	r1, r2
 8009db2:	0018      	movs	r0, r3
 8009db4:	f000 fcae 	bl	800a714 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 8009db8:	197b      	adds	r3, r7, r5
 8009dba:	1c5a      	adds	r2, r3, #1
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	0011      	movs	r1, r2
 8009dc0:	0018      	movs	r0, r3
 8009dc2:	f000 fce1 	bl	800a788 <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 8009dc6:	197b      	adds	r3, r7, r5
 8009dc8:	1c9a      	adds	r2, r3, #2
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	0011      	movs	r1, r2
 8009dce:	0018      	movs	r0, r3
 8009dd0:	f000 fd14 	bl	800a7fc <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 8009dd4:	240c      	movs	r4, #12
 8009dd6:	193a      	adds	r2, r7, r4
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	0011      	movs	r1, r2
 8009ddc:	0018      	movs	r0, r3
 8009dde:	f000 fd47 	bl	800a870 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8009de2:	193b      	adds	r3, r7, r4
 8009de4:	1c5a      	adds	r2, r3, #1
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	0011      	movs	r1, r2
 8009dea:	0018      	movs	r0, r3
 8009dec:	f000 fd7a 	bl	800a8e4 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8009df0:	193b      	adds	r3, r7, r4
 8009df2:	1c9a      	adds	r2, r3, #2
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	0011      	movs	r1, r2
 8009df8:	0018      	movs	r0, r3
 8009dfa:	f000 fdad 	bl	800a958 <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8009dfe:	193b      	adds	r3, r7, r4
 8009e00:	1d1a      	adds	r2, r3, #4
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	0011      	movs	r1, r2
 8009e06:	0018      	movs	r0, r3
 8009e08:	f000 fde0 	bl	800a9cc <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009e0c:	193b      	adds	r3, r7, r4
 8009e0e:	2200      	movs	r2, #0
 8009e10:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8009e12:	193b      	adds	r3, r7, r4
 8009e14:	2200      	movs	r2, #0
 8009e16:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8009e18:	4b0b      	ldr	r3, [pc, #44]	; (8009e48 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e1a:	0018      	movs	r0, r3
 8009e1c:	f7fc fae3 	bl	80063e6 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009e20:	1939      	adds	r1, r7, r4
 8009e22:	4b09      	ldr	r3, [pc, #36]	; (8009e48 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	0018      	movs	r0, r3
 8009e28:	f7fb fe8a 	bl	8005b40 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8009e2c:	1979      	adds	r1, r7, r5
 8009e2e:	4b06      	ldr	r3, [pc, #24]	; (8009e48 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e30:	2200      	movs	r2, #0
 8009e32:	0018      	movs	r0, r3
 8009e34:	f7fb ff88 	bl	8005d48 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8009e38:	4b03      	ldr	r3, [pc, #12]	; (8009e48 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e3a:	0018      	movs	r0, r3
 8009e3c:	f7fc fb07 	bl	800644e <HAL_RTCEx_DisableBypassShadow>
}
 8009e40:	46c0      	nop			; (mov r8, r8)
 8009e42:	46bd      	mov	sp, r7
 8009e44:	b008      	add	sp, #32
 8009e46:	bdb0      	pop	{r4, r5, r7, pc}
 8009e48:	200006f4 	.word	0x200006f4

08009e4c <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2100      	movs	r1, #0
 8009e58:	0018      	movs	r0, r3
 8009e5a:	f001 fefb 	bl	800bc54 <strtod>
 8009e5e:	0002      	movs	r2, r0
 8009e60:	000b      	movs	r3, r1
 8009e62:	60ba      	str	r2, [r7, #8]
 8009e64:	60fb      	str	r3, [r7, #12]
    return d ;
 8009e66:	68ba      	ldr	r2, [r7, #8]
 8009e68:	68fb      	ldr	r3, [r7, #12]
}
 8009e6a:	0010      	movs	r0, r2
 8009e6c:	0019      	movs	r1, r3
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	b004      	add	sp, #16
 8009e72:	bd80      	pop	{r7, pc}

08009e74 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b084      	sub	sp, #16
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	0008      	movs	r0, r1
 8009e7e:	0011      	movs	r1, r2
 8009e80:	1cfb      	adds	r3, r7, #3
 8009e82:	1c02      	adds	r2, r0, #0
 8009e84:	701a      	strb	r2, [r3, #0]
 8009e86:	1cbb      	adds	r3, r7, #2
 8009e88:	1c0a      	adds	r2, r1, #0
 8009e8a:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8009e8c:	230f      	movs	r3, #15
 8009e8e:	18fb      	adds	r3, r7, r3
 8009e90:	2200      	movs	r2, #0
 8009e92:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8009e94:	230e      	movs	r3, #14
 8009e96:	18fb      	adds	r3, r7, r3
 8009e98:	2200      	movs	r2, #0
 8009e9a:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8009e9c:	e01c      	b.n	8009ed8 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8009e9e:	230f      	movs	r3, #15
 8009ea0:	18fb      	adds	r3, r7, r3
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	18d3      	adds	r3, r2, r3
 8009ea8:	781b      	ldrb	r3, [r3, #0]
 8009eaa:	1cfa      	adds	r2, r7, #3
 8009eac:	7812      	ldrb	r2, [r2, #0]
 8009eae:	429a      	cmp	r2, r3
 8009eb0:	d105      	bne.n	8009ebe <my_find_char_position+0x4a>
			p++ ;
 8009eb2:	210e      	movs	r1, #14
 8009eb4:	187b      	adds	r3, r7, r1
 8009eb6:	781a      	ldrb	r2, [r3, #0]
 8009eb8:	187b      	adds	r3, r7, r1
 8009eba:	3201      	adds	r2, #1
 8009ebc:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8009ebe:	230e      	movs	r3, #14
 8009ec0:	18fa      	adds	r2, r7, r3
 8009ec2:	1cbb      	adds	r3, r7, #2
 8009ec4:	7812      	ldrb	r2, [r2, #0]
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d00e      	beq.n	8009eea <my_find_char_position+0x76>
			break ;
		i++ ;
 8009ecc:	210f      	movs	r1, #15
 8009ece:	187b      	adds	r3, r7, r1
 8009ed0:	781a      	ldrb	r2, [r3, #0]
 8009ed2:	187b      	adds	r3, r7, r1
 8009ed4:	3201      	adds	r2, #1
 8009ed6:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8009ed8:	230f      	movs	r3, #15
 8009eda:	18fb      	adds	r3, r7, r3
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	18d3      	adds	r3, r2, r3
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d1da      	bne.n	8009e9e <my_find_char_position+0x2a>
 8009ee8:	e000      	b.n	8009eec <my_find_char_position+0x78>
			break ;
 8009eea:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8009eec:	230f      	movs	r3, #15
 8009eee:	18fb      	adds	r3, r7, r3
 8009ef0:	781b      	ldrb	r3, [r3, #0]
}
 8009ef2:	0018      	movs	r0, r3
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	b004      	add	sp, #16
 8009ef8:	bd80      	pop	{r7, pc}
	...

08009efc <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b086      	sub	sp, #24
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	78db      	ldrb	r3, [r3, #3]
 8009f0a:	22fa      	movs	r2, #250	; 0xfa
 8009f0c:	00d2      	lsls	r2, r2, #3
 8009f0e:	4694      	mov	ip, r2
 8009f10:	4463      	add	r3, ip
 8009f12:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	0013      	movs	r3, r2
 8009f18:	00db      	lsls	r3, r3, #3
 8009f1a:	189b      	adds	r3, r3, r2
 8009f1c:	00db      	lsls	r3, r3, #3
 8009f1e:	189b      	adds	r3, r3, r2
 8009f20:	009a      	lsls	r2, r3, #2
 8009f22:	189a      	adds	r2, r3, r2
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	492c      	ldr	r1, [pc, #176]	; (8009fd8 <my_conv_rtc2timestamp+0xdc>)
 8009f28:	468c      	mov	ip, r1
 8009f2a:	4463      	add	r3, ip
 8009f2c:	089b      	lsrs	r3, r3, #2
 8009f2e:	18d3      	adds	r3, r2, r3
 8009f30:	4a2a      	ldr	r2, [pc, #168]	; (8009fdc <my_conv_rtc2timestamp+0xe0>)
 8009f32:	4694      	mov	ip, r2
 8009f34:	4463      	add	r3, ip
 8009f36:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009f38:	2300      	movs	r3, #0
 8009f3a:	613b      	str	r3, [r7, #16]
 8009f3c:	e00a      	b.n	8009f54 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009f3e:	4a28      	ldr	r2, [pc, #160]	; (8009fe0 <my_conv_rtc2timestamp+0xe4>)
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	18d3      	adds	r3, r2, r3
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	001a      	movs	r2, r3
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	189b      	adds	r3, r3, r2
 8009f4c:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	3301      	adds	r3, #1
 8009f52:	613b      	str	r3, [r7, #16]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	785b      	ldrb	r3, [r3, #1]
 8009f58:	3b01      	subs	r3, #1
 8009f5a:	693a      	ldr	r2, [r7, #16]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	dbee      	blt.n	8009f3e <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	785b      	ldrb	r3, [r3, #1]
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d908      	bls.n	8009f7a <my_conv_rtc2timestamp+0x7e>
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	0018      	movs	r0, r3
 8009f6c:	f000 f8de 	bl	800a12c <my_conv_is_leap_year>
 8009f70:	1e03      	subs	r3, r0, #0
 8009f72:	d002      	beq.n	8009f7a <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	3301      	adds	r3, #1
 8009f78:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	789b      	ldrb	r3, [r3, #2]
 8009f7e:	001a      	movs	r2, r3
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	18d3      	adds	r3, r2, r3
 8009f84:	3b01      	subs	r3, #1
 8009f86:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8009f88:	697a      	ldr	r2, [r7, #20]
 8009f8a:	0013      	movs	r3, r2
 8009f8c:	005b      	lsls	r3, r3, #1
 8009f8e:	189b      	adds	r3, r3, r2
 8009f90:	011a      	lsls	r2, r3, #4
 8009f92:	1ad2      	subs	r2, r2, r3
 8009f94:	0113      	lsls	r3, r2, #4
 8009f96:	1a9b      	subs	r3, r3, r2
 8009f98:	01db      	lsls	r3, r3, #7
 8009f9a:	0019      	movs	r1, r3
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	001a      	movs	r2, r3
 8009fa2:	0013      	movs	r3, r2
 8009fa4:	011b      	lsls	r3, r3, #4
 8009fa6:	1a9b      	subs	r3, r3, r2
 8009fa8:	011a      	lsls	r2, r3, #4
 8009faa:	1ad2      	subs	r2, r2, r3
 8009fac:	0113      	lsls	r3, r2, #4
 8009fae:	001a      	movs	r2, r3
 8009fb0:	0013      	movs	r3, r2
 8009fb2:	18ca      	adds	r2, r1, r3
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	785b      	ldrb	r3, [r3, #1]
 8009fb8:	0019      	movs	r1, r3
 8009fba:	000b      	movs	r3, r1
 8009fbc:	011b      	lsls	r3, r3, #4
 8009fbe:	1a5b      	subs	r3, r3, r1
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	18d3      	adds	r3, r2, r3
 8009fc4:	683a      	ldr	r2, [r7, #0]
 8009fc6:	7892      	ldrb	r2, [r2, #2]
 8009fc8:	189b      	adds	r3, r3, r2
 8009fca:	60bb      	str	r3, [r7, #8]

    return ts ;
 8009fcc:	68bb      	ldr	r3, [r7, #8]
}
 8009fce:	0018      	movs	r0, r3
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	b006      	add	sp, #24
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	46c0      	nop			; (mov r8, r8)
 8009fd8:	fffff84f 	.word	0xfffff84f
 8009fdc:	fff50736 	.word	0xfff50736
 8009fe0:	080148b0 	.word	0x080148b0

08009fe4 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009fe4:	b590      	push	{r4, r7, lr}
 8009fe6:	b08b      	sub	sp, #44	; 0x2c
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	60f8      	str	r0, [r7, #12]
 8009fec:	60b9      	str	r1, [r7, #8]
 8009fee:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	213c      	movs	r1, #60	; 0x3c
 8009ff4:	0018      	movs	r0, r3
 8009ff6:	f7f6 f927 	bl	8000248 <__aeabi_uidivmod>
 8009ffa:	000b      	movs	r3, r1
 8009ffc:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	213c      	movs	r1, #60	; 0x3c
 800a002:	0018      	movs	r0, r3
 800a004:	f7f6 f89a 	bl	800013c <__udivsi3>
 800a008:	0003      	movs	r3, r0
 800a00a:	213c      	movs	r1, #60	; 0x3c
 800a00c:	0018      	movs	r0, r3
 800a00e:	f7f6 f91b 	bl	8000248 <__aeabi_uidivmod>
 800a012:	000b      	movs	r3, r1
 800a014:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	22e1      	movs	r2, #225	; 0xe1
 800a01a:	0111      	lsls	r1, r2, #4
 800a01c:	0018      	movs	r0, r3
 800a01e:	f7f6 f88d 	bl	800013c <__udivsi3>
 800a022:	0003      	movs	r3, r0
 800a024:	2118      	movs	r1, #24
 800a026:	0018      	movs	r0, r3
 800a028:	f7f6 f90e 	bl	8000248 <__aeabi_uidivmod>
 800a02c:	000b      	movs	r3, r1
 800a02e:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	493b      	ldr	r1, [pc, #236]	; (800a120 <my_conv_timestamp2rtc+0x13c>)
 800a034:	0018      	movs	r0, r3
 800a036:	f7f6 f881 	bl	800013c <__udivsi3>
 800a03a:	0003      	movs	r3, r0
 800a03c:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 800a03e:	4b39      	ldr	r3, [pc, #228]	; (800a124 <my_conv_timestamp2rtc+0x140>)
 800a040:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800a042:	e00d      	b.n	800a060 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 800a044:	6a3b      	ldr	r3, [r7, #32]
 800a046:	0018      	movs	r0, r3
 800a048:	f000 f870 	bl	800a12c <my_conv_is_leap_year>
 800a04c:	0003      	movs	r3, r0
 800a04e:	336e      	adds	r3, #110	; 0x6e
 800a050:	33ff      	adds	r3, #255	; 0xff
 800a052:	001a      	movs	r2, r3
 800a054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a056:	1a9b      	subs	r3, r3, r2
 800a058:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 800a05a:	6a3b      	ldr	r3, [r7, #32]
 800a05c:	3301      	adds	r3, #1
 800a05e:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800a060:	6a3b      	ldr	r3, [r7, #32]
 800a062:	0018      	movs	r0, r3
 800a064:	f000 f862 	bl	800a12c <my_conv_is_leap_year>
 800a068:	0003      	movs	r3, r0
 800a06a:	336e      	adds	r3, #110	; 0x6e
 800a06c:	33ff      	adds	r3, #255	; 0xff
 800a06e:	001a      	movs	r2, r3
 800a070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a072:	4293      	cmp	r3, r2
 800a074:	d2e6      	bcs.n	800a044 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 800a076:	2300      	movs	r3, #0
 800a078:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800a07a:	e018      	b.n	800a0ae <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 800a07c:	4b2a      	ldr	r3, [pc, #168]	; (800a128 <my_conv_timestamp2rtc+0x144>)
 800a07e:	69fa      	ldr	r2, [r7, #28]
 800a080:	0052      	lsls	r2, r2, #1
 800a082:	5ad3      	ldrh	r3, [r2, r3]
 800a084:	001c      	movs	r4, r3
 800a086:	69fb      	ldr	r3, [r7, #28]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d107      	bne.n	800a09c <my_conv_timestamp2rtc+0xb8>
 800a08c:	6a3b      	ldr	r3, [r7, #32]
 800a08e:	0018      	movs	r0, r3
 800a090:	f000 f84c 	bl	800a12c <my_conv_is_leap_year>
 800a094:	1e03      	subs	r3, r0, #0
 800a096:	d001      	beq.n	800a09c <my_conv_timestamp2rtc+0xb8>
 800a098:	2301      	movs	r3, #1
 800a09a:	e000      	b.n	800a09e <my_conv_timestamp2rtc+0xba>
 800a09c:	2300      	movs	r3, #0
 800a09e:	191b      	adds	r3, r3, r4
 800a0a0:	001a      	movs	r2, r3
 800a0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a4:	1a9b      	subs	r3, r3, r2
 800a0a6:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800a0ae:	4b1e      	ldr	r3, [pc, #120]	; (800a128 <my_conv_timestamp2rtc+0x144>)
 800a0b0:	69fa      	ldr	r2, [r7, #28]
 800a0b2:	0052      	lsls	r2, r2, #1
 800a0b4:	5ad3      	ldrh	r3, [r2, r3]
 800a0b6:	001c      	movs	r4, r3
 800a0b8:	69fb      	ldr	r3, [r7, #28]
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d107      	bne.n	800a0ce <my_conv_timestamp2rtc+0xea>
 800a0be:	6a3b      	ldr	r3, [r7, #32]
 800a0c0:	0018      	movs	r0, r3
 800a0c2:	f000 f833 	bl	800a12c <my_conv_is_leap_year>
 800a0c6:	1e03      	subs	r3, r0, #0
 800a0c8:	d001      	beq.n	800a0ce <my_conv_timestamp2rtc+0xea>
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	e000      	b.n	800a0d0 <my_conv_timestamp2rtc+0xec>
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	191b      	adds	r3, r3, r4
 800a0d2:	001a      	movs	r2, r3
 800a0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d2d0      	bcs.n	800a07c <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 800a0da:	6a3b      	ldr	r3, [r7, #32]
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	3330      	adds	r3, #48	; 0x30
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	b2da      	uxtb	r2, r3
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 800a0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	b2da      	uxtb	r2, r3
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	b2da      	uxtb	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	b2da      	uxtb	r2, r3
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	b2da      	uxtb	r2, r3
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	709a      	strb	r2, [r3, #2]
}
 800a116:	46c0      	nop			; (mov r8, r8)
 800a118:	46bd      	mov	sp, r7
 800a11a:	b00b      	add	sp, #44	; 0x2c
 800a11c:	bd90      	pop	{r4, r7, pc}
 800a11e:	46c0      	nop			; (mov r8, r8)
 800a120:	00015180 	.word	0x00015180
 800a124:	000007b2 	.word	0x000007b2
 800a128:	080148bc 	.word	0x080148bc

0800a12c <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2203      	movs	r2, #3
 800a138:	4013      	ands	r3, r2
 800a13a:	d106      	bne.n	800a14a <my_conv_is_leap_year+0x1e>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2164      	movs	r1, #100	; 0x64
 800a140:	0018      	movs	r0, r3
 800a142:	f7f6 f96b 	bl	800041c <__aeabi_idivmod>
 800a146:	1e0b      	subs	r3, r1, #0
 800a148:	d107      	bne.n	800a15a <my_conv_is_leap_year+0x2e>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	22c8      	movs	r2, #200	; 0xc8
 800a14e:	0051      	lsls	r1, r2, #1
 800a150:	0018      	movs	r0, r3
 800a152:	f7f6 f963 	bl	800041c <__aeabi_idivmod>
 800a156:	1e0b      	subs	r3, r1, #0
 800a158:	d101      	bne.n	800a15e <my_conv_is_leap_year+0x32>
 800a15a:	2301      	movs	r3, #1
 800a15c:	e000      	b.n	800a160 <my_conv_is_leap_year+0x34>
 800a15e:	2300      	movs	r3, #0
}
 800a160:	0018      	movs	r0, r3
 800a162:	46bd      	mov	sp, r7
 800a164:	b002      	add	sp, #8
 800a166:	bd80      	pop	{r7, pc}

0800a168 <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 800a168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a16a:	b089      	sub	sp, #36	; 0x24
 800a16c:	af04      	add	r7, sp, #16
 800a16e:	60f8      	str	r0, [r7, #12]
 800a170:	60b9      	str	r1, [r7, #8]
 800a172:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	78db      	ldrb	r3, [r3, #3]
 800a178:	22fa      	movs	r2, #250	; 0xfa
 800a17a:	00d2      	lsls	r2, r2, #3
 800a17c:	189a      	adds	r2, r3, r2
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	785b      	ldrb	r3, [r3, #1]
 800a182:	469c      	mov	ip, r3
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	789b      	ldrb	r3, [r3, #2]
 800a188:	001c      	movs	r4, r3
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	001d      	movs	r5, r3
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	785b      	ldrb	r3, [r3, #1]
 800a194:	001e      	movs	r6, r3
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	789b      	ldrb	r3, [r3, #2]
 800a19a:	4906      	ldr	r1, [pc, #24]	; (800a1b4 <my_conv_dt_2_dts+0x4c>)
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	9303      	str	r3, [sp, #12]
 800a1a0:	9602      	str	r6, [sp, #8]
 800a1a2:	9501      	str	r5, [sp, #4]
 800a1a4:	9400      	str	r4, [sp, #0]
 800a1a6:	4663      	mov	r3, ip
 800a1a8:	f001 ff82 	bl	800c0b0 <sprintf>
}
 800a1ac:	46c0      	nop			; (mov r8, r8)
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	b005      	add	sp, #20
 800a1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1b4:	08014778 	.word	0x08014778

0800a1b8 <my_conv_string_2_uint32_t>:

uint32_t my_conv_string_2_uint32_t ( const char* c )
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
	char* end_p ;
	return (uint32_t) strtoul ( c , &end_p , 10 ) ;
 800a1c0:	230c      	movs	r3, #12
 800a1c2:	18f9      	adds	r1, r7, r3
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	220a      	movs	r2, #10
 800a1c8:	0018      	movs	r0, r3
 800a1ca:	f001 fe6d 	bl	800bea8 <strtoul>
 800a1ce:	0003      	movs	r3, r0
}
 800a1d0:	0018      	movs	r0, r3
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	b004      	add	sp, #16
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	2b24      	cmp	r3, #36	; 0x24
 800a1ea:	d117      	bne.n	800a21c <my_nmea_message+0x44>
    {
        *i = 0 ;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	781b      	ldrb	r3, [r3, #0]
 800a1f6:	1c5a      	adds	r2, r3, #1
 800a1f8:	b2d1      	uxtb	r1, r2
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	7011      	strb	r1, [r2, #0]
 800a1fe:	001a      	movs	r2, r3
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	189b      	adds	r3, r3, r2
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	7812      	ldrb	r2, [r2, #0]
 800a208:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	001a      	movs	r2, r3
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	189b      	adds	r3, r3, r2
 800a214:	2200      	movs	r2, #0
 800a216:	701a      	strb	r2, [r3, #0]
        return 0 ;
 800a218:	2300      	movs	r3, #0
 800a21a:	e045      	b.n	800a2a8 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	2b1f      	cmp	r3, #31
 800a222:	d907      	bls.n	800a234 <my_nmea_message+0x5c>
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	781b      	ldrb	r3, [r3, #0]
 800a228:	2b7e      	cmp	r3, #126	; 0x7e
 800a22a:	d803      	bhi.n	800a234 <my_nmea_message+0x5c>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	781b      	ldrb	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d103      	bne.n	800a23c <my_nmea_message+0x64>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	2b0d      	cmp	r3, #13
 800a23a:	d114      	bne.n	800a266 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	1c5a      	adds	r2, r3, #1
 800a242:	b2d1      	uxtb	r1, r2
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	7011      	strb	r1, [r2, #0]
 800a248:	001a      	movs	r2, r3
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	189b      	adds	r3, r3, r2
 800a24e:	68fa      	ldr	r2, [r7, #12]
 800a250:	7812      	ldrb	r2, [r2, #0]
 800a252:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	781b      	ldrb	r3, [r3, #0]
 800a258:	001a      	movs	r2, r3
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	189b      	adds	r3, r3, r2
 800a25e:	2200      	movs	r2, #0
 800a260:	701a      	strb	r2, [r3, #0]
        return 1 ;
 800a262:	2301      	movs	r3, #1
 800a264:	e020      	b.n	800a2a8 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	2b0a      	cmp	r3, #10
 800a26c:	d11a      	bne.n	800a2a4 <my_nmea_message+0xcc>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	781b      	ldrb	r3, [r3, #0]
 800a272:	2b01      	cmp	r3, #1
 800a274:	d916      	bls.n	800a2a4 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	b2da      	uxtb	r2, r3
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	701a      	strb	r2, [r3, #0]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	781b      	ldrb	r3, [r3, #0]
 800a286:	001a      	movs	r2, r3
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	189b      	adds	r3, r3, r2
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	2b0d      	cmp	r3, #13
 800a290:	d108      	bne.n	800a2a4 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	001a      	movs	r2, r3
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	189b      	adds	r3, r3, r2
 800a29c:	2200      	movs	r2, #0
 800a29e:	701a      	strb	r2, [r3, #0]
            return 2 ;
 800a2a0:	2302      	movs	r3, #2
 800a2a2:	e001      	b.n	800a2a8 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	425b      	negs	r3, r3
}
 800a2a8:	0018      	movs	r0, r3
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	b004      	add	sp, #16
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
	return m[9] ;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	3309      	adds	r3, #9
 800a2bc:	781b      	ldrb	r3, [r3, #0]
}
 800a2be:	0018      	movs	r0, r3
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	b002      	add	sp, #8
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 800a2c6:	b5b0      	push	{r4, r5, r7, lr}
 800a2c8:	b086      	sub	sp, #24
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	220f      	movs	r2, #15
 800a2d2:	212c      	movs	r1, #44	; 0x2c
 800a2d4:	0018      	movs	r0, r3
 800a2d6:	f7ff fdcd 	bl	8009e74 <my_find_char_position>
 800a2da:	0003      	movs	r3, r0
 800a2dc:	001a      	movs	r2, r3
 800a2de:	2517      	movs	r5, #23
 800a2e0:	197b      	adds	r3, r7, r5
 800a2e2:	3201      	adds	r2, #1
 800a2e4:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2210      	movs	r2, #16
 800a2ea:	212c      	movs	r1, #44	; 0x2c
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	f7ff fdc1 	bl	8009e74 <my_find_char_position>
 800a2f2:	0003      	movs	r3, r0
 800a2f4:	0019      	movs	r1, r3
 800a2f6:	2416      	movs	r4, #22
 800a2f8:	193b      	adds	r3, r7, r4
 800a2fa:	197a      	adds	r2, r7, r5
 800a2fc:	7812      	ldrb	r2, [r2, #0]
 800a2fe:	1a8a      	subs	r2, r1, r2
 800a300:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 800a302:	193b      	adds	r3, r7, r4
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	3301      	adds	r3, #1
 800a308:	0018      	movs	r0, r3
 800a30a:	f000 fc41 	bl	800ab90 <malloc>
 800a30e:	0003      	movs	r3, r0
 800a310:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu łańcucha
 800a312:	197b      	adds	r3, r7, r5
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	18d1      	adds	r1, r2, r3
 800a31a:	193b      	adds	r3, r7, r4
 800a31c:	781a      	ldrb	r2, [r3, #0]
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	0018      	movs	r0, r3
 800a322:	f001 ff82 	bl	800c22a <strncpy>
	pdop_s[pdop_length] = '\0';
 800a326:	193b      	adds	r3, r7, r4
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	693a      	ldr	r2, [r7, #16]
 800a32c:	18d3      	adds	r3, r2, r3
 800a32e:	2200      	movs	r2, #0
 800a330:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	0018      	movs	r0, r3
 800a336:	f7ff fd89 	bl	8009e4c <my_string2double_conv>
 800a33a:	0002      	movs	r2, r0
 800a33c:	000b      	movs	r3, r1
 800a33e:	60ba      	str	r2, [r7, #8]
 800a340:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	0018      	movs	r0, r3
 800a346:	f000 fc2d 	bl	800aba4 <free>
	return pdop ; // przed zwróceniem zaokrąglij do 2 miejsc po przecinku
 800a34a:	68ba      	ldr	r2, [r7, #8]
 800a34c:	68fb      	ldr	r3, [r7, #12]
}
 800a34e:	0010      	movs	r0, r2
 800a350:	0019      	movs	r1, r3
 800a352:	46bd      	mov	sp, r7
 800a354:	b006      	add	sp, #24
 800a356:	bdb0      	pop	{r4, r5, r7, pc}

0800a358 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 800a358:	b590      	push	{r4, r7, lr}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 800a360:	230f      	movs	r3, #15
 800a362:	18fb      	adds	r3, r7, r3
 800a364:	2200      	movs	r2, #0
 800a366:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 800a368:	230e      	movs	r3, #14
 800a36a:	18fb      	adds	r3, r7, r3
 800a36c:	2201      	movs	r2, #1
 800a36e:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a370:	e00f      	b.n	800a392 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 800a372:	220e      	movs	r2, #14
 800a374:	18bb      	adds	r3, r7, r2
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	18ba      	adds	r2, r7, r2
 800a37a:	1c59      	adds	r1, r3, #1
 800a37c:	7011      	strb	r1, [r2, #0]
 800a37e:	001a      	movs	r2, r3
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	189b      	adds	r3, r3, r2
 800a384:	7819      	ldrb	r1, [r3, #0]
 800a386:	220f      	movs	r2, #15
 800a388:	18bb      	adds	r3, r7, r2
 800a38a:	18ba      	adds	r2, r7, r2
 800a38c:	7812      	ldrb	r2, [r2, #0]
 800a38e:	404a      	eors	r2, r1
 800a390:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a392:	210e      	movs	r1, #14
 800a394:	187b      	adds	r3, r7, r1
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	18d3      	adds	r3, r2, r3
 800a39c:	781b      	ldrb	r3, [r3, #0]
 800a39e:	2b2a      	cmp	r3, #42	; 0x2a
 800a3a0:	d00a      	beq.n	800a3b8 <is_my_nmea_checksum_ok+0x60>
 800a3a2:	187b      	adds	r3, r7, r1
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	687a      	ldr	r2, [r7, #4]
 800a3a8:	18d3      	adds	r3, r2, r3
 800a3aa:	781b      	ldrb	r3, [r3, #0]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d003      	beq.n	800a3b8 <is_my_nmea_checksum_ok+0x60>
 800a3b0:	187b      	adds	r3, r7, r1
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d1dc      	bne.n	800a372 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 800a3b8:	230f      	movs	r3, #15
 800a3ba:	18fb      	adds	r3, r7, r3
 800a3bc:	781c      	ldrb	r4, [r3, #0]
 800a3be:	210e      	movs	r1, #14
 800a3c0:	187b      	adds	r3, r7, r1
 800a3c2:	187a      	adds	r2, r7, r1
 800a3c4:	7812      	ldrb	r2, [r2, #0]
 800a3c6:	3201      	adds	r2, #1
 800a3c8:	701a      	strb	r2, [r3, #0]
 800a3ca:	187b      	adds	r3, r7, r1
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	18d3      	adds	r3, r2, r3
 800a3d2:	2210      	movs	r2, #16
 800a3d4:	2100      	movs	r1, #0
 800a3d6:	0018      	movs	r0, r3
 800a3d8:	f001 fcd4 	bl	800bd84 <strtol>
 800a3dc:	0003      	movs	r3, r0
 800a3de:	1ae3      	subs	r3, r4, r3
 800a3e0:	425a      	negs	r2, r3
 800a3e2:	4153      	adcs	r3, r2
 800a3e4:	b2db      	uxtb	r3, r3
}
 800a3e6:	0018      	movs	r0, r3
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	b005      	add	sp, #20
 800a3ec:	bd90      	pop	{r4, r7, pc}
	...

0800a3f0 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800a3f0:	b5b0      	push	{r4, r5, r7, lr}
 800a3f2:	b086      	sub	sp, #24
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	000a      	movs	r2, r1
 800a3fa:	1cfb      	adds	r3, r7, #3
 800a3fc:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800a3fe:	2308      	movs	r3, #8
 800a400:	18fa      	adds	r2, r7, r3
 800a402:	492f      	ldr	r1, [pc, #188]	; (800a4c0 <nmea2decimal+0xd0>)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	0018      	movs	r0, r3
 800a408:	f001 fe72 	bl	800c0f0 <sscanf>
    min = deg / 100 ;
 800a40c:	68b8      	ldr	r0, [r7, #8]
 800a40e:	68f9      	ldr	r1, [r7, #12]
 800a410:	2200      	movs	r2, #0
 800a412:	4b2c      	ldr	r3, [pc, #176]	; (800a4c4 <nmea2decimal+0xd4>)
 800a414:	f7f6 fd30 	bl	8000e78 <__aeabi_ddiv>
 800a418:	0002      	movs	r2, r0
 800a41a:	000b      	movs	r3, r1
 800a41c:	613a      	str	r2, [r7, #16]
 800a41e:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800a420:	6938      	ldr	r0, [r7, #16]
 800a422:	6979      	ldr	r1, [r7, #20]
 800a424:	f7f7 ff84 	bl	8002330 <__aeabi_d2iz>
 800a428:	0003      	movs	r3, r0
 800a42a:	0018      	movs	r0, r3
 800a42c:	f7f7 ffb6 	bl	800239c <__aeabi_i2d>
 800a430:	0002      	movs	r2, r0
 800a432:	000b      	movs	r3, r1
 800a434:	60ba      	str	r2, [r7, #8]
 800a436:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 800a438:	68ba      	ldr	r2, [r7, #8]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6938      	ldr	r0, [r7, #16]
 800a43e:	6979      	ldr	r1, [r7, #20]
 800a440:	f7f7 fbd6 	bl	8001bf0 <__aeabi_dsub>
 800a444:	0002      	movs	r2, r0
 800a446:	000b      	movs	r3, r1
 800a448:	0010      	movs	r0, r2
 800a44a:	0019      	movs	r1, r3
 800a44c:	2200      	movs	r2, #0
 800a44e:	4b1e      	ldr	r3, [pc, #120]	; (800a4c8 <nmea2decimal+0xd8>)
 800a450:	f7f7 f90c 	bl	800166c <__aeabi_dmul>
 800a454:	0002      	movs	r2, r0
 800a456:	000b      	movs	r3, r1
 800a458:	613a      	str	r2, [r7, #16]
 800a45a:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 800a45c:	2200      	movs	r2, #0
 800a45e:	4b1b      	ldr	r3, [pc, #108]	; (800a4cc <nmea2decimal+0xdc>)
 800a460:	6938      	ldr	r0, [r7, #16]
 800a462:	6979      	ldr	r1, [r7, #20]
 800a464:	f7f6 fd08 	bl	8000e78 <__aeabi_ddiv>
 800a468:	0002      	movs	r2, r0
 800a46a:	000b      	movs	r3, r1
 800a46c:	613a      	str	r2, [r7, #16]
 800a46e:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 800a470:	1cfb      	adds	r3, r7, #3
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	2b53      	cmp	r3, #83	; 0x53
 800a476:	d003      	beq.n	800a480 <nmea2decimal+0x90>
 800a478:	1cfb      	adds	r3, r7, #3
 800a47a:	781b      	ldrb	r3, [r3, #0]
 800a47c:	2b57      	cmp	r3, #87	; 0x57
 800a47e:	d10e      	bne.n	800a49e <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 800a480:	68b8      	ldr	r0, [r7, #8]
 800a482:	68f9      	ldr	r1, [r7, #12]
 800a484:	693a      	ldr	r2, [r7, #16]
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	f7f6 f996 	bl	80007b8 <__aeabi_dadd>
 800a48c:	0002      	movs	r2, r0
 800a48e:	000b      	movs	r3, r1
 800a490:	0011      	movs	r1, r2
 800a492:	000c      	movs	r4, r1
 800a494:	2180      	movs	r1, #128	; 0x80
 800a496:	0609      	lsls	r1, r1, #24
 800a498:	4059      	eors	r1, r3
 800a49a:	000d      	movs	r5, r1
 800a49c:	e009      	b.n	800a4b2 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 800a49e:	68b8      	ldr	r0, [r7, #8]
 800a4a0:	68f9      	ldr	r1, [r7, #12]
 800a4a2:	693a      	ldr	r2, [r7, #16]
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	f7f6 f987 	bl	80007b8 <__aeabi_dadd>
 800a4aa:	0002      	movs	r2, r0
 800a4ac:	000b      	movs	r3, r1
 800a4ae:	0014      	movs	r4, r2
 800a4b0:	001d      	movs	r5, r3
}
 800a4b2:	0022      	movs	r2, r4
 800a4b4:	002b      	movs	r3, r5
 800a4b6:	0010      	movs	r0, r2
 800a4b8:	0019      	movs	r1, r3
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	b006      	add	sp, #24
 800a4be:	bdb0      	pop	{r4, r5, r7, pc}
 800a4c0:	08014798 	.word	0x08014798
 800a4c4:	40590000 	.word	0x40590000
 800a4c8:	40240000 	.word	0x40240000
 800a4cc:	40180000 	.word	0x40180000

0800a4d0 <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 800a4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4d2:	b08d      	sub	sp, #52	; 0x34
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
 800a4d8:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2201      	movs	r2, #1
 800a4de:	212c      	movs	r1, #44	; 0x2c
 800a4e0:	0018      	movs	r0, r3
 800a4e2:	f7ff fcc7 	bl	8009e74 <my_find_char_position>
 800a4e6:	0003      	movs	r3, r0
 800a4e8:	001a      	movs	r2, r3
 800a4ea:	252f      	movs	r5, #47	; 0x2f
 800a4ec:	197b      	adds	r3, r7, r5
 800a4ee:	3201      	adds	r2, #1
 800a4f0:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2202      	movs	r2, #2
 800a4f6:	212c      	movs	r1, #44	; 0x2c
 800a4f8:	0018      	movs	r0, r3
 800a4fa:	f7ff fcbb 	bl	8009e74 <my_find_char_position>
 800a4fe:	0003      	movs	r3, r0
 800a500:	0019      	movs	r1, r3
 800a502:	242e      	movs	r4, #46	; 0x2e
 800a504:	193b      	adds	r3, r7, r4
 800a506:	197a      	adds	r2, r7, r5
 800a508:	7812      	ldrb	r2, [r2, #0]
 800a50a:	1a8a      	subs	r2, r1, r2
 800a50c:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a50e:	193b      	adds	r3, r7, r4
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	3301      	adds	r3, #1
 800a514:	0018      	movs	r0, r3
 800a516:	f000 fb3b 	bl	800ab90 <malloc>
 800a51a:	0003      	movs	r3, r0
 800a51c:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 800a51e:	197b      	adds	r3, r7, r5
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	18d1      	adds	r1, r2, r3
 800a526:	193b      	adds	r3, r7, r4
 800a528:	781a      	ldrb	r2, [r3, #0]
 800a52a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52c:	0018      	movs	r0, r3
 800a52e:	f001 fe7c 	bl	800c22a <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 800a532:	193b      	adds	r3, r7, r4
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a538:	18d3      	adds	r3, r2, r3
 800a53a:	2200      	movs	r2, #0
 800a53c:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a53e:	197b      	adds	r3, r7, r5
 800a540:	781a      	ldrb	r2, [r3, #0]
 800a542:	193b      	adds	r3, r7, r4
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	18d3      	adds	r3, r2, r3
 800a548:	3301      	adds	r3, #1
 800a54a:	687a      	ldr	r2, [r7, #4]
 800a54c:	18d2      	adds	r2, r2, r3
 800a54e:	2627      	movs	r6, #39	; 0x27
 800a550:	19bb      	adds	r3, r7, r6
 800a552:	7812      	ldrb	r2, [r2, #0]
 800a554:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a556:	19bb      	adds	r3, r7, r6
 800a558:	781a      	ldrb	r2, [r3, #0]
 800a55a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a55c:	0011      	movs	r1, r2
 800a55e:	0018      	movs	r0, r3
 800a560:	f7ff ff46 	bl	800a3f0 <nmea2decimal>
 800a564:	0002      	movs	r2, r0
 800a566:	000b      	movs	r3, r1
 800a568:	61ba      	str	r2, [r7, #24]
 800a56a:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800a56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a56e:	0018      	movs	r0, r3
 800a570:	f000 fb18 	bl	800aba4 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a574:	2200      	movs	r2, #0
 800a576:	4b49      	ldr	r3, [pc, #292]	; (800a69c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a578:	69b8      	ldr	r0, [r7, #24]
 800a57a:	69f9      	ldr	r1, [r7, #28]
 800a57c:	f7f7 f876 	bl	800166c <__aeabi_dmul>
 800a580:	0002      	movs	r2, r0
 800a582:	000b      	movs	r3, r1
 800a584:	0010      	movs	r0, r2
 800a586:	0019      	movs	r1, r3
 800a588:	f008 fb20 	bl	8012bcc <round>
 800a58c:	2200      	movs	r2, #0
 800a58e:	4b43      	ldr	r3, [pc, #268]	; (800a69c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a590:	f7f6 fc72 	bl	8000e78 <__aeabi_ddiv>
 800a594:	0002      	movs	r2, r0
 800a596:	000b      	movs	r3, r1
 800a598:	61ba      	str	r2, [r7, #24]
 800a59a:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a59c:	2200      	movs	r2, #0
 800a59e:	4b40      	ldr	r3, [pc, #256]	; (800a6a0 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a5a0:	69b8      	ldr	r0, [r7, #24]
 800a5a2:	69f9      	ldr	r1, [r7, #28]
 800a5a4:	f7f7 f862 	bl	800166c <__aeabi_dmul>
 800a5a8:	0002      	movs	r2, r0
 800a5aa:	000b      	movs	r3, r1
 800a5ac:	0010      	movs	r0, r2
 800a5ae:	0019      	movs	r1, r3
 800a5b0:	f7f7 febe 	bl	8002330 <__aeabi_d2iz>
 800a5b4:	0002      	movs	r2, r0
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2203      	movs	r2, #3
 800a5be:	212c      	movs	r1, #44	; 0x2c
 800a5c0:	0018      	movs	r0, r3
 800a5c2:	f7ff fc57 	bl	8009e74 <my_find_char_position>
 800a5c6:	0003      	movs	r3, r0
 800a5c8:	001a      	movs	r2, r3
 800a5ca:	197b      	adds	r3, r7, r5
 800a5cc:	3201      	adds	r2, #1
 800a5ce:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2204      	movs	r2, #4
 800a5d4:	212c      	movs	r1, #44	; 0x2c
 800a5d6:	0018      	movs	r0, r3
 800a5d8:	f7ff fc4c 	bl	8009e74 <my_find_char_position>
 800a5dc:	0003      	movs	r3, r0
 800a5de:	0019      	movs	r1, r3
 800a5e0:	193b      	adds	r3, r7, r4
 800a5e2:	197a      	adds	r2, r7, r5
 800a5e4:	7812      	ldrb	r2, [r2, #0]
 800a5e6:	1a8a      	subs	r2, r1, r2
 800a5e8:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a5ea:	193b      	adds	r3, r7, r4
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	0018      	movs	r0, r3
 800a5f2:	f000 facd 	bl	800ab90 <malloc>
 800a5f6:	0003      	movs	r3, r0
 800a5f8:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 800a5fa:	197b      	adds	r3, r7, r5
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	18d1      	adds	r1, r2, r3
 800a602:	193b      	adds	r3, r7, r4
 800a604:	781a      	ldrb	r2, [r3, #0]
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	0018      	movs	r0, r3
 800a60a:	f001 fe0e 	bl	800c22a <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800a60e:	193b      	adds	r3, r7, r4
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	18d3      	adds	r3, r2, r3
 800a616:	2200      	movs	r2, #0
 800a618:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a61a:	197b      	adds	r3, r7, r5
 800a61c:	781a      	ldrb	r2, [r3, #0]
 800a61e:	193b      	adds	r3, r7, r4
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	18d3      	adds	r3, r2, r3
 800a624:	3301      	adds	r3, #1
 800a626:	687a      	ldr	r2, [r7, #4]
 800a628:	18d2      	adds	r2, r2, r3
 800a62a:	19bb      	adds	r3, r7, r6
 800a62c:	7812      	ldrb	r2, [r2, #0]
 800a62e:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a630:	19bb      	adds	r3, r7, r6
 800a632:	781a      	ldrb	r2, [r3, #0]
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	0011      	movs	r1, r2
 800a638:	0018      	movs	r0, r3
 800a63a:	f7ff fed9 	bl	800a3f0 <nmea2decimal>
 800a63e:	0002      	movs	r2, r0
 800a640:	000b      	movs	r3, r1
 800a642:	60ba      	str	r2, [r7, #8]
 800a644:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	0018      	movs	r0, r3
 800a64a:	f000 faab 	bl	800aba4 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a64e:	2200      	movs	r2, #0
 800a650:	4b12      	ldr	r3, [pc, #72]	; (800a69c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a652:	68b8      	ldr	r0, [r7, #8]
 800a654:	68f9      	ldr	r1, [r7, #12]
 800a656:	f7f7 f809 	bl	800166c <__aeabi_dmul>
 800a65a:	0002      	movs	r2, r0
 800a65c:	000b      	movs	r3, r1
 800a65e:	0010      	movs	r0, r2
 800a660:	0019      	movs	r1, r3
 800a662:	f008 fab3 	bl	8012bcc <round>
 800a666:	2200      	movs	r2, #0
 800a668:	4b0c      	ldr	r3, [pc, #48]	; (800a69c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a66a:	f7f6 fc05 	bl	8000e78 <__aeabi_ddiv>
 800a66e:	0002      	movs	r2, r0
 800a670:	000b      	movs	r3, r1
 800a672:	60ba      	str	r2, [r7, #8]
 800a674:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a676:	2200      	movs	r2, #0
 800a678:	4b09      	ldr	r3, [pc, #36]	; (800a6a0 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a67a:	68b8      	ldr	r0, [r7, #8]
 800a67c:	68f9      	ldr	r1, [r7, #12]
 800a67e:	f7f6 fff5 	bl	800166c <__aeabi_dmul>
 800a682:	0002      	movs	r2, r0
 800a684:	000b      	movs	r3, r1
 800a686:	0010      	movs	r0, r2
 800a688:	0019      	movs	r1, r3
 800a68a:	f7f7 fe51 	bl	8002330 <__aeabi_d2iz>
 800a68e:	0002      	movs	r2, r0
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	605a      	str	r2, [r3, #4]
}
 800a694:	46c0      	nop			; (mov r8, r8)
 800a696:	46bd      	mov	sp, r7
 800a698:	b00d      	add	sp, #52	; 0x34
 800a69a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a69c:	412e8480 	.word	0x412e8480
 800a6a0:	416312d0 	.word	0x416312d0

0800a6a4 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a6a4:	b5b0      	push	{r4, r5, r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a6ac:	240e      	movs	r4, #14
 800a6ae:	193b      	adds	r3, r7, r4
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2203      	movs	r2, #3
 800a6b8:	212c      	movs	r1, #44	; 0x2c
 800a6ba:	0018      	movs	r0, r3
 800a6bc:	f7ff fbda 	bl	8009e74 <my_find_char_position>
 800a6c0:	0003      	movs	r3, r0
 800a6c2:	001a      	movs	r2, r3
 800a6c4:	2517      	movs	r5, #23
 800a6c6:	197b      	adds	r3, r7, r5
 800a6c8:	3201      	adds	r2, #1
 800a6ca:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a6cc:	2003      	movs	r0, #3
 800a6ce:	f000 fa5f 	bl	800ab90 <malloc>
 800a6d2:	0003      	movs	r3, r0
 800a6d4:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a6d6:	197b      	adds	r3, r7, r5
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	687a      	ldr	r2, [r7, #4]
 800a6dc:	18d1      	adds	r1, r2, r3
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	2202      	movs	r2, #2
 800a6e2:	0018      	movs	r0, r3
 800a6e4:	f001 fda1 	bl	800c22a <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	3302      	adds	r3, #2
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a6f0:	193a      	adds	r2, r7, r4
 800a6f2:	4907      	ldr	r1, [pc, #28]	; (800a710 <my_nmea_get_gsv_tns+0x6c>)
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	0018      	movs	r0, r3
 800a6f8:	f001 fcfa 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	0018      	movs	r0, r3
 800a700:	f000 fa50 	bl	800aba4 <free>
	return tns ;
 800a704:	193b      	adds	r3, r7, r4
 800a706:	881b      	ldrh	r3, [r3, #0]
}
 800a708:	0018      	movs	r0, r3
 800a70a:	46bd      	mov	sp, r7
 800a70c:	b006      	add	sp, #24
 800a70e:	bdb0      	pop	{r4, r5, r7, pc}
 800a710:	080147a4 	.word	0x080147a4

0800a714 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a714:	b590      	push	{r4, r7, lr}
 800a716:	b087      	sub	sp, #28
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2209      	movs	r2, #9
 800a722:	212c      	movs	r1, #44	; 0x2c
 800a724:	0018      	movs	r0, r3
 800a726:	f7ff fba5 	bl	8009e74 <my_find_char_position>
 800a72a:	0003      	movs	r3, r0
 800a72c:	001a      	movs	r2, r3
 800a72e:	2417      	movs	r4, #23
 800a730:	193b      	adds	r3, r7, r4
 800a732:	3205      	adds	r2, #5
 800a734:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a736:	2003      	movs	r0, #3
 800a738:	f000 fa2a 	bl	800ab90 <malloc>
 800a73c:	0003      	movs	r3, r0
 800a73e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a740:	193b      	adds	r3, r7, r4
 800a742:	781b      	ldrb	r3, [r3, #0]
 800a744:	687a      	ldr	r2, [r7, #4]
 800a746:	18d1      	adds	r1, r2, r3
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	2202      	movs	r2, #2
 800a74c:	0018      	movs	r0, r3
 800a74e:	f001 fd6c 	bl	800c22a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	3302      	adds	r3, #2
 800a756:	2200      	movs	r2, #0
 800a758:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a75a:	240e      	movs	r4, #14
 800a75c:	193a      	adds	r2, r7, r4
 800a75e:	4909      	ldr	r1, [pc, #36]	; (800a784 <my_nmea_get_rmc_date_yy+0x70>)
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	0018      	movs	r0, r3
 800a764:	f001 fcc4 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	0018      	movs	r0, r3
 800a76c:	f000 fa1a 	bl	800aba4 <free>
	*yy = (uint8_t) temp ;
 800a770:	193b      	adds	r3, r7, r4
 800a772:	881b      	ldrh	r3, [r3, #0]
 800a774:	b2da      	uxtb	r2, r3
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	701a      	strb	r2, [r3, #0]

}
 800a77a:	46c0      	nop			; (mov r8, r8)
 800a77c:	46bd      	mov	sp, r7
 800a77e:	b007      	add	sp, #28
 800a780:	bd90      	pop	{r4, r7, pc}
 800a782:	46c0      	nop			; (mov r8, r8)
 800a784:	080147a4 	.word	0x080147a4

0800a788 <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a788:	b590      	push	{r4, r7, lr}
 800a78a:	b087      	sub	sp, #28
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2209      	movs	r2, #9
 800a796:	212c      	movs	r1, #44	; 0x2c
 800a798:	0018      	movs	r0, r3
 800a79a:	f7ff fb6b 	bl	8009e74 <my_find_char_position>
 800a79e:	0003      	movs	r3, r0
 800a7a0:	001a      	movs	r2, r3
 800a7a2:	2417      	movs	r4, #23
 800a7a4:	193b      	adds	r3, r7, r4
 800a7a6:	3203      	adds	r2, #3
 800a7a8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a7aa:	2003      	movs	r0, #3
 800a7ac:	f000 f9f0 	bl	800ab90 <malloc>
 800a7b0:	0003      	movs	r3, r0
 800a7b2:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a7b4:	193b      	adds	r3, r7, r4
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	18d1      	adds	r1, r2, r3
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	2202      	movs	r2, #2
 800a7c0:	0018      	movs	r0, r3
 800a7c2:	f001 fd32 	bl	800c22a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	3302      	adds	r3, #2
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a7ce:	240e      	movs	r4, #14
 800a7d0:	193a      	adds	r2, r7, r4
 800a7d2:	4909      	ldr	r1, [pc, #36]	; (800a7f8 <my_nmea_get_rmc_date_mm+0x70>)
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	0018      	movs	r0, r3
 800a7d8:	f001 fc8a 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	0018      	movs	r0, r3
 800a7e0:	f000 f9e0 	bl	800aba4 <free>
	*mm = (uint8_t) temp ;
 800a7e4:	193b      	adds	r3, r7, r4
 800a7e6:	881b      	ldrh	r3, [r3, #0]
 800a7e8:	b2da      	uxtb	r2, r3
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	701a      	strb	r2, [r3, #0]

}
 800a7ee:	46c0      	nop			; (mov r8, r8)
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	b007      	add	sp, #28
 800a7f4:	bd90      	pop	{r4, r7, pc}
 800a7f6:	46c0      	nop			; (mov r8, r8)
 800a7f8:	080147a4 	.word	0x080147a4

0800a7fc <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a7fc:	b590      	push	{r4, r7, lr}
 800a7fe:	b087      	sub	sp, #28
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2209      	movs	r2, #9
 800a80a:	212c      	movs	r1, #44	; 0x2c
 800a80c:	0018      	movs	r0, r3
 800a80e:	f7ff fb31 	bl	8009e74 <my_find_char_position>
 800a812:	0003      	movs	r3, r0
 800a814:	001a      	movs	r2, r3
 800a816:	2417      	movs	r4, #23
 800a818:	193b      	adds	r3, r7, r4
 800a81a:	3201      	adds	r2, #1
 800a81c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a81e:	2003      	movs	r0, #3
 800a820:	f000 f9b6 	bl	800ab90 <malloc>
 800a824:	0003      	movs	r3, r0
 800a826:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a828:	193b      	adds	r3, r7, r4
 800a82a:	781b      	ldrb	r3, [r3, #0]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	18d1      	adds	r1, r2, r3
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	2202      	movs	r2, #2
 800a834:	0018      	movs	r0, r3
 800a836:	f001 fcf8 	bl	800c22a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	3302      	adds	r3, #2
 800a83e:	2200      	movs	r2, #0
 800a840:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a842:	240e      	movs	r4, #14
 800a844:	193a      	adds	r2, r7, r4
 800a846:	4909      	ldr	r1, [pc, #36]	; (800a86c <my_nmea_get_rmc_date_dd+0x70>)
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	0018      	movs	r0, r3
 800a84c:	f001 fc50 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	0018      	movs	r0, r3
 800a854:	f000 f9a6 	bl	800aba4 <free>
	*dd = (uint8_t) temp ;
 800a858:	193b      	adds	r3, r7, r4
 800a85a:	881b      	ldrh	r3, [r3, #0]
 800a85c:	b2da      	uxtb	r2, r3
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	701a      	strb	r2, [r3, #0]

}
 800a862:	46c0      	nop			; (mov r8, r8)
 800a864:	46bd      	mov	sp, r7
 800a866:	b007      	add	sp, #28
 800a868:	bd90      	pop	{r4, r7, pc}
 800a86a:	46c0      	nop			; (mov r8, r8)
 800a86c:	080147a4 	.word	0x080147a4

0800a870 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a870:	b590      	push	{r4, r7, lr}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
 800a878:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2201      	movs	r2, #1
 800a87e:	212c      	movs	r1, #44	; 0x2c
 800a880:	0018      	movs	r0, r3
 800a882:	f7ff faf7 	bl	8009e74 <my_find_char_position>
 800a886:	0003      	movs	r3, r0
 800a888:	001a      	movs	r2, r3
 800a88a:	2417      	movs	r4, #23
 800a88c:	193b      	adds	r3, r7, r4
 800a88e:	3201      	adds	r2, #1
 800a890:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a892:	2003      	movs	r0, #3
 800a894:	f000 f97c 	bl	800ab90 <malloc>
 800a898:	0003      	movs	r3, r0
 800a89a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a89c:	193b      	adds	r3, r7, r4
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	18d1      	adds	r1, r2, r3
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	2202      	movs	r2, #2
 800a8a8:	0018      	movs	r0, r3
 800a8aa:	f001 fcbe 	bl	800c22a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	3302      	adds	r3, #2
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a8b6:	240e      	movs	r4, #14
 800a8b8:	193a      	adds	r2, r7, r4
 800a8ba:	4909      	ldr	r1, [pc, #36]	; (800a8e0 <my_nmea_get_rmc_utc_hh+0x70>)
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	0018      	movs	r0, r3
 800a8c0:	f001 fc16 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	0018      	movs	r0, r3
 800a8c8:	f000 f96c 	bl	800aba4 <free>
	*hh = (uint8_t) temp ;
 800a8cc:	193b      	adds	r3, r7, r4
 800a8ce:	881b      	ldrh	r3, [r3, #0]
 800a8d0:	b2da      	uxtb	r2, r3
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	701a      	strb	r2, [r3, #0]

}
 800a8d6:	46c0      	nop			; (mov r8, r8)
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	b007      	add	sp, #28
 800a8dc:	bd90      	pop	{r4, r7, pc}
 800a8de:	46c0      	nop			; (mov r8, r8)
 800a8e0:	080147a4 	.word	0x080147a4

0800a8e4 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a8e4:	b590      	push	{r4, r7, lr}
 800a8e6:	b087      	sub	sp, #28
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	212c      	movs	r1, #44	; 0x2c
 800a8f4:	0018      	movs	r0, r3
 800a8f6:	f7ff fabd 	bl	8009e74 <my_find_char_position>
 800a8fa:	0003      	movs	r3, r0
 800a8fc:	001a      	movs	r2, r3
 800a8fe:	2417      	movs	r4, #23
 800a900:	193b      	adds	r3, r7, r4
 800a902:	3203      	adds	r2, #3
 800a904:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a906:	2003      	movs	r0, #3
 800a908:	f000 f942 	bl	800ab90 <malloc>
 800a90c:	0003      	movs	r3, r0
 800a90e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a910:	193b      	adds	r3, r7, r4
 800a912:	781b      	ldrb	r3, [r3, #0]
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	18d1      	adds	r1, r2, r3
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	2202      	movs	r2, #2
 800a91c:	0018      	movs	r0, r3
 800a91e:	f001 fc84 	bl	800c22a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	3302      	adds	r3, #2
 800a926:	2200      	movs	r2, #0
 800a928:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a92a:	240e      	movs	r4, #14
 800a92c:	193a      	adds	r2, r7, r4
 800a92e:	4909      	ldr	r1, [pc, #36]	; (800a954 <my_nmea_get_rmc_utc_mm+0x70>)
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	0018      	movs	r0, r3
 800a934:	f001 fbdc 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	0018      	movs	r0, r3
 800a93c:	f000 f932 	bl	800aba4 <free>
	*mm = (uint8_t) temp ;
 800a940:	193b      	adds	r3, r7, r4
 800a942:	881b      	ldrh	r3, [r3, #0]
 800a944:	b2da      	uxtb	r2, r3
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	701a      	strb	r2, [r3, #0]

}
 800a94a:	46c0      	nop			; (mov r8, r8)
 800a94c:	46bd      	mov	sp, r7
 800a94e:	b007      	add	sp, #28
 800a950:	bd90      	pop	{r4, r7, pc}
 800a952:	46c0      	nop			; (mov r8, r8)
 800a954:	080147a4 	.word	0x080147a4

0800a958 <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a958:	b590      	push	{r4, r7, lr}
 800a95a:	b087      	sub	sp, #28
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2201      	movs	r2, #1
 800a966:	212c      	movs	r1, #44	; 0x2c
 800a968:	0018      	movs	r0, r3
 800a96a:	f7ff fa83 	bl	8009e74 <my_find_char_position>
 800a96e:	0003      	movs	r3, r0
 800a970:	001a      	movs	r2, r3
 800a972:	2417      	movs	r4, #23
 800a974:	193b      	adds	r3, r7, r4
 800a976:	3205      	adds	r2, #5
 800a978:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a97a:	2003      	movs	r0, #3
 800a97c:	f000 f908 	bl	800ab90 <malloc>
 800a980:	0003      	movs	r3, r0
 800a982:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a984:	193b      	adds	r3, r7, r4
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	687a      	ldr	r2, [r7, #4]
 800a98a:	18d1      	adds	r1, r2, r3
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	2202      	movs	r2, #2
 800a990:	0018      	movs	r0, r3
 800a992:	f001 fc4a 	bl	800c22a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	3302      	adds	r3, #2
 800a99a:	2200      	movs	r2, #0
 800a99c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a99e:	240e      	movs	r4, #14
 800a9a0:	193a      	adds	r2, r7, r4
 800a9a2:	4909      	ldr	r1, [pc, #36]	; (800a9c8 <my_nmea_get_rmc_utc_ss+0x70>)
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	0018      	movs	r0, r3
 800a9a8:	f001 fba2 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	0018      	movs	r0, r3
 800a9b0:	f000 f8f8 	bl	800aba4 <free>
	*ss = (uint8_t) temp ;
 800a9b4:	193b      	adds	r3, r7, r4
 800a9b6:	881b      	ldrh	r3, [r3, #0]
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	701a      	strb	r2, [r3, #0]

}
 800a9be:	46c0      	nop			; (mov r8, r8)
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	b007      	add	sp, #28
 800a9c4:	bd90      	pop	{r4, r7, pc}
 800a9c6:	46c0      	nop			; (mov r8, r8)
 800a9c8:	080147a4 	.word	0x080147a4

0800a9cc <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800a9cc:	b590      	push	{r4, r7, lr}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2201      	movs	r2, #1
 800a9da:	212c      	movs	r1, #44	; 0x2c
 800a9dc:	0018      	movs	r0, r3
 800a9de:	f7ff fa49 	bl	8009e74 <my_find_char_position>
 800a9e2:	0003      	movs	r3, r0
 800a9e4:	001a      	movs	r2, r3
 800a9e6:	240f      	movs	r4, #15
 800a9e8:	193b      	adds	r3, r7, r4
 800a9ea:	3208      	adds	r2, #8
 800a9ec:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a9ee:	2004      	movs	r0, #4
 800a9f0:	f000 f8ce 	bl	800ab90 <malloc>
 800a9f4:	0003      	movs	r3, r0
 800a9f6:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a9f8:	193b      	adds	r3, r7, r4
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	18d1      	adds	r1, r2, r3
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	2203      	movs	r2, #3
 800aa04:	0018      	movs	r0, r3
 800aa06:	f001 fc10 	bl	800c22a <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	3303      	adds	r3, #3
 800aa0e:	2200      	movs	r2, #0
 800aa10:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800aa12:	683a      	ldr	r2, [r7, #0]
 800aa14:	4906      	ldr	r1, [pc, #24]	; (800aa30 <my_nmea_get_rmc_utc_sss+0x64>)
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	0018      	movs	r0, r3
 800aa1a:	f001 fb69 	bl	800c0f0 <sscanf>
	free ( s ) ;
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	0018      	movs	r0, r3
 800aa22:	f000 f8bf 	bl	800aba4 <free>
}
 800aa26:	46c0      	nop			; (mov r8, r8)
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	b005      	add	sp, #20
 800aa2c:	bd90      	pop	{r4, r7, pc}
 800aa2e:	46c0      	nop			; (mov r8, r8)
 800aa30:	080147a8 	.word	0x080147a8

0800aa34 <my_tracker_api_is_cmd>:
 */

#include <my_tracker_api.h>

bool my_tracker_api_is_cmd ( const char* c )
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b086      	sub	sp, #24
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
	size_t l = strlen ( c ) ;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	0018      	movs	r0, r3
 800aa40:	f7f5 fb60 	bl	8000104 <strlen>
 800aa44:	0003      	movs	r3, r0
 800aa46:	613b      	str	r3, [r7, #16]
	uint8_t i = 0 ; // Znaków nie może być więcej niż max. cmd payload czyli 80
 800aa48:	2317      	movs	r3, #23
 800aa4a:	18fb      	adds	r3, r7, r3
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	701a      	strb	r2, [r3, #0]
	uint8_t liczba_przecinkow = 0 ;
 800aa50:	2316      	movs	r3, #22
 800aa52:	18fb      	adds	r3, r7, r3
 800aa54:	2200      	movs	r2, #0
 800aa56:	701a      	strb	r2, [r3, #0]

	if ( l < 3 || l > 9 )
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	2b02      	cmp	r3, #2
 800aa5c:	d902      	bls.n	800aa64 <my_tracker_api_is_cmd+0x30>
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	2b09      	cmp	r3, #9
 800aa62:	d901      	bls.n	800aa68 <my_tracker_api_is_cmd+0x34>
		return false ;
 800aa64:	2300      	movs	r3, #0
 800aa66:	e04b      	b.n	800ab00 <my_tracker_api_is_cmd+0xcc>

	for ( i = 0 ; i < l ; i++ )
 800aa68:	2317      	movs	r3, #23
 800aa6a:	18fb      	adds	r3, r7, r3
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	701a      	strb	r2, [r3, #0]
 800aa70:	e025      	b.n	800aabe <my_tracker_api_is_cmd+0x8a>
	{
		if ( c[i] == ',' )
 800aa72:	2317      	movs	r3, #23
 800aa74:	18fb      	adds	r3, r7, r3
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	687a      	ldr	r2, [r7, #4]
 800aa7a:	18d3      	adds	r3, r2, r3
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	2b2c      	cmp	r3, #44	; 0x2c
 800aa80:	d106      	bne.n	800aa90 <my_tracker_api_is_cmd+0x5c>
			liczba_przecinkow++ ;
 800aa82:	2116      	movs	r1, #22
 800aa84:	187b      	adds	r3, r7, r1
 800aa86:	781a      	ldrb	r2, [r3, #0]
 800aa88:	187b      	adds	r3, r7, r1
 800aa8a:	3201      	adds	r2, #1
 800aa8c:	701a      	strb	r2, [r3, #0]
 800aa8e:	e010      	b.n	800aab2 <my_tracker_api_is_cmd+0x7e>
		else if ( c[i] < '0' || c[i] > '9' )
 800aa90:	2117      	movs	r1, #23
 800aa92:	187b      	adds	r3, r7, r1
 800aa94:	781b      	ldrb	r3, [r3, #0]
 800aa96:	687a      	ldr	r2, [r7, #4]
 800aa98:	18d3      	adds	r3, r2, r3
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	2b2f      	cmp	r3, #47	; 0x2f
 800aa9e:	d906      	bls.n	800aaae <my_tracker_api_is_cmd+0x7a>
 800aaa0:	187b      	adds	r3, r7, r1
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	18d3      	adds	r3, r2, r3
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	2b39      	cmp	r3, #57	; 0x39
 800aaac:	d901      	bls.n	800aab2 <my_tracker_api_is_cmd+0x7e>
			return false;
 800aaae:	2300      	movs	r3, #0
 800aab0:	e026      	b.n	800ab00 <my_tracker_api_is_cmd+0xcc>
	for ( i = 0 ; i < l ; i++ )
 800aab2:	2117      	movs	r1, #23
 800aab4:	187b      	adds	r3, r7, r1
 800aab6:	781a      	ldrb	r2, [r3, #0]
 800aab8:	187b      	adds	r3, r7, r1
 800aaba:	3201      	adds	r2, #1
 800aabc:	701a      	strb	r2, [r3, #0]
 800aabe:	2317      	movs	r3, #23
 800aac0:	18fb      	adds	r3, r7, r3
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	693a      	ldr	r2, [r7, #16]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d8d3      	bhi.n	800aa72 <my_tracker_api_is_cmd+0x3e>
	}

	if ( /*c[0] == ',' || c[l-1] == ',' ||*/ liczba_przecinkow > 1 )
 800aaca:	2316      	movs	r3, #22
 800aacc:	18fb      	adds	r3, r7, r3
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	2b01      	cmp	r3, #1
 800aad2:	d901      	bls.n	800aad8 <my_tracker_api_is_cmd+0xa4>
		return false ;
 800aad4:	2300      	movs	r3, #0
 800aad6:	e013      	b.n	800ab00 <my_tracker_api_is_cmd+0xcc>

	const char* comma_p = strchr ( c , ',' ) ;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	212c      	movs	r1, #44	; 0x2c
 800aadc:	0018      	movs	r0, r3
 800aade:	f001 fb85 	bl	800c1ec <strchr>
 800aae2:	0003      	movs	r3, r0
 800aae4:	60fb      	str	r3, [r7, #12]
	size_t cmd_code_length = comma_p - c ;
 800aae6:	68fa      	ldr	r2, [r7, #12]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	1ad3      	subs	r3, r2, r3
 800aaec:	60bb      	str	r3, [r7, #8]
	if ( cmd_code_length > 2 || cmd_code_length < 1 )
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	d802      	bhi.n	800aafa <my_tracker_api_is_cmd+0xc6>
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <my_tracker_api_is_cmd+0xca>
		return false ;
 800aafa:	2300      	movs	r3, #0
 800aafc:	e000      	b.n	800ab00 <my_tracker_api_is_cmd+0xcc>

	return true ;
 800aafe:	2301      	movs	r3, #1
}
 800ab00:	0018      	movs	r0, r3
 800ab02:	46bd      	mov	sp, r7
 800ab04:	b006      	add	sp, #24
 800ab06:	bd80      	pop	{r7, pc}

0800ab08 <my_tracker_api_parse_cmd>:

	return cmd_value ;
}

bool my_tracker_api_parse_cmd ( cmd_astro* cmd , char* s )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
	cmd->code = 0 ;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	701a      	strb	r2, [r3, #0]
	cmd->value = 0 ;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	605a      	str	r2, [r3, #4]
	cmd->is_executed = false ;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2200      	movs	r2, #0
 800ab22:	721a      	strb	r2, [r3, #8]

	char* tok = strtok ( s , "," ) ;
 800ab24:	4a19      	ldr	r2, [pc, #100]	; (800ab8c <my_tracker_api_parse_cmd+0x84>)
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	0011      	movs	r1, r2
 800ab2a:	0018      	movs	r0, r3
 800ab2c:	f001 fb92 	bl	800c254 <strtok>
 800ab30:	0003      	movs	r3, r0
 800ab32:	60fb      	str	r3, [r7, #12]
	cmd->code = (uint8_t) my_conv_string_2_uint32_t ( tok ) ;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	0018      	movs	r0, r3
 800ab38:	f7ff fb3e 	bl	800a1b8 <my_conv_string_2_uint32_t>
 800ab3c:	0003      	movs	r3, r0
 800ab3e:	b2da      	uxtb	r2, r3
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	701a      	strb	r2, [r3, #0]
	tok = strtok ( NULL , "," ) ;
 800ab44:	4b11      	ldr	r3, [pc, #68]	; (800ab8c <my_tracker_api_parse_cmd+0x84>)
 800ab46:	0019      	movs	r1, r3
 800ab48:	2000      	movs	r0, #0
 800ab4a:	f001 fb83 	bl	800c254 <strtok>
 800ab4e:	0003      	movs	r3, r0
 800ab50:	60fb      	str	r3, [r7, #12]
	cmd->value = my_conv_string_2_uint32_t ( tok ) ;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	0018      	movs	r0, r3
 800ab56:	f7ff fb2f 	bl	800a1b8 <my_conv_string_2_uint32_t>
 800ab5a:	0002      	movs	r2, r0
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	605a      	str	r2, [r3, #4]
	tok = strtok ( NULL , "," ) ;
 800ab60:	4b0a      	ldr	r3, [pc, #40]	; (800ab8c <my_tracker_api_parse_cmd+0x84>)
 800ab62:	0019      	movs	r1, r3
 800ab64:	2000      	movs	r0, #0
 800ab66:	f001 fb75 	bl	800c254 <strtok>
 800ab6a:	0003      	movs	r3, r0
 800ab6c:	60fb      	str	r3, [r7, #12]

	if ( cmd->code == 0 || tok != NULL )
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	781b      	ldrb	r3, [r3, #0]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d002      	beq.n	800ab7c <my_tracker_api_parse_cmd+0x74>
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d001      	beq.n	800ab80 <my_tracker_api_parse_cmd+0x78>
		return false ;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	e000      	b.n	800ab82 <my_tracker_api_parse_cmd+0x7a>
	else
		return true ;
 800ab80:	2301      	movs	r3, #1
}
 800ab82:	0018      	movs	r0, r3
 800ab84:	46bd      	mov	sp, r7
 800ab86:	b004      	add	sp, #16
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	46c0      	nop			; (mov r8, r8)
 800ab8c:	080147ac 	.word	0x080147ac

0800ab90 <malloc>:
 800ab90:	b510      	push	{r4, lr}
 800ab92:	4b03      	ldr	r3, [pc, #12]	; (800aba0 <malloc+0x10>)
 800ab94:	0001      	movs	r1, r0
 800ab96:	6818      	ldr	r0, [r3, #0]
 800ab98:	f000 f80e 	bl	800abb8 <_malloc_r>
 800ab9c:	bd10      	pop	{r4, pc}
 800ab9e:	46c0      	nop			; (mov r8, r8)
 800aba0:	200006d0 	.word	0x200006d0

0800aba4 <free>:
 800aba4:	b510      	push	{r4, lr}
 800aba6:	4b03      	ldr	r3, [pc, #12]	; (800abb4 <free+0x10>)
 800aba8:	0001      	movs	r1, r0
 800abaa:	6818      	ldr	r0, [r3, #0]
 800abac:	f001 fcbe 	bl	800c52c <_free_r>
 800abb0:	bd10      	pop	{r4, pc}
 800abb2:	46c0      	nop			; (mov r8, r8)
 800abb4:	200006d0 	.word	0x200006d0

0800abb8 <_malloc_r>:
 800abb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abba:	000d      	movs	r5, r1
 800abbc:	b087      	sub	sp, #28
 800abbe:	350b      	adds	r5, #11
 800abc0:	9001      	str	r0, [sp, #4]
 800abc2:	2d16      	cmp	r5, #22
 800abc4:	d908      	bls.n	800abd8 <_malloc_r+0x20>
 800abc6:	2207      	movs	r2, #7
 800abc8:	4395      	bics	r5, r2
 800abca:	d506      	bpl.n	800abda <_malloc_r+0x22>
 800abcc:	230c      	movs	r3, #12
 800abce:	9a01      	ldr	r2, [sp, #4]
 800abd0:	6013      	str	r3, [r2, #0]
 800abd2:	2000      	movs	r0, #0
 800abd4:	b007      	add	sp, #28
 800abd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abd8:	2510      	movs	r5, #16
 800abda:	42a9      	cmp	r1, r5
 800abdc:	d8f6      	bhi.n	800abcc <_malloc_r+0x14>
 800abde:	9801      	ldr	r0, [sp, #4]
 800abe0:	f000 f9fe 	bl	800afe0 <__malloc_lock>
 800abe4:	23fc      	movs	r3, #252	; 0xfc
 800abe6:	4ebe      	ldr	r6, [pc, #760]	; (800aee0 <_malloc_r+0x328>)
 800abe8:	005b      	lsls	r3, r3, #1
 800abea:	429d      	cmp	r5, r3
 800abec:	d219      	bcs.n	800ac22 <_malloc_r+0x6a>
 800abee:	002a      	movs	r2, r5
 800abf0:	3208      	adds	r2, #8
 800abf2:	18b2      	adds	r2, r6, r2
 800abf4:	0011      	movs	r1, r2
 800abf6:	6854      	ldr	r4, [r2, #4]
 800abf8:	3908      	subs	r1, #8
 800abfa:	08eb      	lsrs	r3, r5, #3
 800abfc:	428c      	cmp	r4, r1
 800abfe:	d103      	bne.n	800ac08 <_malloc_r+0x50>
 800ac00:	68d4      	ldr	r4, [r2, #12]
 800ac02:	3302      	adds	r3, #2
 800ac04:	42a2      	cmp	r2, r4
 800ac06:	d022      	beq.n	800ac4e <_malloc_r+0x96>
 800ac08:	2203      	movs	r2, #3
 800ac0a:	6863      	ldr	r3, [r4, #4]
 800ac0c:	68a1      	ldr	r1, [r4, #8]
 800ac0e:	4393      	bics	r3, r2
 800ac10:	68e2      	ldr	r2, [r4, #12]
 800ac12:	18e3      	adds	r3, r4, r3
 800ac14:	60ca      	str	r2, [r1, #12]
 800ac16:	6091      	str	r1, [r2, #8]
 800ac18:	2201      	movs	r2, #1
 800ac1a:	6859      	ldr	r1, [r3, #4]
 800ac1c:	430a      	orrs	r2, r1
 800ac1e:	605a      	str	r2, [r3, #4]
 800ac20:	e02a      	b.n	800ac78 <_malloc_r+0xc0>
 800ac22:	233f      	movs	r3, #63	; 0x3f
 800ac24:	0a6a      	lsrs	r2, r5, #9
 800ac26:	d003      	beq.n	800ac30 <_malloc_r+0x78>
 800ac28:	2a04      	cmp	r2, #4
 800ac2a:	d82b      	bhi.n	800ac84 <_malloc_r+0xcc>
 800ac2c:	09ab      	lsrs	r3, r5, #6
 800ac2e:	3338      	adds	r3, #56	; 0x38
 800ac30:	2203      	movs	r2, #3
 800ac32:	4694      	mov	ip, r2
 800ac34:	00d9      	lsls	r1, r3, #3
 800ac36:	1989      	adds	r1, r1, r6
 800ac38:	68cc      	ldr	r4, [r1, #12]
 800ac3a:	428c      	cmp	r4, r1
 800ac3c:	d006      	beq.n	800ac4c <_malloc_r+0x94>
 800ac3e:	4660      	mov	r0, ip
 800ac40:	6862      	ldr	r2, [r4, #4]
 800ac42:	4382      	bics	r2, r0
 800ac44:	1b57      	subs	r7, r2, r5
 800ac46:	2f0f      	cmp	r7, #15
 800ac48:	dd34      	ble.n	800acb4 <_malloc_r+0xfc>
 800ac4a:	3b01      	subs	r3, #1
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	6934      	ldr	r4, [r6, #16]
 800ac50:	49a4      	ldr	r1, [pc, #656]	; (800aee4 <_malloc_r+0x32c>)
 800ac52:	428c      	cmp	r4, r1
 800ac54:	d055      	beq.n	800ad02 <_malloc_r+0x14a>
 800ac56:	2003      	movs	r0, #3
 800ac58:	6862      	ldr	r2, [r4, #4]
 800ac5a:	4382      	bics	r2, r0
 800ac5c:	1b50      	subs	r0, r2, r5
 800ac5e:	280f      	cmp	r0, #15
 800ac60:	dd36      	ble.n	800acd0 <_malloc_r+0x118>
 800ac62:	2301      	movs	r3, #1
 800ac64:	1967      	adds	r7, r4, r5
 800ac66:	431d      	orrs	r5, r3
 800ac68:	4303      	orrs	r3, r0
 800ac6a:	6065      	str	r5, [r4, #4]
 800ac6c:	6177      	str	r7, [r6, #20]
 800ac6e:	6137      	str	r7, [r6, #16]
 800ac70:	60f9      	str	r1, [r7, #12]
 800ac72:	60b9      	str	r1, [r7, #8]
 800ac74:	607b      	str	r3, [r7, #4]
 800ac76:	50a0      	str	r0, [r4, r2]
 800ac78:	9801      	ldr	r0, [sp, #4]
 800ac7a:	f000 f9b9 	bl	800aff0 <__malloc_unlock>
 800ac7e:	0020      	movs	r0, r4
 800ac80:	3008      	adds	r0, #8
 800ac82:	e7a7      	b.n	800abd4 <_malloc_r+0x1c>
 800ac84:	2a14      	cmp	r2, #20
 800ac86:	d802      	bhi.n	800ac8e <_malloc_r+0xd6>
 800ac88:	0013      	movs	r3, r2
 800ac8a:	335b      	adds	r3, #91	; 0x5b
 800ac8c:	e7d0      	b.n	800ac30 <_malloc_r+0x78>
 800ac8e:	2a54      	cmp	r2, #84	; 0x54
 800ac90:	d802      	bhi.n	800ac98 <_malloc_r+0xe0>
 800ac92:	0b2b      	lsrs	r3, r5, #12
 800ac94:	336e      	adds	r3, #110	; 0x6e
 800ac96:	e7cb      	b.n	800ac30 <_malloc_r+0x78>
 800ac98:	23aa      	movs	r3, #170	; 0xaa
 800ac9a:	005b      	lsls	r3, r3, #1
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d802      	bhi.n	800aca6 <_malloc_r+0xee>
 800aca0:	0beb      	lsrs	r3, r5, #15
 800aca2:	3377      	adds	r3, #119	; 0x77
 800aca4:	e7c4      	b.n	800ac30 <_malloc_r+0x78>
 800aca6:	4990      	ldr	r1, [pc, #576]	; (800aee8 <_malloc_r+0x330>)
 800aca8:	237e      	movs	r3, #126	; 0x7e
 800acaa:	428a      	cmp	r2, r1
 800acac:	d8c0      	bhi.n	800ac30 <_malloc_r+0x78>
 800acae:	0cab      	lsrs	r3, r5, #18
 800acb0:	337c      	adds	r3, #124	; 0x7c
 800acb2:	e7bd      	b.n	800ac30 <_malloc_r+0x78>
 800acb4:	68e0      	ldr	r0, [r4, #12]
 800acb6:	2f00      	cmp	r7, #0
 800acb8:	db08      	blt.n	800accc <_malloc_r+0x114>
 800acba:	68a3      	ldr	r3, [r4, #8]
 800acbc:	60d8      	str	r0, [r3, #12]
 800acbe:	6083      	str	r3, [r0, #8]
 800acc0:	2301      	movs	r3, #1
 800acc2:	18a2      	adds	r2, r4, r2
 800acc4:	6851      	ldr	r1, [r2, #4]
 800acc6:	430b      	orrs	r3, r1
 800acc8:	6053      	str	r3, [r2, #4]
 800acca:	e7d5      	b.n	800ac78 <_malloc_r+0xc0>
 800accc:	0004      	movs	r4, r0
 800acce:	e7b4      	b.n	800ac3a <_malloc_r+0x82>
 800acd0:	6171      	str	r1, [r6, #20]
 800acd2:	6131      	str	r1, [r6, #16]
 800acd4:	2800      	cmp	r0, #0
 800acd6:	daf3      	bge.n	800acc0 <_malloc_r+0x108>
 800acd8:	6871      	ldr	r1, [r6, #4]
 800acda:	468c      	mov	ip, r1
 800acdc:	2180      	movs	r1, #128	; 0x80
 800acde:	0089      	lsls	r1, r1, #2
 800ace0:	428a      	cmp	r2, r1
 800ace2:	d300      	bcc.n	800ace6 <_malloc_r+0x12e>
 800ace4:	e08c      	b.n	800ae00 <_malloc_r+0x248>
 800ace6:	08d1      	lsrs	r1, r2, #3
 800ace8:	0950      	lsrs	r0, r2, #5
 800acea:	2201      	movs	r2, #1
 800acec:	4082      	lsls	r2, r0
 800acee:	4660      	mov	r0, ip
 800acf0:	4302      	orrs	r2, r0
 800acf2:	6072      	str	r2, [r6, #4]
 800acf4:	00ca      	lsls	r2, r1, #3
 800acf6:	1992      	adds	r2, r2, r6
 800acf8:	6891      	ldr	r1, [r2, #8]
 800acfa:	60e2      	str	r2, [r4, #12]
 800acfc:	60a1      	str	r1, [r4, #8]
 800acfe:	6094      	str	r4, [r2, #8]
 800ad00:	60cc      	str	r4, [r1, #12]
 800ad02:	2201      	movs	r2, #1
 800ad04:	4876      	ldr	r0, [pc, #472]	; (800aee0 <_malloc_r+0x328>)
 800ad06:	1099      	asrs	r1, r3, #2
 800ad08:	408a      	lsls	r2, r1
 800ad0a:	6841      	ldr	r1, [r0, #4]
 800ad0c:	4291      	cmp	r1, r2
 800ad0e:	d328      	bcc.n	800ad62 <_malloc_r+0x1aa>
 800ad10:	420a      	tst	r2, r1
 800ad12:	d105      	bne.n	800ad20 <_malloc_r+0x168>
 800ad14:	2403      	movs	r4, #3
 800ad16:	43a3      	bics	r3, r4
 800ad18:	0052      	lsls	r2, r2, #1
 800ad1a:	3304      	adds	r3, #4
 800ad1c:	420a      	tst	r2, r1
 800ad1e:	d0fb      	beq.n	800ad18 <_malloc_r+0x160>
 800ad20:	496f      	ldr	r1, [pc, #444]	; (800aee0 <_malloc_r+0x328>)
 800ad22:	9104      	str	r1, [sp, #16]
 800ad24:	00d9      	lsls	r1, r3, #3
 800ad26:	1841      	adds	r1, r0, r1
 800ad28:	468c      	mov	ip, r1
 800ad2a:	000f      	movs	r7, r1
 800ad2c:	9302      	str	r3, [sp, #8]
 800ad2e:	68fc      	ldr	r4, [r7, #12]
 800ad30:	42bc      	cmp	r4, r7
 800ad32:	d000      	beq.n	800ad36 <_malloc_r+0x17e>
 800ad34:	e09b      	b.n	800ae6e <_malloc_r+0x2b6>
 800ad36:	2403      	movs	r4, #3
 800ad38:	9902      	ldr	r1, [sp, #8]
 800ad3a:	3708      	adds	r7, #8
 800ad3c:	3101      	adds	r1, #1
 800ad3e:	9102      	str	r1, [sp, #8]
 800ad40:	4221      	tst	r1, r4
 800ad42:	d1f4      	bne.n	800ad2e <_malloc_r+0x176>
 800ad44:	2103      	movs	r1, #3
 800ad46:	420b      	tst	r3, r1
 800ad48:	d000      	beq.n	800ad4c <_malloc_r+0x194>
 800ad4a:	e0b7      	b.n	800aebc <_malloc_r+0x304>
 800ad4c:	6843      	ldr	r3, [r0, #4]
 800ad4e:	4393      	bics	r3, r2
 800ad50:	6043      	str	r3, [r0, #4]
 800ad52:	9b04      	ldr	r3, [sp, #16]
 800ad54:	0052      	lsls	r2, r2, #1
 800ad56:	6859      	ldr	r1, [r3, #4]
 800ad58:	4291      	cmp	r1, r2
 800ad5a:	d302      	bcc.n	800ad62 <_malloc_r+0x1aa>
 800ad5c:	2a00      	cmp	r2, #0
 800ad5e:	d000      	beq.n	800ad62 <_malloc_r+0x1aa>
 800ad60:	e0bb      	b.n	800aeda <_malloc_r+0x322>
 800ad62:	2203      	movs	r2, #3
 800ad64:	6883      	ldr	r3, [r0, #8]
 800ad66:	9302      	str	r3, [sp, #8]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	4393      	bics	r3, r2
 800ad6c:	9303      	str	r3, [sp, #12]
 800ad6e:	42ab      	cmp	r3, r5
 800ad70:	d303      	bcc.n	800ad7a <_malloc_r+0x1c2>
 800ad72:	1b59      	subs	r1, r3, r5
 800ad74:	290f      	cmp	r1, #15
 800ad76:	dd00      	ble.n	800ad7a <_malloc_r+0x1c2>
 800ad78:	e123      	b.n	800afc2 <_malloc_r+0x40a>
 800ad7a:	9b02      	ldr	r3, [sp, #8]
 800ad7c:	9a03      	ldr	r2, [sp, #12]
 800ad7e:	2008      	movs	r0, #8
 800ad80:	189e      	adds	r6, r3, r2
 800ad82:	4b5a      	ldr	r3, [pc, #360]	; (800aeec <_malloc_r+0x334>)
 800ad84:	681f      	ldr	r7, [r3, #0]
 800ad86:	f001 fb4b 	bl	800c420 <sysconf>
 800ad8a:	4b59      	ldr	r3, [pc, #356]	; (800aef0 <_malloc_r+0x338>)
 800ad8c:	3710      	adds	r7, #16
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	197f      	adds	r7, r7, r5
 800ad92:	9004      	str	r0, [sp, #16]
 800ad94:	3301      	adds	r3, #1
 800ad96:	d003      	beq.n	800ada0 <_malloc_r+0x1e8>
 800ad98:	1e7b      	subs	r3, r7, #1
 800ad9a:	181b      	adds	r3, r3, r0
 800ad9c:	4247      	negs	r7, r0
 800ad9e:	401f      	ands	r7, r3
 800ada0:	0039      	movs	r1, r7
 800ada2:	9801      	ldr	r0, [sp, #4]
 800ada4:	f001 fae8 	bl	800c378 <_sbrk_r>
 800ada8:	0004      	movs	r4, r0
 800adaa:	1c43      	adds	r3, r0, #1
 800adac:	d100      	bne.n	800adb0 <_malloc_r+0x1f8>
 800adae:	e0de      	b.n	800af6e <_malloc_r+0x3b6>
 800adb0:	4286      	cmp	r6, r0
 800adb2:	d904      	bls.n	800adbe <_malloc_r+0x206>
 800adb4:	4b4a      	ldr	r3, [pc, #296]	; (800aee0 <_malloc_r+0x328>)
 800adb6:	9a02      	ldr	r2, [sp, #8]
 800adb8:	429a      	cmp	r2, r3
 800adba:	d000      	beq.n	800adbe <_malloc_r+0x206>
 800adbc:	e0d7      	b.n	800af6e <_malloc_r+0x3b6>
 800adbe:	4a4d      	ldr	r2, [pc, #308]	; (800aef4 <_malloc_r+0x33c>)
 800adc0:	6813      	ldr	r3, [r2, #0]
 800adc2:	18fb      	adds	r3, r7, r3
 800adc4:	6013      	str	r3, [r2, #0]
 800adc6:	9a04      	ldr	r2, [sp, #16]
 800adc8:	3a01      	subs	r2, #1
 800adca:	42a6      	cmp	r6, r4
 800adcc:	d000      	beq.n	800add0 <_malloc_r+0x218>
 800adce:	e097      	b.n	800af00 <_malloc_r+0x348>
 800add0:	4216      	tst	r6, r2
 800add2:	d000      	beq.n	800add6 <_malloc_r+0x21e>
 800add4:	e094      	b.n	800af00 <_malloc_r+0x348>
 800add6:	4b42      	ldr	r3, [pc, #264]	; (800aee0 <_malloc_r+0x328>)
 800add8:	689a      	ldr	r2, [r3, #8]
 800adda:	9b03      	ldr	r3, [sp, #12]
 800addc:	19df      	adds	r7, r3, r7
 800adde:	2301      	movs	r3, #1
 800ade0:	433b      	orrs	r3, r7
 800ade2:	6053      	str	r3, [r2, #4]
 800ade4:	4b43      	ldr	r3, [pc, #268]	; (800aef4 <_malloc_r+0x33c>)
 800ade6:	4a44      	ldr	r2, [pc, #272]	; (800aef8 <_malloc_r+0x340>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	6811      	ldr	r1, [r2, #0]
 800adec:	428b      	cmp	r3, r1
 800adee:	d900      	bls.n	800adf2 <_malloc_r+0x23a>
 800adf0:	6013      	str	r3, [r2, #0]
 800adf2:	4a42      	ldr	r2, [pc, #264]	; (800aefc <_malloc_r+0x344>)
 800adf4:	6811      	ldr	r1, [r2, #0]
 800adf6:	428b      	cmp	r3, r1
 800adf8:	d800      	bhi.n	800adfc <_malloc_r+0x244>
 800adfa:	e0b8      	b.n	800af6e <_malloc_r+0x3b6>
 800adfc:	6013      	str	r3, [r2, #0]
 800adfe:	e0b6      	b.n	800af6e <_malloc_r+0x3b6>
 800ae00:	0a50      	lsrs	r0, r2, #9
 800ae02:	2804      	cmp	r0, #4
 800ae04:	d811      	bhi.n	800ae2a <_malloc_r+0x272>
 800ae06:	0991      	lsrs	r1, r2, #6
 800ae08:	3138      	adds	r1, #56	; 0x38
 800ae0a:	00cf      	lsls	r7, r1, #3
 800ae0c:	19bf      	adds	r7, r7, r6
 800ae0e:	68b8      	ldr	r0, [r7, #8]
 800ae10:	4287      	cmp	r7, r0
 800ae12:	d125      	bne.n	800ae60 <_malloc_r+0x2a8>
 800ae14:	2201      	movs	r2, #1
 800ae16:	1089      	asrs	r1, r1, #2
 800ae18:	408a      	lsls	r2, r1
 800ae1a:	4661      	mov	r1, ip
 800ae1c:	430a      	orrs	r2, r1
 800ae1e:	6072      	str	r2, [r6, #4]
 800ae20:	60e7      	str	r7, [r4, #12]
 800ae22:	60a0      	str	r0, [r4, #8]
 800ae24:	60bc      	str	r4, [r7, #8]
 800ae26:	60c4      	str	r4, [r0, #12]
 800ae28:	e76b      	b.n	800ad02 <_malloc_r+0x14a>
 800ae2a:	2814      	cmp	r0, #20
 800ae2c:	d802      	bhi.n	800ae34 <_malloc_r+0x27c>
 800ae2e:	0001      	movs	r1, r0
 800ae30:	315b      	adds	r1, #91	; 0x5b
 800ae32:	e7ea      	b.n	800ae0a <_malloc_r+0x252>
 800ae34:	2854      	cmp	r0, #84	; 0x54
 800ae36:	d802      	bhi.n	800ae3e <_malloc_r+0x286>
 800ae38:	0b11      	lsrs	r1, r2, #12
 800ae3a:	316e      	adds	r1, #110	; 0x6e
 800ae3c:	e7e5      	b.n	800ae0a <_malloc_r+0x252>
 800ae3e:	21aa      	movs	r1, #170	; 0xaa
 800ae40:	0049      	lsls	r1, r1, #1
 800ae42:	4288      	cmp	r0, r1
 800ae44:	d802      	bhi.n	800ae4c <_malloc_r+0x294>
 800ae46:	0bd1      	lsrs	r1, r2, #15
 800ae48:	3177      	adds	r1, #119	; 0x77
 800ae4a:	e7de      	b.n	800ae0a <_malloc_r+0x252>
 800ae4c:	4f26      	ldr	r7, [pc, #152]	; (800aee8 <_malloc_r+0x330>)
 800ae4e:	217e      	movs	r1, #126	; 0x7e
 800ae50:	42b8      	cmp	r0, r7
 800ae52:	d8da      	bhi.n	800ae0a <_malloc_r+0x252>
 800ae54:	0c91      	lsrs	r1, r2, #18
 800ae56:	317c      	adds	r1, #124	; 0x7c
 800ae58:	e7d7      	b.n	800ae0a <_malloc_r+0x252>
 800ae5a:	6880      	ldr	r0, [r0, #8]
 800ae5c:	4287      	cmp	r7, r0
 800ae5e:	d004      	beq.n	800ae6a <_malloc_r+0x2b2>
 800ae60:	2603      	movs	r6, #3
 800ae62:	6841      	ldr	r1, [r0, #4]
 800ae64:	43b1      	bics	r1, r6
 800ae66:	4291      	cmp	r1, r2
 800ae68:	d8f7      	bhi.n	800ae5a <_malloc_r+0x2a2>
 800ae6a:	68c7      	ldr	r7, [r0, #12]
 800ae6c:	e7d8      	b.n	800ae20 <_malloc_r+0x268>
 800ae6e:	2603      	movs	r6, #3
 800ae70:	6861      	ldr	r1, [r4, #4]
 800ae72:	43b1      	bics	r1, r6
 800ae74:	9103      	str	r1, [sp, #12]
 800ae76:	68e6      	ldr	r6, [r4, #12]
 800ae78:	1b49      	subs	r1, r1, r5
 800ae7a:	290f      	cmp	r1, #15
 800ae7c:	dd10      	ble.n	800aea0 <_malloc_r+0x2e8>
 800ae7e:	2201      	movs	r2, #1
 800ae80:	1963      	adds	r3, r4, r5
 800ae82:	4315      	orrs	r5, r2
 800ae84:	6065      	str	r5, [r4, #4]
 800ae86:	68a5      	ldr	r5, [r4, #8]
 800ae88:	430a      	orrs	r2, r1
 800ae8a:	60ee      	str	r6, [r5, #12]
 800ae8c:	60b5      	str	r5, [r6, #8]
 800ae8e:	6143      	str	r3, [r0, #20]
 800ae90:	6103      	str	r3, [r0, #16]
 800ae92:	4814      	ldr	r0, [pc, #80]	; (800aee4 <_malloc_r+0x32c>)
 800ae94:	605a      	str	r2, [r3, #4]
 800ae96:	60d8      	str	r0, [r3, #12]
 800ae98:	6098      	str	r0, [r3, #8]
 800ae9a:	9b03      	ldr	r3, [sp, #12]
 800ae9c:	50e1      	str	r1, [r4, r3]
 800ae9e:	e6eb      	b.n	800ac78 <_malloc_r+0xc0>
 800aea0:	2900      	cmp	r1, #0
 800aea2:	db09      	blt.n	800aeb8 <_malloc_r+0x300>
 800aea4:	9b03      	ldr	r3, [sp, #12]
 800aea6:	18e1      	adds	r1, r4, r3
 800aea8:	2301      	movs	r3, #1
 800aeaa:	684a      	ldr	r2, [r1, #4]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	604b      	str	r3, [r1, #4]
 800aeb0:	68a3      	ldr	r3, [r4, #8]
 800aeb2:	60de      	str	r6, [r3, #12]
 800aeb4:	60b3      	str	r3, [r6, #8]
 800aeb6:	e6df      	b.n	800ac78 <_malloc_r+0xc0>
 800aeb8:	0034      	movs	r4, r6
 800aeba:	e739      	b.n	800ad30 <_malloc_r+0x178>
 800aebc:	2108      	movs	r1, #8
 800aebe:	4249      	negs	r1, r1
 800aec0:	448c      	add	ip, r1
 800aec2:	4661      	mov	r1, ip
 800aec4:	6889      	ldr	r1, [r1, #8]
 800aec6:	3b01      	subs	r3, #1
 800aec8:	4561      	cmp	r1, ip
 800aeca:	d100      	bne.n	800aece <_malloc_r+0x316>
 800aecc:	e73a      	b.n	800ad44 <_malloc_r+0x18c>
 800aece:	e740      	b.n	800ad52 <_malloc_r+0x19a>
 800aed0:	3304      	adds	r3, #4
 800aed2:	0052      	lsls	r2, r2, #1
 800aed4:	420a      	tst	r2, r1
 800aed6:	d0fb      	beq.n	800aed0 <_malloc_r+0x318>
 800aed8:	e724      	b.n	800ad24 <_malloc_r+0x16c>
 800aeda:	9b02      	ldr	r3, [sp, #8]
 800aedc:	e7fa      	b.n	800aed4 <_malloc_r+0x31c>
 800aede:	46c0      	nop			; (mov r8, r8)
 800aee0:	20000028 	.word	0x20000028
 800aee4:	20000030 	.word	0x20000030
 800aee8:	00000554 	.word	0x00000554
 800aeec:	20000c68 	.word	0x20000c68
 800aef0:	20000430 	.word	0x20000430
 800aef4:	20000c38 	.word	0x20000c38
 800aef8:	20000c60 	.word	0x20000c60
 800aefc:	20000c64 	.word	0x20000c64
 800af00:	4934      	ldr	r1, [pc, #208]	; (800afd4 <_malloc_r+0x41c>)
 800af02:	6808      	ldr	r0, [r1, #0]
 800af04:	3001      	adds	r0, #1
 800af06:	d140      	bne.n	800af8a <_malloc_r+0x3d2>
 800af08:	600c      	str	r4, [r1, #0]
 800af0a:	2107      	movs	r1, #7
 800af0c:	0026      	movs	r6, r4
 800af0e:	2300      	movs	r3, #0
 800af10:	400e      	ands	r6, r1
 800af12:	420c      	tst	r4, r1
 800af14:	d002      	beq.n	800af1c <_malloc_r+0x364>
 800af16:	3308      	adds	r3, #8
 800af18:	1b9b      	subs	r3, r3, r6
 800af1a:	18e4      	adds	r4, r4, r3
 800af1c:	19e1      	adds	r1, r4, r7
 800af1e:	9105      	str	r1, [sp, #20]
 800af20:	9f05      	ldr	r7, [sp, #20]
 800af22:	9904      	ldr	r1, [sp, #16]
 800af24:	4017      	ands	r7, r2
 800af26:	18cb      	adds	r3, r1, r3
 800af28:	1bdf      	subs	r7, r3, r7
 800af2a:	4017      	ands	r7, r2
 800af2c:	0039      	movs	r1, r7
 800af2e:	9801      	ldr	r0, [sp, #4]
 800af30:	f001 fa22 	bl	800c378 <_sbrk_r>
 800af34:	1c43      	adds	r3, r0, #1
 800af36:	d107      	bne.n	800af48 <_malloc_r+0x390>
 800af38:	1e37      	subs	r7, r6, #0
 800af3a:	9805      	ldr	r0, [sp, #20]
 800af3c:	d004      	beq.n	800af48 <_malloc_r+0x390>
 800af3e:	0030      	movs	r0, r6
 800af40:	2700      	movs	r7, #0
 800af42:	9b05      	ldr	r3, [sp, #20]
 800af44:	3808      	subs	r0, #8
 800af46:	1818      	adds	r0, r3, r0
 800af48:	4a23      	ldr	r2, [pc, #140]	; (800afd8 <_malloc_r+0x420>)
 800af4a:	1b00      	subs	r0, r0, r4
 800af4c:	6813      	ldr	r3, [r2, #0]
 800af4e:	19c0      	adds	r0, r0, r7
 800af50:	19db      	adds	r3, r3, r7
 800af52:	6013      	str	r3, [r2, #0]
 800af54:	2201      	movs	r2, #1
 800af56:	4b21      	ldr	r3, [pc, #132]	; (800afdc <_malloc_r+0x424>)
 800af58:	9902      	ldr	r1, [sp, #8]
 800af5a:	4310      	orrs	r0, r2
 800af5c:	609c      	str	r4, [r3, #8]
 800af5e:	6060      	str	r0, [r4, #4]
 800af60:	4299      	cmp	r1, r3
 800af62:	d100      	bne.n	800af66 <_malloc_r+0x3ae>
 800af64:	e73e      	b.n	800ade4 <_malloc_r+0x22c>
 800af66:	9b03      	ldr	r3, [sp, #12]
 800af68:	2b0f      	cmp	r3, #15
 800af6a:	d813      	bhi.n	800af94 <_malloc_r+0x3dc>
 800af6c:	6062      	str	r2, [r4, #4]
 800af6e:	2203      	movs	r2, #3
 800af70:	4b1a      	ldr	r3, [pc, #104]	; (800afdc <_malloc_r+0x424>)
 800af72:	689b      	ldr	r3, [r3, #8]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	4393      	bics	r3, r2
 800af78:	1b59      	subs	r1, r3, r5
 800af7a:	42ab      	cmp	r3, r5
 800af7c:	d301      	bcc.n	800af82 <_malloc_r+0x3ca>
 800af7e:	290f      	cmp	r1, #15
 800af80:	dc1f      	bgt.n	800afc2 <_malloc_r+0x40a>
 800af82:	9801      	ldr	r0, [sp, #4]
 800af84:	f000 f834 	bl	800aff0 <__malloc_unlock>
 800af88:	e623      	b.n	800abd2 <_malloc_r+0x1a>
 800af8a:	4913      	ldr	r1, [pc, #76]	; (800afd8 <_malloc_r+0x420>)
 800af8c:	1ba6      	subs	r6, r4, r6
 800af8e:	18f6      	adds	r6, r6, r3
 800af90:	600e      	str	r6, [r1, #0]
 800af92:	e7ba      	b.n	800af0a <_malloc_r+0x352>
 800af94:	2107      	movs	r1, #7
 800af96:	9b03      	ldr	r3, [sp, #12]
 800af98:	3b0c      	subs	r3, #12
 800af9a:	438b      	bics	r3, r1
 800af9c:	9902      	ldr	r1, [sp, #8]
 800af9e:	6849      	ldr	r1, [r1, #4]
 800afa0:	400a      	ands	r2, r1
 800afa2:	9902      	ldr	r1, [sp, #8]
 800afa4:	431a      	orrs	r2, r3
 800afa6:	604a      	str	r2, [r1, #4]
 800afa8:	18ca      	adds	r2, r1, r3
 800afaa:	2105      	movs	r1, #5
 800afac:	6051      	str	r1, [r2, #4]
 800afae:	6091      	str	r1, [r2, #8]
 800afb0:	2b0f      	cmp	r3, #15
 800afb2:	d800      	bhi.n	800afb6 <_malloc_r+0x3fe>
 800afb4:	e716      	b.n	800ade4 <_malloc_r+0x22c>
 800afb6:	9902      	ldr	r1, [sp, #8]
 800afb8:	9801      	ldr	r0, [sp, #4]
 800afba:	3108      	adds	r1, #8
 800afbc:	f001 fab6 	bl	800c52c <_free_r>
 800afc0:	e710      	b.n	800ade4 <_malloc_r+0x22c>
 800afc2:	2201      	movs	r2, #1
 800afc4:	0013      	movs	r3, r2
 800afc6:	4805      	ldr	r0, [pc, #20]	; (800afdc <_malloc_r+0x424>)
 800afc8:	432b      	orrs	r3, r5
 800afca:	6884      	ldr	r4, [r0, #8]
 800afcc:	6063      	str	r3, [r4, #4]
 800afce:	1963      	adds	r3, r4, r5
 800afd0:	6083      	str	r3, [r0, #8]
 800afd2:	e623      	b.n	800ac1c <_malloc_r+0x64>
 800afd4:	20000430 	.word	0x20000430
 800afd8:	20000c38 	.word	0x20000c38
 800afdc:	20000028 	.word	0x20000028

0800afe0 <__malloc_lock>:
 800afe0:	b510      	push	{r4, lr}
 800afe2:	4802      	ldr	r0, [pc, #8]	; (800afec <__malloc_lock+0xc>)
 800afe4:	f001 fa1a 	bl	800c41c <__retarget_lock_acquire_recursive>
 800afe8:	bd10      	pop	{r4, pc}
 800afea:	46c0      	nop			; (mov r8, r8)
 800afec:	20000dad 	.word	0x20000dad

0800aff0 <__malloc_unlock>:
 800aff0:	b510      	push	{r4, lr}
 800aff2:	4802      	ldr	r0, [pc, #8]	; (800affc <__malloc_unlock+0xc>)
 800aff4:	f001 fa13 	bl	800c41e <__retarget_lock_release_recursive>
 800aff8:	bd10      	pop	{r4, pc}
 800affa:	46c0      	nop			; (mov r8, r8)
 800affc:	20000dad 	.word	0x20000dad

0800b000 <sulp>:
 800b000:	b570      	push	{r4, r5, r6, lr}
 800b002:	0016      	movs	r6, r2
 800b004:	000d      	movs	r5, r1
 800b006:	f002 f9e7 	bl	800d3d8 <__ulp>
 800b00a:	2e00      	cmp	r6, #0
 800b00c:	d00d      	beq.n	800b02a <sulp+0x2a>
 800b00e:	236b      	movs	r3, #107	; 0x6b
 800b010:	006a      	lsls	r2, r5, #1
 800b012:	0d52      	lsrs	r2, r2, #21
 800b014:	1a9b      	subs	r3, r3, r2
 800b016:	2b00      	cmp	r3, #0
 800b018:	dd07      	ble.n	800b02a <sulp+0x2a>
 800b01a:	2400      	movs	r4, #0
 800b01c:	4a03      	ldr	r2, [pc, #12]	; (800b02c <sulp+0x2c>)
 800b01e:	051b      	lsls	r3, r3, #20
 800b020:	189d      	adds	r5, r3, r2
 800b022:	002b      	movs	r3, r5
 800b024:	0022      	movs	r2, r4
 800b026:	f7f6 fb21 	bl	800166c <__aeabi_dmul>
 800b02a:	bd70      	pop	{r4, r5, r6, pc}
 800b02c:	3ff00000 	.word	0x3ff00000

0800b030 <_strtod_l>:
 800b030:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b032:	b0a1      	sub	sp, #132	; 0x84
 800b034:	9219      	str	r2, [sp, #100]	; 0x64
 800b036:	2200      	movs	r2, #0
 800b038:	2600      	movs	r6, #0
 800b03a:	2700      	movs	r7, #0
 800b03c:	9004      	str	r0, [sp, #16]
 800b03e:	9107      	str	r1, [sp, #28]
 800b040:	921c      	str	r2, [sp, #112]	; 0x70
 800b042:	911b      	str	r1, [sp, #108]	; 0x6c
 800b044:	780a      	ldrb	r2, [r1, #0]
 800b046:	2a2b      	cmp	r2, #43	; 0x2b
 800b048:	d055      	beq.n	800b0f6 <_strtod_l+0xc6>
 800b04a:	d841      	bhi.n	800b0d0 <_strtod_l+0xa0>
 800b04c:	2a0d      	cmp	r2, #13
 800b04e:	d83b      	bhi.n	800b0c8 <_strtod_l+0x98>
 800b050:	2a08      	cmp	r2, #8
 800b052:	d83b      	bhi.n	800b0cc <_strtod_l+0x9c>
 800b054:	2a00      	cmp	r2, #0
 800b056:	d044      	beq.n	800b0e2 <_strtod_l+0xb2>
 800b058:	2200      	movs	r2, #0
 800b05a:	920f      	str	r2, [sp, #60]	; 0x3c
 800b05c:	2100      	movs	r1, #0
 800b05e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b060:	9109      	str	r1, [sp, #36]	; 0x24
 800b062:	782a      	ldrb	r2, [r5, #0]
 800b064:	2a30      	cmp	r2, #48	; 0x30
 800b066:	d000      	beq.n	800b06a <_strtod_l+0x3a>
 800b068:	e085      	b.n	800b176 <_strtod_l+0x146>
 800b06a:	786a      	ldrb	r2, [r5, #1]
 800b06c:	3120      	adds	r1, #32
 800b06e:	438a      	bics	r2, r1
 800b070:	2a58      	cmp	r2, #88	; 0x58
 800b072:	d000      	beq.n	800b076 <_strtod_l+0x46>
 800b074:	e075      	b.n	800b162 <_strtod_l+0x132>
 800b076:	9302      	str	r3, [sp, #8]
 800b078:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b07a:	4a97      	ldr	r2, [pc, #604]	; (800b2d8 <_strtod_l+0x2a8>)
 800b07c:	9301      	str	r3, [sp, #4]
 800b07e:	ab1c      	add	r3, sp, #112	; 0x70
 800b080:	9300      	str	r3, [sp, #0]
 800b082:	9804      	ldr	r0, [sp, #16]
 800b084:	ab1d      	add	r3, sp, #116	; 0x74
 800b086:	a91b      	add	r1, sp, #108	; 0x6c
 800b088:	f001 fb6c 	bl	800c764 <__gethex>
 800b08c:	230f      	movs	r3, #15
 800b08e:	0002      	movs	r2, r0
 800b090:	401a      	ands	r2, r3
 800b092:	0004      	movs	r4, r0
 800b094:	9205      	str	r2, [sp, #20]
 800b096:	4218      	tst	r0, r3
 800b098:	d005      	beq.n	800b0a6 <_strtod_l+0x76>
 800b09a:	2a06      	cmp	r2, #6
 800b09c:	d12d      	bne.n	800b0fa <_strtod_l+0xca>
 800b09e:	1c6b      	adds	r3, r5, #1
 800b0a0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d002      	beq.n	800b0b2 <_strtod_l+0x82>
 800b0ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b0ae:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b0b0:	6013      	str	r3, [r2, #0]
 800b0b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d01b      	beq.n	800b0f0 <_strtod_l+0xc0>
 800b0b8:	2380      	movs	r3, #128	; 0x80
 800b0ba:	0032      	movs	r2, r6
 800b0bc:	061b      	lsls	r3, r3, #24
 800b0be:	18fb      	adds	r3, r7, r3
 800b0c0:	0010      	movs	r0, r2
 800b0c2:	0019      	movs	r1, r3
 800b0c4:	b021      	add	sp, #132	; 0x84
 800b0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0c8:	2a20      	cmp	r2, #32
 800b0ca:	d1c5      	bne.n	800b058 <_strtod_l+0x28>
 800b0cc:	3101      	adds	r1, #1
 800b0ce:	e7b8      	b.n	800b042 <_strtod_l+0x12>
 800b0d0:	2a2d      	cmp	r2, #45	; 0x2d
 800b0d2:	d1c1      	bne.n	800b058 <_strtod_l+0x28>
 800b0d4:	3a2c      	subs	r2, #44	; 0x2c
 800b0d6:	920f      	str	r2, [sp, #60]	; 0x3c
 800b0d8:	1c4a      	adds	r2, r1, #1
 800b0da:	921b      	str	r2, [sp, #108]	; 0x6c
 800b0dc:	784a      	ldrb	r2, [r1, #1]
 800b0de:	2a00      	cmp	r2, #0
 800b0e0:	d1bc      	bne.n	800b05c <_strtod_l+0x2c>
 800b0e2:	9b07      	ldr	r3, [sp, #28]
 800b0e4:	931b      	str	r3, [sp, #108]	; 0x6c
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1dd      	bne.n	800b0ac <_strtod_l+0x7c>
 800b0f0:	0032      	movs	r2, r6
 800b0f2:	003b      	movs	r3, r7
 800b0f4:	e7e4      	b.n	800b0c0 <_strtod_l+0x90>
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	e7ed      	b.n	800b0d6 <_strtod_l+0xa6>
 800b0fa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b0fc:	2a00      	cmp	r2, #0
 800b0fe:	d007      	beq.n	800b110 <_strtod_l+0xe0>
 800b100:	2135      	movs	r1, #53	; 0x35
 800b102:	a81e      	add	r0, sp, #120	; 0x78
 800b104:	f002 fa59 	bl	800d5ba <__copybits>
 800b108:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b10a:	9804      	ldr	r0, [sp, #16]
 800b10c:	f001 fe56 	bl	800cdbc <_Bfree>
 800b110:	9805      	ldr	r0, [sp, #20]
 800b112:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b114:	3801      	subs	r0, #1
 800b116:	2804      	cmp	r0, #4
 800b118:	d806      	bhi.n	800b128 <_strtod_l+0xf8>
 800b11a:	f7f4 fffb 	bl	8000114 <__gnu_thumb1_case_uqi>
 800b11e:	0312      	.short	0x0312
 800b120:	1e1c      	.short	0x1e1c
 800b122:	12          	.byte	0x12
 800b123:	00          	.byte	0x00
 800b124:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b126:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800b128:	05e4      	lsls	r4, r4, #23
 800b12a:	d502      	bpl.n	800b132 <_strtod_l+0x102>
 800b12c:	2380      	movs	r3, #128	; 0x80
 800b12e:	061b      	lsls	r3, r3, #24
 800b130:	431f      	orrs	r7, r3
 800b132:	4b6a      	ldr	r3, [pc, #424]	; (800b2dc <_strtod_l+0x2ac>)
 800b134:	423b      	tst	r3, r7
 800b136:	d1b6      	bne.n	800b0a6 <_strtod_l+0x76>
 800b138:	f001 f944 	bl	800c3c4 <__errno>
 800b13c:	2322      	movs	r3, #34	; 0x22
 800b13e:	6003      	str	r3, [r0, #0]
 800b140:	e7b1      	b.n	800b0a6 <_strtod_l+0x76>
 800b142:	4967      	ldr	r1, [pc, #412]	; (800b2e0 <_strtod_l+0x2b0>)
 800b144:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b146:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b148:	400a      	ands	r2, r1
 800b14a:	4966      	ldr	r1, [pc, #408]	; (800b2e4 <_strtod_l+0x2b4>)
 800b14c:	185b      	adds	r3, r3, r1
 800b14e:	051b      	lsls	r3, r3, #20
 800b150:	431a      	orrs	r2, r3
 800b152:	0017      	movs	r7, r2
 800b154:	e7e8      	b.n	800b128 <_strtod_l+0xf8>
 800b156:	4f61      	ldr	r7, [pc, #388]	; (800b2dc <_strtod_l+0x2ac>)
 800b158:	e7e6      	b.n	800b128 <_strtod_l+0xf8>
 800b15a:	2601      	movs	r6, #1
 800b15c:	4f62      	ldr	r7, [pc, #392]	; (800b2e8 <_strtod_l+0x2b8>)
 800b15e:	4276      	negs	r6, r6
 800b160:	e7e2      	b.n	800b128 <_strtod_l+0xf8>
 800b162:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b164:	1c5a      	adds	r2, r3, #1
 800b166:	921b      	str	r2, [sp, #108]	; 0x6c
 800b168:	785b      	ldrb	r3, [r3, #1]
 800b16a:	2b30      	cmp	r3, #48	; 0x30
 800b16c:	d0f9      	beq.n	800b162 <_strtod_l+0x132>
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d099      	beq.n	800b0a6 <_strtod_l+0x76>
 800b172:	2301      	movs	r3, #1
 800b174:	9309      	str	r3, [sp, #36]	; 0x24
 800b176:	2500      	movs	r5, #0
 800b178:	220a      	movs	r2, #10
 800b17a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b17c:	950d      	str	r5, [sp, #52]	; 0x34
 800b17e:	9310      	str	r3, [sp, #64]	; 0x40
 800b180:	9508      	str	r5, [sp, #32]
 800b182:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b184:	7804      	ldrb	r4, [r0, #0]
 800b186:	0023      	movs	r3, r4
 800b188:	3b30      	subs	r3, #48	; 0x30
 800b18a:	b2d9      	uxtb	r1, r3
 800b18c:	2909      	cmp	r1, #9
 800b18e:	d927      	bls.n	800b1e0 <_strtod_l+0x1b0>
 800b190:	2201      	movs	r2, #1
 800b192:	4956      	ldr	r1, [pc, #344]	; (800b2ec <_strtod_l+0x2bc>)
 800b194:	f001 f838 	bl	800c208 <strncmp>
 800b198:	2800      	cmp	r0, #0
 800b19a:	d031      	beq.n	800b200 <_strtod_l+0x1d0>
 800b19c:	2000      	movs	r0, #0
 800b19e:	0023      	movs	r3, r4
 800b1a0:	4684      	mov	ip, r0
 800b1a2:	9a08      	ldr	r2, [sp, #32]
 800b1a4:	900c      	str	r0, [sp, #48]	; 0x30
 800b1a6:	9205      	str	r2, [sp, #20]
 800b1a8:	2220      	movs	r2, #32
 800b1aa:	0019      	movs	r1, r3
 800b1ac:	4391      	bics	r1, r2
 800b1ae:	000a      	movs	r2, r1
 800b1b0:	2100      	movs	r1, #0
 800b1b2:	9106      	str	r1, [sp, #24]
 800b1b4:	2a45      	cmp	r2, #69	; 0x45
 800b1b6:	d000      	beq.n	800b1ba <_strtod_l+0x18a>
 800b1b8:	e0c2      	b.n	800b340 <_strtod_l+0x310>
 800b1ba:	9b05      	ldr	r3, [sp, #20]
 800b1bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1be:	4303      	orrs	r3, r0
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	428b      	cmp	r3, r1
 800b1c4:	d08d      	beq.n	800b0e2 <_strtod_l+0xb2>
 800b1c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b1c8:	9307      	str	r3, [sp, #28]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	931b      	str	r3, [sp, #108]	; 0x6c
 800b1ce:	9b07      	ldr	r3, [sp, #28]
 800b1d0:	785b      	ldrb	r3, [r3, #1]
 800b1d2:	2b2b      	cmp	r3, #43	; 0x2b
 800b1d4:	d071      	beq.n	800b2ba <_strtod_l+0x28a>
 800b1d6:	000c      	movs	r4, r1
 800b1d8:	2b2d      	cmp	r3, #45	; 0x2d
 800b1da:	d174      	bne.n	800b2c6 <_strtod_l+0x296>
 800b1dc:	2401      	movs	r4, #1
 800b1de:	e06d      	b.n	800b2bc <_strtod_l+0x28c>
 800b1e0:	9908      	ldr	r1, [sp, #32]
 800b1e2:	2908      	cmp	r1, #8
 800b1e4:	dc09      	bgt.n	800b1fa <_strtod_l+0x1ca>
 800b1e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b1e8:	4351      	muls	r1, r2
 800b1ea:	185b      	adds	r3, r3, r1
 800b1ec:	930d      	str	r3, [sp, #52]	; 0x34
 800b1ee:	9b08      	ldr	r3, [sp, #32]
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	9308      	str	r3, [sp, #32]
 800b1f6:	901b      	str	r0, [sp, #108]	; 0x6c
 800b1f8:	e7c3      	b.n	800b182 <_strtod_l+0x152>
 800b1fa:	4355      	muls	r5, r2
 800b1fc:	195d      	adds	r5, r3, r5
 800b1fe:	e7f6      	b.n	800b1ee <_strtod_l+0x1be>
 800b200:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b202:	1c5a      	adds	r2, r3, #1
 800b204:	921b      	str	r2, [sp, #108]	; 0x6c
 800b206:	9a08      	ldr	r2, [sp, #32]
 800b208:	785b      	ldrb	r3, [r3, #1]
 800b20a:	2a00      	cmp	r2, #0
 800b20c:	d03a      	beq.n	800b284 <_strtod_l+0x254>
 800b20e:	900c      	str	r0, [sp, #48]	; 0x30
 800b210:	9205      	str	r2, [sp, #20]
 800b212:	001a      	movs	r2, r3
 800b214:	3a30      	subs	r2, #48	; 0x30
 800b216:	2a09      	cmp	r2, #9
 800b218:	d912      	bls.n	800b240 <_strtod_l+0x210>
 800b21a:	2201      	movs	r2, #1
 800b21c:	4694      	mov	ip, r2
 800b21e:	e7c3      	b.n	800b1a8 <_strtod_l+0x178>
 800b220:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b222:	3001      	adds	r0, #1
 800b224:	1c5a      	adds	r2, r3, #1
 800b226:	921b      	str	r2, [sp, #108]	; 0x6c
 800b228:	785b      	ldrb	r3, [r3, #1]
 800b22a:	2b30      	cmp	r3, #48	; 0x30
 800b22c:	d0f8      	beq.n	800b220 <_strtod_l+0x1f0>
 800b22e:	001a      	movs	r2, r3
 800b230:	3a31      	subs	r2, #49	; 0x31
 800b232:	2a08      	cmp	r2, #8
 800b234:	d83c      	bhi.n	800b2b0 <_strtod_l+0x280>
 800b236:	900c      	str	r0, [sp, #48]	; 0x30
 800b238:	2000      	movs	r0, #0
 800b23a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b23c:	9005      	str	r0, [sp, #20]
 800b23e:	9210      	str	r2, [sp, #64]	; 0x40
 800b240:	001a      	movs	r2, r3
 800b242:	1c41      	adds	r1, r0, #1
 800b244:	3a30      	subs	r2, #48	; 0x30
 800b246:	2b30      	cmp	r3, #48	; 0x30
 800b248:	d016      	beq.n	800b278 <_strtod_l+0x248>
 800b24a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b24c:	185b      	adds	r3, r3, r1
 800b24e:	930c      	str	r3, [sp, #48]	; 0x30
 800b250:	9b05      	ldr	r3, [sp, #20]
 800b252:	210a      	movs	r1, #10
 800b254:	469c      	mov	ip, r3
 800b256:	4484      	add	ip, r0
 800b258:	4563      	cmp	r3, ip
 800b25a:	d115      	bne.n	800b288 <_strtod_l+0x258>
 800b25c:	9905      	ldr	r1, [sp, #20]
 800b25e:	9b05      	ldr	r3, [sp, #20]
 800b260:	3101      	adds	r1, #1
 800b262:	1809      	adds	r1, r1, r0
 800b264:	181b      	adds	r3, r3, r0
 800b266:	9105      	str	r1, [sp, #20]
 800b268:	2b08      	cmp	r3, #8
 800b26a:	dc19      	bgt.n	800b2a0 <_strtod_l+0x270>
 800b26c:	230a      	movs	r3, #10
 800b26e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b270:	434b      	muls	r3, r1
 800b272:	2100      	movs	r1, #0
 800b274:	18d3      	adds	r3, r2, r3
 800b276:	930d      	str	r3, [sp, #52]	; 0x34
 800b278:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b27a:	0008      	movs	r0, r1
 800b27c:	1c5a      	adds	r2, r3, #1
 800b27e:	921b      	str	r2, [sp, #108]	; 0x6c
 800b280:	785b      	ldrb	r3, [r3, #1]
 800b282:	e7c6      	b.n	800b212 <_strtod_l+0x1e2>
 800b284:	9808      	ldr	r0, [sp, #32]
 800b286:	e7d0      	b.n	800b22a <_strtod_l+0x1fa>
 800b288:	1c5c      	adds	r4, r3, #1
 800b28a:	2b08      	cmp	r3, #8
 800b28c:	dc04      	bgt.n	800b298 <_strtod_l+0x268>
 800b28e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b290:	434b      	muls	r3, r1
 800b292:	930d      	str	r3, [sp, #52]	; 0x34
 800b294:	0023      	movs	r3, r4
 800b296:	e7df      	b.n	800b258 <_strtod_l+0x228>
 800b298:	2c10      	cmp	r4, #16
 800b29a:	dcfb      	bgt.n	800b294 <_strtod_l+0x264>
 800b29c:	434d      	muls	r5, r1
 800b29e:	e7f9      	b.n	800b294 <_strtod_l+0x264>
 800b2a0:	9b05      	ldr	r3, [sp, #20]
 800b2a2:	2100      	movs	r1, #0
 800b2a4:	2b10      	cmp	r3, #16
 800b2a6:	dce7      	bgt.n	800b278 <_strtod_l+0x248>
 800b2a8:	230a      	movs	r3, #10
 800b2aa:	435d      	muls	r5, r3
 800b2ac:	1955      	adds	r5, r2, r5
 800b2ae:	e7e3      	b.n	800b278 <_strtod_l+0x248>
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	920c      	str	r2, [sp, #48]	; 0x30
 800b2b4:	9205      	str	r2, [sp, #20]
 800b2b6:	3201      	adds	r2, #1
 800b2b8:	e7b0      	b.n	800b21c <_strtod_l+0x1ec>
 800b2ba:	2400      	movs	r4, #0
 800b2bc:	9b07      	ldr	r3, [sp, #28]
 800b2be:	3302      	adds	r3, #2
 800b2c0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b2c2:	9b07      	ldr	r3, [sp, #28]
 800b2c4:	789b      	ldrb	r3, [r3, #2]
 800b2c6:	001a      	movs	r2, r3
 800b2c8:	3a30      	subs	r2, #48	; 0x30
 800b2ca:	2a09      	cmp	r2, #9
 800b2cc:	d914      	bls.n	800b2f8 <_strtod_l+0x2c8>
 800b2ce:	9a07      	ldr	r2, [sp, #28]
 800b2d0:	921b      	str	r2, [sp, #108]	; 0x6c
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	e033      	b.n	800b33e <_strtod_l+0x30e>
 800b2d6:	46c0      	nop			; (mov r8, r8)
 800b2d8:	080148d8 	.word	0x080148d8
 800b2dc:	7ff00000 	.word	0x7ff00000
 800b2e0:	ffefffff 	.word	0xffefffff
 800b2e4:	00000433 	.word	0x00000433
 800b2e8:	7fffffff 	.word	0x7fffffff
 800b2ec:	080148d4 	.word	0x080148d4
 800b2f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2f2:	1c5a      	adds	r2, r3, #1
 800b2f4:	921b      	str	r2, [sp, #108]	; 0x6c
 800b2f6:	785b      	ldrb	r3, [r3, #1]
 800b2f8:	2b30      	cmp	r3, #48	; 0x30
 800b2fa:	d0f9      	beq.n	800b2f0 <_strtod_l+0x2c0>
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	9206      	str	r2, [sp, #24]
 800b300:	001a      	movs	r2, r3
 800b302:	3a31      	subs	r2, #49	; 0x31
 800b304:	2a08      	cmp	r2, #8
 800b306:	d81b      	bhi.n	800b340 <_strtod_l+0x310>
 800b308:	3b30      	subs	r3, #48	; 0x30
 800b30a:	930e      	str	r3, [sp, #56]	; 0x38
 800b30c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b30e:	9306      	str	r3, [sp, #24]
 800b310:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b312:	1c59      	adds	r1, r3, #1
 800b314:	911b      	str	r1, [sp, #108]	; 0x6c
 800b316:	785b      	ldrb	r3, [r3, #1]
 800b318:	001a      	movs	r2, r3
 800b31a:	3a30      	subs	r2, #48	; 0x30
 800b31c:	2a09      	cmp	r2, #9
 800b31e:	d93a      	bls.n	800b396 <_strtod_l+0x366>
 800b320:	9a06      	ldr	r2, [sp, #24]
 800b322:	1a8a      	subs	r2, r1, r2
 800b324:	49b2      	ldr	r1, [pc, #712]	; (800b5f0 <_strtod_l+0x5c0>)
 800b326:	9106      	str	r1, [sp, #24]
 800b328:	2a08      	cmp	r2, #8
 800b32a:	dc04      	bgt.n	800b336 <_strtod_l+0x306>
 800b32c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b32e:	9206      	str	r2, [sp, #24]
 800b330:	428a      	cmp	r2, r1
 800b332:	dd00      	ble.n	800b336 <_strtod_l+0x306>
 800b334:	9106      	str	r1, [sp, #24]
 800b336:	2c00      	cmp	r4, #0
 800b338:	d002      	beq.n	800b340 <_strtod_l+0x310>
 800b33a:	9a06      	ldr	r2, [sp, #24]
 800b33c:	4252      	negs	r2, r2
 800b33e:	9206      	str	r2, [sp, #24]
 800b340:	9a05      	ldr	r2, [sp, #20]
 800b342:	2a00      	cmp	r2, #0
 800b344:	d14d      	bne.n	800b3e2 <_strtod_l+0x3b2>
 800b346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b348:	4310      	orrs	r0, r2
 800b34a:	d000      	beq.n	800b34e <_strtod_l+0x31e>
 800b34c:	e6ab      	b.n	800b0a6 <_strtod_l+0x76>
 800b34e:	4662      	mov	r2, ip
 800b350:	2a00      	cmp	r2, #0
 800b352:	d000      	beq.n	800b356 <_strtod_l+0x326>
 800b354:	e6c5      	b.n	800b0e2 <_strtod_l+0xb2>
 800b356:	2b69      	cmp	r3, #105	; 0x69
 800b358:	d027      	beq.n	800b3aa <_strtod_l+0x37a>
 800b35a:	dc23      	bgt.n	800b3a4 <_strtod_l+0x374>
 800b35c:	2b49      	cmp	r3, #73	; 0x49
 800b35e:	d024      	beq.n	800b3aa <_strtod_l+0x37a>
 800b360:	2b4e      	cmp	r3, #78	; 0x4e
 800b362:	d000      	beq.n	800b366 <_strtod_l+0x336>
 800b364:	e6bd      	b.n	800b0e2 <_strtod_l+0xb2>
 800b366:	49a3      	ldr	r1, [pc, #652]	; (800b5f4 <_strtod_l+0x5c4>)
 800b368:	a81b      	add	r0, sp, #108	; 0x6c
 800b36a:	f001 fc31 	bl	800cbd0 <__match>
 800b36e:	2800      	cmp	r0, #0
 800b370:	d100      	bne.n	800b374 <_strtod_l+0x344>
 800b372:	e6b6      	b.n	800b0e2 <_strtod_l+0xb2>
 800b374:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	2b28      	cmp	r3, #40	; 0x28
 800b37a:	d12c      	bne.n	800b3d6 <_strtod_l+0x3a6>
 800b37c:	499e      	ldr	r1, [pc, #632]	; (800b5f8 <_strtod_l+0x5c8>)
 800b37e:	aa1e      	add	r2, sp, #120	; 0x78
 800b380:	a81b      	add	r0, sp, #108	; 0x6c
 800b382:	f001 fc39 	bl	800cbf8 <__hexnan>
 800b386:	2805      	cmp	r0, #5
 800b388:	d125      	bne.n	800b3d6 <_strtod_l+0x3a6>
 800b38a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b38c:	4a9b      	ldr	r2, [pc, #620]	; (800b5fc <_strtod_l+0x5cc>)
 800b38e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b390:	431a      	orrs	r2, r3
 800b392:	0017      	movs	r7, r2
 800b394:	e687      	b.n	800b0a6 <_strtod_l+0x76>
 800b396:	220a      	movs	r2, #10
 800b398:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b39a:	434a      	muls	r2, r1
 800b39c:	18d2      	adds	r2, r2, r3
 800b39e:	3a30      	subs	r2, #48	; 0x30
 800b3a0:	920e      	str	r2, [sp, #56]	; 0x38
 800b3a2:	e7b5      	b.n	800b310 <_strtod_l+0x2e0>
 800b3a4:	2b6e      	cmp	r3, #110	; 0x6e
 800b3a6:	d0de      	beq.n	800b366 <_strtod_l+0x336>
 800b3a8:	e69b      	b.n	800b0e2 <_strtod_l+0xb2>
 800b3aa:	4995      	ldr	r1, [pc, #596]	; (800b600 <_strtod_l+0x5d0>)
 800b3ac:	a81b      	add	r0, sp, #108	; 0x6c
 800b3ae:	f001 fc0f 	bl	800cbd0 <__match>
 800b3b2:	2800      	cmp	r0, #0
 800b3b4:	d100      	bne.n	800b3b8 <_strtod_l+0x388>
 800b3b6:	e694      	b.n	800b0e2 <_strtod_l+0xb2>
 800b3b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3ba:	4992      	ldr	r1, [pc, #584]	; (800b604 <_strtod_l+0x5d4>)
 800b3bc:	3b01      	subs	r3, #1
 800b3be:	a81b      	add	r0, sp, #108	; 0x6c
 800b3c0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b3c2:	f001 fc05 	bl	800cbd0 <__match>
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	d102      	bne.n	800b3d0 <_strtod_l+0x3a0>
 800b3ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	931b      	str	r3, [sp, #108]	; 0x6c
 800b3d0:	2600      	movs	r6, #0
 800b3d2:	4f8a      	ldr	r7, [pc, #552]	; (800b5fc <_strtod_l+0x5cc>)
 800b3d4:	e667      	b.n	800b0a6 <_strtod_l+0x76>
 800b3d6:	488c      	ldr	r0, [pc, #560]	; (800b608 <_strtod_l+0x5d8>)
 800b3d8:	f001 f836 	bl	800c448 <nan>
 800b3dc:	0006      	movs	r6, r0
 800b3de:	000f      	movs	r7, r1
 800b3e0:	e661      	b.n	800b0a6 <_strtod_l+0x76>
 800b3e2:	9b06      	ldr	r3, [sp, #24]
 800b3e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3e6:	1a9b      	subs	r3, r3, r2
 800b3e8:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ea:	9b08      	ldr	r3, [sp, #32]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d101      	bne.n	800b3f4 <_strtod_l+0x3c4>
 800b3f0:	9b05      	ldr	r3, [sp, #20]
 800b3f2:	9308      	str	r3, [sp, #32]
 800b3f4:	9c05      	ldr	r4, [sp, #20]
 800b3f6:	2c10      	cmp	r4, #16
 800b3f8:	dd00      	ble.n	800b3fc <_strtod_l+0x3cc>
 800b3fa:	2410      	movs	r4, #16
 800b3fc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b3fe:	f7f6 fffd 	bl	80023fc <__aeabi_ui2d>
 800b402:	9b05      	ldr	r3, [sp, #20]
 800b404:	0006      	movs	r6, r0
 800b406:	000f      	movs	r7, r1
 800b408:	2b09      	cmp	r3, #9
 800b40a:	dd15      	ble.n	800b438 <_strtod_l+0x408>
 800b40c:	0022      	movs	r2, r4
 800b40e:	4b7f      	ldr	r3, [pc, #508]	; (800b60c <_strtod_l+0x5dc>)
 800b410:	3a09      	subs	r2, #9
 800b412:	00d2      	lsls	r2, r2, #3
 800b414:	189b      	adds	r3, r3, r2
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	685b      	ldr	r3, [r3, #4]
 800b41a:	f7f6 f927 	bl	800166c <__aeabi_dmul>
 800b41e:	0006      	movs	r6, r0
 800b420:	0028      	movs	r0, r5
 800b422:	000f      	movs	r7, r1
 800b424:	f7f6 ffea 	bl	80023fc <__aeabi_ui2d>
 800b428:	0002      	movs	r2, r0
 800b42a:	000b      	movs	r3, r1
 800b42c:	0030      	movs	r0, r6
 800b42e:	0039      	movs	r1, r7
 800b430:	f7f5 f9c2 	bl	80007b8 <__aeabi_dadd>
 800b434:	0006      	movs	r6, r0
 800b436:	000f      	movs	r7, r1
 800b438:	9b05      	ldr	r3, [sp, #20]
 800b43a:	2b0f      	cmp	r3, #15
 800b43c:	dc39      	bgt.n	800b4b2 <_strtod_l+0x482>
 800b43e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b440:	2b00      	cmp	r3, #0
 800b442:	d100      	bne.n	800b446 <_strtod_l+0x416>
 800b444:	e62f      	b.n	800b0a6 <_strtod_l+0x76>
 800b446:	dd24      	ble.n	800b492 <_strtod_l+0x462>
 800b448:	2b16      	cmp	r3, #22
 800b44a:	dc09      	bgt.n	800b460 <_strtod_l+0x430>
 800b44c:	496f      	ldr	r1, [pc, #444]	; (800b60c <_strtod_l+0x5dc>)
 800b44e:	00db      	lsls	r3, r3, #3
 800b450:	18c9      	adds	r1, r1, r3
 800b452:	0032      	movs	r2, r6
 800b454:	6808      	ldr	r0, [r1, #0]
 800b456:	6849      	ldr	r1, [r1, #4]
 800b458:	003b      	movs	r3, r7
 800b45a:	f7f6 f907 	bl	800166c <__aeabi_dmul>
 800b45e:	e7bd      	b.n	800b3dc <_strtod_l+0x3ac>
 800b460:	2325      	movs	r3, #37	; 0x25
 800b462:	9a05      	ldr	r2, [sp, #20]
 800b464:	1a9b      	subs	r3, r3, r2
 800b466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b468:	4293      	cmp	r3, r2
 800b46a:	db22      	blt.n	800b4b2 <_strtod_l+0x482>
 800b46c:	240f      	movs	r4, #15
 800b46e:	9b05      	ldr	r3, [sp, #20]
 800b470:	4d66      	ldr	r5, [pc, #408]	; (800b60c <_strtod_l+0x5dc>)
 800b472:	1ae4      	subs	r4, r4, r3
 800b474:	00e1      	lsls	r1, r4, #3
 800b476:	1869      	adds	r1, r5, r1
 800b478:	0032      	movs	r2, r6
 800b47a:	6808      	ldr	r0, [r1, #0]
 800b47c:	6849      	ldr	r1, [r1, #4]
 800b47e:	003b      	movs	r3, r7
 800b480:	f7f6 f8f4 	bl	800166c <__aeabi_dmul>
 800b484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b486:	1b1c      	subs	r4, r3, r4
 800b488:	00e4      	lsls	r4, r4, #3
 800b48a:	192d      	adds	r5, r5, r4
 800b48c:	682a      	ldr	r2, [r5, #0]
 800b48e:	686b      	ldr	r3, [r5, #4]
 800b490:	e7e3      	b.n	800b45a <_strtod_l+0x42a>
 800b492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b494:	3316      	adds	r3, #22
 800b496:	db0c      	blt.n	800b4b2 <_strtod_l+0x482>
 800b498:	9906      	ldr	r1, [sp, #24]
 800b49a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b49c:	4b5b      	ldr	r3, [pc, #364]	; (800b60c <_strtod_l+0x5dc>)
 800b49e:	1a52      	subs	r2, r2, r1
 800b4a0:	00d2      	lsls	r2, r2, #3
 800b4a2:	189b      	adds	r3, r3, r2
 800b4a4:	0030      	movs	r0, r6
 800b4a6:	681a      	ldr	r2, [r3, #0]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	0039      	movs	r1, r7
 800b4ac:	f7f5 fce4 	bl	8000e78 <__aeabi_ddiv>
 800b4b0:	e794      	b.n	800b3dc <_strtod_l+0x3ac>
 800b4b2:	9b05      	ldr	r3, [sp, #20]
 800b4b4:	1b1c      	subs	r4, r3, r4
 800b4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4b8:	18e4      	adds	r4, r4, r3
 800b4ba:	2c00      	cmp	r4, #0
 800b4bc:	dd72      	ble.n	800b5a4 <_strtod_l+0x574>
 800b4be:	220f      	movs	r2, #15
 800b4c0:	0023      	movs	r3, r4
 800b4c2:	4013      	ands	r3, r2
 800b4c4:	4214      	tst	r4, r2
 800b4c6:	d00a      	beq.n	800b4de <_strtod_l+0x4ae>
 800b4c8:	4950      	ldr	r1, [pc, #320]	; (800b60c <_strtod_l+0x5dc>)
 800b4ca:	00db      	lsls	r3, r3, #3
 800b4cc:	18c9      	adds	r1, r1, r3
 800b4ce:	0032      	movs	r2, r6
 800b4d0:	6808      	ldr	r0, [r1, #0]
 800b4d2:	6849      	ldr	r1, [r1, #4]
 800b4d4:	003b      	movs	r3, r7
 800b4d6:	f7f6 f8c9 	bl	800166c <__aeabi_dmul>
 800b4da:	0006      	movs	r6, r0
 800b4dc:	000f      	movs	r7, r1
 800b4de:	230f      	movs	r3, #15
 800b4e0:	439c      	bics	r4, r3
 800b4e2:	d04a      	beq.n	800b57a <_strtod_l+0x54a>
 800b4e4:	3326      	adds	r3, #38	; 0x26
 800b4e6:	33ff      	adds	r3, #255	; 0xff
 800b4e8:	429c      	cmp	r4, r3
 800b4ea:	dd22      	ble.n	800b532 <_strtod_l+0x502>
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	9305      	str	r3, [sp, #20]
 800b4f0:	9306      	str	r3, [sp, #24]
 800b4f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b4f4:	9308      	str	r3, [sp, #32]
 800b4f6:	2322      	movs	r3, #34	; 0x22
 800b4f8:	2600      	movs	r6, #0
 800b4fa:	9a04      	ldr	r2, [sp, #16]
 800b4fc:	4f3f      	ldr	r7, [pc, #252]	; (800b5fc <_strtod_l+0x5cc>)
 800b4fe:	6013      	str	r3, [r2, #0]
 800b500:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b502:	42b3      	cmp	r3, r6
 800b504:	d100      	bne.n	800b508 <_strtod_l+0x4d8>
 800b506:	e5ce      	b.n	800b0a6 <_strtod_l+0x76>
 800b508:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b50a:	9804      	ldr	r0, [sp, #16]
 800b50c:	f001 fc56 	bl	800cdbc <_Bfree>
 800b510:	9908      	ldr	r1, [sp, #32]
 800b512:	9804      	ldr	r0, [sp, #16]
 800b514:	f001 fc52 	bl	800cdbc <_Bfree>
 800b518:	9906      	ldr	r1, [sp, #24]
 800b51a:	9804      	ldr	r0, [sp, #16]
 800b51c:	f001 fc4e 	bl	800cdbc <_Bfree>
 800b520:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b522:	9804      	ldr	r0, [sp, #16]
 800b524:	f001 fc4a 	bl	800cdbc <_Bfree>
 800b528:	9905      	ldr	r1, [sp, #20]
 800b52a:	9804      	ldr	r0, [sp, #16]
 800b52c:	f001 fc46 	bl	800cdbc <_Bfree>
 800b530:	e5b9      	b.n	800b0a6 <_strtod_l+0x76>
 800b532:	2300      	movs	r3, #0
 800b534:	0030      	movs	r0, r6
 800b536:	0039      	movs	r1, r7
 800b538:	4d35      	ldr	r5, [pc, #212]	; (800b610 <_strtod_l+0x5e0>)
 800b53a:	1124      	asrs	r4, r4, #4
 800b53c:	9307      	str	r3, [sp, #28]
 800b53e:	2c01      	cmp	r4, #1
 800b540:	dc1e      	bgt.n	800b580 <_strtod_l+0x550>
 800b542:	2b00      	cmp	r3, #0
 800b544:	d001      	beq.n	800b54a <_strtod_l+0x51a>
 800b546:	0006      	movs	r6, r0
 800b548:	000f      	movs	r7, r1
 800b54a:	4b32      	ldr	r3, [pc, #200]	; (800b614 <_strtod_l+0x5e4>)
 800b54c:	9a07      	ldr	r2, [sp, #28]
 800b54e:	18ff      	adds	r7, r7, r3
 800b550:	4b2f      	ldr	r3, [pc, #188]	; (800b610 <_strtod_l+0x5e0>)
 800b552:	00d2      	lsls	r2, r2, #3
 800b554:	189d      	adds	r5, r3, r2
 800b556:	6828      	ldr	r0, [r5, #0]
 800b558:	6869      	ldr	r1, [r5, #4]
 800b55a:	0032      	movs	r2, r6
 800b55c:	003b      	movs	r3, r7
 800b55e:	f7f6 f885 	bl	800166c <__aeabi_dmul>
 800b562:	4b26      	ldr	r3, [pc, #152]	; (800b5fc <_strtod_l+0x5cc>)
 800b564:	4a2c      	ldr	r2, [pc, #176]	; (800b618 <_strtod_l+0x5e8>)
 800b566:	0006      	movs	r6, r0
 800b568:	400b      	ands	r3, r1
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d8be      	bhi.n	800b4ec <_strtod_l+0x4bc>
 800b56e:	4a2b      	ldr	r2, [pc, #172]	; (800b61c <_strtod_l+0x5ec>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d913      	bls.n	800b59c <_strtod_l+0x56c>
 800b574:	2601      	movs	r6, #1
 800b576:	4f2a      	ldr	r7, [pc, #168]	; (800b620 <_strtod_l+0x5f0>)
 800b578:	4276      	negs	r6, r6
 800b57a:	2300      	movs	r3, #0
 800b57c:	9307      	str	r3, [sp, #28]
 800b57e:	e088      	b.n	800b692 <_strtod_l+0x662>
 800b580:	2201      	movs	r2, #1
 800b582:	4214      	tst	r4, r2
 800b584:	d004      	beq.n	800b590 <_strtod_l+0x560>
 800b586:	682a      	ldr	r2, [r5, #0]
 800b588:	686b      	ldr	r3, [r5, #4]
 800b58a:	f7f6 f86f 	bl	800166c <__aeabi_dmul>
 800b58e:	2301      	movs	r3, #1
 800b590:	9a07      	ldr	r2, [sp, #28]
 800b592:	1064      	asrs	r4, r4, #1
 800b594:	3201      	adds	r2, #1
 800b596:	9207      	str	r2, [sp, #28]
 800b598:	3508      	adds	r5, #8
 800b59a:	e7d0      	b.n	800b53e <_strtod_l+0x50e>
 800b59c:	23d4      	movs	r3, #212	; 0xd4
 800b59e:	049b      	lsls	r3, r3, #18
 800b5a0:	18cf      	adds	r7, r1, r3
 800b5a2:	e7ea      	b.n	800b57a <_strtod_l+0x54a>
 800b5a4:	2c00      	cmp	r4, #0
 800b5a6:	d0e8      	beq.n	800b57a <_strtod_l+0x54a>
 800b5a8:	4264      	negs	r4, r4
 800b5aa:	230f      	movs	r3, #15
 800b5ac:	0022      	movs	r2, r4
 800b5ae:	401a      	ands	r2, r3
 800b5b0:	421c      	tst	r4, r3
 800b5b2:	d00a      	beq.n	800b5ca <_strtod_l+0x59a>
 800b5b4:	4b15      	ldr	r3, [pc, #84]	; (800b60c <_strtod_l+0x5dc>)
 800b5b6:	00d2      	lsls	r2, r2, #3
 800b5b8:	189b      	adds	r3, r3, r2
 800b5ba:	0030      	movs	r0, r6
 800b5bc:	681a      	ldr	r2, [r3, #0]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	0039      	movs	r1, r7
 800b5c2:	f7f5 fc59 	bl	8000e78 <__aeabi_ddiv>
 800b5c6:	0006      	movs	r6, r0
 800b5c8:	000f      	movs	r7, r1
 800b5ca:	1124      	asrs	r4, r4, #4
 800b5cc:	d0d5      	beq.n	800b57a <_strtod_l+0x54a>
 800b5ce:	2c1f      	cmp	r4, #31
 800b5d0:	dd28      	ble.n	800b624 <_strtod_l+0x5f4>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	9305      	str	r3, [sp, #20]
 800b5d6:	9306      	str	r3, [sp, #24]
 800b5d8:	930d      	str	r3, [sp, #52]	; 0x34
 800b5da:	9308      	str	r3, [sp, #32]
 800b5dc:	2322      	movs	r3, #34	; 0x22
 800b5de:	9a04      	ldr	r2, [sp, #16]
 800b5e0:	2600      	movs	r6, #0
 800b5e2:	6013      	str	r3, [r2, #0]
 800b5e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5e6:	2700      	movs	r7, #0
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d18d      	bne.n	800b508 <_strtod_l+0x4d8>
 800b5ec:	e55b      	b.n	800b0a6 <_strtod_l+0x76>
 800b5ee:	46c0      	nop			; (mov r8, r8)
 800b5f0:	00004e1f 	.word	0x00004e1f
 800b5f4:	08014c09 	.word	0x08014c09
 800b5f8:	080148ec 	.word	0x080148ec
 800b5fc:	7ff00000 	.word	0x7ff00000
 800b600:	08014c01 	.word	0x08014c01
 800b604:	08014cb7 	.word	0x08014cb7
 800b608:	08014cb3 	.word	0x08014cb3
 800b60c:	08014b28 	.word	0x08014b28
 800b610:	08014b00 	.word	0x08014b00
 800b614:	fcb00000 	.word	0xfcb00000
 800b618:	7ca00000 	.word	0x7ca00000
 800b61c:	7c900000 	.word	0x7c900000
 800b620:	7fefffff 	.word	0x7fefffff
 800b624:	2310      	movs	r3, #16
 800b626:	0022      	movs	r2, r4
 800b628:	401a      	ands	r2, r3
 800b62a:	9207      	str	r2, [sp, #28]
 800b62c:	421c      	tst	r4, r3
 800b62e:	d001      	beq.n	800b634 <_strtod_l+0x604>
 800b630:	335a      	adds	r3, #90	; 0x5a
 800b632:	9307      	str	r3, [sp, #28]
 800b634:	0030      	movs	r0, r6
 800b636:	0039      	movs	r1, r7
 800b638:	2300      	movs	r3, #0
 800b63a:	4dc4      	ldr	r5, [pc, #784]	; (800b94c <_strtod_l+0x91c>)
 800b63c:	2201      	movs	r2, #1
 800b63e:	4214      	tst	r4, r2
 800b640:	d004      	beq.n	800b64c <_strtod_l+0x61c>
 800b642:	682a      	ldr	r2, [r5, #0]
 800b644:	686b      	ldr	r3, [r5, #4]
 800b646:	f7f6 f811 	bl	800166c <__aeabi_dmul>
 800b64a:	2301      	movs	r3, #1
 800b64c:	1064      	asrs	r4, r4, #1
 800b64e:	3508      	adds	r5, #8
 800b650:	2c00      	cmp	r4, #0
 800b652:	d1f3      	bne.n	800b63c <_strtod_l+0x60c>
 800b654:	2b00      	cmp	r3, #0
 800b656:	d001      	beq.n	800b65c <_strtod_l+0x62c>
 800b658:	0006      	movs	r6, r0
 800b65a:	000f      	movs	r7, r1
 800b65c:	9b07      	ldr	r3, [sp, #28]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d00f      	beq.n	800b682 <_strtod_l+0x652>
 800b662:	236b      	movs	r3, #107	; 0x6b
 800b664:	007a      	lsls	r2, r7, #1
 800b666:	0d52      	lsrs	r2, r2, #21
 800b668:	0039      	movs	r1, r7
 800b66a:	1a9b      	subs	r3, r3, r2
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	dd08      	ble.n	800b682 <_strtod_l+0x652>
 800b670:	2b1f      	cmp	r3, #31
 800b672:	dc00      	bgt.n	800b676 <_strtod_l+0x646>
 800b674:	e121      	b.n	800b8ba <_strtod_l+0x88a>
 800b676:	2600      	movs	r6, #0
 800b678:	2b34      	cmp	r3, #52	; 0x34
 800b67a:	dc00      	bgt.n	800b67e <_strtod_l+0x64e>
 800b67c:	e116      	b.n	800b8ac <_strtod_l+0x87c>
 800b67e:	27dc      	movs	r7, #220	; 0xdc
 800b680:	04bf      	lsls	r7, r7, #18
 800b682:	2200      	movs	r2, #0
 800b684:	2300      	movs	r3, #0
 800b686:	0030      	movs	r0, r6
 800b688:	0039      	movs	r1, r7
 800b68a:	f7f4 fedd 	bl	8000448 <__aeabi_dcmpeq>
 800b68e:	2800      	cmp	r0, #0
 800b690:	d19f      	bne.n	800b5d2 <_strtod_l+0x5a2>
 800b692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b694:	9a08      	ldr	r2, [sp, #32]
 800b696:	9300      	str	r3, [sp, #0]
 800b698:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b69a:	9b05      	ldr	r3, [sp, #20]
 800b69c:	9804      	ldr	r0, [sp, #16]
 800b69e:	f001 fbdb 	bl	800ce58 <__s2b>
 800b6a2:	900d      	str	r0, [sp, #52]	; 0x34
 800b6a4:	2800      	cmp	r0, #0
 800b6a6:	d100      	bne.n	800b6aa <_strtod_l+0x67a>
 800b6a8:	e720      	b.n	800b4ec <_strtod_l+0x4bc>
 800b6aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6ac:	9906      	ldr	r1, [sp, #24]
 800b6ae:	17da      	asrs	r2, r3, #31
 800b6b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6b2:	1a5b      	subs	r3, r3, r1
 800b6b4:	401a      	ands	r2, r3
 800b6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6b8:	9215      	str	r2, [sp, #84]	; 0x54
 800b6ba:	43db      	mvns	r3, r3
 800b6bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6be:	17db      	asrs	r3, r3, #31
 800b6c0:	401a      	ands	r2, r3
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	9218      	str	r2, [sp, #96]	; 0x60
 800b6c6:	9305      	str	r3, [sp, #20]
 800b6c8:	9306      	str	r3, [sp, #24]
 800b6ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6cc:	9804      	ldr	r0, [sp, #16]
 800b6ce:	6859      	ldr	r1, [r3, #4]
 800b6d0:	f001 fb4c 	bl	800cd6c <_Balloc>
 800b6d4:	9008      	str	r0, [sp, #32]
 800b6d6:	2800      	cmp	r0, #0
 800b6d8:	d100      	bne.n	800b6dc <_strtod_l+0x6ac>
 800b6da:	e70c      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b6dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6de:	300c      	adds	r0, #12
 800b6e0:	0019      	movs	r1, r3
 800b6e2:	691a      	ldr	r2, [r3, #16]
 800b6e4:	310c      	adds	r1, #12
 800b6e6:	3202      	adds	r2, #2
 800b6e8:	0092      	lsls	r2, r2, #2
 800b6ea:	f000 fea4 	bl	800c436 <memcpy>
 800b6ee:	ab1e      	add	r3, sp, #120	; 0x78
 800b6f0:	9301      	str	r3, [sp, #4]
 800b6f2:	ab1d      	add	r3, sp, #116	; 0x74
 800b6f4:	9300      	str	r3, [sp, #0]
 800b6f6:	0032      	movs	r2, r6
 800b6f8:	003b      	movs	r3, r7
 800b6fa:	9804      	ldr	r0, [sp, #16]
 800b6fc:	9610      	str	r6, [sp, #64]	; 0x40
 800b6fe:	9711      	str	r7, [sp, #68]	; 0x44
 800b700:	f001 fed2 	bl	800d4a8 <__d2b>
 800b704:	901c      	str	r0, [sp, #112]	; 0x70
 800b706:	2800      	cmp	r0, #0
 800b708:	d100      	bne.n	800b70c <_strtod_l+0x6dc>
 800b70a:	e6f4      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b70c:	2101      	movs	r1, #1
 800b70e:	9804      	ldr	r0, [sp, #16]
 800b710:	f001 fc36 	bl	800cf80 <__i2b>
 800b714:	9006      	str	r0, [sp, #24]
 800b716:	2800      	cmp	r0, #0
 800b718:	d100      	bne.n	800b71c <_strtod_l+0x6ec>
 800b71a:	e6ec      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b71c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b71e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b720:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b722:	1ad4      	subs	r4, r2, r3
 800b724:	2b00      	cmp	r3, #0
 800b726:	db01      	blt.n	800b72c <_strtod_l+0x6fc>
 800b728:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b72a:	195d      	adds	r5, r3, r5
 800b72c:	9907      	ldr	r1, [sp, #28]
 800b72e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b730:	1a5b      	subs	r3, r3, r1
 800b732:	2136      	movs	r1, #54	; 0x36
 800b734:	189b      	adds	r3, r3, r2
 800b736:	1a8a      	subs	r2, r1, r2
 800b738:	4985      	ldr	r1, [pc, #532]	; (800b950 <_strtod_l+0x920>)
 800b73a:	2001      	movs	r0, #1
 800b73c:	468c      	mov	ip, r1
 800b73e:	2100      	movs	r1, #0
 800b740:	3b01      	subs	r3, #1
 800b742:	9114      	str	r1, [sp, #80]	; 0x50
 800b744:	9012      	str	r0, [sp, #72]	; 0x48
 800b746:	4563      	cmp	r3, ip
 800b748:	da07      	bge.n	800b75a <_strtod_l+0x72a>
 800b74a:	4661      	mov	r1, ip
 800b74c:	1ac9      	subs	r1, r1, r3
 800b74e:	1a52      	subs	r2, r2, r1
 800b750:	291f      	cmp	r1, #31
 800b752:	dd00      	ble.n	800b756 <_strtod_l+0x726>
 800b754:	e0b6      	b.n	800b8c4 <_strtod_l+0x894>
 800b756:	4088      	lsls	r0, r1
 800b758:	9012      	str	r0, [sp, #72]	; 0x48
 800b75a:	18ab      	adds	r3, r5, r2
 800b75c:	930c      	str	r3, [sp, #48]	; 0x30
 800b75e:	18a4      	adds	r4, r4, r2
 800b760:	9b07      	ldr	r3, [sp, #28]
 800b762:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b764:	191c      	adds	r4, r3, r4
 800b766:	002b      	movs	r3, r5
 800b768:	4295      	cmp	r5, r2
 800b76a:	dd00      	ble.n	800b76e <_strtod_l+0x73e>
 800b76c:	0013      	movs	r3, r2
 800b76e:	42a3      	cmp	r3, r4
 800b770:	dd00      	ble.n	800b774 <_strtod_l+0x744>
 800b772:	0023      	movs	r3, r4
 800b774:	2b00      	cmp	r3, #0
 800b776:	dd04      	ble.n	800b782 <_strtod_l+0x752>
 800b778:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b77a:	1ae4      	subs	r4, r4, r3
 800b77c:	1ad2      	subs	r2, r2, r3
 800b77e:	920c      	str	r2, [sp, #48]	; 0x30
 800b780:	1aed      	subs	r5, r5, r3
 800b782:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b784:	2b00      	cmp	r3, #0
 800b786:	dd17      	ble.n	800b7b8 <_strtod_l+0x788>
 800b788:	001a      	movs	r2, r3
 800b78a:	9906      	ldr	r1, [sp, #24]
 800b78c:	9804      	ldr	r0, [sp, #16]
 800b78e:	f001 fcbf 	bl	800d110 <__pow5mult>
 800b792:	9006      	str	r0, [sp, #24]
 800b794:	2800      	cmp	r0, #0
 800b796:	d100      	bne.n	800b79a <_strtod_l+0x76a>
 800b798:	e6ad      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b79a:	0001      	movs	r1, r0
 800b79c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b79e:	9804      	ldr	r0, [sp, #16]
 800b7a0:	f001 fc06 	bl	800cfb0 <__multiply>
 800b7a4:	900e      	str	r0, [sp, #56]	; 0x38
 800b7a6:	2800      	cmp	r0, #0
 800b7a8:	d100      	bne.n	800b7ac <_strtod_l+0x77c>
 800b7aa:	e6a4      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b7ac:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b7ae:	9804      	ldr	r0, [sp, #16]
 800b7b0:	f001 fb04 	bl	800cdbc <_Bfree>
 800b7b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7b6:	931c      	str	r3, [sp, #112]	; 0x70
 800b7b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	dd00      	ble.n	800b7c0 <_strtod_l+0x790>
 800b7be:	e087      	b.n	800b8d0 <_strtod_l+0x8a0>
 800b7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	dd08      	ble.n	800b7d8 <_strtod_l+0x7a8>
 800b7c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b7c8:	9908      	ldr	r1, [sp, #32]
 800b7ca:	9804      	ldr	r0, [sp, #16]
 800b7cc:	f001 fca0 	bl	800d110 <__pow5mult>
 800b7d0:	9008      	str	r0, [sp, #32]
 800b7d2:	2800      	cmp	r0, #0
 800b7d4:	d100      	bne.n	800b7d8 <_strtod_l+0x7a8>
 800b7d6:	e68e      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b7d8:	2c00      	cmp	r4, #0
 800b7da:	dd08      	ble.n	800b7ee <_strtod_l+0x7be>
 800b7dc:	0022      	movs	r2, r4
 800b7de:	9908      	ldr	r1, [sp, #32]
 800b7e0:	9804      	ldr	r0, [sp, #16]
 800b7e2:	f001 fcd7 	bl	800d194 <__lshift>
 800b7e6:	9008      	str	r0, [sp, #32]
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	d100      	bne.n	800b7ee <_strtod_l+0x7be>
 800b7ec:	e683      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b7ee:	2d00      	cmp	r5, #0
 800b7f0:	dd08      	ble.n	800b804 <_strtod_l+0x7d4>
 800b7f2:	002a      	movs	r2, r5
 800b7f4:	9906      	ldr	r1, [sp, #24]
 800b7f6:	9804      	ldr	r0, [sp, #16]
 800b7f8:	f001 fccc 	bl	800d194 <__lshift>
 800b7fc:	9006      	str	r0, [sp, #24]
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d100      	bne.n	800b804 <_strtod_l+0x7d4>
 800b802:	e678      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b804:	9a08      	ldr	r2, [sp, #32]
 800b806:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b808:	9804      	ldr	r0, [sp, #16]
 800b80a:	f001 fd4d 	bl	800d2a8 <__mdiff>
 800b80e:	9005      	str	r0, [sp, #20]
 800b810:	2800      	cmp	r0, #0
 800b812:	d100      	bne.n	800b816 <_strtod_l+0x7e6>
 800b814:	e66f      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b816:	2200      	movs	r2, #0
 800b818:	68c3      	ldr	r3, [r0, #12]
 800b81a:	9906      	ldr	r1, [sp, #24]
 800b81c:	60c2      	str	r2, [r0, #12]
 800b81e:	930c      	str	r3, [sp, #48]	; 0x30
 800b820:	f001 fd26 	bl	800d270 <__mcmp>
 800b824:	2800      	cmp	r0, #0
 800b826:	da5d      	bge.n	800b8e4 <_strtod_l+0x8b4>
 800b828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b82a:	4333      	orrs	r3, r6
 800b82c:	d000      	beq.n	800b830 <_strtod_l+0x800>
 800b82e:	e088      	b.n	800b942 <_strtod_l+0x912>
 800b830:	033b      	lsls	r3, r7, #12
 800b832:	d000      	beq.n	800b836 <_strtod_l+0x806>
 800b834:	e085      	b.n	800b942 <_strtod_l+0x912>
 800b836:	22d6      	movs	r2, #214	; 0xd6
 800b838:	4b46      	ldr	r3, [pc, #280]	; (800b954 <_strtod_l+0x924>)
 800b83a:	04d2      	lsls	r2, r2, #19
 800b83c:	403b      	ands	r3, r7
 800b83e:	4293      	cmp	r3, r2
 800b840:	d97f      	bls.n	800b942 <_strtod_l+0x912>
 800b842:	9b05      	ldr	r3, [sp, #20]
 800b844:	695b      	ldr	r3, [r3, #20]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d103      	bne.n	800b852 <_strtod_l+0x822>
 800b84a:	9b05      	ldr	r3, [sp, #20]
 800b84c:	691b      	ldr	r3, [r3, #16]
 800b84e:	2b01      	cmp	r3, #1
 800b850:	dd77      	ble.n	800b942 <_strtod_l+0x912>
 800b852:	9905      	ldr	r1, [sp, #20]
 800b854:	2201      	movs	r2, #1
 800b856:	9804      	ldr	r0, [sp, #16]
 800b858:	f001 fc9c 	bl	800d194 <__lshift>
 800b85c:	9906      	ldr	r1, [sp, #24]
 800b85e:	9005      	str	r0, [sp, #20]
 800b860:	f001 fd06 	bl	800d270 <__mcmp>
 800b864:	2800      	cmp	r0, #0
 800b866:	dd6c      	ble.n	800b942 <_strtod_l+0x912>
 800b868:	9907      	ldr	r1, [sp, #28]
 800b86a:	003b      	movs	r3, r7
 800b86c:	4a39      	ldr	r2, [pc, #228]	; (800b954 <_strtod_l+0x924>)
 800b86e:	2900      	cmp	r1, #0
 800b870:	d100      	bne.n	800b874 <_strtod_l+0x844>
 800b872:	e094      	b.n	800b99e <_strtod_l+0x96e>
 800b874:	0011      	movs	r1, r2
 800b876:	20d6      	movs	r0, #214	; 0xd6
 800b878:	4039      	ands	r1, r7
 800b87a:	04c0      	lsls	r0, r0, #19
 800b87c:	4281      	cmp	r1, r0
 800b87e:	dd00      	ble.n	800b882 <_strtod_l+0x852>
 800b880:	e08d      	b.n	800b99e <_strtod_l+0x96e>
 800b882:	23dc      	movs	r3, #220	; 0xdc
 800b884:	049b      	lsls	r3, r3, #18
 800b886:	4299      	cmp	r1, r3
 800b888:	dc00      	bgt.n	800b88c <_strtod_l+0x85c>
 800b88a:	e6a7      	b.n	800b5dc <_strtod_l+0x5ac>
 800b88c:	0030      	movs	r0, r6
 800b88e:	0039      	movs	r1, r7
 800b890:	4b31      	ldr	r3, [pc, #196]	; (800b958 <_strtod_l+0x928>)
 800b892:	2200      	movs	r2, #0
 800b894:	f7f5 feea 	bl	800166c <__aeabi_dmul>
 800b898:	4b2e      	ldr	r3, [pc, #184]	; (800b954 <_strtod_l+0x924>)
 800b89a:	0006      	movs	r6, r0
 800b89c:	000f      	movs	r7, r1
 800b89e:	420b      	tst	r3, r1
 800b8a0:	d000      	beq.n	800b8a4 <_strtod_l+0x874>
 800b8a2:	e631      	b.n	800b508 <_strtod_l+0x4d8>
 800b8a4:	2322      	movs	r3, #34	; 0x22
 800b8a6:	9a04      	ldr	r2, [sp, #16]
 800b8a8:	6013      	str	r3, [r2, #0]
 800b8aa:	e62d      	b.n	800b508 <_strtod_l+0x4d8>
 800b8ac:	234b      	movs	r3, #75	; 0x4b
 800b8ae:	1a9a      	subs	r2, r3, r2
 800b8b0:	3b4c      	subs	r3, #76	; 0x4c
 800b8b2:	4093      	lsls	r3, r2
 800b8b4:	4019      	ands	r1, r3
 800b8b6:	000f      	movs	r7, r1
 800b8b8:	e6e3      	b.n	800b682 <_strtod_l+0x652>
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	4252      	negs	r2, r2
 800b8be:	409a      	lsls	r2, r3
 800b8c0:	4016      	ands	r6, r2
 800b8c2:	e6de      	b.n	800b682 <_strtod_l+0x652>
 800b8c4:	4925      	ldr	r1, [pc, #148]	; (800b95c <_strtod_l+0x92c>)
 800b8c6:	1acb      	subs	r3, r1, r3
 800b8c8:	0001      	movs	r1, r0
 800b8ca:	4099      	lsls	r1, r3
 800b8cc:	9114      	str	r1, [sp, #80]	; 0x50
 800b8ce:	e743      	b.n	800b758 <_strtod_l+0x728>
 800b8d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b8d4:	9804      	ldr	r0, [sp, #16]
 800b8d6:	f001 fc5d 	bl	800d194 <__lshift>
 800b8da:	901c      	str	r0, [sp, #112]	; 0x70
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	d000      	beq.n	800b8e2 <_strtod_l+0x8b2>
 800b8e0:	e76e      	b.n	800b7c0 <_strtod_l+0x790>
 800b8e2:	e608      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b8e4:	970e      	str	r7, [sp, #56]	; 0x38
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	d177      	bne.n	800b9da <_strtod_l+0x9aa>
 800b8ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8ec:	033b      	lsls	r3, r7, #12
 800b8ee:	0b1b      	lsrs	r3, r3, #12
 800b8f0:	2a00      	cmp	r2, #0
 800b8f2:	d039      	beq.n	800b968 <_strtod_l+0x938>
 800b8f4:	4a1a      	ldr	r2, [pc, #104]	; (800b960 <_strtod_l+0x930>)
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	d139      	bne.n	800b96e <_strtod_l+0x93e>
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	9b07      	ldr	r3, [sp, #28]
 800b8fe:	4249      	negs	r1, r1
 800b900:	0032      	movs	r2, r6
 800b902:	0008      	movs	r0, r1
 800b904:	2b00      	cmp	r3, #0
 800b906:	d00b      	beq.n	800b920 <_strtod_l+0x8f0>
 800b908:	24d4      	movs	r4, #212	; 0xd4
 800b90a:	4b12      	ldr	r3, [pc, #72]	; (800b954 <_strtod_l+0x924>)
 800b90c:	0008      	movs	r0, r1
 800b90e:	403b      	ands	r3, r7
 800b910:	04e4      	lsls	r4, r4, #19
 800b912:	42a3      	cmp	r3, r4
 800b914:	d804      	bhi.n	800b920 <_strtod_l+0x8f0>
 800b916:	306c      	adds	r0, #108	; 0x6c
 800b918:	0d1b      	lsrs	r3, r3, #20
 800b91a:	1ac3      	subs	r3, r0, r3
 800b91c:	4099      	lsls	r1, r3
 800b91e:	0008      	movs	r0, r1
 800b920:	4282      	cmp	r2, r0
 800b922:	d124      	bne.n	800b96e <_strtod_l+0x93e>
 800b924:	4b0f      	ldr	r3, [pc, #60]	; (800b964 <_strtod_l+0x934>)
 800b926:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b928:	4299      	cmp	r1, r3
 800b92a:	d102      	bne.n	800b932 <_strtod_l+0x902>
 800b92c:	3201      	adds	r2, #1
 800b92e:	d100      	bne.n	800b932 <_strtod_l+0x902>
 800b930:	e5e1      	b.n	800b4f6 <_strtod_l+0x4c6>
 800b932:	4b08      	ldr	r3, [pc, #32]	; (800b954 <_strtod_l+0x924>)
 800b934:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b936:	2600      	movs	r6, #0
 800b938:	401a      	ands	r2, r3
 800b93a:	0013      	movs	r3, r2
 800b93c:	2280      	movs	r2, #128	; 0x80
 800b93e:	0352      	lsls	r2, r2, #13
 800b940:	189f      	adds	r7, r3, r2
 800b942:	9b07      	ldr	r3, [sp, #28]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d1a1      	bne.n	800b88c <_strtod_l+0x85c>
 800b948:	e5de      	b.n	800b508 <_strtod_l+0x4d8>
 800b94a:	46c0      	nop			; (mov r8, r8)
 800b94c:	08014900 	.word	0x08014900
 800b950:	fffffc02 	.word	0xfffffc02
 800b954:	7ff00000 	.word	0x7ff00000
 800b958:	39500000 	.word	0x39500000
 800b95c:	fffffbe2 	.word	0xfffffbe2
 800b960:	000fffff 	.word	0x000fffff
 800b964:	7fefffff 	.word	0x7fefffff
 800b968:	4333      	orrs	r3, r6
 800b96a:	d100      	bne.n	800b96e <_strtod_l+0x93e>
 800b96c:	e77c      	b.n	800b868 <_strtod_l+0x838>
 800b96e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b970:	2b00      	cmp	r3, #0
 800b972:	d01d      	beq.n	800b9b0 <_strtod_l+0x980>
 800b974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b976:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b978:	4213      	tst	r3, r2
 800b97a:	d0e2      	beq.n	800b942 <_strtod_l+0x912>
 800b97c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b97e:	0030      	movs	r0, r6
 800b980:	0039      	movs	r1, r7
 800b982:	9a07      	ldr	r2, [sp, #28]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d017      	beq.n	800b9b8 <_strtod_l+0x988>
 800b988:	f7ff fb3a 	bl	800b000 <sulp>
 800b98c:	0002      	movs	r2, r0
 800b98e:	000b      	movs	r3, r1
 800b990:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b992:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b994:	f7f4 ff10 	bl	80007b8 <__aeabi_dadd>
 800b998:	0006      	movs	r6, r0
 800b99a:	000f      	movs	r7, r1
 800b99c:	e7d1      	b.n	800b942 <_strtod_l+0x912>
 800b99e:	2601      	movs	r6, #1
 800b9a0:	4013      	ands	r3, r2
 800b9a2:	4a98      	ldr	r2, [pc, #608]	; (800bc04 <_strtod_l+0xbd4>)
 800b9a4:	4276      	negs	r6, r6
 800b9a6:	189b      	adds	r3, r3, r2
 800b9a8:	4a97      	ldr	r2, [pc, #604]	; (800bc08 <_strtod_l+0xbd8>)
 800b9aa:	431a      	orrs	r2, r3
 800b9ac:	0017      	movs	r7, r2
 800b9ae:	e7c8      	b.n	800b942 <_strtod_l+0x912>
 800b9b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b9b2:	4233      	tst	r3, r6
 800b9b4:	d0c5      	beq.n	800b942 <_strtod_l+0x912>
 800b9b6:	e7e1      	b.n	800b97c <_strtod_l+0x94c>
 800b9b8:	f7ff fb22 	bl	800b000 <sulp>
 800b9bc:	0002      	movs	r2, r0
 800b9be:	000b      	movs	r3, r1
 800b9c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b9c2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b9c4:	f7f6 f914 	bl	8001bf0 <__aeabi_dsub>
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	0006      	movs	r6, r0
 800b9ce:	000f      	movs	r7, r1
 800b9d0:	f7f4 fd3a 	bl	8000448 <__aeabi_dcmpeq>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	d0b4      	beq.n	800b942 <_strtod_l+0x912>
 800b9d8:	e600      	b.n	800b5dc <_strtod_l+0x5ac>
 800b9da:	9906      	ldr	r1, [sp, #24]
 800b9dc:	9805      	ldr	r0, [sp, #20]
 800b9de:	f001 fdc3 	bl	800d568 <__ratio>
 800b9e2:	2380      	movs	r3, #128	; 0x80
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	05db      	lsls	r3, r3, #23
 800b9e8:	0004      	movs	r4, r0
 800b9ea:	000d      	movs	r5, r1
 800b9ec:	f7f4 fd3c 	bl	8000468 <__aeabi_dcmple>
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	d06d      	beq.n	800bad0 <_strtod_l+0xaa0>
 800b9f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d000      	beq.n	800b9fc <_strtod_l+0x9cc>
 800b9fa:	e07e      	b.n	800bafa <_strtod_l+0xaca>
 800b9fc:	2e00      	cmp	r6, #0
 800b9fe:	d158      	bne.n	800bab2 <_strtod_l+0xa82>
 800ba00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba02:	031b      	lsls	r3, r3, #12
 800ba04:	d000      	beq.n	800ba08 <_strtod_l+0x9d8>
 800ba06:	e07f      	b.n	800bb08 <_strtod_l+0xad8>
 800ba08:	2200      	movs	r2, #0
 800ba0a:	0020      	movs	r0, r4
 800ba0c:	0029      	movs	r1, r5
 800ba0e:	4b7f      	ldr	r3, [pc, #508]	; (800bc0c <_strtod_l+0xbdc>)
 800ba10:	f7f4 fd20 	bl	8000454 <__aeabi_dcmplt>
 800ba14:	2800      	cmp	r0, #0
 800ba16:	d158      	bne.n	800baca <_strtod_l+0xa9a>
 800ba18:	0020      	movs	r0, r4
 800ba1a:	0029      	movs	r1, r5
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	4b7c      	ldr	r3, [pc, #496]	; (800bc10 <_strtod_l+0xbe0>)
 800ba20:	f7f5 fe24 	bl	800166c <__aeabi_dmul>
 800ba24:	0004      	movs	r4, r0
 800ba26:	000d      	movs	r5, r1
 800ba28:	2380      	movs	r3, #128	; 0x80
 800ba2a:	061b      	lsls	r3, r3, #24
 800ba2c:	940a      	str	r4, [sp, #40]	; 0x28
 800ba2e:	18eb      	adds	r3, r5, r3
 800ba30:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba36:	9212      	str	r2, [sp, #72]	; 0x48
 800ba38:	9313      	str	r3, [sp, #76]	; 0x4c
 800ba3a:	4a76      	ldr	r2, [pc, #472]	; (800bc14 <_strtod_l+0xbe4>)
 800ba3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba3e:	4013      	ands	r3, r2
 800ba40:	9314      	str	r3, [sp, #80]	; 0x50
 800ba42:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba44:	4b74      	ldr	r3, [pc, #464]	; (800bc18 <_strtod_l+0xbe8>)
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d000      	beq.n	800ba4c <_strtod_l+0xa1c>
 800ba4a:	e091      	b.n	800bb70 <_strtod_l+0xb40>
 800ba4c:	4a73      	ldr	r2, [pc, #460]	; (800bc1c <_strtod_l+0xbec>)
 800ba4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba50:	4694      	mov	ip, r2
 800ba52:	4463      	add	r3, ip
 800ba54:	001f      	movs	r7, r3
 800ba56:	0030      	movs	r0, r6
 800ba58:	0019      	movs	r1, r3
 800ba5a:	f001 fcbd 	bl	800d3d8 <__ulp>
 800ba5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba62:	f7f5 fe03 	bl	800166c <__aeabi_dmul>
 800ba66:	0032      	movs	r2, r6
 800ba68:	003b      	movs	r3, r7
 800ba6a:	f7f4 fea5 	bl	80007b8 <__aeabi_dadd>
 800ba6e:	4a69      	ldr	r2, [pc, #420]	; (800bc14 <_strtod_l+0xbe4>)
 800ba70:	4b6b      	ldr	r3, [pc, #428]	; (800bc20 <_strtod_l+0xbf0>)
 800ba72:	0006      	movs	r6, r0
 800ba74:	400a      	ands	r2, r1
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d949      	bls.n	800bb0e <_strtod_l+0xade>
 800ba7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ba7c:	4b69      	ldr	r3, [pc, #420]	; (800bc24 <_strtod_l+0xbf4>)
 800ba7e:	429a      	cmp	r2, r3
 800ba80:	d103      	bne.n	800ba8a <_strtod_l+0xa5a>
 800ba82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba84:	3301      	adds	r3, #1
 800ba86:	d100      	bne.n	800ba8a <_strtod_l+0xa5a>
 800ba88:	e535      	b.n	800b4f6 <_strtod_l+0x4c6>
 800ba8a:	2601      	movs	r6, #1
 800ba8c:	4f65      	ldr	r7, [pc, #404]	; (800bc24 <_strtod_l+0xbf4>)
 800ba8e:	4276      	negs	r6, r6
 800ba90:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ba92:	9804      	ldr	r0, [sp, #16]
 800ba94:	f001 f992 	bl	800cdbc <_Bfree>
 800ba98:	9908      	ldr	r1, [sp, #32]
 800ba9a:	9804      	ldr	r0, [sp, #16]
 800ba9c:	f001 f98e 	bl	800cdbc <_Bfree>
 800baa0:	9906      	ldr	r1, [sp, #24]
 800baa2:	9804      	ldr	r0, [sp, #16]
 800baa4:	f001 f98a 	bl	800cdbc <_Bfree>
 800baa8:	9905      	ldr	r1, [sp, #20]
 800baaa:	9804      	ldr	r0, [sp, #16]
 800baac:	f001 f986 	bl	800cdbc <_Bfree>
 800bab0:	e60b      	b.n	800b6ca <_strtod_l+0x69a>
 800bab2:	2e01      	cmp	r6, #1
 800bab4:	d103      	bne.n	800babe <_strtod_l+0xa8e>
 800bab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d100      	bne.n	800babe <_strtod_l+0xa8e>
 800babc:	e58e      	b.n	800b5dc <_strtod_l+0x5ac>
 800babe:	2300      	movs	r3, #0
 800bac0:	4c59      	ldr	r4, [pc, #356]	; (800bc28 <_strtod_l+0xbf8>)
 800bac2:	930a      	str	r3, [sp, #40]	; 0x28
 800bac4:	940b      	str	r4, [sp, #44]	; 0x2c
 800bac6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bac8:	e01c      	b.n	800bb04 <_strtod_l+0xad4>
 800baca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bacc:	4d50      	ldr	r5, [pc, #320]	; (800bc10 <_strtod_l+0xbe0>)
 800bace:	e7ab      	b.n	800ba28 <_strtod_l+0x9f8>
 800bad0:	2200      	movs	r2, #0
 800bad2:	0020      	movs	r0, r4
 800bad4:	0029      	movs	r1, r5
 800bad6:	4b4e      	ldr	r3, [pc, #312]	; (800bc10 <_strtod_l+0xbe0>)
 800bad8:	f7f5 fdc8 	bl	800166c <__aeabi_dmul>
 800badc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bade:	0004      	movs	r4, r0
 800bae0:	000b      	movs	r3, r1
 800bae2:	000d      	movs	r5, r1
 800bae4:	2a00      	cmp	r2, #0
 800bae6:	d104      	bne.n	800baf2 <_strtod_l+0xac2>
 800bae8:	2280      	movs	r2, #128	; 0x80
 800baea:	0612      	lsls	r2, r2, #24
 800baec:	900a      	str	r0, [sp, #40]	; 0x28
 800baee:	188b      	adds	r3, r1, r2
 800baf0:	e79e      	b.n	800ba30 <_strtod_l+0xa00>
 800baf2:	0002      	movs	r2, r0
 800baf4:	920a      	str	r2, [sp, #40]	; 0x28
 800baf6:	930b      	str	r3, [sp, #44]	; 0x2c
 800baf8:	e79b      	b.n	800ba32 <_strtod_l+0xa02>
 800bafa:	2300      	movs	r3, #0
 800bafc:	4c43      	ldr	r4, [pc, #268]	; (800bc0c <_strtod_l+0xbdc>)
 800bafe:	930a      	str	r3, [sp, #40]	; 0x28
 800bb00:	940b      	str	r4, [sp, #44]	; 0x2c
 800bb02:	2400      	movs	r4, #0
 800bb04:	4d41      	ldr	r5, [pc, #260]	; (800bc0c <_strtod_l+0xbdc>)
 800bb06:	e794      	b.n	800ba32 <_strtod_l+0xa02>
 800bb08:	2300      	movs	r3, #0
 800bb0a:	4c47      	ldr	r4, [pc, #284]	; (800bc28 <_strtod_l+0xbf8>)
 800bb0c:	e7f7      	b.n	800bafe <_strtod_l+0xace>
 800bb0e:	23d4      	movs	r3, #212	; 0xd4
 800bb10:	049b      	lsls	r3, r3, #18
 800bb12:	18cf      	adds	r7, r1, r3
 800bb14:	9b07      	ldr	r3, [sp, #28]
 800bb16:	970e      	str	r7, [sp, #56]	; 0x38
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d1b9      	bne.n	800ba90 <_strtod_l+0xa60>
 800bb1c:	4b3d      	ldr	r3, [pc, #244]	; (800bc14 <_strtod_l+0xbe4>)
 800bb1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bb20:	403b      	ands	r3, r7
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d1b4      	bne.n	800ba90 <_strtod_l+0xa60>
 800bb26:	0020      	movs	r0, r4
 800bb28:	0029      	movs	r1, r5
 800bb2a:	f7f4 fd27 	bl	800057c <__aeabi_d2lz>
 800bb2e:	f7f4 fd61 	bl	80005f4 <__aeabi_l2d>
 800bb32:	0002      	movs	r2, r0
 800bb34:	000b      	movs	r3, r1
 800bb36:	0020      	movs	r0, r4
 800bb38:	0029      	movs	r1, r5
 800bb3a:	f7f6 f859 	bl	8001bf0 <__aeabi_dsub>
 800bb3e:	033b      	lsls	r3, r7, #12
 800bb40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb42:	0b1b      	lsrs	r3, r3, #12
 800bb44:	4333      	orrs	r3, r6
 800bb46:	4313      	orrs	r3, r2
 800bb48:	0004      	movs	r4, r0
 800bb4a:	000d      	movs	r5, r1
 800bb4c:	4a37      	ldr	r2, [pc, #220]	; (800bc2c <_strtod_l+0xbfc>)
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d054      	beq.n	800bbfc <_strtod_l+0xbcc>
 800bb52:	4b37      	ldr	r3, [pc, #220]	; (800bc30 <_strtod_l+0xc00>)
 800bb54:	f7f4 fc7e 	bl	8000454 <__aeabi_dcmplt>
 800bb58:	2800      	cmp	r0, #0
 800bb5a:	d000      	beq.n	800bb5e <_strtod_l+0xb2e>
 800bb5c:	e4d4      	b.n	800b508 <_strtod_l+0x4d8>
 800bb5e:	0020      	movs	r0, r4
 800bb60:	0029      	movs	r1, r5
 800bb62:	4a34      	ldr	r2, [pc, #208]	; (800bc34 <_strtod_l+0xc04>)
 800bb64:	4b2a      	ldr	r3, [pc, #168]	; (800bc10 <_strtod_l+0xbe0>)
 800bb66:	f7f4 fc89 	bl	800047c <__aeabi_dcmpgt>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d090      	beq.n	800ba90 <_strtod_l+0xa60>
 800bb6e:	e4cb      	b.n	800b508 <_strtod_l+0x4d8>
 800bb70:	9b07      	ldr	r3, [sp, #28]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d02b      	beq.n	800bbce <_strtod_l+0xb9e>
 800bb76:	23d4      	movs	r3, #212	; 0xd4
 800bb78:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bb7a:	04db      	lsls	r3, r3, #19
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	d826      	bhi.n	800bbce <_strtod_l+0xb9e>
 800bb80:	0020      	movs	r0, r4
 800bb82:	0029      	movs	r1, r5
 800bb84:	4a2c      	ldr	r2, [pc, #176]	; (800bc38 <_strtod_l+0xc08>)
 800bb86:	4b2d      	ldr	r3, [pc, #180]	; (800bc3c <_strtod_l+0xc0c>)
 800bb88:	f7f4 fc6e 	bl	8000468 <__aeabi_dcmple>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	d017      	beq.n	800bbc0 <_strtod_l+0xb90>
 800bb90:	0020      	movs	r0, r4
 800bb92:	0029      	movs	r1, r5
 800bb94:	f7f4 fcd4 	bl	8000540 <__aeabi_d2uiz>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d100      	bne.n	800bb9e <_strtod_l+0xb6e>
 800bb9c:	3001      	adds	r0, #1
 800bb9e:	f7f6 fc2d 	bl	80023fc <__aeabi_ui2d>
 800bba2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bba4:	0004      	movs	r4, r0
 800bba6:	000b      	movs	r3, r1
 800bba8:	000d      	movs	r5, r1
 800bbaa:	2a00      	cmp	r2, #0
 800bbac:	d122      	bne.n	800bbf4 <_strtod_l+0xbc4>
 800bbae:	2280      	movs	r2, #128	; 0x80
 800bbb0:	0612      	lsls	r2, r2, #24
 800bbb2:	188b      	adds	r3, r1, r2
 800bbb4:	9016      	str	r0, [sp, #88]	; 0x58
 800bbb6:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bbba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bbbc:	9212      	str	r2, [sp, #72]	; 0x48
 800bbbe:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbc0:	22d6      	movs	r2, #214	; 0xd6
 800bbc2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bbc4:	04d2      	lsls	r2, r2, #19
 800bbc6:	189b      	adds	r3, r3, r2
 800bbc8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bbca:	1a9b      	subs	r3, r3, r2
 800bbcc:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbce:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bbd0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bbd2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800bbd4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800bbd6:	f001 fbff 	bl	800d3d8 <__ulp>
 800bbda:	0002      	movs	r2, r0
 800bbdc:	000b      	movs	r3, r1
 800bbde:	0030      	movs	r0, r6
 800bbe0:	0039      	movs	r1, r7
 800bbe2:	f7f5 fd43 	bl	800166c <__aeabi_dmul>
 800bbe6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bbe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bbea:	f7f4 fde5 	bl	80007b8 <__aeabi_dadd>
 800bbee:	0006      	movs	r6, r0
 800bbf0:	000f      	movs	r7, r1
 800bbf2:	e78f      	b.n	800bb14 <_strtod_l+0xae4>
 800bbf4:	0002      	movs	r2, r0
 800bbf6:	9216      	str	r2, [sp, #88]	; 0x58
 800bbf8:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbfa:	e7dd      	b.n	800bbb8 <_strtod_l+0xb88>
 800bbfc:	4b10      	ldr	r3, [pc, #64]	; (800bc40 <_strtod_l+0xc10>)
 800bbfe:	f7f4 fc29 	bl	8000454 <__aeabi_dcmplt>
 800bc02:	e7b2      	b.n	800bb6a <_strtod_l+0xb3a>
 800bc04:	fff00000 	.word	0xfff00000
 800bc08:	000fffff 	.word	0x000fffff
 800bc0c:	3ff00000 	.word	0x3ff00000
 800bc10:	3fe00000 	.word	0x3fe00000
 800bc14:	7ff00000 	.word	0x7ff00000
 800bc18:	7fe00000 	.word	0x7fe00000
 800bc1c:	fcb00000 	.word	0xfcb00000
 800bc20:	7c9fffff 	.word	0x7c9fffff
 800bc24:	7fefffff 	.word	0x7fefffff
 800bc28:	bff00000 	.word	0xbff00000
 800bc2c:	94a03595 	.word	0x94a03595
 800bc30:	3fdfffff 	.word	0x3fdfffff
 800bc34:	35afe535 	.word	0x35afe535
 800bc38:	ffc00000 	.word	0xffc00000
 800bc3c:	41dfffff 	.word	0x41dfffff
 800bc40:	3fcfffff 	.word	0x3fcfffff

0800bc44 <_strtod_r>:
 800bc44:	b510      	push	{r4, lr}
 800bc46:	4b02      	ldr	r3, [pc, #8]	; (800bc50 <_strtod_r+0xc>)
 800bc48:	f7ff f9f2 	bl	800b030 <_strtod_l>
 800bc4c:	bd10      	pop	{r4, pc}
 800bc4e:	46c0      	nop			; (mov r8, r8)
 800bc50:	20000444 	.word	0x20000444

0800bc54 <strtod>:
 800bc54:	b510      	push	{r4, lr}
 800bc56:	4c04      	ldr	r4, [pc, #16]	; (800bc68 <strtod+0x14>)
 800bc58:	000a      	movs	r2, r1
 800bc5a:	0001      	movs	r1, r0
 800bc5c:	4b03      	ldr	r3, [pc, #12]	; (800bc6c <strtod+0x18>)
 800bc5e:	6820      	ldr	r0, [r4, #0]
 800bc60:	f7ff f9e6 	bl	800b030 <_strtod_l>
 800bc64:	bd10      	pop	{r4, pc}
 800bc66:	46c0      	nop			; (mov r8, r8)
 800bc68:	200006d0 	.word	0x200006d0
 800bc6c:	20000444 	.word	0x20000444

0800bc70 <_strtol_l.constprop.0>:
 800bc70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc72:	b087      	sub	sp, #28
 800bc74:	001e      	movs	r6, r3
 800bc76:	9005      	str	r0, [sp, #20]
 800bc78:	9101      	str	r1, [sp, #4]
 800bc7a:	9202      	str	r2, [sp, #8]
 800bc7c:	2b01      	cmp	r3, #1
 800bc7e:	d048      	beq.n	800bd12 <_strtol_l.constprop.0+0xa2>
 800bc80:	000b      	movs	r3, r1
 800bc82:	2e24      	cmp	r6, #36	; 0x24
 800bc84:	d845      	bhi.n	800bd12 <_strtol_l.constprop.0+0xa2>
 800bc86:	4a3b      	ldr	r2, [pc, #236]	; (800bd74 <_strtol_l.constprop.0+0x104>)
 800bc88:	2108      	movs	r1, #8
 800bc8a:	4694      	mov	ip, r2
 800bc8c:	001a      	movs	r2, r3
 800bc8e:	4660      	mov	r0, ip
 800bc90:	7814      	ldrb	r4, [r2, #0]
 800bc92:	3301      	adds	r3, #1
 800bc94:	5d00      	ldrb	r0, [r0, r4]
 800bc96:	001d      	movs	r5, r3
 800bc98:	0007      	movs	r7, r0
 800bc9a:	400f      	ands	r7, r1
 800bc9c:	4208      	tst	r0, r1
 800bc9e:	d1f5      	bne.n	800bc8c <_strtol_l.constprop.0+0x1c>
 800bca0:	2c2d      	cmp	r4, #45	; 0x2d
 800bca2:	d13d      	bne.n	800bd20 <_strtol_l.constprop.0+0xb0>
 800bca4:	2701      	movs	r7, #1
 800bca6:	781c      	ldrb	r4, [r3, #0]
 800bca8:	1c95      	adds	r5, r2, #2
 800bcaa:	2e00      	cmp	r6, #0
 800bcac:	d05e      	beq.n	800bd6c <_strtol_l.constprop.0+0xfc>
 800bcae:	2e10      	cmp	r6, #16
 800bcb0:	d109      	bne.n	800bcc6 <_strtol_l.constprop.0+0x56>
 800bcb2:	2c30      	cmp	r4, #48	; 0x30
 800bcb4:	d107      	bne.n	800bcc6 <_strtol_l.constprop.0+0x56>
 800bcb6:	2220      	movs	r2, #32
 800bcb8:	782b      	ldrb	r3, [r5, #0]
 800bcba:	4393      	bics	r3, r2
 800bcbc:	2b58      	cmp	r3, #88	; 0x58
 800bcbe:	d150      	bne.n	800bd62 <_strtol_l.constprop.0+0xf2>
 800bcc0:	2610      	movs	r6, #16
 800bcc2:	786c      	ldrb	r4, [r5, #1]
 800bcc4:	3502      	adds	r5, #2
 800bcc6:	4b2c      	ldr	r3, [pc, #176]	; (800bd78 <_strtol_l.constprop.0+0x108>)
 800bcc8:	0031      	movs	r1, r6
 800bcca:	18fb      	adds	r3, r7, r3
 800bccc:	0018      	movs	r0, r3
 800bcce:	9303      	str	r3, [sp, #12]
 800bcd0:	f7f4 faba 	bl	8000248 <__aeabi_uidivmod>
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	9104      	str	r1, [sp, #16]
 800bcd8:	2101      	movs	r1, #1
 800bcda:	4684      	mov	ip, r0
 800bcdc:	0010      	movs	r0, r2
 800bcde:	4249      	negs	r1, r1
 800bce0:	0023      	movs	r3, r4
 800bce2:	3b30      	subs	r3, #48	; 0x30
 800bce4:	2b09      	cmp	r3, #9
 800bce6:	d903      	bls.n	800bcf0 <_strtol_l.constprop.0+0x80>
 800bce8:	3b11      	subs	r3, #17
 800bcea:	2b19      	cmp	r3, #25
 800bcec:	d81d      	bhi.n	800bd2a <_strtol_l.constprop.0+0xba>
 800bcee:	330a      	adds	r3, #10
 800bcf0:	429e      	cmp	r6, r3
 800bcf2:	dd1e      	ble.n	800bd32 <_strtol_l.constprop.0+0xc2>
 800bcf4:	1c54      	adds	r4, r2, #1
 800bcf6:	d009      	beq.n	800bd0c <_strtol_l.constprop.0+0x9c>
 800bcf8:	000a      	movs	r2, r1
 800bcfa:	4584      	cmp	ip, r0
 800bcfc:	d306      	bcc.n	800bd0c <_strtol_l.constprop.0+0x9c>
 800bcfe:	d102      	bne.n	800bd06 <_strtol_l.constprop.0+0x96>
 800bd00:	9c04      	ldr	r4, [sp, #16]
 800bd02:	429c      	cmp	r4, r3
 800bd04:	db02      	blt.n	800bd0c <_strtol_l.constprop.0+0x9c>
 800bd06:	2201      	movs	r2, #1
 800bd08:	4370      	muls	r0, r6
 800bd0a:	1818      	adds	r0, r3, r0
 800bd0c:	782c      	ldrb	r4, [r5, #0]
 800bd0e:	3501      	adds	r5, #1
 800bd10:	e7e6      	b.n	800bce0 <_strtol_l.constprop.0+0x70>
 800bd12:	f000 fb57 	bl	800c3c4 <__errno>
 800bd16:	2316      	movs	r3, #22
 800bd18:	6003      	str	r3, [r0, #0]
 800bd1a:	2000      	movs	r0, #0
 800bd1c:	b007      	add	sp, #28
 800bd1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd20:	2c2b      	cmp	r4, #43	; 0x2b
 800bd22:	d1c2      	bne.n	800bcaa <_strtol_l.constprop.0+0x3a>
 800bd24:	781c      	ldrb	r4, [r3, #0]
 800bd26:	1c95      	adds	r5, r2, #2
 800bd28:	e7bf      	b.n	800bcaa <_strtol_l.constprop.0+0x3a>
 800bd2a:	0023      	movs	r3, r4
 800bd2c:	3b61      	subs	r3, #97	; 0x61
 800bd2e:	2b19      	cmp	r3, #25
 800bd30:	d9dd      	bls.n	800bcee <_strtol_l.constprop.0+0x7e>
 800bd32:	1c53      	adds	r3, r2, #1
 800bd34:	d109      	bne.n	800bd4a <_strtol_l.constprop.0+0xda>
 800bd36:	2322      	movs	r3, #34	; 0x22
 800bd38:	9a05      	ldr	r2, [sp, #20]
 800bd3a:	9803      	ldr	r0, [sp, #12]
 800bd3c:	6013      	str	r3, [r2, #0]
 800bd3e:	9b02      	ldr	r3, [sp, #8]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d0eb      	beq.n	800bd1c <_strtol_l.constprop.0+0xac>
 800bd44:	1e6b      	subs	r3, r5, #1
 800bd46:	9301      	str	r3, [sp, #4]
 800bd48:	e007      	b.n	800bd5a <_strtol_l.constprop.0+0xea>
 800bd4a:	2f00      	cmp	r7, #0
 800bd4c:	d000      	beq.n	800bd50 <_strtol_l.constprop.0+0xe0>
 800bd4e:	4240      	negs	r0, r0
 800bd50:	9b02      	ldr	r3, [sp, #8]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d0e2      	beq.n	800bd1c <_strtol_l.constprop.0+0xac>
 800bd56:	2a00      	cmp	r2, #0
 800bd58:	d1f4      	bne.n	800bd44 <_strtol_l.constprop.0+0xd4>
 800bd5a:	9b02      	ldr	r3, [sp, #8]
 800bd5c:	9a01      	ldr	r2, [sp, #4]
 800bd5e:	601a      	str	r2, [r3, #0]
 800bd60:	e7dc      	b.n	800bd1c <_strtol_l.constprop.0+0xac>
 800bd62:	2430      	movs	r4, #48	; 0x30
 800bd64:	2e00      	cmp	r6, #0
 800bd66:	d1ae      	bne.n	800bcc6 <_strtol_l.constprop.0+0x56>
 800bd68:	3608      	adds	r6, #8
 800bd6a:	e7ac      	b.n	800bcc6 <_strtol_l.constprop.0+0x56>
 800bd6c:	2c30      	cmp	r4, #48	; 0x30
 800bd6e:	d0a2      	beq.n	800bcb6 <_strtol_l.constprop.0+0x46>
 800bd70:	260a      	movs	r6, #10
 800bd72:	e7a8      	b.n	800bcc6 <_strtol_l.constprop.0+0x56>
 800bd74:	08014929 	.word	0x08014929
 800bd78:	7fffffff 	.word	0x7fffffff

0800bd7c <_strtol_r>:
 800bd7c:	b510      	push	{r4, lr}
 800bd7e:	f7ff ff77 	bl	800bc70 <_strtol_l.constprop.0>
 800bd82:	bd10      	pop	{r4, pc}

0800bd84 <strtol>:
 800bd84:	b510      	push	{r4, lr}
 800bd86:	4c04      	ldr	r4, [pc, #16]	; (800bd98 <strtol+0x14>)
 800bd88:	0013      	movs	r3, r2
 800bd8a:	000a      	movs	r2, r1
 800bd8c:	0001      	movs	r1, r0
 800bd8e:	6820      	ldr	r0, [r4, #0]
 800bd90:	f7ff ff6e 	bl	800bc70 <_strtol_l.constprop.0>
 800bd94:	bd10      	pop	{r4, pc}
 800bd96:	46c0      	nop			; (mov r8, r8)
 800bd98:	200006d0 	.word	0x200006d0

0800bd9c <_strtoul_l.constprop.0>:
 800bd9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd9e:	b087      	sub	sp, #28
 800bda0:	9202      	str	r2, [sp, #8]
 800bda2:	4a3e      	ldr	r2, [pc, #248]	; (800be9c <_strtoul_l.constprop.0+0x100>)
 800bda4:	001e      	movs	r6, r3
 800bda6:	9101      	str	r1, [sp, #4]
 800bda8:	000b      	movs	r3, r1
 800bdaa:	4694      	mov	ip, r2
 800bdac:	2108      	movs	r1, #8
 800bdae:	9005      	str	r0, [sp, #20]
 800bdb0:	001a      	movs	r2, r3
 800bdb2:	4660      	mov	r0, ip
 800bdb4:	7814      	ldrb	r4, [r2, #0]
 800bdb6:	3301      	adds	r3, #1
 800bdb8:	5d00      	ldrb	r0, [r0, r4]
 800bdba:	001d      	movs	r5, r3
 800bdbc:	0007      	movs	r7, r0
 800bdbe:	400f      	ands	r7, r1
 800bdc0:	4208      	tst	r0, r1
 800bdc2:	d1f5      	bne.n	800bdb0 <_strtoul_l.constprop.0+0x14>
 800bdc4:	2c2d      	cmp	r4, #45	; 0x2d
 800bdc6:	d13d      	bne.n	800be44 <_strtoul_l.constprop.0+0xa8>
 800bdc8:	2701      	movs	r7, #1
 800bdca:	781c      	ldrb	r4, [r3, #0]
 800bdcc:	1c95      	adds	r5, r2, #2
 800bdce:	2e00      	cmp	r6, #0
 800bdd0:	d05f      	beq.n	800be92 <_strtoul_l.constprop.0+0xf6>
 800bdd2:	2e10      	cmp	r6, #16
 800bdd4:	d109      	bne.n	800bdea <_strtoul_l.constprop.0+0x4e>
 800bdd6:	2c30      	cmp	r4, #48	; 0x30
 800bdd8:	d107      	bne.n	800bdea <_strtoul_l.constprop.0+0x4e>
 800bdda:	2220      	movs	r2, #32
 800bddc:	782b      	ldrb	r3, [r5, #0]
 800bdde:	4393      	bics	r3, r2
 800bde0:	2b58      	cmp	r3, #88	; 0x58
 800bde2:	d151      	bne.n	800be88 <_strtoul_l.constprop.0+0xec>
 800bde4:	2610      	movs	r6, #16
 800bde6:	786c      	ldrb	r4, [r5, #1]
 800bde8:	3502      	adds	r5, #2
 800bdea:	2001      	movs	r0, #1
 800bdec:	0031      	movs	r1, r6
 800bdee:	4240      	negs	r0, r0
 800bdf0:	f7f4 f9a4 	bl	800013c <__udivsi3>
 800bdf4:	9003      	str	r0, [sp, #12]
 800bdf6:	2001      	movs	r0, #1
 800bdf8:	0031      	movs	r1, r6
 800bdfa:	4240      	negs	r0, r0
 800bdfc:	f7f4 fa24 	bl	8000248 <__aeabi_uidivmod>
 800be00:	2300      	movs	r3, #0
 800be02:	2201      	movs	r2, #1
 800be04:	9104      	str	r1, [sp, #16]
 800be06:	2101      	movs	r1, #1
 800be08:	0018      	movs	r0, r3
 800be0a:	4694      	mov	ip, r2
 800be0c:	4249      	negs	r1, r1
 800be0e:	0022      	movs	r2, r4
 800be10:	3a30      	subs	r2, #48	; 0x30
 800be12:	2a09      	cmp	r2, #9
 800be14:	d903      	bls.n	800be1e <_strtoul_l.constprop.0+0x82>
 800be16:	3a11      	subs	r2, #17
 800be18:	2a19      	cmp	r2, #25
 800be1a:	d818      	bhi.n	800be4e <_strtoul_l.constprop.0+0xb2>
 800be1c:	320a      	adds	r2, #10
 800be1e:	4296      	cmp	r6, r2
 800be20:	dd19      	ble.n	800be56 <_strtoul_l.constprop.0+0xba>
 800be22:	1c5c      	adds	r4, r3, #1
 800be24:	d00b      	beq.n	800be3e <_strtoul_l.constprop.0+0xa2>
 800be26:	9c03      	ldr	r4, [sp, #12]
 800be28:	000b      	movs	r3, r1
 800be2a:	4284      	cmp	r4, r0
 800be2c:	d307      	bcc.n	800be3e <_strtoul_l.constprop.0+0xa2>
 800be2e:	d103      	bne.n	800be38 <_strtoul_l.constprop.0+0x9c>
 800be30:	9c04      	ldr	r4, [sp, #16]
 800be32:	000b      	movs	r3, r1
 800be34:	4294      	cmp	r4, r2
 800be36:	db02      	blt.n	800be3e <_strtoul_l.constprop.0+0xa2>
 800be38:	4663      	mov	r3, ip
 800be3a:	4370      	muls	r0, r6
 800be3c:	1810      	adds	r0, r2, r0
 800be3e:	782c      	ldrb	r4, [r5, #0]
 800be40:	3501      	adds	r5, #1
 800be42:	e7e4      	b.n	800be0e <_strtoul_l.constprop.0+0x72>
 800be44:	2c2b      	cmp	r4, #43	; 0x2b
 800be46:	d1c2      	bne.n	800bdce <_strtoul_l.constprop.0+0x32>
 800be48:	781c      	ldrb	r4, [r3, #0]
 800be4a:	1c95      	adds	r5, r2, #2
 800be4c:	e7bf      	b.n	800bdce <_strtoul_l.constprop.0+0x32>
 800be4e:	0022      	movs	r2, r4
 800be50:	3a61      	subs	r2, #97	; 0x61
 800be52:	2a19      	cmp	r2, #25
 800be54:	d9e2      	bls.n	800be1c <_strtoul_l.constprop.0+0x80>
 800be56:	1c5a      	adds	r2, r3, #1
 800be58:	d108      	bne.n	800be6c <_strtoul_l.constprop.0+0xd0>
 800be5a:	2222      	movs	r2, #34	; 0x22
 800be5c:	9905      	ldr	r1, [sp, #20]
 800be5e:	0018      	movs	r0, r3
 800be60:	600a      	str	r2, [r1, #0]
 800be62:	9a02      	ldr	r2, [sp, #8]
 800be64:	2a00      	cmp	r2, #0
 800be66:	d109      	bne.n	800be7c <_strtoul_l.constprop.0+0xe0>
 800be68:	b007      	add	sp, #28
 800be6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be6c:	2f00      	cmp	r7, #0
 800be6e:	d000      	beq.n	800be72 <_strtoul_l.constprop.0+0xd6>
 800be70:	4240      	negs	r0, r0
 800be72:	9a02      	ldr	r2, [sp, #8]
 800be74:	2a00      	cmp	r2, #0
 800be76:	d0f7      	beq.n	800be68 <_strtoul_l.constprop.0+0xcc>
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d001      	beq.n	800be80 <_strtoul_l.constprop.0+0xe4>
 800be7c:	1e6b      	subs	r3, r5, #1
 800be7e:	9301      	str	r3, [sp, #4]
 800be80:	9b02      	ldr	r3, [sp, #8]
 800be82:	9a01      	ldr	r2, [sp, #4]
 800be84:	601a      	str	r2, [r3, #0]
 800be86:	e7ef      	b.n	800be68 <_strtoul_l.constprop.0+0xcc>
 800be88:	2430      	movs	r4, #48	; 0x30
 800be8a:	2e00      	cmp	r6, #0
 800be8c:	d1ad      	bne.n	800bdea <_strtoul_l.constprop.0+0x4e>
 800be8e:	3608      	adds	r6, #8
 800be90:	e7ab      	b.n	800bdea <_strtoul_l.constprop.0+0x4e>
 800be92:	2c30      	cmp	r4, #48	; 0x30
 800be94:	d0a1      	beq.n	800bdda <_strtoul_l.constprop.0+0x3e>
 800be96:	260a      	movs	r6, #10
 800be98:	e7a7      	b.n	800bdea <_strtoul_l.constprop.0+0x4e>
 800be9a:	46c0      	nop			; (mov r8, r8)
 800be9c:	08014929 	.word	0x08014929

0800bea0 <_strtoul_r>:
 800bea0:	b510      	push	{r4, lr}
 800bea2:	f7ff ff7b 	bl	800bd9c <_strtoul_l.constprop.0>
 800bea6:	bd10      	pop	{r4, pc}

0800bea8 <strtoul>:
 800bea8:	b510      	push	{r4, lr}
 800beaa:	4c04      	ldr	r4, [pc, #16]	; (800bebc <strtoul+0x14>)
 800beac:	0013      	movs	r3, r2
 800beae:	000a      	movs	r2, r1
 800beb0:	0001      	movs	r1, r0
 800beb2:	6820      	ldr	r0, [r4, #0]
 800beb4:	f7ff ff72 	bl	800bd9c <_strtoul_l.constprop.0>
 800beb8:	bd10      	pop	{r4, pc}
 800beba:	46c0      	nop			; (mov r8, r8)
 800bebc:	200006d0 	.word	0x200006d0

0800bec0 <std>:
 800bec0:	2300      	movs	r3, #0
 800bec2:	b510      	push	{r4, lr}
 800bec4:	0004      	movs	r4, r0
 800bec6:	6003      	str	r3, [r0, #0]
 800bec8:	6043      	str	r3, [r0, #4]
 800beca:	6083      	str	r3, [r0, #8]
 800becc:	8181      	strh	r1, [r0, #12]
 800bece:	6643      	str	r3, [r0, #100]	; 0x64
 800bed0:	81c2      	strh	r2, [r0, #14]
 800bed2:	6103      	str	r3, [r0, #16]
 800bed4:	6143      	str	r3, [r0, #20]
 800bed6:	6183      	str	r3, [r0, #24]
 800bed8:	0019      	movs	r1, r3
 800beda:	2208      	movs	r2, #8
 800bedc:	305c      	adds	r0, #92	; 0x5c
 800bede:	f000 f97d 	bl	800c1dc <memset>
 800bee2:	4b0b      	ldr	r3, [pc, #44]	; (800bf10 <std+0x50>)
 800bee4:	61e4      	str	r4, [r4, #28]
 800bee6:	6223      	str	r3, [r4, #32]
 800bee8:	4b0a      	ldr	r3, [pc, #40]	; (800bf14 <std+0x54>)
 800beea:	6263      	str	r3, [r4, #36]	; 0x24
 800beec:	4b0a      	ldr	r3, [pc, #40]	; (800bf18 <std+0x58>)
 800beee:	62a3      	str	r3, [r4, #40]	; 0x28
 800bef0:	4b0a      	ldr	r3, [pc, #40]	; (800bf1c <std+0x5c>)
 800bef2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bef4:	4b0a      	ldr	r3, [pc, #40]	; (800bf20 <std+0x60>)
 800bef6:	429c      	cmp	r4, r3
 800bef8:	d005      	beq.n	800bf06 <std+0x46>
 800befa:	4b0a      	ldr	r3, [pc, #40]	; (800bf24 <std+0x64>)
 800befc:	429c      	cmp	r4, r3
 800befe:	d002      	beq.n	800bf06 <std+0x46>
 800bf00:	4b09      	ldr	r3, [pc, #36]	; (800bf28 <std+0x68>)
 800bf02:	429c      	cmp	r4, r3
 800bf04:	d103      	bne.n	800bf0e <std+0x4e>
 800bf06:	0020      	movs	r0, r4
 800bf08:	3058      	adds	r0, #88	; 0x58
 800bf0a:	f000 fa85 	bl	800c418 <__retarget_lock_init_recursive>
 800bf0e:	bd10      	pop	{r4, pc}
 800bf10:	0800c141 	.word	0x0800c141
 800bf14:	0800c16d 	.word	0x0800c16d
 800bf18:	0800c1a5 	.word	0x0800c1a5
 800bf1c:	0800c1d1 	.word	0x0800c1d1
 800bf20:	20000c6c 	.word	0x20000c6c
 800bf24:	20000cd4 	.word	0x20000cd4
 800bf28:	20000d3c 	.word	0x20000d3c

0800bf2c <stdio_exit_handler>:
 800bf2c:	b510      	push	{r4, lr}
 800bf2e:	4a03      	ldr	r2, [pc, #12]	; (800bf3c <stdio_exit_handler+0x10>)
 800bf30:	4903      	ldr	r1, [pc, #12]	; (800bf40 <stdio_exit_handler+0x14>)
 800bf32:	4804      	ldr	r0, [pc, #16]	; (800bf44 <stdio_exit_handler+0x18>)
 800bf34:	f000 f86c 	bl	800c010 <_fwalk_sglue>
 800bf38:	bd10      	pop	{r4, pc}
 800bf3a:	46c0      	nop			; (mov r8, r8)
 800bf3c:	20000438 	.word	0x20000438
 800bf40:	0800ff19 	.word	0x0800ff19
 800bf44:	200005b0 	.word	0x200005b0

0800bf48 <cleanup_stdio>:
 800bf48:	6841      	ldr	r1, [r0, #4]
 800bf4a:	4b0b      	ldr	r3, [pc, #44]	; (800bf78 <cleanup_stdio+0x30>)
 800bf4c:	b510      	push	{r4, lr}
 800bf4e:	0004      	movs	r4, r0
 800bf50:	4299      	cmp	r1, r3
 800bf52:	d001      	beq.n	800bf58 <cleanup_stdio+0x10>
 800bf54:	f003 ffe0 	bl	800ff18 <_fclose_r>
 800bf58:	68a1      	ldr	r1, [r4, #8]
 800bf5a:	4b08      	ldr	r3, [pc, #32]	; (800bf7c <cleanup_stdio+0x34>)
 800bf5c:	4299      	cmp	r1, r3
 800bf5e:	d002      	beq.n	800bf66 <cleanup_stdio+0x1e>
 800bf60:	0020      	movs	r0, r4
 800bf62:	f003 ffd9 	bl	800ff18 <_fclose_r>
 800bf66:	68e1      	ldr	r1, [r4, #12]
 800bf68:	4b05      	ldr	r3, [pc, #20]	; (800bf80 <cleanup_stdio+0x38>)
 800bf6a:	4299      	cmp	r1, r3
 800bf6c:	d002      	beq.n	800bf74 <cleanup_stdio+0x2c>
 800bf6e:	0020      	movs	r0, r4
 800bf70:	f003 ffd2 	bl	800ff18 <_fclose_r>
 800bf74:	bd10      	pop	{r4, pc}
 800bf76:	46c0      	nop			; (mov r8, r8)
 800bf78:	20000c6c 	.word	0x20000c6c
 800bf7c:	20000cd4 	.word	0x20000cd4
 800bf80:	20000d3c 	.word	0x20000d3c

0800bf84 <global_stdio_init.part.0>:
 800bf84:	b510      	push	{r4, lr}
 800bf86:	4b09      	ldr	r3, [pc, #36]	; (800bfac <global_stdio_init.part.0+0x28>)
 800bf88:	4a09      	ldr	r2, [pc, #36]	; (800bfb0 <global_stdio_init.part.0+0x2c>)
 800bf8a:	2104      	movs	r1, #4
 800bf8c:	601a      	str	r2, [r3, #0]
 800bf8e:	4809      	ldr	r0, [pc, #36]	; (800bfb4 <global_stdio_init.part.0+0x30>)
 800bf90:	2200      	movs	r2, #0
 800bf92:	f7ff ff95 	bl	800bec0 <std>
 800bf96:	2201      	movs	r2, #1
 800bf98:	2109      	movs	r1, #9
 800bf9a:	4807      	ldr	r0, [pc, #28]	; (800bfb8 <global_stdio_init.part.0+0x34>)
 800bf9c:	f7ff ff90 	bl	800bec0 <std>
 800bfa0:	2202      	movs	r2, #2
 800bfa2:	2112      	movs	r1, #18
 800bfa4:	4805      	ldr	r0, [pc, #20]	; (800bfbc <global_stdio_init.part.0+0x38>)
 800bfa6:	f7ff ff8b 	bl	800bec0 <std>
 800bfaa:	bd10      	pop	{r4, pc}
 800bfac:	20000da4 	.word	0x20000da4
 800bfb0:	0800bf2d 	.word	0x0800bf2d
 800bfb4:	20000c6c 	.word	0x20000c6c
 800bfb8:	20000cd4 	.word	0x20000cd4
 800bfbc:	20000d3c 	.word	0x20000d3c

0800bfc0 <__sfp_lock_acquire>:
 800bfc0:	b510      	push	{r4, lr}
 800bfc2:	4802      	ldr	r0, [pc, #8]	; (800bfcc <__sfp_lock_acquire+0xc>)
 800bfc4:	f000 fa2a 	bl	800c41c <__retarget_lock_acquire_recursive>
 800bfc8:	bd10      	pop	{r4, pc}
 800bfca:	46c0      	nop			; (mov r8, r8)
 800bfcc:	20000dae 	.word	0x20000dae

0800bfd0 <__sfp_lock_release>:
 800bfd0:	b510      	push	{r4, lr}
 800bfd2:	4802      	ldr	r0, [pc, #8]	; (800bfdc <__sfp_lock_release+0xc>)
 800bfd4:	f000 fa23 	bl	800c41e <__retarget_lock_release_recursive>
 800bfd8:	bd10      	pop	{r4, pc}
 800bfda:	46c0      	nop			; (mov r8, r8)
 800bfdc:	20000dae 	.word	0x20000dae

0800bfe0 <__sinit>:
 800bfe0:	b510      	push	{r4, lr}
 800bfe2:	0004      	movs	r4, r0
 800bfe4:	f7ff ffec 	bl	800bfc0 <__sfp_lock_acquire>
 800bfe8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d002      	beq.n	800bff4 <__sinit+0x14>
 800bfee:	f7ff ffef 	bl	800bfd0 <__sfp_lock_release>
 800bff2:	bd10      	pop	{r4, pc}
 800bff4:	4b04      	ldr	r3, [pc, #16]	; (800c008 <__sinit+0x28>)
 800bff6:	6363      	str	r3, [r4, #52]	; 0x34
 800bff8:	4b04      	ldr	r3, [pc, #16]	; (800c00c <__sinit+0x2c>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d1f6      	bne.n	800bfee <__sinit+0xe>
 800c000:	f7ff ffc0 	bl	800bf84 <global_stdio_init.part.0>
 800c004:	e7f3      	b.n	800bfee <__sinit+0xe>
 800c006:	46c0      	nop			; (mov r8, r8)
 800c008:	0800bf49 	.word	0x0800bf49
 800c00c:	20000da4 	.word	0x20000da4

0800c010 <_fwalk_sglue>:
 800c010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c012:	0014      	movs	r4, r2
 800c014:	2600      	movs	r6, #0
 800c016:	9000      	str	r0, [sp, #0]
 800c018:	9101      	str	r1, [sp, #4]
 800c01a:	68a5      	ldr	r5, [r4, #8]
 800c01c:	6867      	ldr	r7, [r4, #4]
 800c01e:	3f01      	subs	r7, #1
 800c020:	d504      	bpl.n	800c02c <_fwalk_sglue+0x1c>
 800c022:	6824      	ldr	r4, [r4, #0]
 800c024:	2c00      	cmp	r4, #0
 800c026:	d1f8      	bne.n	800c01a <_fwalk_sglue+0xa>
 800c028:	0030      	movs	r0, r6
 800c02a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c02c:	89ab      	ldrh	r3, [r5, #12]
 800c02e:	2b01      	cmp	r3, #1
 800c030:	d908      	bls.n	800c044 <_fwalk_sglue+0x34>
 800c032:	220e      	movs	r2, #14
 800c034:	5eab      	ldrsh	r3, [r5, r2]
 800c036:	3301      	adds	r3, #1
 800c038:	d004      	beq.n	800c044 <_fwalk_sglue+0x34>
 800c03a:	0029      	movs	r1, r5
 800c03c:	9800      	ldr	r0, [sp, #0]
 800c03e:	9b01      	ldr	r3, [sp, #4]
 800c040:	4798      	blx	r3
 800c042:	4306      	orrs	r6, r0
 800c044:	3568      	adds	r5, #104	; 0x68
 800c046:	e7ea      	b.n	800c01e <_fwalk_sglue+0xe>

0800c048 <snprintf>:
 800c048:	b40c      	push	{r2, r3}
 800c04a:	b530      	push	{r4, r5, lr}
 800c04c:	4b17      	ldr	r3, [pc, #92]	; (800c0ac <snprintf+0x64>)
 800c04e:	000c      	movs	r4, r1
 800c050:	681d      	ldr	r5, [r3, #0]
 800c052:	b09d      	sub	sp, #116	; 0x74
 800c054:	2900      	cmp	r1, #0
 800c056:	da08      	bge.n	800c06a <snprintf+0x22>
 800c058:	238b      	movs	r3, #139	; 0x8b
 800c05a:	2001      	movs	r0, #1
 800c05c:	602b      	str	r3, [r5, #0]
 800c05e:	4240      	negs	r0, r0
 800c060:	b01d      	add	sp, #116	; 0x74
 800c062:	bc30      	pop	{r4, r5}
 800c064:	bc08      	pop	{r3}
 800c066:	b002      	add	sp, #8
 800c068:	4718      	bx	r3
 800c06a:	2382      	movs	r3, #130	; 0x82
 800c06c:	466a      	mov	r2, sp
 800c06e:	009b      	lsls	r3, r3, #2
 800c070:	8293      	strh	r3, [r2, #20]
 800c072:	2300      	movs	r3, #0
 800c074:	9002      	str	r0, [sp, #8]
 800c076:	9006      	str	r0, [sp, #24]
 800c078:	4299      	cmp	r1, r3
 800c07a:	d000      	beq.n	800c07e <snprintf+0x36>
 800c07c:	1e4b      	subs	r3, r1, #1
 800c07e:	9304      	str	r3, [sp, #16]
 800c080:	9307      	str	r3, [sp, #28]
 800c082:	2301      	movs	r3, #1
 800c084:	466a      	mov	r2, sp
 800c086:	425b      	negs	r3, r3
 800c088:	82d3      	strh	r3, [r2, #22]
 800c08a:	0028      	movs	r0, r5
 800c08c:	ab21      	add	r3, sp, #132	; 0x84
 800c08e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c090:	a902      	add	r1, sp, #8
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	f001 fae2 	bl	800d65c <_svfprintf_r>
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	da01      	bge.n	800c0a0 <snprintf+0x58>
 800c09c:	238b      	movs	r3, #139	; 0x8b
 800c09e:	602b      	str	r3, [r5, #0]
 800c0a0:	2c00      	cmp	r4, #0
 800c0a2:	d0dd      	beq.n	800c060 <snprintf+0x18>
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	9b02      	ldr	r3, [sp, #8]
 800c0a8:	701a      	strb	r2, [r3, #0]
 800c0aa:	e7d9      	b.n	800c060 <snprintf+0x18>
 800c0ac:	200006d0 	.word	0x200006d0

0800c0b0 <sprintf>:
 800c0b0:	b40e      	push	{r1, r2, r3}
 800c0b2:	b500      	push	{lr}
 800c0b4:	490b      	ldr	r1, [pc, #44]	; (800c0e4 <sprintf+0x34>)
 800c0b6:	b09c      	sub	sp, #112	; 0x70
 800c0b8:	ab1d      	add	r3, sp, #116	; 0x74
 800c0ba:	9002      	str	r0, [sp, #8]
 800c0bc:	9006      	str	r0, [sp, #24]
 800c0be:	9107      	str	r1, [sp, #28]
 800c0c0:	9104      	str	r1, [sp, #16]
 800c0c2:	4809      	ldr	r0, [pc, #36]	; (800c0e8 <sprintf+0x38>)
 800c0c4:	4909      	ldr	r1, [pc, #36]	; (800c0ec <sprintf+0x3c>)
 800c0c6:	cb04      	ldmia	r3!, {r2}
 800c0c8:	9105      	str	r1, [sp, #20]
 800c0ca:	6800      	ldr	r0, [r0, #0]
 800c0cc:	a902      	add	r1, sp, #8
 800c0ce:	9301      	str	r3, [sp, #4]
 800c0d0:	f001 fac4 	bl	800d65c <_svfprintf_r>
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	9b02      	ldr	r3, [sp, #8]
 800c0d8:	701a      	strb	r2, [r3, #0]
 800c0da:	b01c      	add	sp, #112	; 0x70
 800c0dc:	bc08      	pop	{r3}
 800c0de:	b003      	add	sp, #12
 800c0e0:	4718      	bx	r3
 800c0e2:	46c0      	nop			; (mov r8, r8)
 800c0e4:	7fffffff 	.word	0x7fffffff
 800c0e8:	200006d0 	.word	0x200006d0
 800c0ec:	ffff0208 	.word	0xffff0208

0800c0f0 <sscanf>:
 800c0f0:	b40e      	push	{r1, r2, r3}
 800c0f2:	b530      	push	{r4, r5, lr}
 800c0f4:	2381      	movs	r3, #129	; 0x81
 800c0f6:	b09c      	sub	sp, #112	; 0x70
 800c0f8:	466a      	mov	r2, sp
 800c0fa:	ac1f      	add	r4, sp, #124	; 0x7c
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	cc20      	ldmia	r4!, {r5}
 800c100:	8293      	strh	r3, [r2, #20]
 800c102:	9002      	str	r0, [sp, #8]
 800c104:	9006      	str	r0, [sp, #24]
 800c106:	f7f3 fffd 	bl	8000104 <strlen>
 800c10a:	4b0b      	ldr	r3, [pc, #44]	; (800c138 <sscanf+0x48>)
 800c10c:	466a      	mov	r2, sp
 800c10e:	930a      	str	r3, [sp, #40]	; 0x28
 800c110:	2300      	movs	r3, #0
 800c112:	9003      	str	r0, [sp, #12]
 800c114:	9007      	str	r0, [sp, #28]
 800c116:	4809      	ldr	r0, [pc, #36]	; (800c13c <sscanf+0x4c>)
 800c118:	930e      	str	r3, [sp, #56]	; 0x38
 800c11a:	9313      	str	r3, [sp, #76]	; 0x4c
 800c11c:	3b01      	subs	r3, #1
 800c11e:	82d3      	strh	r3, [r2, #22]
 800c120:	a902      	add	r1, sp, #8
 800c122:	0023      	movs	r3, r4
 800c124:	002a      	movs	r2, r5
 800c126:	6800      	ldr	r0, [r0, #0]
 800c128:	9401      	str	r4, [sp, #4]
 800c12a:	f002 fcd9 	bl	800eae0 <__ssvfscanf_r>
 800c12e:	b01c      	add	sp, #112	; 0x70
 800c130:	bc30      	pop	{r4, r5}
 800c132:	bc08      	pop	{r3}
 800c134:	b003      	add	sp, #12
 800c136:	4718      	bx	r3
 800c138:	0800c169 	.word	0x0800c169
 800c13c:	200006d0 	.word	0x200006d0

0800c140 <__sread>:
 800c140:	b570      	push	{r4, r5, r6, lr}
 800c142:	000c      	movs	r4, r1
 800c144:	250e      	movs	r5, #14
 800c146:	5f49      	ldrsh	r1, [r1, r5]
 800c148:	f000 f902 	bl	800c350 <_read_r>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	db03      	blt.n	800c158 <__sread+0x18>
 800c150:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c152:	181b      	adds	r3, r3, r0
 800c154:	6523      	str	r3, [r4, #80]	; 0x50
 800c156:	bd70      	pop	{r4, r5, r6, pc}
 800c158:	89a3      	ldrh	r3, [r4, #12]
 800c15a:	4a02      	ldr	r2, [pc, #8]	; (800c164 <__sread+0x24>)
 800c15c:	4013      	ands	r3, r2
 800c15e:	81a3      	strh	r3, [r4, #12]
 800c160:	e7f9      	b.n	800c156 <__sread+0x16>
 800c162:	46c0      	nop			; (mov r8, r8)
 800c164:	ffffefff 	.word	0xffffefff

0800c168 <__seofread>:
 800c168:	2000      	movs	r0, #0
 800c16a:	4770      	bx	lr

0800c16c <__swrite>:
 800c16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c16e:	001f      	movs	r7, r3
 800c170:	898b      	ldrh	r3, [r1, #12]
 800c172:	0005      	movs	r5, r0
 800c174:	000c      	movs	r4, r1
 800c176:	0016      	movs	r6, r2
 800c178:	05db      	lsls	r3, r3, #23
 800c17a:	d505      	bpl.n	800c188 <__swrite+0x1c>
 800c17c:	230e      	movs	r3, #14
 800c17e:	5ec9      	ldrsh	r1, [r1, r3]
 800c180:	2200      	movs	r2, #0
 800c182:	2302      	movs	r3, #2
 800c184:	f000 f8d0 	bl	800c328 <_lseek_r>
 800c188:	89a3      	ldrh	r3, [r4, #12]
 800c18a:	4a05      	ldr	r2, [pc, #20]	; (800c1a0 <__swrite+0x34>)
 800c18c:	0028      	movs	r0, r5
 800c18e:	4013      	ands	r3, r2
 800c190:	81a3      	strh	r3, [r4, #12]
 800c192:	0032      	movs	r2, r6
 800c194:	230e      	movs	r3, #14
 800c196:	5ee1      	ldrsh	r1, [r4, r3]
 800c198:	003b      	movs	r3, r7
 800c19a:	f000 f8ff 	bl	800c39c <_write_r>
 800c19e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1a0:	ffffefff 	.word	0xffffefff

0800c1a4 <__sseek>:
 800c1a4:	b570      	push	{r4, r5, r6, lr}
 800c1a6:	000c      	movs	r4, r1
 800c1a8:	250e      	movs	r5, #14
 800c1aa:	5f49      	ldrsh	r1, [r1, r5]
 800c1ac:	f000 f8bc 	bl	800c328 <_lseek_r>
 800c1b0:	89a3      	ldrh	r3, [r4, #12]
 800c1b2:	1c42      	adds	r2, r0, #1
 800c1b4:	d103      	bne.n	800c1be <__sseek+0x1a>
 800c1b6:	4a05      	ldr	r2, [pc, #20]	; (800c1cc <__sseek+0x28>)
 800c1b8:	4013      	ands	r3, r2
 800c1ba:	81a3      	strh	r3, [r4, #12]
 800c1bc:	bd70      	pop	{r4, r5, r6, pc}
 800c1be:	2280      	movs	r2, #128	; 0x80
 800c1c0:	0152      	lsls	r2, r2, #5
 800c1c2:	4313      	orrs	r3, r2
 800c1c4:	81a3      	strh	r3, [r4, #12]
 800c1c6:	6520      	str	r0, [r4, #80]	; 0x50
 800c1c8:	e7f8      	b.n	800c1bc <__sseek+0x18>
 800c1ca:	46c0      	nop			; (mov r8, r8)
 800c1cc:	ffffefff 	.word	0xffffefff

0800c1d0 <__sclose>:
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	230e      	movs	r3, #14
 800c1d4:	5ec9      	ldrsh	r1, [r1, r3]
 800c1d6:	f000 f895 	bl	800c304 <_close_r>
 800c1da:	bd10      	pop	{r4, pc}

0800c1dc <memset>:
 800c1dc:	0003      	movs	r3, r0
 800c1de:	1882      	adds	r2, r0, r2
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d100      	bne.n	800c1e6 <memset+0xa>
 800c1e4:	4770      	bx	lr
 800c1e6:	7019      	strb	r1, [r3, #0]
 800c1e8:	3301      	adds	r3, #1
 800c1ea:	e7f9      	b.n	800c1e0 <memset+0x4>

0800c1ec <strchr>:
 800c1ec:	b2c9      	uxtb	r1, r1
 800c1ee:	7803      	ldrb	r3, [r0, #0]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d004      	beq.n	800c1fe <strchr+0x12>
 800c1f4:	428b      	cmp	r3, r1
 800c1f6:	d100      	bne.n	800c1fa <strchr+0xe>
 800c1f8:	4770      	bx	lr
 800c1fa:	3001      	adds	r0, #1
 800c1fc:	e7f7      	b.n	800c1ee <strchr+0x2>
 800c1fe:	424b      	negs	r3, r1
 800c200:	4159      	adcs	r1, r3
 800c202:	4249      	negs	r1, r1
 800c204:	4008      	ands	r0, r1
 800c206:	e7f7      	b.n	800c1f8 <strchr+0xc>

0800c208 <strncmp>:
 800c208:	b530      	push	{r4, r5, lr}
 800c20a:	0005      	movs	r5, r0
 800c20c:	1e10      	subs	r0, r2, #0
 800c20e:	d00b      	beq.n	800c228 <strncmp+0x20>
 800c210:	2400      	movs	r4, #0
 800c212:	3a01      	subs	r2, #1
 800c214:	5d2b      	ldrb	r3, [r5, r4]
 800c216:	5d08      	ldrb	r0, [r1, r4]
 800c218:	4283      	cmp	r3, r0
 800c21a:	d104      	bne.n	800c226 <strncmp+0x1e>
 800c21c:	42a2      	cmp	r2, r4
 800c21e:	d002      	beq.n	800c226 <strncmp+0x1e>
 800c220:	3401      	adds	r4, #1
 800c222:	2b00      	cmp	r3, #0
 800c224:	d1f6      	bne.n	800c214 <strncmp+0xc>
 800c226:	1a18      	subs	r0, r3, r0
 800c228:	bd30      	pop	{r4, r5, pc}

0800c22a <strncpy>:
 800c22a:	0003      	movs	r3, r0
 800c22c:	b530      	push	{r4, r5, lr}
 800c22e:	001d      	movs	r5, r3
 800c230:	2a00      	cmp	r2, #0
 800c232:	d006      	beq.n	800c242 <strncpy+0x18>
 800c234:	780c      	ldrb	r4, [r1, #0]
 800c236:	3a01      	subs	r2, #1
 800c238:	3301      	adds	r3, #1
 800c23a:	702c      	strb	r4, [r5, #0]
 800c23c:	3101      	adds	r1, #1
 800c23e:	2c00      	cmp	r4, #0
 800c240:	d1f5      	bne.n	800c22e <strncpy+0x4>
 800c242:	2100      	movs	r1, #0
 800c244:	189a      	adds	r2, r3, r2
 800c246:	4293      	cmp	r3, r2
 800c248:	d100      	bne.n	800c24c <strncpy+0x22>
 800c24a:	bd30      	pop	{r4, r5, pc}
 800c24c:	7019      	strb	r1, [r3, #0]
 800c24e:	3301      	adds	r3, #1
 800c250:	e7f9      	b.n	800c246 <strncpy+0x1c>
	...

0800c254 <strtok>:
 800c254:	4b03      	ldr	r3, [pc, #12]	; (800c264 <strtok+0x10>)
 800c256:	b510      	push	{r4, lr}
 800c258:	681a      	ldr	r2, [r3, #0]
 800c25a:	2301      	movs	r3, #1
 800c25c:	3250      	adds	r2, #80	; 0x50
 800c25e:	f000 f803 	bl	800c268 <__strtok_r>
 800c262:	bd10      	pop	{r4, pc}
 800c264:	200006d0 	.word	0x200006d0

0800c268 <__strtok_r>:
 800c268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c26a:	2800      	cmp	r0, #0
 800c26c:	d102      	bne.n	800c274 <__strtok_r+0xc>
 800c26e:	6810      	ldr	r0, [r2, #0]
 800c270:	2800      	cmp	r0, #0
 800c272:	d013      	beq.n	800c29c <__strtok_r+0x34>
 800c274:	0004      	movs	r4, r0
 800c276:	0020      	movs	r0, r4
 800c278:	000e      	movs	r6, r1
 800c27a:	7805      	ldrb	r5, [r0, #0]
 800c27c:	3401      	adds	r4, #1
 800c27e:	7837      	ldrb	r7, [r6, #0]
 800c280:	2f00      	cmp	r7, #0
 800c282:	d104      	bne.n	800c28e <__strtok_r+0x26>
 800c284:	2d00      	cmp	r5, #0
 800c286:	d10f      	bne.n	800c2a8 <__strtok_r+0x40>
 800c288:	0028      	movs	r0, r5
 800c28a:	6015      	str	r5, [r2, #0]
 800c28c:	e006      	b.n	800c29c <__strtok_r+0x34>
 800c28e:	3601      	adds	r6, #1
 800c290:	42bd      	cmp	r5, r7
 800c292:	d1f4      	bne.n	800c27e <__strtok_r+0x16>
 800c294:	2b00      	cmp	r3, #0
 800c296:	d1ee      	bne.n	800c276 <__strtok_r+0xe>
 800c298:	6014      	str	r4, [r2, #0]
 800c29a:	7003      	strb	r3, [r0, #0]
 800c29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c29e:	002f      	movs	r7, r5
 800c2a0:	e00f      	b.n	800c2c2 <__strtok_r+0x5a>
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	2e00      	cmp	r6, #0
 800c2a6:	d104      	bne.n	800c2b2 <__strtok_r+0x4a>
 800c2a8:	0023      	movs	r3, r4
 800c2aa:	3401      	adds	r4, #1
 800c2ac:	781d      	ldrb	r5, [r3, #0]
 800c2ae:	0027      	movs	r7, r4
 800c2b0:	000b      	movs	r3, r1
 800c2b2:	781e      	ldrb	r6, [r3, #0]
 800c2b4:	42b5      	cmp	r5, r6
 800c2b6:	d1f4      	bne.n	800c2a2 <__strtok_r+0x3a>
 800c2b8:	2d00      	cmp	r5, #0
 800c2ba:	d0f0      	beq.n	800c29e <__strtok_r+0x36>
 800c2bc:	2300      	movs	r3, #0
 800c2be:	3c01      	subs	r4, #1
 800c2c0:	7023      	strb	r3, [r4, #0]
 800c2c2:	6017      	str	r7, [r2, #0]
 800c2c4:	e7ea      	b.n	800c29c <__strtok_r+0x34>

0800c2c6 <strstr>:
 800c2c6:	780a      	ldrb	r2, [r1, #0]
 800c2c8:	b530      	push	{r4, r5, lr}
 800c2ca:	2a00      	cmp	r2, #0
 800c2cc:	d10c      	bne.n	800c2e8 <strstr+0x22>
 800c2ce:	bd30      	pop	{r4, r5, pc}
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	d108      	bne.n	800c2e6 <strstr+0x20>
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	5ccc      	ldrb	r4, [r1, r3]
 800c2d8:	2c00      	cmp	r4, #0
 800c2da:	d0f8      	beq.n	800c2ce <strstr+0x8>
 800c2dc:	5cc5      	ldrb	r5, [r0, r3]
 800c2de:	42a5      	cmp	r5, r4
 800c2e0:	d101      	bne.n	800c2e6 <strstr+0x20>
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	e7f7      	b.n	800c2d6 <strstr+0x10>
 800c2e6:	3001      	adds	r0, #1
 800c2e8:	7803      	ldrb	r3, [r0, #0]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d1f0      	bne.n	800c2d0 <strstr+0xa>
 800c2ee:	0018      	movs	r0, r3
 800c2f0:	e7ed      	b.n	800c2ce <strstr+0x8>
	...

0800c2f4 <__locale_mb_cur_max>:
 800c2f4:	2294      	movs	r2, #148	; 0x94
 800c2f6:	4b02      	ldr	r3, [pc, #8]	; (800c300 <__locale_mb_cur_max+0xc>)
 800c2f8:	0052      	lsls	r2, r2, #1
 800c2fa:	5c98      	ldrb	r0, [r3, r2]
 800c2fc:	4770      	bx	lr
 800c2fe:	46c0      	nop			; (mov r8, r8)
 800c300:	20000444 	.word	0x20000444

0800c304 <_close_r>:
 800c304:	2300      	movs	r3, #0
 800c306:	b570      	push	{r4, r5, r6, lr}
 800c308:	4d06      	ldr	r5, [pc, #24]	; (800c324 <_close_r+0x20>)
 800c30a:	0004      	movs	r4, r0
 800c30c:	0008      	movs	r0, r1
 800c30e:	602b      	str	r3, [r5, #0]
 800c310:	f7f7 fe6d 	bl	8003fee <_close>
 800c314:	1c43      	adds	r3, r0, #1
 800c316:	d103      	bne.n	800c320 <_close_r+0x1c>
 800c318:	682b      	ldr	r3, [r5, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d000      	beq.n	800c320 <_close_r+0x1c>
 800c31e:	6023      	str	r3, [r4, #0]
 800c320:	bd70      	pop	{r4, r5, r6, pc}
 800c322:	46c0      	nop			; (mov r8, r8)
 800c324:	20000da8 	.word	0x20000da8

0800c328 <_lseek_r>:
 800c328:	b570      	push	{r4, r5, r6, lr}
 800c32a:	0004      	movs	r4, r0
 800c32c:	0008      	movs	r0, r1
 800c32e:	0011      	movs	r1, r2
 800c330:	001a      	movs	r2, r3
 800c332:	2300      	movs	r3, #0
 800c334:	4d05      	ldr	r5, [pc, #20]	; (800c34c <_lseek_r+0x24>)
 800c336:	602b      	str	r3, [r5, #0]
 800c338:	f7f7 fe7a 	bl	8004030 <_lseek>
 800c33c:	1c43      	adds	r3, r0, #1
 800c33e:	d103      	bne.n	800c348 <_lseek_r+0x20>
 800c340:	682b      	ldr	r3, [r5, #0]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d000      	beq.n	800c348 <_lseek_r+0x20>
 800c346:	6023      	str	r3, [r4, #0]
 800c348:	bd70      	pop	{r4, r5, r6, pc}
 800c34a:	46c0      	nop			; (mov r8, r8)
 800c34c:	20000da8 	.word	0x20000da8

0800c350 <_read_r>:
 800c350:	b570      	push	{r4, r5, r6, lr}
 800c352:	0004      	movs	r4, r0
 800c354:	0008      	movs	r0, r1
 800c356:	0011      	movs	r1, r2
 800c358:	001a      	movs	r2, r3
 800c35a:	2300      	movs	r3, #0
 800c35c:	4d05      	ldr	r5, [pc, #20]	; (800c374 <_read_r+0x24>)
 800c35e:	602b      	str	r3, [r5, #0]
 800c360:	f7f7 fe0c 	bl	8003f7c <_read>
 800c364:	1c43      	adds	r3, r0, #1
 800c366:	d103      	bne.n	800c370 <_read_r+0x20>
 800c368:	682b      	ldr	r3, [r5, #0]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d000      	beq.n	800c370 <_read_r+0x20>
 800c36e:	6023      	str	r3, [r4, #0]
 800c370:	bd70      	pop	{r4, r5, r6, pc}
 800c372:	46c0      	nop			; (mov r8, r8)
 800c374:	20000da8 	.word	0x20000da8

0800c378 <_sbrk_r>:
 800c378:	2300      	movs	r3, #0
 800c37a:	b570      	push	{r4, r5, r6, lr}
 800c37c:	4d06      	ldr	r5, [pc, #24]	; (800c398 <_sbrk_r+0x20>)
 800c37e:	0004      	movs	r4, r0
 800c380:	0008      	movs	r0, r1
 800c382:	602b      	str	r3, [r5, #0]
 800c384:	f7f7 fe60 	bl	8004048 <_sbrk>
 800c388:	1c43      	adds	r3, r0, #1
 800c38a:	d103      	bne.n	800c394 <_sbrk_r+0x1c>
 800c38c:	682b      	ldr	r3, [r5, #0]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d000      	beq.n	800c394 <_sbrk_r+0x1c>
 800c392:	6023      	str	r3, [r4, #0]
 800c394:	bd70      	pop	{r4, r5, r6, pc}
 800c396:	46c0      	nop			; (mov r8, r8)
 800c398:	20000da8 	.word	0x20000da8

0800c39c <_write_r>:
 800c39c:	b570      	push	{r4, r5, r6, lr}
 800c39e:	0004      	movs	r4, r0
 800c3a0:	0008      	movs	r0, r1
 800c3a2:	0011      	movs	r1, r2
 800c3a4:	001a      	movs	r2, r3
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	4d05      	ldr	r5, [pc, #20]	; (800c3c0 <_write_r+0x24>)
 800c3aa:	602b      	str	r3, [r5, #0]
 800c3ac:	f7f7 fe03 	bl	8003fb6 <_write>
 800c3b0:	1c43      	adds	r3, r0, #1
 800c3b2:	d103      	bne.n	800c3bc <_write_r+0x20>
 800c3b4:	682b      	ldr	r3, [r5, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d000      	beq.n	800c3bc <_write_r+0x20>
 800c3ba:	6023      	str	r3, [r4, #0]
 800c3bc:	bd70      	pop	{r4, r5, r6, pc}
 800c3be:	46c0      	nop			; (mov r8, r8)
 800c3c0:	20000da8 	.word	0x20000da8

0800c3c4 <__errno>:
 800c3c4:	4b01      	ldr	r3, [pc, #4]	; (800c3cc <__errno+0x8>)
 800c3c6:	6818      	ldr	r0, [r3, #0]
 800c3c8:	4770      	bx	lr
 800c3ca:	46c0      	nop			; (mov r8, r8)
 800c3cc:	200006d0 	.word	0x200006d0

0800c3d0 <__libc_init_array>:
 800c3d0:	b570      	push	{r4, r5, r6, lr}
 800c3d2:	2600      	movs	r6, #0
 800c3d4:	4c0c      	ldr	r4, [pc, #48]	; (800c408 <__libc_init_array+0x38>)
 800c3d6:	4d0d      	ldr	r5, [pc, #52]	; (800c40c <__libc_init_array+0x3c>)
 800c3d8:	1b64      	subs	r4, r4, r5
 800c3da:	10a4      	asrs	r4, r4, #2
 800c3dc:	42a6      	cmp	r6, r4
 800c3de:	d109      	bne.n	800c3f4 <__libc_init_array+0x24>
 800c3e0:	2600      	movs	r6, #0
 800c3e2:	f006 fc3f 	bl	8012c64 <_init>
 800c3e6:	4c0a      	ldr	r4, [pc, #40]	; (800c410 <__libc_init_array+0x40>)
 800c3e8:	4d0a      	ldr	r5, [pc, #40]	; (800c414 <__libc_init_array+0x44>)
 800c3ea:	1b64      	subs	r4, r4, r5
 800c3ec:	10a4      	asrs	r4, r4, #2
 800c3ee:	42a6      	cmp	r6, r4
 800c3f0:	d105      	bne.n	800c3fe <__libc_init_array+0x2e>
 800c3f2:	bd70      	pop	{r4, r5, r6, pc}
 800c3f4:	00b3      	lsls	r3, r6, #2
 800c3f6:	58eb      	ldr	r3, [r5, r3]
 800c3f8:	4798      	blx	r3
 800c3fa:	3601      	adds	r6, #1
 800c3fc:	e7ee      	b.n	800c3dc <__libc_init_array+0xc>
 800c3fe:	00b3      	lsls	r3, r6, #2
 800c400:	58eb      	ldr	r3, [r5, r3]
 800c402:	4798      	blx	r3
 800c404:	3601      	adds	r6, #1
 800c406:	e7f2      	b.n	800c3ee <__libc_init_array+0x1e>
 800c408:	08014d44 	.word	0x08014d44
 800c40c:	08014d44 	.word	0x08014d44
 800c410:	08014d4c 	.word	0x08014d4c
 800c414:	08014d44 	.word	0x08014d44

0800c418 <__retarget_lock_init_recursive>:
 800c418:	4770      	bx	lr

0800c41a <__retarget_lock_close_recursive>:
 800c41a:	4770      	bx	lr

0800c41c <__retarget_lock_acquire_recursive>:
 800c41c:	4770      	bx	lr

0800c41e <__retarget_lock_release_recursive>:
 800c41e:	4770      	bx	lr

0800c420 <sysconf>:
 800c420:	2380      	movs	r3, #128	; 0x80
 800c422:	b510      	push	{r4, lr}
 800c424:	2808      	cmp	r0, #8
 800c426:	d004      	beq.n	800c432 <sysconf+0x12>
 800c428:	f7ff ffcc 	bl	800c3c4 <__errno>
 800c42c:	2316      	movs	r3, #22
 800c42e:	6003      	str	r3, [r0, #0]
 800c430:	3b17      	subs	r3, #23
 800c432:	0018      	movs	r0, r3
 800c434:	bd10      	pop	{r4, pc}

0800c436 <memcpy>:
 800c436:	2300      	movs	r3, #0
 800c438:	b510      	push	{r4, lr}
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d100      	bne.n	800c440 <memcpy+0xa>
 800c43e:	bd10      	pop	{r4, pc}
 800c440:	5ccc      	ldrb	r4, [r1, r3]
 800c442:	54c4      	strb	r4, [r0, r3]
 800c444:	3301      	adds	r3, #1
 800c446:	e7f8      	b.n	800c43a <memcpy+0x4>

0800c448 <nan>:
 800c448:	2000      	movs	r0, #0
 800c44a:	4901      	ldr	r1, [pc, #4]	; (800c450 <nan+0x8>)
 800c44c:	4770      	bx	lr
 800c44e:	46c0      	nop			; (mov r8, r8)
 800c450:	7ff80000 	.word	0x7ff80000

0800c454 <nanf>:
 800c454:	4800      	ldr	r0, [pc, #0]	; (800c458 <nanf+0x4>)
 800c456:	4770      	bx	lr
 800c458:	7fc00000 	.word	0x7fc00000

0800c45c <register_fini>:
 800c45c:	4b03      	ldr	r3, [pc, #12]	; (800c46c <register_fini+0x10>)
 800c45e:	b510      	push	{r4, lr}
 800c460:	2b00      	cmp	r3, #0
 800c462:	d002      	beq.n	800c46a <register_fini+0xe>
 800c464:	4802      	ldr	r0, [pc, #8]	; (800c470 <register_fini+0x14>)
 800c466:	f000 f805 	bl	800c474 <atexit>
 800c46a:	bd10      	pop	{r4, pc}
 800c46c:	00000000 	.word	0x00000000
 800c470:	080101d1 	.word	0x080101d1

0800c474 <atexit>:
 800c474:	2300      	movs	r3, #0
 800c476:	b510      	push	{r4, lr}
 800c478:	0001      	movs	r1, r0
 800c47a:	001a      	movs	r2, r3
 800c47c:	0018      	movs	r0, r3
 800c47e:	f003 fef9 	bl	8010274 <__register_exitproc>
 800c482:	bd10      	pop	{r4, pc}

0800c484 <_malloc_trim_r>:
 800c484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c486:	0004      	movs	r4, r0
 800c488:	2008      	movs	r0, #8
 800c48a:	000d      	movs	r5, r1
 800c48c:	f7ff ffc8 	bl	800c420 <sysconf>
 800c490:	0006      	movs	r6, r0
 800c492:	0020      	movs	r0, r4
 800c494:	f7fe fda4 	bl	800afe0 <__malloc_lock>
 800c498:	2203      	movs	r2, #3
 800c49a:	4f21      	ldr	r7, [pc, #132]	; (800c520 <_malloc_trim_r+0x9c>)
 800c49c:	0031      	movs	r1, r6
 800c49e:	68bb      	ldr	r3, [r7, #8]
 800c4a0:	685b      	ldr	r3, [r3, #4]
 800c4a2:	4393      	bics	r3, r2
 800c4a4:	1b58      	subs	r0, r3, r5
 800c4a6:	3811      	subs	r0, #17
 800c4a8:	1980      	adds	r0, r0, r6
 800c4aa:	9301      	str	r3, [sp, #4]
 800c4ac:	f7f3 fe46 	bl	800013c <__udivsi3>
 800c4b0:	1e45      	subs	r5, r0, #1
 800c4b2:	4375      	muls	r5, r6
 800c4b4:	42ae      	cmp	r6, r5
 800c4b6:	dd04      	ble.n	800c4c2 <_malloc_trim_r+0x3e>
 800c4b8:	0020      	movs	r0, r4
 800c4ba:	f7fe fd99 	bl	800aff0 <__malloc_unlock>
 800c4be:	2000      	movs	r0, #0
 800c4c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c4c2:	2100      	movs	r1, #0
 800c4c4:	0020      	movs	r0, r4
 800c4c6:	f7ff ff57 	bl	800c378 <_sbrk_r>
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	9a01      	ldr	r2, [sp, #4]
 800c4ce:	189b      	adds	r3, r3, r2
 800c4d0:	4298      	cmp	r0, r3
 800c4d2:	d1f1      	bne.n	800c4b8 <_malloc_trim_r+0x34>
 800c4d4:	0020      	movs	r0, r4
 800c4d6:	4269      	negs	r1, r5
 800c4d8:	f7ff ff4e 	bl	800c378 <_sbrk_r>
 800c4dc:	3001      	adds	r0, #1
 800c4de:	d110      	bne.n	800c502 <_malloc_trim_r+0x7e>
 800c4e0:	2100      	movs	r1, #0
 800c4e2:	0020      	movs	r0, r4
 800c4e4:	f7ff ff48 	bl	800c378 <_sbrk_r>
 800c4e8:	68ba      	ldr	r2, [r7, #8]
 800c4ea:	1a81      	subs	r1, r0, r2
 800c4ec:	290f      	cmp	r1, #15
 800c4ee:	dde3      	ble.n	800c4b8 <_malloc_trim_r+0x34>
 800c4f0:	4d0c      	ldr	r5, [pc, #48]	; (800c524 <_malloc_trim_r+0xa0>)
 800c4f2:	4b0d      	ldr	r3, [pc, #52]	; (800c528 <_malloc_trim_r+0xa4>)
 800c4f4:	682d      	ldr	r5, [r5, #0]
 800c4f6:	1b40      	subs	r0, r0, r5
 800c4f8:	6018      	str	r0, [r3, #0]
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	430b      	orrs	r3, r1
 800c4fe:	6053      	str	r3, [r2, #4]
 800c500:	e7da      	b.n	800c4b8 <_malloc_trim_r+0x34>
 800c502:	2601      	movs	r6, #1
 800c504:	9b01      	ldr	r3, [sp, #4]
 800c506:	68ba      	ldr	r2, [r7, #8]
 800c508:	1b5b      	subs	r3, r3, r5
 800c50a:	4333      	orrs	r3, r6
 800c50c:	6053      	str	r3, [r2, #4]
 800c50e:	4a06      	ldr	r2, [pc, #24]	; (800c528 <_malloc_trim_r+0xa4>)
 800c510:	0020      	movs	r0, r4
 800c512:	6813      	ldr	r3, [r2, #0]
 800c514:	1b5b      	subs	r3, r3, r5
 800c516:	6013      	str	r3, [r2, #0]
 800c518:	f7fe fd6a 	bl	800aff0 <__malloc_unlock>
 800c51c:	0030      	movs	r0, r6
 800c51e:	e7cf      	b.n	800c4c0 <_malloc_trim_r+0x3c>
 800c520:	20000028 	.word	0x20000028
 800c524:	20000430 	.word	0x20000430
 800c528:	20000c38 	.word	0x20000c38

0800c52c <_free_r>:
 800c52c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c52e:	1e0d      	subs	r5, r1, #0
 800c530:	9001      	str	r0, [sp, #4]
 800c532:	d02d      	beq.n	800c590 <_free_r+0x64>
 800c534:	f7fe fd54 	bl	800afe0 <__malloc_lock>
 800c538:	2301      	movs	r3, #1
 800c53a:	0029      	movs	r1, r5
 800c53c:	469c      	mov	ip, r3
 800c53e:	3908      	subs	r1, #8
 800c540:	684f      	ldr	r7, [r1, #4]
 800c542:	4662      	mov	r2, ip
 800c544:	003b      	movs	r3, r7
 800c546:	4664      	mov	r4, ip
 800c548:	4393      	bics	r3, r2
 800c54a:	18c8      	adds	r0, r1, r3
 800c54c:	6845      	ldr	r5, [r0, #4]
 800c54e:	3202      	adds	r2, #2
 800c550:	4395      	bics	r5, r2
 800c552:	4a4a      	ldr	r2, [pc, #296]	; (800c67c <_free_r+0x150>)
 800c554:	4027      	ands	r7, r4
 800c556:	6896      	ldr	r6, [r2, #8]
 800c558:	4286      	cmp	r6, r0
 800c55a:	d11a      	bne.n	800c592 <_free_r+0x66>
 800c55c:	195b      	adds	r3, r3, r5
 800c55e:	2f00      	cmp	r7, #0
 800c560:	d106      	bne.n	800c570 <_free_r+0x44>
 800c562:	6808      	ldr	r0, [r1, #0]
 800c564:	1a09      	subs	r1, r1, r0
 800c566:	688d      	ldr	r5, [r1, #8]
 800c568:	181b      	adds	r3, r3, r0
 800c56a:	68c8      	ldr	r0, [r1, #12]
 800c56c:	60e8      	str	r0, [r5, #12]
 800c56e:	6085      	str	r5, [r0, #8]
 800c570:	2001      	movs	r0, #1
 800c572:	4318      	orrs	r0, r3
 800c574:	6048      	str	r0, [r1, #4]
 800c576:	6091      	str	r1, [r2, #8]
 800c578:	4a41      	ldr	r2, [pc, #260]	; (800c680 <_free_r+0x154>)
 800c57a:	6812      	ldr	r2, [r2, #0]
 800c57c:	429a      	cmp	r2, r3
 800c57e:	d804      	bhi.n	800c58a <_free_r+0x5e>
 800c580:	4b40      	ldr	r3, [pc, #256]	; (800c684 <_free_r+0x158>)
 800c582:	9801      	ldr	r0, [sp, #4]
 800c584:	6819      	ldr	r1, [r3, #0]
 800c586:	f7ff ff7d 	bl	800c484 <_malloc_trim_r>
 800c58a:	9801      	ldr	r0, [sp, #4]
 800c58c:	f7fe fd30 	bl	800aff0 <__malloc_unlock>
 800c590:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c592:	2600      	movs	r6, #0
 800c594:	6045      	str	r5, [r0, #4]
 800c596:	42b7      	cmp	r7, r6
 800c598:	d109      	bne.n	800c5ae <_free_r+0x82>
 800c59a:	680f      	ldr	r7, [r1, #0]
 800c59c:	4c3a      	ldr	r4, [pc, #232]	; (800c688 <_free_r+0x15c>)
 800c59e:	1bc9      	subs	r1, r1, r7
 800c5a0:	19db      	adds	r3, r3, r7
 800c5a2:	688f      	ldr	r7, [r1, #8]
 800c5a4:	42a7      	cmp	r7, r4
 800c5a6:	d02c      	beq.n	800c602 <_free_r+0xd6>
 800c5a8:	68cc      	ldr	r4, [r1, #12]
 800c5aa:	60fc      	str	r4, [r7, #12]
 800c5ac:	60a7      	str	r7, [r4, #8]
 800c5ae:	1947      	adds	r7, r0, r5
 800c5b0:	687c      	ldr	r4, [r7, #4]
 800c5b2:	2701      	movs	r7, #1
 800c5b4:	423c      	tst	r4, r7
 800c5b6:	d10b      	bne.n	800c5d0 <_free_r+0xa4>
 800c5b8:	195b      	adds	r3, r3, r5
 800c5ba:	6885      	ldr	r5, [r0, #8]
 800c5bc:	2e00      	cmp	r6, #0
 800c5be:	d122      	bne.n	800c606 <_free_r+0xda>
 800c5c0:	4c31      	ldr	r4, [pc, #196]	; (800c688 <_free_r+0x15c>)
 800c5c2:	42a5      	cmp	r5, r4
 800c5c4:	d11f      	bne.n	800c606 <_free_r+0xda>
 800c5c6:	003e      	movs	r6, r7
 800c5c8:	6151      	str	r1, [r2, #20]
 800c5ca:	6111      	str	r1, [r2, #16]
 800c5cc:	60cd      	str	r5, [r1, #12]
 800c5ce:	608d      	str	r5, [r1, #8]
 800c5d0:	2501      	movs	r5, #1
 800c5d2:	0028      	movs	r0, r5
 800c5d4:	4318      	orrs	r0, r3
 800c5d6:	6048      	str	r0, [r1, #4]
 800c5d8:	50cb      	str	r3, [r1, r3]
 800c5da:	2e00      	cmp	r6, #0
 800c5dc:	d1d5      	bne.n	800c58a <_free_r+0x5e>
 800c5de:	2080      	movs	r0, #128	; 0x80
 800c5e0:	0080      	lsls	r0, r0, #2
 800c5e2:	4283      	cmp	r3, r0
 800c5e4:	d213      	bcs.n	800c60e <_free_r+0xe2>
 800c5e6:	08d8      	lsrs	r0, r3, #3
 800c5e8:	095b      	lsrs	r3, r3, #5
 800c5ea:	409d      	lsls	r5, r3
 800c5ec:	6853      	ldr	r3, [r2, #4]
 800c5ee:	431d      	orrs	r5, r3
 800c5f0:	00c3      	lsls	r3, r0, #3
 800c5f2:	189b      	adds	r3, r3, r2
 800c5f4:	6055      	str	r5, [r2, #4]
 800c5f6:	689a      	ldr	r2, [r3, #8]
 800c5f8:	60cb      	str	r3, [r1, #12]
 800c5fa:	608a      	str	r2, [r1, #8]
 800c5fc:	6099      	str	r1, [r3, #8]
 800c5fe:	60d1      	str	r1, [r2, #12]
 800c600:	e7c3      	b.n	800c58a <_free_r+0x5e>
 800c602:	4666      	mov	r6, ip
 800c604:	e7d3      	b.n	800c5ae <_free_r+0x82>
 800c606:	68c0      	ldr	r0, [r0, #12]
 800c608:	60e8      	str	r0, [r5, #12]
 800c60a:	6085      	str	r5, [r0, #8]
 800c60c:	e7e0      	b.n	800c5d0 <_free_r+0xa4>
 800c60e:	0a5d      	lsrs	r5, r3, #9
 800c610:	2d04      	cmp	r5, #4
 800c612:	d812      	bhi.n	800c63a <_free_r+0x10e>
 800c614:	0998      	lsrs	r0, r3, #6
 800c616:	3038      	adds	r0, #56	; 0x38
 800c618:	00c6      	lsls	r6, r0, #3
 800c61a:	18b6      	adds	r6, r6, r2
 800c61c:	68b5      	ldr	r5, [r6, #8]
 800c61e:	2703      	movs	r7, #3
 800c620:	42ae      	cmp	r6, r5
 800c622:	d125      	bne.n	800c670 <_free_r+0x144>
 800c624:	2301      	movs	r3, #1
 800c626:	1080      	asrs	r0, r0, #2
 800c628:	4083      	lsls	r3, r0
 800c62a:	6850      	ldr	r0, [r2, #4]
 800c62c:	4303      	orrs	r3, r0
 800c62e:	6053      	str	r3, [r2, #4]
 800c630:	60ce      	str	r6, [r1, #12]
 800c632:	608d      	str	r5, [r1, #8]
 800c634:	60b1      	str	r1, [r6, #8]
 800c636:	60e9      	str	r1, [r5, #12]
 800c638:	e7a7      	b.n	800c58a <_free_r+0x5e>
 800c63a:	2d14      	cmp	r5, #20
 800c63c:	d802      	bhi.n	800c644 <_free_r+0x118>
 800c63e:	0028      	movs	r0, r5
 800c640:	305b      	adds	r0, #91	; 0x5b
 800c642:	e7e9      	b.n	800c618 <_free_r+0xec>
 800c644:	2d54      	cmp	r5, #84	; 0x54
 800c646:	d802      	bhi.n	800c64e <_free_r+0x122>
 800c648:	0b18      	lsrs	r0, r3, #12
 800c64a:	306e      	adds	r0, #110	; 0x6e
 800c64c:	e7e4      	b.n	800c618 <_free_r+0xec>
 800c64e:	20aa      	movs	r0, #170	; 0xaa
 800c650:	0040      	lsls	r0, r0, #1
 800c652:	4285      	cmp	r5, r0
 800c654:	d802      	bhi.n	800c65c <_free_r+0x130>
 800c656:	0bd8      	lsrs	r0, r3, #15
 800c658:	3077      	adds	r0, #119	; 0x77
 800c65a:	e7dd      	b.n	800c618 <_free_r+0xec>
 800c65c:	4e0b      	ldr	r6, [pc, #44]	; (800c68c <_free_r+0x160>)
 800c65e:	207e      	movs	r0, #126	; 0x7e
 800c660:	42b5      	cmp	r5, r6
 800c662:	d8d9      	bhi.n	800c618 <_free_r+0xec>
 800c664:	0c98      	lsrs	r0, r3, #18
 800c666:	307c      	adds	r0, #124	; 0x7c
 800c668:	e7d6      	b.n	800c618 <_free_r+0xec>
 800c66a:	68ad      	ldr	r5, [r5, #8]
 800c66c:	42ae      	cmp	r6, r5
 800c66e:	d003      	beq.n	800c678 <_free_r+0x14c>
 800c670:	686a      	ldr	r2, [r5, #4]
 800c672:	43ba      	bics	r2, r7
 800c674:	429a      	cmp	r2, r3
 800c676:	d8f8      	bhi.n	800c66a <_free_r+0x13e>
 800c678:	68ee      	ldr	r6, [r5, #12]
 800c67a:	e7d9      	b.n	800c630 <_free_r+0x104>
 800c67c:	20000028 	.word	0x20000028
 800c680:	20000434 	.word	0x20000434
 800c684:	20000c68 	.word	0x20000c68
 800c688:	20000030 	.word	0x20000030
 800c68c:	00000554 	.word	0x00000554

0800c690 <rshift>:
 800c690:	0002      	movs	r2, r0
 800c692:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c694:	6904      	ldr	r4, [r0, #16]
 800c696:	114b      	asrs	r3, r1, #5
 800c698:	b085      	sub	sp, #20
 800c69a:	3214      	adds	r2, #20
 800c69c:	9302      	str	r3, [sp, #8]
 800c69e:	114d      	asrs	r5, r1, #5
 800c6a0:	0013      	movs	r3, r2
 800c6a2:	42ac      	cmp	r4, r5
 800c6a4:	dd32      	ble.n	800c70c <rshift+0x7c>
 800c6a6:	261f      	movs	r6, #31
 800c6a8:	000f      	movs	r7, r1
 800c6aa:	114b      	asrs	r3, r1, #5
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	00a5      	lsls	r5, r4, #2
 800c6b0:	18d3      	adds	r3, r2, r3
 800c6b2:	4037      	ands	r7, r6
 800c6b4:	1955      	adds	r5, r2, r5
 800c6b6:	9300      	str	r3, [sp, #0]
 800c6b8:	9701      	str	r7, [sp, #4]
 800c6ba:	4231      	tst	r1, r6
 800c6bc:	d10d      	bne.n	800c6da <rshift+0x4a>
 800c6be:	0016      	movs	r6, r2
 800c6c0:	0019      	movs	r1, r3
 800c6c2:	428d      	cmp	r5, r1
 800c6c4:	d836      	bhi.n	800c734 <rshift+0xa4>
 800c6c6:	9900      	ldr	r1, [sp, #0]
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	3903      	subs	r1, #3
 800c6cc:	428d      	cmp	r5, r1
 800c6ce:	d302      	bcc.n	800c6d6 <rshift+0x46>
 800c6d0:	9b02      	ldr	r3, [sp, #8]
 800c6d2:	1ae4      	subs	r4, r4, r3
 800c6d4:	00a3      	lsls	r3, r4, #2
 800c6d6:	18d3      	adds	r3, r2, r3
 800c6d8:	e018      	b.n	800c70c <rshift+0x7c>
 800c6da:	2120      	movs	r1, #32
 800c6dc:	9e01      	ldr	r6, [sp, #4]
 800c6de:	9f01      	ldr	r7, [sp, #4]
 800c6e0:	1b89      	subs	r1, r1, r6
 800c6e2:	9e00      	ldr	r6, [sp, #0]
 800c6e4:	9103      	str	r1, [sp, #12]
 800c6e6:	ce02      	ldmia	r6!, {r1}
 800c6e8:	4694      	mov	ip, r2
 800c6ea:	40f9      	lsrs	r1, r7
 800c6ec:	42b5      	cmp	r5, r6
 800c6ee:	d816      	bhi.n	800c71e <rshift+0x8e>
 800c6f0:	9e00      	ldr	r6, [sp, #0]
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	3601      	adds	r6, #1
 800c6f6:	42b5      	cmp	r5, r6
 800c6f8:	d303      	bcc.n	800c702 <rshift+0x72>
 800c6fa:	9b02      	ldr	r3, [sp, #8]
 800c6fc:	1ae3      	subs	r3, r4, r3
 800c6fe:	009b      	lsls	r3, r3, #2
 800c700:	3b04      	subs	r3, #4
 800c702:	18d3      	adds	r3, r2, r3
 800c704:	6019      	str	r1, [r3, #0]
 800c706:	2900      	cmp	r1, #0
 800c708:	d000      	beq.n	800c70c <rshift+0x7c>
 800c70a:	3304      	adds	r3, #4
 800c70c:	1a99      	subs	r1, r3, r2
 800c70e:	1089      	asrs	r1, r1, #2
 800c710:	6101      	str	r1, [r0, #16]
 800c712:	4293      	cmp	r3, r2
 800c714:	d101      	bne.n	800c71a <rshift+0x8a>
 800c716:	2300      	movs	r3, #0
 800c718:	6143      	str	r3, [r0, #20]
 800c71a:	b005      	add	sp, #20
 800c71c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c71e:	6837      	ldr	r7, [r6, #0]
 800c720:	9b03      	ldr	r3, [sp, #12]
 800c722:	409f      	lsls	r7, r3
 800c724:	430f      	orrs	r7, r1
 800c726:	4661      	mov	r1, ip
 800c728:	c180      	stmia	r1!, {r7}
 800c72a:	468c      	mov	ip, r1
 800c72c:	9b01      	ldr	r3, [sp, #4]
 800c72e:	ce02      	ldmia	r6!, {r1}
 800c730:	40d9      	lsrs	r1, r3
 800c732:	e7db      	b.n	800c6ec <rshift+0x5c>
 800c734:	c980      	ldmia	r1!, {r7}
 800c736:	c680      	stmia	r6!, {r7}
 800c738:	e7c3      	b.n	800c6c2 <rshift+0x32>

0800c73a <__hexdig_fun>:
 800c73a:	0002      	movs	r2, r0
 800c73c:	3a30      	subs	r2, #48	; 0x30
 800c73e:	0003      	movs	r3, r0
 800c740:	2a09      	cmp	r2, #9
 800c742:	d802      	bhi.n	800c74a <__hexdig_fun+0x10>
 800c744:	3b20      	subs	r3, #32
 800c746:	b2d8      	uxtb	r0, r3
 800c748:	4770      	bx	lr
 800c74a:	0002      	movs	r2, r0
 800c74c:	3a61      	subs	r2, #97	; 0x61
 800c74e:	2a05      	cmp	r2, #5
 800c750:	d801      	bhi.n	800c756 <__hexdig_fun+0x1c>
 800c752:	3b47      	subs	r3, #71	; 0x47
 800c754:	e7f7      	b.n	800c746 <__hexdig_fun+0xc>
 800c756:	001a      	movs	r2, r3
 800c758:	3a41      	subs	r2, #65	; 0x41
 800c75a:	2000      	movs	r0, #0
 800c75c:	2a05      	cmp	r2, #5
 800c75e:	d8f3      	bhi.n	800c748 <__hexdig_fun+0xe>
 800c760:	3b27      	subs	r3, #39	; 0x27
 800c762:	e7f0      	b.n	800c746 <__hexdig_fun+0xc>

0800c764 <__gethex>:
 800c764:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c766:	b089      	sub	sp, #36	; 0x24
 800c768:	9307      	str	r3, [sp, #28]
 800c76a:	2302      	movs	r3, #2
 800c76c:	9201      	str	r2, [sp, #4]
 800c76e:	680a      	ldr	r2, [r1, #0]
 800c770:	425b      	negs	r3, r3
 800c772:	9003      	str	r0, [sp, #12]
 800c774:	9106      	str	r1, [sp, #24]
 800c776:	1c96      	adds	r6, r2, #2
 800c778:	1a9b      	subs	r3, r3, r2
 800c77a:	199a      	adds	r2, r3, r6
 800c77c:	9600      	str	r6, [sp, #0]
 800c77e:	9205      	str	r2, [sp, #20]
 800c780:	9a00      	ldr	r2, [sp, #0]
 800c782:	3601      	adds	r6, #1
 800c784:	7810      	ldrb	r0, [r2, #0]
 800c786:	2830      	cmp	r0, #48	; 0x30
 800c788:	d0f7      	beq.n	800c77a <__gethex+0x16>
 800c78a:	f7ff ffd6 	bl	800c73a <__hexdig_fun>
 800c78e:	2300      	movs	r3, #0
 800c790:	001d      	movs	r5, r3
 800c792:	9302      	str	r3, [sp, #8]
 800c794:	4298      	cmp	r0, r3
 800c796:	d11d      	bne.n	800c7d4 <__gethex+0x70>
 800c798:	2201      	movs	r2, #1
 800c79a:	49a6      	ldr	r1, [pc, #664]	; (800ca34 <__gethex+0x2d0>)
 800c79c:	9800      	ldr	r0, [sp, #0]
 800c79e:	f7ff fd33 	bl	800c208 <strncmp>
 800c7a2:	0007      	movs	r7, r0
 800c7a4:	42a8      	cmp	r0, r5
 800c7a6:	d169      	bne.n	800c87c <__gethex+0x118>
 800c7a8:	9b00      	ldr	r3, [sp, #0]
 800c7aa:	0034      	movs	r4, r6
 800c7ac:	7858      	ldrb	r0, [r3, #1]
 800c7ae:	f7ff ffc4 	bl	800c73a <__hexdig_fun>
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	9302      	str	r3, [sp, #8]
 800c7b6:	42a8      	cmp	r0, r5
 800c7b8:	d02f      	beq.n	800c81a <__gethex+0xb6>
 800c7ba:	9600      	str	r6, [sp, #0]
 800c7bc:	9b00      	ldr	r3, [sp, #0]
 800c7be:	7818      	ldrb	r0, [r3, #0]
 800c7c0:	2830      	cmp	r0, #48	; 0x30
 800c7c2:	d009      	beq.n	800c7d8 <__gethex+0x74>
 800c7c4:	f7ff ffb9 	bl	800c73a <__hexdig_fun>
 800c7c8:	4242      	negs	r2, r0
 800c7ca:	4142      	adcs	r2, r0
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	0035      	movs	r5, r6
 800c7d0:	9202      	str	r2, [sp, #8]
 800c7d2:	9305      	str	r3, [sp, #20]
 800c7d4:	9c00      	ldr	r4, [sp, #0]
 800c7d6:	e004      	b.n	800c7e2 <__gethex+0x7e>
 800c7d8:	9b00      	ldr	r3, [sp, #0]
 800c7da:	3301      	adds	r3, #1
 800c7dc:	9300      	str	r3, [sp, #0]
 800c7de:	e7ed      	b.n	800c7bc <__gethex+0x58>
 800c7e0:	3401      	adds	r4, #1
 800c7e2:	7820      	ldrb	r0, [r4, #0]
 800c7e4:	f7ff ffa9 	bl	800c73a <__hexdig_fun>
 800c7e8:	1e07      	subs	r7, r0, #0
 800c7ea:	d1f9      	bne.n	800c7e0 <__gethex+0x7c>
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	0020      	movs	r0, r4
 800c7f0:	4990      	ldr	r1, [pc, #576]	; (800ca34 <__gethex+0x2d0>)
 800c7f2:	f7ff fd09 	bl	800c208 <strncmp>
 800c7f6:	2800      	cmp	r0, #0
 800c7f8:	d10d      	bne.n	800c816 <__gethex+0xb2>
 800c7fa:	2d00      	cmp	r5, #0
 800c7fc:	d106      	bne.n	800c80c <__gethex+0xa8>
 800c7fe:	3401      	adds	r4, #1
 800c800:	0025      	movs	r5, r4
 800c802:	7820      	ldrb	r0, [r4, #0]
 800c804:	f7ff ff99 	bl	800c73a <__hexdig_fun>
 800c808:	2800      	cmp	r0, #0
 800c80a:	d102      	bne.n	800c812 <__gethex+0xae>
 800c80c:	1b2d      	subs	r5, r5, r4
 800c80e:	00af      	lsls	r7, r5, #2
 800c810:	e003      	b.n	800c81a <__gethex+0xb6>
 800c812:	3401      	adds	r4, #1
 800c814:	e7f5      	b.n	800c802 <__gethex+0x9e>
 800c816:	2d00      	cmp	r5, #0
 800c818:	d1f8      	bne.n	800c80c <__gethex+0xa8>
 800c81a:	2220      	movs	r2, #32
 800c81c:	7823      	ldrb	r3, [r4, #0]
 800c81e:	0026      	movs	r6, r4
 800c820:	4393      	bics	r3, r2
 800c822:	2b50      	cmp	r3, #80	; 0x50
 800c824:	d11d      	bne.n	800c862 <__gethex+0xfe>
 800c826:	7863      	ldrb	r3, [r4, #1]
 800c828:	2b2b      	cmp	r3, #43	; 0x2b
 800c82a:	d02c      	beq.n	800c886 <__gethex+0x122>
 800c82c:	2b2d      	cmp	r3, #45	; 0x2d
 800c82e:	d02e      	beq.n	800c88e <__gethex+0x12a>
 800c830:	2300      	movs	r3, #0
 800c832:	1c66      	adds	r6, r4, #1
 800c834:	9304      	str	r3, [sp, #16]
 800c836:	7830      	ldrb	r0, [r6, #0]
 800c838:	f7ff ff7f 	bl	800c73a <__hexdig_fun>
 800c83c:	1e43      	subs	r3, r0, #1
 800c83e:	b2db      	uxtb	r3, r3
 800c840:	2b18      	cmp	r3, #24
 800c842:	d82b      	bhi.n	800c89c <__gethex+0x138>
 800c844:	3810      	subs	r0, #16
 800c846:	0005      	movs	r5, r0
 800c848:	7870      	ldrb	r0, [r6, #1]
 800c84a:	f7ff ff76 	bl	800c73a <__hexdig_fun>
 800c84e:	1e43      	subs	r3, r0, #1
 800c850:	b2db      	uxtb	r3, r3
 800c852:	3601      	adds	r6, #1
 800c854:	2b18      	cmp	r3, #24
 800c856:	d91c      	bls.n	800c892 <__gethex+0x12e>
 800c858:	9b04      	ldr	r3, [sp, #16]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d000      	beq.n	800c860 <__gethex+0xfc>
 800c85e:	426d      	negs	r5, r5
 800c860:	197f      	adds	r7, r7, r5
 800c862:	9b06      	ldr	r3, [sp, #24]
 800c864:	601e      	str	r6, [r3, #0]
 800c866:	9b02      	ldr	r3, [sp, #8]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d019      	beq.n	800c8a0 <__gethex+0x13c>
 800c86c:	2600      	movs	r6, #0
 800c86e:	9b05      	ldr	r3, [sp, #20]
 800c870:	42b3      	cmp	r3, r6
 800c872:	d100      	bne.n	800c876 <__gethex+0x112>
 800c874:	3606      	adds	r6, #6
 800c876:	0030      	movs	r0, r6
 800c878:	b009      	add	sp, #36	; 0x24
 800c87a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c87c:	2301      	movs	r3, #1
 800c87e:	2700      	movs	r7, #0
 800c880:	9c00      	ldr	r4, [sp, #0]
 800c882:	9302      	str	r3, [sp, #8]
 800c884:	e7c9      	b.n	800c81a <__gethex+0xb6>
 800c886:	2300      	movs	r3, #0
 800c888:	9304      	str	r3, [sp, #16]
 800c88a:	1ca6      	adds	r6, r4, #2
 800c88c:	e7d3      	b.n	800c836 <__gethex+0xd2>
 800c88e:	2301      	movs	r3, #1
 800c890:	e7fa      	b.n	800c888 <__gethex+0x124>
 800c892:	230a      	movs	r3, #10
 800c894:	435d      	muls	r5, r3
 800c896:	182d      	adds	r5, r5, r0
 800c898:	3d10      	subs	r5, #16
 800c89a:	e7d5      	b.n	800c848 <__gethex+0xe4>
 800c89c:	0026      	movs	r6, r4
 800c89e:	e7e0      	b.n	800c862 <__gethex+0xfe>
 800c8a0:	9b00      	ldr	r3, [sp, #0]
 800c8a2:	9902      	ldr	r1, [sp, #8]
 800c8a4:	1ae3      	subs	r3, r4, r3
 800c8a6:	3b01      	subs	r3, #1
 800c8a8:	2b07      	cmp	r3, #7
 800c8aa:	dc0a      	bgt.n	800c8c2 <__gethex+0x15e>
 800c8ac:	9803      	ldr	r0, [sp, #12]
 800c8ae:	f000 fa5d 	bl	800cd6c <_Balloc>
 800c8b2:	1e05      	subs	r5, r0, #0
 800c8b4:	d108      	bne.n	800c8c8 <__gethex+0x164>
 800c8b6:	002a      	movs	r2, r5
 800c8b8:	21e4      	movs	r1, #228	; 0xe4
 800c8ba:	4b5f      	ldr	r3, [pc, #380]	; (800ca38 <__gethex+0x2d4>)
 800c8bc:	485f      	ldr	r0, [pc, #380]	; (800ca3c <__gethex+0x2d8>)
 800c8be:	f003 fd19 	bl	80102f4 <__assert_func>
 800c8c2:	3101      	adds	r1, #1
 800c8c4:	105b      	asrs	r3, r3, #1
 800c8c6:	e7ef      	b.n	800c8a8 <__gethex+0x144>
 800c8c8:	0003      	movs	r3, r0
 800c8ca:	3314      	adds	r3, #20
 800c8cc:	9302      	str	r3, [sp, #8]
 800c8ce:	9305      	str	r3, [sp, #20]
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	001e      	movs	r6, r3
 800c8d4:	9304      	str	r3, [sp, #16]
 800c8d6:	9b00      	ldr	r3, [sp, #0]
 800c8d8:	42a3      	cmp	r3, r4
 800c8da:	d33f      	bcc.n	800c95c <__gethex+0x1f8>
 800c8dc:	9c05      	ldr	r4, [sp, #20]
 800c8de:	9b02      	ldr	r3, [sp, #8]
 800c8e0:	c440      	stmia	r4!, {r6}
 800c8e2:	1ae4      	subs	r4, r4, r3
 800c8e4:	10a4      	asrs	r4, r4, #2
 800c8e6:	0030      	movs	r0, r6
 800c8e8:	612c      	str	r4, [r5, #16]
 800c8ea:	f000 fb01 	bl	800cef0 <__hi0bits>
 800c8ee:	9b01      	ldr	r3, [sp, #4]
 800c8f0:	0164      	lsls	r4, r4, #5
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	1a26      	subs	r6, r4, r0
 800c8f6:	9300      	str	r3, [sp, #0]
 800c8f8:	429e      	cmp	r6, r3
 800c8fa:	dd51      	ble.n	800c9a0 <__gethex+0x23c>
 800c8fc:	1af6      	subs	r6, r6, r3
 800c8fe:	0031      	movs	r1, r6
 800c900:	0028      	movs	r0, r5
 800c902:	f000 fe7b 	bl	800d5fc <__any_on>
 800c906:	1e04      	subs	r4, r0, #0
 800c908:	d016      	beq.n	800c938 <__gethex+0x1d4>
 800c90a:	2401      	movs	r4, #1
 800c90c:	231f      	movs	r3, #31
 800c90e:	0020      	movs	r0, r4
 800c910:	1e72      	subs	r2, r6, #1
 800c912:	4013      	ands	r3, r2
 800c914:	4098      	lsls	r0, r3
 800c916:	0003      	movs	r3, r0
 800c918:	1151      	asrs	r1, r2, #5
 800c91a:	9802      	ldr	r0, [sp, #8]
 800c91c:	0089      	lsls	r1, r1, #2
 800c91e:	5809      	ldr	r1, [r1, r0]
 800c920:	4219      	tst	r1, r3
 800c922:	d009      	beq.n	800c938 <__gethex+0x1d4>
 800c924:	42a2      	cmp	r2, r4
 800c926:	dd06      	ble.n	800c936 <__gethex+0x1d2>
 800c928:	0028      	movs	r0, r5
 800c92a:	1eb1      	subs	r1, r6, #2
 800c92c:	f000 fe66 	bl	800d5fc <__any_on>
 800c930:	3402      	adds	r4, #2
 800c932:	2800      	cmp	r0, #0
 800c934:	d100      	bne.n	800c938 <__gethex+0x1d4>
 800c936:	2402      	movs	r4, #2
 800c938:	0031      	movs	r1, r6
 800c93a:	0028      	movs	r0, r5
 800c93c:	f7ff fea8 	bl	800c690 <rshift>
 800c940:	19bf      	adds	r7, r7, r6
 800c942:	9b01      	ldr	r3, [sp, #4]
 800c944:	689b      	ldr	r3, [r3, #8]
 800c946:	42bb      	cmp	r3, r7
 800c948:	da3a      	bge.n	800c9c0 <__gethex+0x25c>
 800c94a:	0029      	movs	r1, r5
 800c94c:	9803      	ldr	r0, [sp, #12]
 800c94e:	f000 fa35 	bl	800cdbc <_Bfree>
 800c952:	2300      	movs	r3, #0
 800c954:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c956:	26a3      	movs	r6, #163	; 0xa3
 800c958:	6013      	str	r3, [r2, #0]
 800c95a:	e78c      	b.n	800c876 <__gethex+0x112>
 800c95c:	3c01      	subs	r4, #1
 800c95e:	7823      	ldrb	r3, [r4, #0]
 800c960:	2b2e      	cmp	r3, #46	; 0x2e
 800c962:	d012      	beq.n	800c98a <__gethex+0x226>
 800c964:	9b04      	ldr	r3, [sp, #16]
 800c966:	2b20      	cmp	r3, #32
 800c968:	d104      	bne.n	800c974 <__gethex+0x210>
 800c96a:	9b05      	ldr	r3, [sp, #20]
 800c96c:	c340      	stmia	r3!, {r6}
 800c96e:	2600      	movs	r6, #0
 800c970:	9305      	str	r3, [sp, #20]
 800c972:	9604      	str	r6, [sp, #16]
 800c974:	7820      	ldrb	r0, [r4, #0]
 800c976:	f7ff fee0 	bl	800c73a <__hexdig_fun>
 800c97a:	230f      	movs	r3, #15
 800c97c:	4018      	ands	r0, r3
 800c97e:	9b04      	ldr	r3, [sp, #16]
 800c980:	4098      	lsls	r0, r3
 800c982:	3304      	adds	r3, #4
 800c984:	4306      	orrs	r6, r0
 800c986:	9304      	str	r3, [sp, #16]
 800c988:	e7a5      	b.n	800c8d6 <__gethex+0x172>
 800c98a:	9b00      	ldr	r3, [sp, #0]
 800c98c:	42a3      	cmp	r3, r4
 800c98e:	d8e9      	bhi.n	800c964 <__gethex+0x200>
 800c990:	2201      	movs	r2, #1
 800c992:	0020      	movs	r0, r4
 800c994:	4927      	ldr	r1, [pc, #156]	; (800ca34 <__gethex+0x2d0>)
 800c996:	f7ff fc37 	bl	800c208 <strncmp>
 800c99a:	2800      	cmp	r0, #0
 800c99c:	d1e2      	bne.n	800c964 <__gethex+0x200>
 800c99e:	e79a      	b.n	800c8d6 <__gethex+0x172>
 800c9a0:	9b00      	ldr	r3, [sp, #0]
 800c9a2:	2400      	movs	r4, #0
 800c9a4:	429e      	cmp	r6, r3
 800c9a6:	dacc      	bge.n	800c942 <__gethex+0x1de>
 800c9a8:	1b9e      	subs	r6, r3, r6
 800c9aa:	0029      	movs	r1, r5
 800c9ac:	0032      	movs	r2, r6
 800c9ae:	9803      	ldr	r0, [sp, #12]
 800c9b0:	f000 fbf0 	bl	800d194 <__lshift>
 800c9b4:	0003      	movs	r3, r0
 800c9b6:	3314      	adds	r3, #20
 800c9b8:	0005      	movs	r5, r0
 800c9ba:	1bbf      	subs	r7, r7, r6
 800c9bc:	9302      	str	r3, [sp, #8]
 800c9be:	e7c0      	b.n	800c942 <__gethex+0x1de>
 800c9c0:	9b01      	ldr	r3, [sp, #4]
 800c9c2:	685e      	ldr	r6, [r3, #4]
 800c9c4:	42be      	cmp	r6, r7
 800c9c6:	dd70      	ble.n	800caaa <__gethex+0x346>
 800c9c8:	9b00      	ldr	r3, [sp, #0]
 800c9ca:	1bf6      	subs	r6, r6, r7
 800c9cc:	42b3      	cmp	r3, r6
 800c9ce:	dc37      	bgt.n	800ca40 <__gethex+0x2dc>
 800c9d0:	9b01      	ldr	r3, [sp, #4]
 800c9d2:	68db      	ldr	r3, [r3, #12]
 800c9d4:	2b02      	cmp	r3, #2
 800c9d6:	d024      	beq.n	800ca22 <__gethex+0x2be>
 800c9d8:	2b03      	cmp	r3, #3
 800c9da:	d026      	beq.n	800ca2a <__gethex+0x2c6>
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d117      	bne.n	800ca10 <__gethex+0x2ac>
 800c9e0:	9b00      	ldr	r3, [sp, #0]
 800c9e2:	42b3      	cmp	r3, r6
 800c9e4:	d114      	bne.n	800ca10 <__gethex+0x2ac>
 800c9e6:	2b01      	cmp	r3, #1
 800c9e8:	d10b      	bne.n	800ca02 <__gethex+0x29e>
 800c9ea:	9b01      	ldr	r3, [sp, #4]
 800c9ec:	9a07      	ldr	r2, [sp, #28]
 800c9ee:	685b      	ldr	r3, [r3, #4]
 800c9f0:	2662      	movs	r6, #98	; 0x62
 800c9f2:	6013      	str	r3, [r2, #0]
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	9a02      	ldr	r2, [sp, #8]
 800c9f8:	612b      	str	r3, [r5, #16]
 800c9fa:	6013      	str	r3, [r2, #0]
 800c9fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9fe:	601d      	str	r5, [r3, #0]
 800ca00:	e739      	b.n	800c876 <__gethex+0x112>
 800ca02:	9900      	ldr	r1, [sp, #0]
 800ca04:	0028      	movs	r0, r5
 800ca06:	3901      	subs	r1, #1
 800ca08:	f000 fdf8 	bl	800d5fc <__any_on>
 800ca0c:	2800      	cmp	r0, #0
 800ca0e:	d1ec      	bne.n	800c9ea <__gethex+0x286>
 800ca10:	0029      	movs	r1, r5
 800ca12:	9803      	ldr	r0, [sp, #12]
 800ca14:	f000 f9d2 	bl	800cdbc <_Bfree>
 800ca18:	2300      	movs	r3, #0
 800ca1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca1c:	2650      	movs	r6, #80	; 0x50
 800ca1e:	6013      	str	r3, [r2, #0]
 800ca20:	e729      	b.n	800c876 <__gethex+0x112>
 800ca22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d1f3      	bne.n	800ca10 <__gethex+0x2ac>
 800ca28:	e7df      	b.n	800c9ea <__gethex+0x286>
 800ca2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d1dc      	bne.n	800c9ea <__gethex+0x286>
 800ca30:	e7ee      	b.n	800ca10 <__gethex+0x2ac>
 800ca32:	46c0      	nop			; (mov r8, r8)
 800ca34:	080148d4 	.word	0x080148d4
 800ca38:	08014a31 	.word	0x08014a31
 800ca3c:	08014a42 	.word	0x08014a42
 800ca40:	1e77      	subs	r7, r6, #1
 800ca42:	2c00      	cmp	r4, #0
 800ca44:	d12f      	bne.n	800caa6 <__gethex+0x342>
 800ca46:	2f00      	cmp	r7, #0
 800ca48:	d004      	beq.n	800ca54 <__gethex+0x2f0>
 800ca4a:	0039      	movs	r1, r7
 800ca4c:	0028      	movs	r0, r5
 800ca4e:	f000 fdd5 	bl	800d5fc <__any_on>
 800ca52:	0004      	movs	r4, r0
 800ca54:	231f      	movs	r3, #31
 800ca56:	117a      	asrs	r2, r7, #5
 800ca58:	401f      	ands	r7, r3
 800ca5a:	3b1e      	subs	r3, #30
 800ca5c:	40bb      	lsls	r3, r7
 800ca5e:	9902      	ldr	r1, [sp, #8]
 800ca60:	0092      	lsls	r2, r2, #2
 800ca62:	5852      	ldr	r2, [r2, r1]
 800ca64:	421a      	tst	r2, r3
 800ca66:	d001      	beq.n	800ca6c <__gethex+0x308>
 800ca68:	2302      	movs	r3, #2
 800ca6a:	431c      	orrs	r4, r3
 800ca6c:	9b00      	ldr	r3, [sp, #0]
 800ca6e:	0031      	movs	r1, r6
 800ca70:	1b9b      	subs	r3, r3, r6
 800ca72:	2602      	movs	r6, #2
 800ca74:	0028      	movs	r0, r5
 800ca76:	9300      	str	r3, [sp, #0]
 800ca78:	f7ff fe0a 	bl	800c690 <rshift>
 800ca7c:	9b01      	ldr	r3, [sp, #4]
 800ca7e:	685f      	ldr	r7, [r3, #4]
 800ca80:	2c00      	cmp	r4, #0
 800ca82:	d041      	beq.n	800cb08 <__gethex+0x3a4>
 800ca84:	9b01      	ldr	r3, [sp, #4]
 800ca86:	68db      	ldr	r3, [r3, #12]
 800ca88:	2b02      	cmp	r3, #2
 800ca8a:	d010      	beq.n	800caae <__gethex+0x34a>
 800ca8c:	2b03      	cmp	r3, #3
 800ca8e:	d012      	beq.n	800cab6 <__gethex+0x352>
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	d106      	bne.n	800caa2 <__gethex+0x33e>
 800ca94:	07a2      	lsls	r2, r4, #30
 800ca96:	d504      	bpl.n	800caa2 <__gethex+0x33e>
 800ca98:	9a02      	ldr	r2, [sp, #8]
 800ca9a:	6812      	ldr	r2, [r2, #0]
 800ca9c:	4314      	orrs	r4, r2
 800ca9e:	421c      	tst	r4, r3
 800caa0:	d10c      	bne.n	800cabc <__gethex+0x358>
 800caa2:	2310      	movs	r3, #16
 800caa4:	e02f      	b.n	800cb06 <__gethex+0x3a2>
 800caa6:	2401      	movs	r4, #1
 800caa8:	e7d4      	b.n	800ca54 <__gethex+0x2f0>
 800caaa:	2601      	movs	r6, #1
 800caac:	e7e8      	b.n	800ca80 <__gethex+0x31c>
 800caae:	2301      	movs	r3, #1
 800cab0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cab2:	1a9b      	subs	r3, r3, r2
 800cab4:	930f      	str	r3, [sp, #60]	; 0x3c
 800cab6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d0f2      	beq.n	800caa2 <__gethex+0x33e>
 800cabc:	692b      	ldr	r3, [r5, #16]
 800cabe:	2000      	movs	r0, #0
 800cac0:	9302      	str	r3, [sp, #8]
 800cac2:	009b      	lsls	r3, r3, #2
 800cac4:	9304      	str	r3, [sp, #16]
 800cac6:	002b      	movs	r3, r5
 800cac8:	9a04      	ldr	r2, [sp, #16]
 800caca:	3314      	adds	r3, #20
 800cacc:	1899      	adds	r1, r3, r2
 800cace:	681a      	ldr	r2, [r3, #0]
 800cad0:	1c54      	adds	r4, r2, #1
 800cad2:	d01e      	beq.n	800cb12 <__gethex+0x3ae>
 800cad4:	3201      	adds	r2, #1
 800cad6:	601a      	str	r2, [r3, #0]
 800cad8:	002b      	movs	r3, r5
 800cada:	3314      	adds	r3, #20
 800cadc:	2e02      	cmp	r6, #2
 800cade:	d141      	bne.n	800cb64 <__gethex+0x400>
 800cae0:	9a01      	ldr	r2, [sp, #4]
 800cae2:	9900      	ldr	r1, [sp, #0]
 800cae4:	6812      	ldr	r2, [r2, #0]
 800cae6:	3a01      	subs	r2, #1
 800cae8:	428a      	cmp	r2, r1
 800caea:	d10b      	bne.n	800cb04 <__gethex+0x3a0>
 800caec:	221f      	movs	r2, #31
 800caee:	9800      	ldr	r0, [sp, #0]
 800caf0:	1149      	asrs	r1, r1, #5
 800caf2:	4002      	ands	r2, r0
 800caf4:	2001      	movs	r0, #1
 800caf6:	0004      	movs	r4, r0
 800caf8:	4094      	lsls	r4, r2
 800cafa:	0089      	lsls	r1, r1, #2
 800cafc:	58cb      	ldr	r3, [r1, r3]
 800cafe:	4223      	tst	r3, r4
 800cb00:	d000      	beq.n	800cb04 <__gethex+0x3a0>
 800cb02:	2601      	movs	r6, #1
 800cb04:	2320      	movs	r3, #32
 800cb06:	431e      	orrs	r6, r3
 800cb08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb0a:	601d      	str	r5, [r3, #0]
 800cb0c:	9b07      	ldr	r3, [sp, #28]
 800cb0e:	601f      	str	r7, [r3, #0]
 800cb10:	e6b1      	b.n	800c876 <__gethex+0x112>
 800cb12:	c301      	stmia	r3!, {r0}
 800cb14:	4299      	cmp	r1, r3
 800cb16:	d8da      	bhi.n	800cace <__gethex+0x36a>
 800cb18:	68ab      	ldr	r3, [r5, #8]
 800cb1a:	9a02      	ldr	r2, [sp, #8]
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	db18      	blt.n	800cb52 <__gethex+0x3ee>
 800cb20:	6869      	ldr	r1, [r5, #4]
 800cb22:	9803      	ldr	r0, [sp, #12]
 800cb24:	3101      	adds	r1, #1
 800cb26:	f000 f921 	bl	800cd6c <_Balloc>
 800cb2a:	1e04      	subs	r4, r0, #0
 800cb2c:	d104      	bne.n	800cb38 <__gethex+0x3d4>
 800cb2e:	0022      	movs	r2, r4
 800cb30:	2184      	movs	r1, #132	; 0x84
 800cb32:	4b1c      	ldr	r3, [pc, #112]	; (800cba4 <__gethex+0x440>)
 800cb34:	481c      	ldr	r0, [pc, #112]	; (800cba8 <__gethex+0x444>)
 800cb36:	e6c2      	b.n	800c8be <__gethex+0x15a>
 800cb38:	0029      	movs	r1, r5
 800cb3a:	692a      	ldr	r2, [r5, #16]
 800cb3c:	310c      	adds	r1, #12
 800cb3e:	3202      	adds	r2, #2
 800cb40:	0092      	lsls	r2, r2, #2
 800cb42:	300c      	adds	r0, #12
 800cb44:	f7ff fc77 	bl	800c436 <memcpy>
 800cb48:	0029      	movs	r1, r5
 800cb4a:	9803      	ldr	r0, [sp, #12]
 800cb4c:	f000 f936 	bl	800cdbc <_Bfree>
 800cb50:	0025      	movs	r5, r4
 800cb52:	692b      	ldr	r3, [r5, #16]
 800cb54:	1c5a      	adds	r2, r3, #1
 800cb56:	612a      	str	r2, [r5, #16]
 800cb58:	2201      	movs	r2, #1
 800cb5a:	3304      	adds	r3, #4
 800cb5c:	009b      	lsls	r3, r3, #2
 800cb5e:	18eb      	adds	r3, r5, r3
 800cb60:	605a      	str	r2, [r3, #4]
 800cb62:	e7b9      	b.n	800cad8 <__gethex+0x374>
 800cb64:	692a      	ldr	r2, [r5, #16]
 800cb66:	9902      	ldr	r1, [sp, #8]
 800cb68:	428a      	cmp	r2, r1
 800cb6a:	dd09      	ble.n	800cb80 <__gethex+0x41c>
 800cb6c:	2101      	movs	r1, #1
 800cb6e:	0028      	movs	r0, r5
 800cb70:	f7ff fd8e 	bl	800c690 <rshift>
 800cb74:	9b01      	ldr	r3, [sp, #4]
 800cb76:	3701      	adds	r7, #1
 800cb78:	689b      	ldr	r3, [r3, #8]
 800cb7a:	42bb      	cmp	r3, r7
 800cb7c:	dac1      	bge.n	800cb02 <__gethex+0x39e>
 800cb7e:	e6e4      	b.n	800c94a <__gethex+0x1e6>
 800cb80:	221f      	movs	r2, #31
 800cb82:	9c00      	ldr	r4, [sp, #0]
 800cb84:	9900      	ldr	r1, [sp, #0]
 800cb86:	2601      	movs	r6, #1
 800cb88:	4014      	ands	r4, r2
 800cb8a:	4211      	tst	r1, r2
 800cb8c:	d0ba      	beq.n	800cb04 <__gethex+0x3a0>
 800cb8e:	9a04      	ldr	r2, [sp, #16]
 800cb90:	189b      	adds	r3, r3, r2
 800cb92:	3b04      	subs	r3, #4
 800cb94:	6818      	ldr	r0, [r3, #0]
 800cb96:	f000 f9ab 	bl	800cef0 <__hi0bits>
 800cb9a:	2320      	movs	r3, #32
 800cb9c:	1b1b      	subs	r3, r3, r4
 800cb9e:	4298      	cmp	r0, r3
 800cba0:	dbe4      	blt.n	800cb6c <__gethex+0x408>
 800cba2:	e7af      	b.n	800cb04 <__gethex+0x3a0>
 800cba4:	08014a31 	.word	0x08014a31
 800cba8:	08014a42 	.word	0x08014a42

0800cbac <L_shift>:
 800cbac:	2308      	movs	r3, #8
 800cbae:	b570      	push	{r4, r5, r6, lr}
 800cbb0:	2520      	movs	r5, #32
 800cbb2:	1a9a      	subs	r2, r3, r2
 800cbb4:	0092      	lsls	r2, r2, #2
 800cbb6:	1aad      	subs	r5, r5, r2
 800cbb8:	6843      	ldr	r3, [r0, #4]
 800cbba:	6804      	ldr	r4, [r0, #0]
 800cbbc:	001e      	movs	r6, r3
 800cbbe:	40ae      	lsls	r6, r5
 800cbc0:	40d3      	lsrs	r3, r2
 800cbc2:	4334      	orrs	r4, r6
 800cbc4:	6004      	str	r4, [r0, #0]
 800cbc6:	6043      	str	r3, [r0, #4]
 800cbc8:	3004      	adds	r0, #4
 800cbca:	4288      	cmp	r0, r1
 800cbcc:	d3f4      	bcc.n	800cbb8 <L_shift+0xc>
 800cbce:	bd70      	pop	{r4, r5, r6, pc}

0800cbd0 <__match>:
 800cbd0:	b530      	push	{r4, r5, lr}
 800cbd2:	6803      	ldr	r3, [r0, #0]
 800cbd4:	780c      	ldrb	r4, [r1, #0]
 800cbd6:	3301      	adds	r3, #1
 800cbd8:	2c00      	cmp	r4, #0
 800cbda:	d102      	bne.n	800cbe2 <__match+0x12>
 800cbdc:	6003      	str	r3, [r0, #0]
 800cbde:	2001      	movs	r0, #1
 800cbe0:	bd30      	pop	{r4, r5, pc}
 800cbe2:	781a      	ldrb	r2, [r3, #0]
 800cbe4:	0015      	movs	r5, r2
 800cbe6:	3d41      	subs	r5, #65	; 0x41
 800cbe8:	2d19      	cmp	r5, #25
 800cbea:	d800      	bhi.n	800cbee <__match+0x1e>
 800cbec:	3220      	adds	r2, #32
 800cbee:	3101      	adds	r1, #1
 800cbf0:	42a2      	cmp	r2, r4
 800cbf2:	d0ef      	beq.n	800cbd4 <__match+0x4>
 800cbf4:	2000      	movs	r0, #0
 800cbf6:	e7f3      	b.n	800cbe0 <__match+0x10>

0800cbf8 <__hexnan>:
 800cbf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbfa:	680b      	ldr	r3, [r1, #0]
 800cbfc:	b08b      	sub	sp, #44	; 0x2c
 800cbfe:	9201      	str	r2, [sp, #4]
 800cc00:	9901      	ldr	r1, [sp, #4]
 800cc02:	115a      	asrs	r2, r3, #5
 800cc04:	0092      	lsls	r2, r2, #2
 800cc06:	188a      	adds	r2, r1, r2
 800cc08:	9202      	str	r2, [sp, #8]
 800cc0a:	0019      	movs	r1, r3
 800cc0c:	221f      	movs	r2, #31
 800cc0e:	4011      	ands	r1, r2
 800cc10:	9008      	str	r0, [sp, #32]
 800cc12:	9106      	str	r1, [sp, #24]
 800cc14:	4213      	tst	r3, r2
 800cc16:	d002      	beq.n	800cc1e <__hexnan+0x26>
 800cc18:	9b02      	ldr	r3, [sp, #8]
 800cc1a:	3304      	adds	r3, #4
 800cc1c:	9302      	str	r3, [sp, #8]
 800cc1e:	9b02      	ldr	r3, [sp, #8]
 800cc20:	2500      	movs	r5, #0
 800cc22:	1f1f      	subs	r7, r3, #4
 800cc24:	003e      	movs	r6, r7
 800cc26:	003c      	movs	r4, r7
 800cc28:	9b08      	ldr	r3, [sp, #32]
 800cc2a:	603d      	str	r5, [r7, #0]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	9507      	str	r5, [sp, #28]
 800cc30:	9305      	str	r3, [sp, #20]
 800cc32:	9503      	str	r5, [sp, #12]
 800cc34:	9b05      	ldr	r3, [sp, #20]
 800cc36:	3301      	adds	r3, #1
 800cc38:	9309      	str	r3, [sp, #36]	; 0x24
 800cc3a:	9b05      	ldr	r3, [sp, #20]
 800cc3c:	785b      	ldrb	r3, [r3, #1]
 800cc3e:	9304      	str	r3, [sp, #16]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d028      	beq.n	800cc96 <__hexnan+0x9e>
 800cc44:	9804      	ldr	r0, [sp, #16]
 800cc46:	f7ff fd78 	bl	800c73a <__hexdig_fun>
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d154      	bne.n	800ccf8 <__hexnan+0x100>
 800cc4e:	9b04      	ldr	r3, [sp, #16]
 800cc50:	2b20      	cmp	r3, #32
 800cc52:	d819      	bhi.n	800cc88 <__hexnan+0x90>
 800cc54:	9b03      	ldr	r3, [sp, #12]
 800cc56:	9a07      	ldr	r2, [sp, #28]
 800cc58:	4293      	cmp	r3, r2
 800cc5a:	dd12      	ble.n	800cc82 <__hexnan+0x8a>
 800cc5c:	42b4      	cmp	r4, r6
 800cc5e:	d206      	bcs.n	800cc6e <__hexnan+0x76>
 800cc60:	2d07      	cmp	r5, #7
 800cc62:	dc04      	bgt.n	800cc6e <__hexnan+0x76>
 800cc64:	002a      	movs	r2, r5
 800cc66:	0031      	movs	r1, r6
 800cc68:	0020      	movs	r0, r4
 800cc6a:	f7ff ff9f 	bl	800cbac <L_shift>
 800cc6e:	9b01      	ldr	r3, [sp, #4]
 800cc70:	2508      	movs	r5, #8
 800cc72:	429c      	cmp	r4, r3
 800cc74:	d905      	bls.n	800cc82 <__hexnan+0x8a>
 800cc76:	1f26      	subs	r6, r4, #4
 800cc78:	2500      	movs	r5, #0
 800cc7a:	0034      	movs	r4, r6
 800cc7c:	9b03      	ldr	r3, [sp, #12]
 800cc7e:	6035      	str	r5, [r6, #0]
 800cc80:	9307      	str	r3, [sp, #28]
 800cc82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc84:	9305      	str	r3, [sp, #20]
 800cc86:	e7d5      	b.n	800cc34 <__hexnan+0x3c>
 800cc88:	9b04      	ldr	r3, [sp, #16]
 800cc8a:	2b29      	cmp	r3, #41	; 0x29
 800cc8c:	d159      	bne.n	800cd42 <__hexnan+0x14a>
 800cc8e:	9b05      	ldr	r3, [sp, #20]
 800cc90:	9a08      	ldr	r2, [sp, #32]
 800cc92:	3302      	adds	r3, #2
 800cc94:	6013      	str	r3, [r2, #0]
 800cc96:	9b03      	ldr	r3, [sp, #12]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d052      	beq.n	800cd42 <__hexnan+0x14a>
 800cc9c:	42b4      	cmp	r4, r6
 800cc9e:	d206      	bcs.n	800ccae <__hexnan+0xb6>
 800cca0:	2d07      	cmp	r5, #7
 800cca2:	dc04      	bgt.n	800ccae <__hexnan+0xb6>
 800cca4:	002a      	movs	r2, r5
 800cca6:	0031      	movs	r1, r6
 800cca8:	0020      	movs	r0, r4
 800ccaa:	f7ff ff7f 	bl	800cbac <L_shift>
 800ccae:	9b01      	ldr	r3, [sp, #4]
 800ccb0:	429c      	cmp	r4, r3
 800ccb2:	d935      	bls.n	800cd20 <__hexnan+0x128>
 800ccb4:	001a      	movs	r2, r3
 800ccb6:	0023      	movs	r3, r4
 800ccb8:	cb02      	ldmia	r3!, {r1}
 800ccba:	c202      	stmia	r2!, {r1}
 800ccbc:	429f      	cmp	r7, r3
 800ccbe:	d2fb      	bcs.n	800ccb8 <__hexnan+0xc0>
 800ccc0:	9b02      	ldr	r3, [sp, #8]
 800ccc2:	1c62      	adds	r2, r4, #1
 800ccc4:	1ed9      	subs	r1, r3, #3
 800ccc6:	2304      	movs	r3, #4
 800ccc8:	4291      	cmp	r1, r2
 800ccca:	d305      	bcc.n	800ccd8 <__hexnan+0xe0>
 800cccc:	9b02      	ldr	r3, [sp, #8]
 800ccce:	3b04      	subs	r3, #4
 800ccd0:	1b1b      	subs	r3, r3, r4
 800ccd2:	089b      	lsrs	r3, r3, #2
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	009b      	lsls	r3, r3, #2
 800ccd8:	9a01      	ldr	r2, [sp, #4]
 800ccda:	18d3      	adds	r3, r2, r3
 800ccdc:	2200      	movs	r2, #0
 800ccde:	c304      	stmia	r3!, {r2}
 800cce0:	429f      	cmp	r7, r3
 800cce2:	d2fc      	bcs.n	800ccde <__hexnan+0xe6>
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d104      	bne.n	800ccf4 <__hexnan+0xfc>
 800ccea:	9b01      	ldr	r3, [sp, #4]
 800ccec:	429f      	cmp	r7, r3
 800ccee:	d126      	bne.n	800cd3e <__hexnan+0x146>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	603b      	str	r3, [r7, #0]
 800ccf4:	2005      	movs	r0, #5
 800ccf6:	e025      	b.n	800cd44 <__hexnan+0x14c>
 800ccf8:	9b03      	ldr	r3, [sp, #12]
 800ccfa:	3501      	adds	r5, #1
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	9303      	str	r3, [sp, #12]
 800cd00:	2d08      	cmp	r5, #8
 800cd02:	dd06      	ble.n	800cd12 <__hexnan+0x11a>
 800cd04:	9b01      	ldr	r3, [sp, #4]
 800cd06:	429c      	cmp	r4, r3
 800cd08:	d9bb      	bls.n	800cc82 <__hexnan+0x8a>
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	2501      	movs	r5, #1
 800cd0e:	3c04      	subs	r4, #4
 800cd10:	6023      	str	r3, [r4, #0]
 800cd12:	220f      	movs	r2, #15
 800cd14:	6823      	ldr	r3, [r4, #0]
 800cd16:	4010      	ands	r0, r2
 800cd18:	011b      	lsls	r3, r3, #4
 800cd1a:	4303      	orrs	r3, r0
 800cd1c:	6023      	str	r3, [r4, #0]
 800cd1e:	e7b0      	b.n	800cc82 <__hexnan+0x8a>
 800cd20:	9b06      	ldr	r3, [sp, #24]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d0de      	beq.n	800cce4 <__hexnan+0xec>
 800cd26:	2320      	movs	r3, #32
 800cd28:	9a06      	ldr	r2, [sp, #24]
 800cd2a:	9902      	ldr	r1, [sp, #8]
 800cd2c:	1a9b      	subs	r3, r3, r2
 800cd2e:	2201      	movs	r2, #1
 800cd30:	4252      	negs	r2, r2
 800cd32:	40da      	lsrs	r2, r3
 800cd34:	3904      	subs	r1, #4
 800cd36:	680b      	ldr	r3, [r1, #0]
 800cd38:	4013      	ands	r3, r2
 800cd3a:	600b      	str	r3, [r1, #0]
 800cd3c:	e7d2      	b.n	800cce4 <__hexnan+0xec>
 800cd3e:	3f04      	subs	r7, #4
 800cd40:	e7d0      	b.n	800cce4 <__hexnan+0xec>
 800cd42:	2004      	movs	r0, #4
 800cd44:	b00b      	add	sp, #44	; 0x2c
 800cd46:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cd48 <__ascii_mbtowc>:
 800cd48:	b082      	sub	sp, #8
 800cd4a:	2900      	cmp	r1, #0
 800cd4c:	d100      	bne.n	800cd50 <__ascii_mbtowc+0x8>
 800cd4e:	a901      	add	r1, sp, #4
 800cd50:	1e10      	subs	r0, r2, #0
 800cd52:	d006      	beq.n	800cd62 <__ascii_mbtowc+0x1a>
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d006      	beq.n	800cd66 <__ascii_mbtowc+0x1e>
 800cd58:	7813      	ldrb	r3, [r2, #0]
 800cd5a:	600b      	str	r3, [r1, #0]
 800cd5c:	7810      	ldrb	r0, [r2, #0]
 800cd5e:	1e43      	subs	r3, r0, #1
 800cd60:	4198      	sbcs	r0, r3
 800cd62:	b002      	add	sp, #8
 800cd64:	4770      	bx	lr
 800cd66:	2002      	movs	r0, #2
 800cd68:	4240      	negs	r0, r0
 800cd6a:	e7fa      	b.n	800cd62 <__ascii_mbtowc+0x1a>

0800cd6c <_Balloc>:
 800cd6c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cd6e:	b570      	push	{r4, r5, r6, lr}
 800cd70:	0006      	movs	r6, r0
 800cd72:	000c      	movs	r4, r1
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d012      	beq.n	800cd9e <_Balloc+0x32>
 800cd78:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800cd7a:	00a2      	lsls	r2, r4, #2
 800cd7c:	189b      	adds	r3, r3, r2
 800cd7e:	6818      	ldr	r0, [r3, #0]
 800cd80:	2800      	cmp	r0, #0
 800cd82:	d115      	bne.n	800cdb0 <_Balloc+0x44>
 800cd84:	2101      	movs	r1, #1
 800cd86:	000d      	movs	r5, r1
 800cd88:	40a5      	lsls	r5, r4
 800cd8a:	1d6a      	adds	r2, r5, #5
 800cd8c:	0030      	movs	r0, r6
 800cd8e:	0092      	lsls	r2, r2, #2
 800cd90:	f003 face 	bl	8010330 <_calloc_r>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d009      	beq.n	800cdac <_Balloc+0x40>
 800cd98:	6044      	str	r4, [r0, #4]
 800cd9a:	6085      	str	r5, [r0, #8]
 800cd9c:	e00a      	b.n	800cdb4 <_Balloc+0x48>
 800cd9e:	2221      	movs	r2, #33	; 0x21
 800cda0:	2104      	movs	r1, #4
 800cda2:	f003 fac5 	bl	8010330 <_calloc_r>
 800cda6:	6470      	str	r0, [r6, #68]	; 0x44
 800cda8:	2800      	cmp	r0, #0
 800cdaa:	d1e5      	bne.n	800cd78 <_Balloc+0xc>
 800cdac:	2000      	movs	r0, #0
 800cdae:	bd70      	pop	{r4, r5, r6, pc}
 800cdb0:	6802      	ldr	r2, [r0, #0]
 800cdb2:	601a      	str	r2, [r3, #0]
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	6103      	str	r3, [r0, #16]
 800cdb8:	60c3      	str	r3, [r0, #12]
 800cdba:	e7f8      	b.n	800cdae <_Balloc+0x42>

0800cdbc <_Bfree>:
 800cdbc:	2900      	cmp	r1, #0
 800cdbe:	d006      	beq.n	800cdce <_Bfree+0x12>
 800cdc0:	684a      	ldr	r2, [r1, #4]
 800cdc2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cdc4:	0092      	lsls	r2, r2, #2
 800cdc6:	189b      	adds	r3, r3, r2
 800cdc8:	681a      	ldr	r2, [r3, #0]
 800cdca:	600a      	str	r2, [r1, #0]
 800cdcc:	6019      	str	r1, [r3, #0]
 800cdce:	4770      	bx	lr

0800cdd0 <__multadd>:
 800cdd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdd2:	000e      	movs	r6, r1
 800cdd4:	9001      	str	r0, [sp, #4]
 800cdd6:	000c      	movs	r4, r1
 800cdd8:	001d      	movs	r5, r3
 800cdda:	2000      	movs	r0, #0
 800cddc:	690f      	ldr	r7, [r1, #16]
 800cdde:	3614      	adds	r6, #20
 800cde0:	6833      	ldr	r3, [r6, #0]
 800cde2:	3001      	adds	r0, #1
 800cde4:	b299      	uxth	r1, r3
 800cde6:	4351      	muls	r1, r2
 800cde8:	0c1b      	lsrs	r3, r3, #16
 800cdea:	4353      	muls	r3, r2
 800cdec:	1949      	adds	r1, r1, r5
 800cdee:	0c0d      	lsrs	r5, r1, #16
 800cdf0:	195b      	adds	r3, r3, r5
 800cdf2:	0c1d      	lsrs	r5, r3, #16
 800cdf4:	b289      	uxth	r1, r1
 800cdf6:	041b      	lsls	r3, r3, #16
 800cdf8:	185b      	adds	r3, r3, r1
 800cdfa:	c608      	stmia	r6!, {r3}
 800cdfc:	4287      	cmp	r7, r0
 800cdfe:	dcef      	bgt.n	800cde0 <__multadd+0x10>
 800ce00:	2d00      	cmp	r5, #0
 800ce02:	d022      	beq.n	800ce4a <__multadd+0x7a>
 800ce04:	68a3      	ldr	r3, [r4, #8]
 800ce06:	42bb      	cmp	r3, r7
 800ce08:	dc19      	bgt.n	800ce3e <__multadd+0x6e>
 800ce0a:	6861      	ldr	r1, [r4, #4]
 800ce0c:	9801      	ldr	r0, [sp, #4]
 800ce0e:	3101      	adds	r1, #1
 800ce10:	f7ff ffac 	bl	800cd6c <_Balloc>
 800ce14:	1e06      	subs	r6, r0, #0
 800ce16:	d105      	bne.n	800ce24 <__multadd+0x54>
 800ce18:	0032      	movs	r2, r6
 800ce1a:	21ba      	movs	r1, #186	; 0xba
 800ce1c:	4b0c      	ldr	r3, [pc, #48]	; (800ce50 <__multadd+0x80>)
 800ce1e:	480d      	ldr	r0, [pc, #52]	; (800ce54 <__multadd+0x84>)
 800ce20:	f003 fa68 	bl	80102f4 <__assert_func>
 800ce24:	0021      	movs	r1, r4
 800ce26:	6922      	ldr	r2, [r4, #16]
 800ce28:	310c      	adds	r1, #12
 800ce2a:	3202      	adds	r2, #2
 800ce2c:	0092      	lsls	r2, r2, #2
 800ce2e:	300c      	adds	r0, #12
 800ce30:	f7ff fb01 	bl	800c436 <memcpy>
 800ce34:	0021      	movs	r1, r4
 800ce36:	9801      	ldr	r0, [sp, #4]
 800ce38:	f7ff ffc0 	bl	800cdbc <_Bfree>
 800ce3c:	0034      	movs	r4, r6
 800ce3e:	1d3b      	adds	r3, r7, #4
 800ce40:	009b      	lsls	r3, r3, #2
 800ce42:	18e3      	adds	r3, r4, r3
 800ce44:	605d      	str	r5, [r3, #4]
 800ce46:	1c7b      	adds	r3, r7, #1
 800ce48:	6123      	str	r3, [r4, #16]
 800ce4a:	0020      	movs	r0, r4
 800ce4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce4e:	46c0      	nop			; (mov r8, r8)
 800ce50:	08014a31 	.word	0x08014a31
 800ce54:	08014aa2 	.word	0x08014aa2

0800ce58 <__s2b>:
 800ce58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce5a:	0006      	movs	r6, r0
 800ce5c:	0018      	movs	r0, r3
 800ce5e:	000c      	movs	r4, r1
 800ce60:	3008      	adds	r0, #8
 800ce62:	2109      	movs	r1, #9
 800ce64:	9301      	str	r3, [sp, #4]
 800ce66:	0015      	movs	r5, r2
 800ce68:	f7f3 f9f2 	bl	8000250 <__divsi3>
 800ce6c:	2301      	movs	r3, #1
 800ce6e:	2100      	movs	r1, #0
 800ce70:	4283      	cmp	r3, r0
 800ce72:	db0a      	blt.n	800ce8a <__s2b+0x32>
 800ce74:	0030      	movs	r0, r6
 800ce76:	f7ff ff79 	bl	800cd6c <_Balloc>
 800ce7a:	1e01      	subs	r1, r0, #0
 800ce7c:	d108      	bne.n	800ce90 <__s2b+0x38>
 800ce7e:	000a      	movs	r2, r1
 800ce80:	4b19      	ldr	r3, [pc, #100]	; (800cee8 <__s2b+0x90>)
 800ce82:	481a      	ldr	r0, [pc, #104]	; (800ceec <__s2b+0x94>)
 800ce84:	31d3      	adds	r1, #211	; 0xd3
 800ce86:	f003 fa35 	bl	80102f4 <__assert_func>
 800ce8a:	005b      	lsls	r3, r3, #1
 800ce8c:	3101      	adds	r1, #1
 800ce8e:	e7ef      	b.n	800ce70 <__s2b+0x18>
 800ce90:	9b08      	ldr	r3, [sp, #32]
 800ce92:	6143      	str	r3, [r0, #20]
 800ce94:	2301      	movs	r3, #1
 800ce96:	6103      	str	r3, [r0, #16]
 800ce98:	2d09      	cmp	r5, #9
 800ce9a:	dd18      	ble.n	800cece <__s2b+0x76>
 800ce9c:	0023      	movs	r3, r4
 800ce9e:	3309      	adds	r3, #9
 800cea0:	001f      	movs	r7, r3
 800cea2:	9300      	str	r3, [sp, #0]
 800cea4:	1964      	adds	r4, r4, r5
 800cea6:	783b      	ldrb	r3, [r7, #0]
 800cea8:	220a      	movs	r2, #10
 800ceaa:	0030      	movs	r0, r6
 800ceac:	3b30      	subs	r3, #48	; 0x30
 800ceae:	f7ff ff8f 	bl	800cdd0 <__multadd>
 800ceb2:	3701      	adds	r7, #1
 800ceb4:	0001      	movs	r1, r0
 800ceb6:	42a7      	cmp	r7, r4
 800ceb8:	d1f5      	bne.n	800cea6 <__s2b+0x4e>
 800ceba:	002c      	movs	r4, r5
 800cebc:	9b00      	ldr	r3, [sp, #0]
 800cebe:	3c08      	subs	r4, #8
 800cec0:	191c      	adds	r4, r3, r4
 800cec2:	002f      	movs	r7, r5
 800cec4:	9b01      	ldr	r3, [sp, #4]
 800cec6:	429f      	cmp	r7, r3
 800cec8:	db04      	blt.n	800ced4 <__s2b+0x7c>
 800ceca:	0008      	movs	r0, r1
 800cecc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cece:	2509      	movs	r5, #9
 800ced0:	340a      	adds	r4, #10
 800ced2:	e7f6      	b.n	800cec2 <__s2b+0x6a>
 800ced4:	1b63      	subs	r3, r4, r5
 800ced6:	5ddb      	ldrb	r3, [r3, r7]
 800ced8:	220a      	movs	r2, #10
 800ceda:	0030      	movs	r0, r6
 800cedc:	3b30      	subs	r3, #48	; 0x30
 800cede:	f7ff ff77 	bl	800cdd0 <__multadd>
 800cee2:	3701      	adds	r7, #1
 800cee4:	0001      	movs	r1, r0
 800cee6:	e7ed      	b.n	800cec4 <__s2b+0x6c>
 800cee8:	08014a31 	.word	0x08014a31
 800ceec:	08014aa2 	.word	0x08014aa2

0800cef0 <__hi0bits>:
 800cef0:	0003      	movs	r3, r0
 800cef2:	0c02      	lsrs	r2, r0, #16
 800cef4:	2000      	movs	r0, #0
 800cef6:	4282      	cmp	r2, r0
 800cef8:	d101      	bne.n	800cefe <__hi0bits+0xe>
 800cefa:	041b      	lsls	r3, r3, #16
 800cefc:	3010      	adds	r0, #16
 800cefe:	0e1a      	lsrs	r2, r3, #24
 800cf00:	d101      	bne.n	800cf06 <__hi0bits+0x16>
 800cf02:	3008      	adds	r0, #8
 800cf04:	021b      	lsls	r3, r3, #8
 800cf06:	0f1a      	lsrs	r2, r3, #28
 800cf08:	d101      	bne.n	800cf0e <__hi0bits+0x1e>
 800cf0a:	3004      	adds	r0, #4
 800cf0c:	011b      	lsls	r3, r3, #4
 800cf0e:	0f9a      	lsrs	r2, r3, #30
 800cf10:	d101      	bne.n	800cf16 <__hi0bits+0x26>
 800cf12:	3002      	adds	r0, #2
 800cf14:	009b      	lsls	r3, r3, #2
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	db03      	blt.n	800cf22 <__hi0bits+0x32>
 800cf1a:	3001      	adds	r0, #1
 800cf1c:	005b      	lsls	r3, r3, #1
 800cf1e:	d400      	bmi.n	800cf22 <__hi0bits+0x32>
 800cf20:	2020      	movs	r0, #32
 800cf22:	4770      	bx	lr

0800cf24 <__lo0bits>:
 800cf24:	6803      	ldr	r3, [r0, #0]
 800cf26:	0001      	movs	r1, r0
 800cf28:	2207      	movs	r2, #7
 800cf2a:	0018      	movs	r0, r3
 800cf2c:	4010      	ands	r0, r2
 800cf2e:	4213      	tst	r3, r2
 800cf30:	d00d      	beq.n	800cf4e <__lo0bits+0x2a>
 800cf32:	3a06      	subs	r2, #6
 800cf34:	2000      	movs	r0, #0
 800cf36:	4213      	tst	r3, r2
 800cf38:	d105      	bne.n	800cf46 <__lo0bits+0x22>
 800cf3a:	3002      	adds	r0, #2
 800cf3c:	4203      	tst	r3, r0
 800cf3e:	d003      	beq.n	800cf48 <__lo0bits+0x24>
 800cf40:	40d3      	lsrs	r3, r2
 800cf42:	0010      	movs	r0, r2
 800cf44:	600b      	str	r3, [r1, #0]
 800cf46:	4770      	bx	lr
 800cf48:	089b      	lsrs	r3, r3, #2
 800cf4a:	600b      	str	r3, [r1, #0]
 800cf4c:	e7fb      	b.n	800cf46 <__lo0bits+0x22>
 800cf4e:	b29a      	uxth	r2, r3
 800cf50:	2a00      	cmp	r2, #0
 800cf52:	d101      	bne.n	800cf58 <__lo0bits+0x34>
 800cf54:	2010      	movs	r0, #16
 800cf56:	0c1b      	lsrs	r3, r3, #16
 800cf58:	b2da      	uxtb	r2, r3
 800cf5a:	2a00      	cmp	r2, #0
 800cf5c:	d101      	bne.n	800cf62 <__lo0bits+0x3e>
 800cf5e:	3008      	adds	r0, #8
 800cf60:	0a1b      	lsrs	r3, r3, #8
 800cf62:	071a      	lsls	r2, r3, #28
 800cf64:	d101      	bne.n	800cf6a <__lo0bits+0x46>
 800cf66:	3004      	adds	r0, #4
 800cf68:	091b      	lsrs	r3, r3, #4
 800cf6a:	079a      	lsls	r2, r3, #30
 800cf6c:	d101      	bne.n	800cf72 <__lo0bits+0x4e>
 800cf6e:	3002      	adds	r0, #2
 800cf70:	089b      	lsrs	r3, r3, #2
 800cf72:	07da      	lsls	r2, r3, #31
 800cf74:	d4e9      	bmi.n	800cf4a <__lo0bits+0x26>
 800cf76:	3001      	adds	r0, #1
 800cf78:	085b      	lsrs	r3, r3, #1
 800cf7a:	d1e6      	bne.n	800cf4a <__lo0bits+0x26>
 800cf7c:	2020      	movs	r0, #32
 800cf7e:	e7e2      	b.n	800cf46 <__lo0bits+0x22>

0800cf80 <__i2b>:
 800cf80:	b510      	push	{r4, lr}
 800cf82:	000c      	movs	r4, r1
 800cf84:	2101      	movs	r1, #1
 800cf86:	f7ff fef1 	bl	800cd6c <_Balloc>
 800cf8a:	2800      	cmp	r0, #0
 800cf8c:	d107      	bne.n	800cf9e <__i2b+0x1e>
 800cf8e:	2146      	movs	r1, #70	; 0x46
 800cf90:	4c05      	ldr	r4, [pc, #20]	; (800cfa8 <__i2b+0x28>)
 800cf92:	0002      	movs	r2, r0
 800cf94:	4b05      	ldr	r3, [pc, #20]	; (800cfac <__i2b+0x2c>)
 800cf96:	0020      	movs	r0, r4
 800cf98:	31ff      	adds	r1, #255	; 0xff
 800cf9a:	f003 f9ab 	bl	80102f4 <__assert_func>
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	6144      	str	r4, [r0, #20]
 800cfa2:	6103      	str	r3, [r0, #16]
 800cfa4:	bd10      	pop	{r4, pc}
 800cfa6:	46c0      	nop			; (mov r8, r8)
 800cfa8:	08014aa2 	.word	0x08014aa2
 800cfac:	08014a31 	.word	0x08014a31

0800cfb0 <__multiply>:
 800cfb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfb2:	0015      	movs	r5, r2
 800cfb4:	690a      	ldr	r2, [r1, #16]
 800cfb6:	692b      	ldr	r3, [r5, #16]
 800cfb8:	000c      	movs	r4, r1
 800cfba:	b08b      	sub	sp, #44	; 0x2c
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	da01      	bge.n	800cfc4 <__multiply+0x14>
 800cfc0:	002c      	movs	r4, r5
 800cfc2:	000d      	movs	r5, r1
 800cfc4:	6927      	ldr	r7, [r4, #16]
 800cfc6:	692e      	ldr	r6, [r5, #16]
 800cfc8:	6861      	ldr	r1, [r4, #4]
 800cfca:	19bb      	adds	r3, r7, r6
 800cfcc:	9303      	str	r3, [sp, #12]
 800cfce:	68a3      	ldr	r3, [r4, #8]
 800cfd0:	19ba      	adds	r2, r7, r6
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	da00      	bge.n	800cfd8 <__multiply+0x28>
 800cfd6:	3101      	adds	r1, #1
 800cfd8:	f7ff fec8 	bl	800cd6c <_Balloc>
 800cfdc:	9002      	str	r0, [sp, #8]
 800cfde:	2800      	cmp	r0, #0
 800cfe0:	d106      	bne.n	800cff0 <__multiply+0x40>
 800cfe2:	21b1      	movs	r1, #177	; 0xb1
 800cfe4:	4b48      	ldr	r3, [pc, #288]	; (800d108 <__multiply+0x158>)
 800cfe6:	4849      	ldr	r0, [pc, #292]	; (800d10c <__multiply+0x15c>)
 800cfe8:	9a02      	ldr	r2, [sp, #8]
 800cfea:	0049      	lsls	r1, r1, #1
 800cfec:	f003 f982 	bl	80102f4 <__assert_func>
 800cff0:	9b02      	ldr	r3, [sp, #8]
 800cff2:	2200      	movs	r2, #0
 800cff4:	3314      	adds	r3, #20
 800cff6:	469c      	mov	ip, r3
 800cff8:	19bb      	adds	r3, r7, r6
 800cffa:	009b      	lsls	r3, r3, #2
 800cffc:	4463      	add	r3, ip
 800cffe:	9304      	str	r3, [sp, #16]
 800d000:	4663      	mov	r3, ip
 800d002:	9904      	ldr	r1, [sp, #16]
 800d004:	428b      	cmp	r3, r1
 800d006:	d32a      	bcc.n	800d05e <__multiply+0xae>
 800d008:	0023      	movs	r3, r4
 800d00a:	00bf      	lsls	r7, r7, #2
 800d00c:	3314      	adds	r3, #20
 800d00e:	3514      	adds	r5, #20
 800d010:	9308      	str	r3, [sp, #32]
 800d012:	00b6      	lsls	r6, r6, #2
 800d014:	19db      	adds	r3, r3, r7
 800d016:	9305      	str	r3, [sp, #20]
 800d018:	19ab      	adds	r3, r5, r6
 800d01a:	9309      	str	r3, [sp, #36]	; 0x24
 800d01c:	2304      	movs	r3, #4
 800d01e:	9306      	str	r3, [sp, #24]
 800d020:	0023      	movs	r3, r4
 800d022:	9a05      	ldr	r2, [sp, #20]
 800d024:	3315      	adds	r3, #21
 800d026:	9501      	str	r5, [sp, #4]
 800d028:	429a      	cmp	r2, r3
 800d02a:	d305      	bcc.n	800d038 <__multiply+0x88>
 800d02c:	1b13      	subs	r3, r2, r4
 800d02e:	3b15      	subs	r3, #21
 800d030:	089b      	lsrs	r3, r3, #2
 800d032:	3301      	adds	r3, #1
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	9306      	str	r3, [sp, #24]
 800d038:	9b01      	ldr	r3, [sp, #4]
 800d03a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d310      	bcc.n	800d062 <__multiply+0xb2>
 800d040:	9b03      	ldr	r3, [sp, #12]
 800d042:	2b00      	cmp	r3, #0
 800d044:	dd05      	ble.n	800d052 <__multiply+0xa2>
 800d046:	9b04      	ldr	r3, [sp, #16]
 800d048:	3b04      	subs	r3, #4
 800d04a:	9304      	str	r3, [sp, #16]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d056      	beq.n	800d100 <__multiply+0x150>
 800d052:	9b02      	ldr	r3, [sp, #8]
 800d054:	9a03      	ldr	r2, [sp, #12]
 800d056:	0018      	movs	r0, r3
 800d058:	611a      	str	r2, [r3, #16]
 800d05a:	b00b      	add	sp, #44	; 0x2c
 800d05c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d05e:	c304      	stmia	r3!, {r2}
 800d060:	e7cf      	b.n	800d002 <__multiply+0x52>
 800d062:	9b01      	ldr	r3, [sp, #4]
 800d064:	6818      	ldr	r0, [r3, #0]
 800d066:	b280      	uxth	r0, r0
 800d068:	2800      	cmp	r0, #0
 800d06a:	d01e      	beq.n	800d0aa <__multiply+0xfa>
 800d06c:	4667      	mov	r7, ip
 800d06e:	2500      	movs	r5, #0
 800d070:	9e08      	ldr	r6, [sp, #32]
 800d072:	ce02      	ldmia	r6!, {r1}
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	9307      	str	r3, [sp, #28]
 800d078:	b28b      	uxth	r3, r1
 800d07a:	4343      	muls	r3, r0
 800d07c:	001a      	movs	r2, r3
 800d07e:	466b      	mov	r3, sp
 800d080:	8b9b      	ldrh	r3, [r3, #28]
 800d082:	18d3      	adds	r3, r2, r3
 800d084:	195b      	adds	r3, r3, r5
 800d086:	0c0d      	lsrs	r5, r1, #16
 800d088:	4345      	muls	r5, r0
 800d08a:	9a07      	ldr	r2, [sp, #28]
 800d08c:	0c11      	lsrs	r1, r2, #16
 800d08e:	1869      	adds	r1, r5, r1
 800d090:	0c1a      	lsrs	r2, r3, #16
 800d092:	188a      	adds	r2, r1, r2
 800d094:	b29b      	uxth	r3, r3
 800d096:	0c15      	lsrs	r5, r2, #16
 800d098:	0412      	lsls	r2, r2, #16
 800d09a:	431a      	orrs	r2, r3
 800d09c:	9b05      	ldr	r3, [sp, #20]
 800d09e:	c704      	stmia	r7!, {r2}
 800d0a0:	42b3      	cmp	r3, r6
 800d0a2:	d8e6      	bhi.n	800d072 <__multiply+0xc2>
 800d0a4:	4663      	mov	r3, ip
 800d0a6:	9a06      	ldr	r2, [sp, #24]
 800d0a8:	509d      	str	r5, [r3, r2]
 800d0aa:	9b01      	ldr	r3, [sp, #4]
 800d0ac:	6818      	ldr	r0, [r3, #0]
 800d0ae:	0c00      	lsrs	r0, r0, #16
 800d0b0:	d020      	beq.n	800d0f4 <__multiply+0x144>
 800d0b2:	4663      	mov	r3, ip
 800d0b4:	0025      	movs	r5, r4
 800d0b6:	4661      	mov	r1, ip
 800d0b8:	2700      	movs	r7, #0
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	3514      	adds	r5, #20
 800d0be:	682a      	ldr	r2, [r5, #0]
 800d0c0:	680e      	ldr	r6, [r1, #0]
 800d0c2:	b292      	uxth	r2, r2
 800d0c4:	4342      	muls	r2, r0
 800d0c6:	0c36      	lsrs	r6, r6, #16
 800d0c8:	1992      	adds	r2, r2, r6
 800d0ca:	19d2      	adds	r2, r2, r7
 800d0cc:	0416      	lsls	r6, r2, #16
 800d0ce:	b29b      	uxth	r3, r3
 800d0d0:	431e      	orrs	r6, r3
 800d0d2:	600e      	str	r6, [r1, #0]
 800d0d4:	cd40      	ldmia	r5!, {r6}
 800d0d6:	684b      	ldr	r3, [r1, #4]
 800d0d8:	0c36      	lsrs	r6, r6, #16
 800d0da:	4346      	muls	r6, r0
 800d0dc:	b29b      	uxth	r3, r3
 800d0de:	0c12      	lsrs	r2, r2, #16
 800d0e0:	18f3      	adds	r3, r6, r3
 800d0e2:	189b      	adds	r3, r3, r2
 800d0e4:	9a05      	ldr	r2, [sp, #20]
 800d0e6:	0c1f      	lsrs	r7, r3, #16
 800d0e8:	3104      	adds	r1, #4
 800d0ea:	42aa      	cmp	r2, r5
 800d0ec:	d8e7      	bhi.n	800d0be <__multiply+0x10e>
 800d0ee:	4662      	mov	r2, ip
 800d0f0:	9906      	ldr	r1, [sp, #24]
 800d0f2:	5053      	str	r3, [r2, r1]
 800d0f4:	9b01      	ldr	r3, [sp, #4]
 800d0f6:	3304      	adds	r3, #4
 800d0f8:	9301      	str	r3, [sp, #4]
 800d0fa:	2304      	movs	r3, #4
 800d0fc:	449c      	add	ip, r3
 800d0fe:	e79b      	b.n	800d038 <__multiply+0x88>
 800d100:	9b03      	ldr	r3, [sp, #12]
 800d102:	3b01      	subs	r3, #1
 800d104:	9303      	str	r3, [sp, #12]
 800d106:	e79b      	b.n	800d040 <__multiply+0x90>
 800d108:	08014a31 	.word	0x08014a31
 800d10c:	08014aa2 	.word	0x08014aa2

0800d110 <__pow5mult>:
 800d110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d112:	2303      	movs	r3, #3
 800d114:	0015      	movs	r5, r2
 800d116:	0007      	movs	r7, r0
 800d118:	000e      	movs	r6, r1
 800d11a:	401a      	ands	r2, r3
 800d11c:	421d      	tst	r5, r3
 800d11e:	d008      	beq.n	800d132 <__pow5mult+0x22>
 800d120:	491a      	ldr	r1, [pc, #104]	; (800d18c <__pow5mult+0x7c>)
 800d122:	3a01      	subs	r2, #1
 800d124:	0092      	lsls	r2, r2, #2
 800d126:	5852      	ldr	r2, [r2, r1]
 800d128:	2300      	movs	r3, #0
 800d12a:	0031      	movs	r1, r6
 800d12c:	f7ff fe50 	bl	800cdd0 <__multadd>
 800d130:	0006      	movs	r6, r0
 800d132:	10ad      	asrs	r5, r5, #2
 800d134:	d027      	beq.n	800d186 <__pow5mult+0x76>
 800d136:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800d138:	2c00      	cmp	r4, #0
 800d13a:	d107      	bne.n	800d14c <__pow5mult+0x3c>
 800d13c:	0038      	movs	r0, r7
 800d13e:	4914      	ldr	r1, [pc, #80]	; (800d190 <__pow5mult+0x80>)
 800d140:	f7ff ff1e 	bl	800cf80 <__i2b>
 800d144:	2300      	movs	r3, #0
 800d146:	0004      	movs	r4, r0
 800d148:	6438      	str	r0, [r7, #64]	; 0x40
 800d14a:	6003      	str	r3, [r0, #0]
 800d14c:	2301      	movs	r3, #1
 800d14e:	421d      	tst	r5, r3
 800d150:	d00a      	beq.n	800d168 <__pow5mult+0x58>
 800d152:	0031      	movs	r1, r6
 800d154:	0022      	movs	r2, r4
 800d156:	0038      	movs	r0, r7
 800d158:	f7ff ff2a 	bl	800cfb0 <__multiply>
 800d15c:	0031      	movs	r1, r6
 800d15e:	9001      	str	r0, [sp, #4]
 800d160:	0038      	movs	r0, r7
 800d162:	f7ff fe2b 	bl	800cdbc <_Bfree>
 800d166:	9e01      	ldr	r6, [sp, #4]
 800d168:	106d      	asrs	r5, r5, #1
 800d16a:	d00c      	beq.n	800d186 <__pow5mult+0x76>
 800d16c:	6820      	ldr	r0, [r4, #0]
 800d16e:	2800      	cmp	r0, #0
 800d170:	d107      	bne.n	800d182 <__pow5mult+0x72>
 800d172:	0022      	movs	r2, r4
 800d174:	0021      	movs	r1, r4
 800d176:	0038      	movs	r0, r7
 800d178:	f7ff ff1a 	bl	800cfb0 <__multiply>
 800d17c:	2300      	movs	r3, #0
 800d17e:	6020      	str	r0, [r4, #0]
 800d180:	6003      	str	r3, [r0, #0]
 800d182:	0004      	movs	r4, r0
 800d184:	e7e2      	b.n	800d14c <__pow5mult+0x3c>
 800d186:	0030      	movs	r0, r6
 800d188:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d18a:	46c0      	nop			; (mov r8, r8)
 800d18c:	08014bf0 	.word	0x08014bf0
 800d190:	00000271 	.word	0x00000271

0800d194 <__lshift>:
 800d194:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d196:	000c      	movs	r4, r1
 800d198:	0017      	movs	r7, r2
 800d19a:	6923      	ldr	r3, [r4, #16]
 800d19c:	1155      	asrs	r5, r2, #5
 800d19e:	b087      	sub	sp, #28
 800d1a0:	18eb      	adds	r3, r5, r3
 800d1a2:	9302      	str	r3, [sp, #8]
 800d1a4:	3301      	adds	r3, #1
 800d1a6:	9301      	str	r3, [sp, #4]
 800d1a8:	6849      	ldr	r1, [r1, #4]
 800d1aa:	68a3      	ldr	r3, [r4, #8]
 800d1ac:	9004      	str	r0, [sp, #16]
 800d1ae:	9a01      	ldr	r2, [sp, #4]
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	db10      	blt.n	800d1d6 <__lshift+0x42>
 800d1b4:	9804      	ldr	r0, [sp, #16]
 800d1b6:	f7ff fdd9 	bl	800cd6c <_Balloc>
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	0002      	movs	r2, r0
 800d1be:	0006      	movs	r6, r0
 800d1c0:	0019      	movs	r1, r3
 800d1c2:	3214      	adds	r2, #20
 800d1c4:	4298      	cmp	r0, r3
 800d1c6:	d10c      	bne.n	800d1e2 <__lshift+0x4e>
 800d1c8:	31df      	adds	r1, #223	; 0xdf
 800d1ca:	0032      	movs	r2, r6
 800d1cc:	4b26      	ldr	r3, [pc, #152]	; (800d268 <__lshift+0xd4>)
 800d1ce:	4827      	ldr	r0, [pc, #156]	; (800d26c <__lshift+0xd8>)
 800d1d0:	31ff      	adds	r1, #255	; 0xff
 800d1d2:	f003 f88f 	bl	80102f4 <__assert_func>
 800d1d6:	3101      	adds	r1, #1
 800d1d8:	005b      	lsls	r3, r3, #1
 800d1da:	e7e8      	b.n	800d1ae <__lshift+0x1a>
 800d1dc:	0098      	lsls	r0, r3, #2
 800d1de:	5011      	str	r1, [r2, r0]
 800d1e0:	3301      	adds	r3, #1
 800d1e2:	42ab      	cmp	r3, r5
 800d1e4:	dbfa      	blt.n	800d1dc <__lshift+0x48>
 800d1e6:	43eb      	mvns	r3, r5
 800d1e8:	17db      	asrs	r3, r3, #31
 800d1ea:	401d      	ands	r5, r3
 800d1ec:	211f      	movs	r1, #31
 800d1ee:	0023      	movs	r3, r4
 800d1f0:	0038      	movs	r0, r7
 800d1f2:	00ad      	lsls	r5, r5, #2
 800d1f4:	1955      	adds	r5, r2, r5
 800d1f6:	6922      	ldr	r2, [r4, #16]
 800d1f8:	3314      	adds	r3, #20
 800d1fa:	0092      	lsls	r2, r2, #2
 800d1fc:	4008      	ands	r0, r1
 800d1fe:	4684      	mov	ip, r0
 800d200:	189a      	adds	r2, r3, r2
 800d202:	420f      	tst	r7, r1
 800d204:	d02a      	beq.n	800d25c <__lshift+0xc8>
 800d206:	3101      	adds	r1, #1
 800d208:	1a09      	subs	r1, r1, r0
 800d20a:	9105      	str	r1, [sp, #20]
 800d20c:	2100      	movs	r1, #0
 800d20e:	9503      	str	r5, [sp, #12]
 800d210:	4667      	mov	r7, ip
 800d212:	6818      	ldr	r0, [r3, #0]
 800d214:	40b8      	lsls	r0, r7
 800d216:	4308      	orrs	r0, r1
 800d218:	9903      	ldr	r1, [sp, #12]
 800d21a:	c101      	stmia	r1!, {r0}
 800d21c:	9103      	str	r1, [sp, #12]
 800d21e:	9805      	ldr	r0, [sp, #20]
 800d220:	cb02      	ldmia	r3!, {r1}
 800d222:	40c1      	lsrs	r1, r0
 800d224:	429a      	cmp	r2, r3
 800d226:	d8f3      	bhi.n	800d210 <__lshift+0x7c>
 800d228:	0020      	movs	r0, r4
 800d22a:	3015      	adds	r0, #21
 800d22c:	2304      	movs	r3, #4
 800d22e:	4282      	cmp	r2, r0
 800d230:	d304      	bcc.n	800d23c <__lshift+0xa8>
 800d232:	1b13      	subs	r3, r2, r4
 800d234:	3b15      	subs	r3, #21
 800d236:	089b      	lsrs	r3, r3, #2
 800d238:	3301      	adds	r3, #1
 800d23a:	009b      	lsls	r3, r3, #2
 800d23c:	50e9      	str	r1, [r5, r3]
 800d23e:	2900      	cmp	r1, #0
 800d240:	d002      	beq.n	800d248 <__lshift+0xb4>
 800d242:	9b02      	ldr	r3, [sp, #8]
 800d244:	3302      	adds	r3, #2
 800d246:	9301      	str	r3, [sp, #4]
 800d248:	9b01      	ldr	r3, [sp, #4]
 800d24a:	9804      	ldr	r0, [sp, #16]
 800d24c:	3b01      	subs	r3, #1
 800d24e:	0021      	movs	r1, r4
 800d250:	6133      	str	r3, [r6, #16]
 800d252:	f7ff fdb3 	bl	800cdbc <_Bfree>
 800d256:	0030      	movs	r0, r6
 800d258:	b007      	add	sp, #28
 800d25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d25c:	cb02      	ldmia	r3!, {r1}
 800d25e:	c502      	stmia	r5!, {r1}
 800d260:	429a      	cmp	r2, r3
 800d262:	d8fb      	bhi.n	800d25c <__lshift+0xc8>
 800d264:	e7f0      	b.n	800d248 <__lshift+0xb4>
 800d266:	46c0      	nop			; (mov r8, r8)
 800d268:	08014a31 	.word	0x08014a31
 800d26c:	08014aa2 	.word	0x08014aa2

0800d270 <__mcmp>:
 800d270:	b530      	push	{r4, r5, lr}
 800d272:	690b      	ldr	r3, [r1, #16]
 800d274:	6904      	ldr	r4, [r0, #16]
 800d276:	0002      	movs	r2, r0
 800d278:	1ae0      	subs	r0, r4, r3
 800d27a:	429c      	cmp	r4, r3
 800d27c:	d10e      	bne.n	800d29c <__mcmp+0x2c>
 800d27e:	3214      	adds	r2, #20
 800d280:	009b      	lsls	r3, r3, #2
 800d282:	3114      	adds	r1, #20
 800d284:	0014      	movs	r4, r2
 800d286:	18c9      	adds	r1, r1, r3
 800d288:	18d2      	adds	r2, r2, r3
 800d28a:	3a04      	subs	r2, #4
 800d28c:	3904      	subs	r1, #4
 800d28e:	6815      	ldr	r5, [r2, #0]
 800d290:	680b      	ldr	r3, [r1, #0]
 800d292:	429d      	cmp	r5, r3
 800d294:	d003      	beq.n	800d29e <__mcmp+0x2e>
 800d296:	2001      	movs	r0, #1
 800d298:	429d      	cmp	r5, r3
 800d29a:	d303      	bcc.n	800d2a4 <__mcmp+0x34>
 800d29c:	bd30      	pop	{r4, r5, pc}
 800d29e:	4294      	cmp	r4, r2
 800d2a0:	d3f3      	bcc.n	800d28a <__mcmp+0x1a>
 800d2a2:	e7fb      	b.n	800d29c <__mcmp+0x2c>
 800d2a4:	4240      	negs	r0, r0
 800d2a6:	e7f9      	b.n	800d29c <__mcmp+0x2c>

0800d2a8 <__mdiff>:
 800d2a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2aa:	000e      	movs	r6, r1
 800d2ac:	0007      	movs	r7, r0
 800d2ae:	0011      	movs	r1, r2
 800d2b0:	0030      	movs	r0, r6
 800d2b2:	b087      	sub	sp, #28
 800d2b4:	0014      	movs	r4, r2
 800d2b6:	f7ff ffdb 	bl	800d270 <__mcmp>
 800d2ba:	1e05      	subs	r5, r0, #0
 800d2bc:	d110      	bne.n	800d2e0 <__mdiff+0x38>
 800d2be:	0001      	movs	r1, r0
 800d2c0:	0038      	movs	r0, r7
 800d2c2:	f7ff fd53 	bl	800cd6c <_Balloc>
 800d2c6:	1e02      	subs	r2, r0, #0
 800d2c8:	d104      	bne.n	800d2d4 <__mdiff+0x2c>
 800d2ca:	4b3f      	ldr	r3, [pc, #252]	; (800d3c8 <__mdiff+0x120>)
 800d2cc:	483f      	ldr	r0, [pc, #252]	; (800d3cc <__mdiff+0x124>)
 800d2ce:	4940      	ldr	r1, [pc, #256]	; (800d3d0 <__mdiff+0x128>)
 800d2d0:	f003 f810 	bl	80102f4 <__assert_func>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	6145      	str	r5, [r0, #20]
 800d2d8:	6103      	str	r3, [r0, #16]
 800d2da:	0010      	movs	r0, r2
 800d2dc:	b007      	add	sp, #28
 800d2de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2e0:	2301      	movs	r3, #1
 800d2e2:	9301      	str	r3, [sp, #4]
 800d2e4:	2800      	cmp	r0, #0
 800d2e6:	db04      	blt.n	800d2f2 <__mdiff+0x4a>
 800d2e8:	0023      	movs	r3, r4
 800d2ea:	0034      	movs	r4, r6
 800d2ec:	001e      	movs	r6, r3
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	9301      	str	r3, [sp, #4]
 800d2f2:	0038      	movs	r0, r7
 800d2f4:	6861      	ldr	r1, [r4, #4]
 800d2f6:	f7ff fd39 	bl	800cd6c <_Balloc>
 800d2fa:	1e02      	subs	r2, r0, #0
 800d2fc:	d103      	bne.n	800d306 <__mdiff+0x5e>
 800d2fe:	4b32      	ldr	r3, [pc, #200]	; (800d3c8 <__mdiff+0x120>)
 800d300:	4832      	ldr	r0, [pc, #200]	; (800d3cc <__mdiff+0x124>)
 800d302:	4934      	ldr	r1, [pc, #208]	; (800d3d4 <__mdiff+0x12c>)
 800d304:	e7e4      	b.n	800d2d0 <__mdiff+0x28>
 800d306:	9b01      	ldr	r3, [sp, #4]
 800d308:	2700      	movs	r7, #0
 800d30a:	60c3      	str	r3, [r0, #12]
 800d30c:	6920      	ldr	r0, [r4, #16]
 800d30e:	3414      	adds	r4, #20
 800d310:	0083      	lsls	r3, r0, #2
 800d312:	18e3      	adds	r3, r4, r3
 800d314:	0021      	movs	r1, r4
 800d316:	9401      	str	r4, [sp, #4]
 800d318:	0034      	movs	r4, r6
 800d31a:	9302      	str	r3, [sp, #8]
 800d31c:	6933      	ldr	r3, [r6, #16]
 800d31e:	3414      	adds	r4, #20
 800d320:	009b      	lsls	r3, r3, #2
 800d322:	18e3      	adds	r3, r4, r3
 800d324:	9303      	str	r3, [sp, #12]
 800d326:	0013      	movs	r3, r2
 800d328:	3314      	adds	r3, #20
 800d32a:	469c      	mov	ip, r3
 800d32c:	9305      	str	r3, [sp, #20]
 800d32e:	9104      	str	r1, [sp, #16]
 800d330:	9b04      	ldr	r3, [sp, #16]
 800d332:	cc02      	ldmia	r4!, {r1}
 800d334:	cb20      	ldmia	r3!, {r5}
 800d336:	9304      	str	r3, [sp, #16]
 800d338:	b2ab      	uxth	r3, r5
 800d33a:	19df      	adds	r7, r3, r7
 800d33c:	b28b      	uxth	r3, r1
 800d33e:	1afb      	subs	r3, r7, r3
 800d340:	0c09      	lsrs	r1, r1, #16
 800d342:	0c2d      	lsrs	r5, r5, #16
 800d344:	1a6d      	subs	r5, r5, r1
 800d346:	1419      	asrs	r1, r3, #16
 800d348:	1869      	adds	r1, r5, r1
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	140f      	asrs	r7, r1, #16
 800d34e:	0409      	lsls	r1, r1, #16
 800d350:	4319      	orrs	r1, r3
 800d352:	4663      	mov	r3, ip
 800d354:	c302      	stmia	r3!, {r1}
 800d356:	469c      	mov	ip, r3
 800d358:	9b03      	ldr	r3, [sp, #12]
 800d35a:	42a3      	cmp	r3, r4
 800d35c:	d8e8      	bhi.n	800d330 <__mdiff+0x88>
 800d35e:	0031      	movs	r1, r6
 800d360:	9c03      	ldr	r4, [sp, #12]
 800d362:	3115      	adds	r1, #21
 800d364:	2304      	movs	r3, #4
 800d366:	428c      	cmp	r4, r1
 800d368:	d304      	bcc.n	800d374 <__mdiff+0xcc>
 800d36a:	1ba3      	subs	r3, r4, r6
 800d36c:	3b15      	subs	r3, #21
 800d36e:	089b      	lsrs	r3, r3, #2
 800d370:	3301      	adds	r3, #1
 800d372:	009b      	lsls	r3, r3, #2
 800d374:	9901      	ldr	r1, [sp, #4]
 800d376:	18cd      	adds	r5, r1, r3
 800d378:	9905      	ldr	r1, [sp, #20]
 800d37a:	002e      	movs	r6, r5
 800d37c:	18cb      	adds	r3, r1, r3
 800d37e:	469c      	mov	ip, r3
 800d380:	9902      	ldr	r1, [sp, #8]
 800d382:	428e      	cmp	r6, r1
 800d384:	d310      	bcc.n	800d3a8 <__mdiff+0x100>
 800d386:	9e02      	ldr	r6, [sp, #8]
 800d388:	1ee9      	subs	r1, r5, #3
 800d38a:	2400      	movs	r4, #0
 800d38c:	428e      	cmp	r6, r1
 800d38e:	d304      	bcc.n	800d39a <__mdiff+0xf2>
 800d390:	0031      	movs	r1, r6
 800d392:	3103      	adds	r1, #3
 800d394:	1b49      	subs	r1, r1, r5
 800d396:	0889      	lsrs	r1, r1, #2
 800d398:	008c      	lsls	r4, r1, #2
 800d39a:	191b      	adds	r3, r3, r4
 800d39c:	3b04      	subs	r3, #4
 800d39e:	6819      	ldr	r1, [r3, #0]
 800d3a0:	2900      	cmp	r1, #0
 800d3a2:	d00f      	beq.n	800d3c4 <__mdiff+0x11c>
 800d3a4:	6110      	str	r0, [r2, #16]
 800d3a6:	e798      	b.n	800d2da <__mdiff+0x32>
 800d3a8:	ce02      	ldmia	r6!, {r1}
 800d3aa:	b28c      	uxth	r4, r1
 800d3ac:	19e4      	adds	r4, r4, r7
 800d3ae:	0c0f      	lsrs	r7, r1, #16
 800d3b0:	1421      	asrs	r1, r4, #16
 800d3b2:	1879      	adds	r1, r7, r1
 800d3b4:	b2a4      	uxth	r4, r4
 800d3b6:	140f      	asrs	r7, r1, #16
 800d3b8:	0409      	lsls	r1, r1, #16
 800d3ba:	4321      	orrs	r1, r4
 800d3bc:	4664      	mov	r4, ip
 800d3be:	c402      	stmia	r4!, {r1}
 800d3c0:	46a4      	mov	ip, r4
 800d3c2:	e7dd      	b.n	800d380 <__mdiff+0xd8>
 800d3c4:	3801      	subs	r0, #1
 800d3c6:	e7e9      	b.n	800d39c <__mdiff+0xf4>
 800d3c8:	08014a31 	.word	0x08014a31
 800d3cc:	08014aa2 	.word	0x08014aa2
 800d3d0:	00000237 	.word	0x00000237
 800d3d4:	00000245 	.word	0x00000245

0800d3d8 <__ulp>:
 800d3d8:	2000      	movs	r0, #0
 800d3da:	4b0b      	ldr	r3, [pc, #44]	; (800d408 <__ulp+0x30>)
 800d3dc:	4019      	ands	r1, r3
 800d3de:	4b0b      	ldr	r3, [pc, #44]	; (800d40c <__ulp+0x34>)
 800d3e0:	18c9      	adds	r1, r1, r3
 800d3e2:	4281      	cmp	r1, r0
 800d3e4:	dc06      	bgt.n	800d3f4 <__ulp+0x1c>
 800d3e6:	4249      	negs	r1, r1
 800d3e8:	150b      	asrs	r3, r1, #20
 800d3ea:	2b13      	cmp	r3, #19
 800d3ec:	dc03      	bgt.n	800d3f6 <__ulp+0x1e>
 800d3ee:	2180      	movs	r1, #128	; 0x80
 800d3f0:	0309      	lsls	r1, r1, #12
 800d3f2:	4119      	asrs	r1, r3
 800d3f4:	4770      	bx	lr
 800d3f6:	3b14      	subs	r3, #20
 800d3f8:	2001      	movs	r0, #1
 800d3fa:	2b1e      	cmp	r3, #30
 800d3fc:	dc02      	bgt.n	800d404 <__ulp+0x2c>
 800d3fe:	2080      	movs	r0, #128	; 0x80
 800d400:	0600      	lsls	r0, r0, #24
 800d402:	40d8      	lsrs	r0, r3
 800d404:	2100      	movs	r1, #0
 800d406:	e7f5      	b.n	800d3f4 <__ulp+0x1c>
 800d408:	7ff00000 	.word	0x7ff00000
 800d40c:	fcc00000 	.word	0xfcc00000

0800d410 <__b2d>:
 800d410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d412:	0006      	movs	r6, r0
 800d414:	6903      	ldr	r3, [r0, #16]
 800d416:	3614      	adds	r6, #20
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	18f3      	adds	r3, r6, r3
 800d41c:	1f1d      	subs	r5, r3, #4
 800d41e:	682c      	ldr	r4, [r5, #0]
 800d420:	000f      	movs	r7, r1
 800d422:	0020      	movs	r0, r4
 800d424:	9301      	str	r3, [sp, #4]
 800d426:	f7ff fd63 	bl	800cef0 <__hi0bits>
 800d42a:	2220      	movs	r2, #32
 800d42c:	1a12      	subs	r2, r2, r0
 800d42e:	603a      	str	r2, [r7, #0]
 800d430:	0003      	movs	r3, r0
 800d432:	4a1c      	ldr	r2, [pc, #112]	; (800d4a4 <__b2d+0x94>)
 800d434:	280a      	cmp	r0, #10
 800d436:	dc15      	bgt.n	800d464 <__b2d+0x54>
 800d438:	210b      	movs	r1, #11
 800d43a:	0027      	movs	r7, r4
 800d43c:	1a09      	subs	r1, r1, r0
 800d43e:	40cf      	lsrs	r7, r1
 800d440:	433a      	orrs	r2, r7
 800d442:	468c      	mov	ip, r1
 800d444:	0011      	movs	r1, r2
 800d446:	2200      	movs	r2, #0
 800d448:	42ae      	cmp	r6, r5
 800d44a:	d202      	bcs.n	800d452 <__b2d+0x42>
 800d44c:	9a01      	ldr	r2, [sp, #4]
 800d44e:	3a08      	subs	r2, #8
 800d450:	6812      	ldr	r2, [r2, #0]
 800d452:	3315      	adds	r3, #21
 800d454:	409c      	lsls	r4, r3
 800d456:	4663      	mov	r3, ip
 800d458:	0027      	movs	r7, r4
 800d45a:	40da      	lsrs	r2, r3
 800d45c:	4317      	orrs	r7, r2
 800d45e:	0038      	movs	r0, r7
 800d460:	b003      	add	sp, #12
 800d462:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d464:	2700      	movs	r7, #0
 800d466:	42ae      	cmp	r6, r5
 800d468:	d202      	bcs.n	800d470 <__b2d+0x60>
 800d46a:	9d01      	ldr	r5, [sp, #4]
 800d46c:	3d08      	subs	r5, #8
 800d46e:	682f      	ldr	r7, [r5, #0]
 800d470:	210b      	movs	r1, #11
 800d472:	4249      	negs	r1, r1
 800d474:	468c      	mov	ip, r1
 800d476:	449c      	add	ip, r3
 800d478:	2b0b      	cmp	r3, #11
 800d47a:	d010      	beq.n	800d49e <__b2d+0x8e>
 800d47c:	4661      	mov	r1, ip
 800d47e:	2320      	movs	r3, #32
 800d480:	408c      	lsls	r4, r1
 800d482:	1a5b      	subs	r3, r3, r1
 800d484:	0039      	movs	r1, r7
 800d486:	40d9      	lsrs	r1, r3
 800d488:	430c      	orrs	r4, r1
 800d48a:	4322      	orrs	r2, r4
 800d48c:	0011      	movs	r1, r2
 800d48e:	2200      	movs	r2, #0
 800d490:	42b5      	cmp	r5, r6
 800d492:	d901      	bls.n	800d498 <__b2d+0x88>
 800d494:	3d04      	subs	r5, #4
 800d496:	682a      	ldr	r2, [r5, #0]
 800d498:	4664      	mov	r4, ip
 800d49a:	40a7      	lsls	r7, r4
 800d49c:	e7dd      	b.n	800d45a <__b2d+0x4a>
 800d49e:	4322      	orrs	r2, r4
 800d4a0:	0011      	movs	r1, r2
 800d4a2:	e7dc      	b.n	800d45e <__b2d+0x4e>
 800d4a4:	3ff00000 	.word	0x3ff00000

0800d4a8 <__d2b>:
 800d4a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4aa:	2101      	movs	r1, #1
 800d4ac:	0014      	movs	r4, r2
 800d4ae:	001d      	movs	r5, r3
 800d4b0:	9f08      	ldr	r7, [sp, #32]
 800d4b2:	f7ff fc5b 	bl	800cd6c <_Balloc>
 800d4b6:	1e06      	subs	r6, r0, #0
 800d4b8:	d105      	bne.n	800d4c6 <__d2b+0x1e>
 800d4ba:	0032      	movs	r2, r6
 800d4bc:	4b24      	ldr	r3, [pc, #144]	; (800d550 <__d2b+0xa8>)
 800d4be:	4825      	ldr	r0, [pc, #148]	; (800d554 <__d2b+0xac>)
 800d4c0:	4925      	ldr	r1, [pc, #148]	; (800d558 <__d2b+0xb0>)
 800d4c2:	f002 ff17 	bl	80102f4 <__assert_func>
 800d4c6:	032b      	lsls	r3, r5, #12
 800d4c8:	006d      	lsls	r5, r5, #1
 800d4ca:	0b1b      	lsrs	r3, r3, #12
 800d4cc:	0d6d      	lsrs	r5, r5, #21
 800d4ce:	d125      	bne.n	800d51c <__d2b+0x74>
 800d4d0:	9301      	str	r3, [sp, #4]
 800d4d2:	2c00      	cmp	r4, #0
 800d4d4:	d028      	beq.n	800d528 <__d2b+0x80>
 800d4d6:	4668      	mov	r0, sp
 800d4d8:	9400      	str	r4, [sp, #0]
 800d4da:	f7ff fd23 	bl	800cf24 <__lo0bits>
 800d4de:	9b01      	ldr	r3, [sp, #4]
 800d4e0:	9900      	ldr	r1, [sp, #0]
 800d4e2:	2800      	cmp	r0, #0
 800d4e4:	d01e      	beq.n	800d524 <__d2b+0x7c>
 800d4e6:	2220      	movs	r2, #32
 800d4e8:	001c      	movs	r4, r3
 800d4ea:	1a12      	subs	r2, r2, r0
 800d4ec:	4094      	lsls	r4, r2
 800d4ee:	0022      	movs	r2, r4
 800d4f0:	40c3      	lsrs	r3, r0
 800d4f2:	430a      	orrs	r2, r1
 800d4f4:	6172      	str	r2, [r6, #20]
 800d4f6:	9301      	str	r3, [sp, #4]
 800d4f8:	9c01      	ldr	r4, [sp, #4]
 800d4fa:	61b4      	str	r4, [r6, #24]
 800d4fc:	1e63      	subs	r3, r4, #1
 800d4fe:	419c      	sbcs	r4, r3
 800d500:	3401      	adds	r4, #1
 800d502:	6134      	str	r4, [r6, #16]
 800d504:	2d00      	cmp	r5, #0
 800d506:	d017      	beq.n	800d538 <__d2b+0x90>
 800d508:	2435      	movs	r4, #53	; 0x35
 800d50a:	4b14      	ldr	r3, [pc, #80]	; (800d55c <__d2b+0xb4>)
 800d50c:	18ed      	adds	r5, r5, r3
 800d50e:	182d      	adds	r5, r5, r0
 800d510:	603d      	str	r5, [r7, #0]
 800d512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d514:	1a24      	subs	r4, r4, r0
 800d516:	601c      	str	r4, [r3, #0]
 800d518:	0030      	movs	r0, r6
 800d51a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d51c:	2280      	movs	r2, #128	; 0x80
 800d51e:	0352      	lsls	r2, r2, #13
 800d520:	4313      	orrs	r3, r2
 800d522:	e7d5      	b.n	800d4d0 <__d2b+0x28>
 800d524:	6171      	str	r1, [r6, #20]
 800d526:	e7e7      	b.n	800d4f8 <__d2b+0x50>
 800d528:	a801      	add	r0, sp, #4
 800d52a:	f7ff fcfb 	bl	800cf24 <__lo0bits>
 800d52e:	9b01      	ldr	r3, [sp, #4]
 800d530:	2401      	movs	r4, #1
 800d532:	6173      	str	r3, [r6, #20]
 800d534:	3020      	adds	r0, #32
 800d536:	e7e4      	b.n	800d502 <__d2b+0x5a>
 800d538:	4b09      	ldr	r3, [pc, #36]	; (800d560 <__d2b+0xb8>)
 800d53a:	18c0      	adds	r0, r0, r3
 800d53c:	4b09      	ldr	r3, [pc, #36]	; (800d564 <__d2b+0xbc>)
 800d53e:	6038      	str	r0, [r7, #0]
 800d540:	18e3      	adds	r3, r4, r3
 800d542:	009b      	lsls	r3, r3, #2
 800d544:	18f3      	adds	r3, r6, r3
 800d546:	6958      	ldr	r0, [r3, #20]
 800d548:	f7ff fcd2 	bl	800cef0 <__hi0bits>
 800d54c:	0164      	lsls	r4, r4, #5
 800d54e:	e7e0      	b.n	800d512 <__d2b+0x6a>
 800d550:	08014a31 	.word	0x08014a31
 800d554:	08014aa2 	.word	0x08014aa2
 800d558:	0000030f 	.word	0x0000030f
 800d55c:	fffffbcd 	.word	0xfffffbcd
 800d560:	fffffbce 	.word	0xfffffbce
 800d564:	3fffffff 	.word	0x3fffffff

0800d568 <__ratio>:
 800d568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d56a:	b087      	sub	sp, #28
 800d56c:	000f      	movs	r7, r1
 800d56e:	a904      	add	r1, sp, #16
 800d570:	0006      	movs	r6, r0
 800d572:	f7ff ff4d 	bl	800d410 <__b2d>
 800d576:	9000      	str	r0, [sp, #0]
 800d578:	9101      	str	r1, [sp, #4]
 800d57a:	9c00      	ldr	r4, [sp, #0]
 800d57c:	9d01      	ldr	r5, [sp, #4]
 800d57e:	0038      	movs	r0, r7
 800d580:	a905      	add	r1, sp, #20
 800d582:	f7ff ff45 	bl	800d410 <__b2d>
 800d586:	9002      	str	r0, [sp, #8]
 800d588:	9103      	str	r1, [sp, #12]
 800d58a:	9a02      	ldr	r2, [sp, #8]
 800d58c:	9b03      	ldr	r3, [sp, #12]
 800d58e:	6930      	ldr	r0, [r6, #16]
 800d590:	6939      	ldr	r1, [r7, #16]
 800d592:	9e04      	ldr	r6, [sp, #16]
 800d594:	1a40      	subs	r0, r0, r1
 800d596:	9905      	ldr	r1, [sp, #20]
 800d598:	0140      	lsls	r0, r0, #5
 800d59a:	1a71      	subs	r1, r6, r1
 800d59c:	1841      	adds	r1, r0, r1
 800d59e:	0508      	lsls	r0, r1, #20
 800d5a0:	2900      	cmp	r1, #0
 800d5a2:	dd07      	ble.n	800d5b4 <__ratio+0x4c>
 800d5a4:	9901      	ldr	r1, [sp, #4]
 800d5a6:	1845      	adds	r5, r0, r1
 800d5a8:	0020      	movs	r0, r4
 800d5aa:	0029      	movs	r1, r5
 800d5ac:	f7f3 fc64 	bl	8000e78 <__aeabi_ddiv>
 800d5b0:	b007      	add	sp, #28
 800d5b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5b4:	9903      	ldr	r1, [sp, #12]
 800d5b6:	1a0b      	subs	r3, r1, r0
 800d5b8:	e7f6      	b.n	800d5a8 <__ratio+0x40>

0800d5ba <__copybits>:
 800d5ba:	b570      	push	{r4, r5, r6, lr}
 800d5bc:	0014      	movs	r4, r2
 800d5be:	0005      	movs	r5, r0
 800d5c0:	3901      	subs	r1, #1
 800d5c2:	6913      	ldr	r3, [r2, #16]
 800d5c4:	1149      	asrs	r1, r1, #5
 800d5c6:	3101      	adds	r1, #1
 800d5c8:	0089      	lsls	r1, r1, #2
 800d5ca:	3414      	adds	r4, #20
 800d5cc:	009b      	lsls	r3, r3, #2
 800d5ce:	1841      	adds	r1, r0, r1
 800d5d0:	18e3      	adds	r3, r4, r3
 800d5d2:	42a3      	cmp	r3, r4
 800d5d4:	d80d      	bhi.n	800d5f2 <__copybits+0x38>
 800d5d6:	0014      	movs	r4, r2
 800d5d8:	3411      	adds	r4, #17
 800d5da:	2500      	movs	r5, #0
 800d5dc:	429c      	cmp	r4, r3
 800d5de:	d803      	bhi.n	800d5e8 <__copybits+0x2e>
 800d5e0:	1a9b      	subs	r3, r3, r2
 800d5e2:	3b11      	subs	r3, #17
 800d5e4:	089b      	lsrs	r3, r3, #2
 800d5e6:	009d      	lsls	r5, r3, #2
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	1940      	adds	r0, r0, r5
 800d5ec:	4281      	cmp	r1, r0
 800d5ee:	d803      	bhi.n	800d5f8 <__copybits+0x3e>
 800d5f0:	bd70      	pop	{r4, r5, r6, pc}
 800d5f2:	cc40      	ldmia	r4!, {r6}
 800d5f4:	c540      	stmia	r5!, {r6}
 800d5f6:	e7ec      	b.n	800d5d2 <__copybits+0x18>
 800d5f8:	c008      	stmia	r0!, {r3}
 800d5fa:	e7f7      	b.n	800d5ec <__copybits+0x32>

0800d5fc <__any_on>:
 800d5fc:	0002      	movs	r2, r0
 800d5fe:	6900      	ldr	r0, [r0, #16]
 800d600:	b510      	push	{r4, lr}
 800d602:	3214      	adds	r2, #20
 800d604:	114b      	asrs	r3, r1, #5
 800d606:	4298      	cmp	r0, r3
 800d608:	db13      	blt.n	800d632 <__any_on+0x36>
 800d60a:	dd0c      	ble.n	800d626 <__any_on+0x2a>
 800d60c:	241f      	movs	r4, #31
 800d60e:	0008      	movs	r0, r1
 800d610:	4020      	ands	r0, r4
 800d612:	4221      	tst	r1, r4
 800d614:	d007      	beq.n	800d626 <__any_on+0x2a>
 800d616:	0099      	lsls	r1, r3, #2
 800d618:	588c      	ldr	r4, [r1, r2]
 800d61a:	0021      	movs	r1, r4
 800d61c:	40c1      	lsrs	r1, r0
 800d61e:	4081      	lsls	r1, r0
 800d620:	2001      	movs	r0, #1
 800d622:	428c      	cmp	r4, r1
 800d624:	d104      	bne.n	800d630 <__any_on+0x34>
 800d626:	009b      	lsls	r3, r3, #2
 800d628:	18d3      	adds	r3, r2, r3
 800d62a:	4293      	cmp	r3, r2
 800d62c:	d803      	bhi.n	800d636 <__any_on+0x3a>
 800d62e:	2000      	movs	r0, #0
 800d630:	bd10      	pop	{r4, pc}
 800d632:	0003      	movs	r3, r0
 800d634:	e7f7      	b.n	800d626 <__any_on+0x2a>
 800d636:	3b04      	subs	r3, #4
 800d638:	6819      	ldr	r1, [r3, #0]
 800d63a:	2900      	cmp	r1, #0
 800d63c:	d0f5      	beq.n	800d62a <__any_on+0x2e>
 800d63e:	2001      	movs	r0, #1
 800d640:	e7f6      	b.n	800d630 <__any_on+0x34>

0800d642 <__ascii_wctomb>:
 800d642:	0003      	movs	r3, r0
 800d644:	1e08      	subs	r0, r1, #0
 800d646:	d005      	beq.n	800d654 <__ascii_wctomb+0x12>
 800d648:	2aff      	cmp	r2, #255	; 0xff
 800d64a:	d904      	bls.n	800d656 <__ascii_wctomb+0x14>
 800d64c:	228a      	movs	r2, #138	; 0x8a
 800d64e:	2001      	movs	r0, #1
 800d650:	601a      	str	r2, [r3, #0]
 800d652:	4240      	negs	r0, r0
 800d654:	4770      	bx	lr
 800d656:	2001      	movs	r0, #1
 800d658:	700a      	strb	r2, [r1, #0]
 800d65a:	e7fb      	b.n	800d654 <__ascii_wctomb+0x12>

0800d65c <_svfprintf_r>:
 800d65c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d65e:	b0d9      	sub	sp, #356	; 0x164
 800d660:	001c      	movs	r4, r3
 800d662:	910b      	str	r1, [sp, #44]	; 0x2c
 800d664:	9208      	str	r2, [sp, #32]
 800d666:	900a      	str	r0, [sp, #40]	; 0x28
 800d668:	f002 fdae 	bl	80101c8 <_localeconv_r>
 800d66c:	6803      	ldr	r3, [r0, #0]
 800d66e:	0018      	movs	r0, r3
 800d670:	931c      	str	r3, [sp, #112]	; 0x70
 800d672:	f7f2 fd47 	bl	8000104 <strlen>
 800d676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d678:	9016      	str	r0, [sp, #88]	; 0x58
 800d67a:	899b      	ldrh	r3, [r3, #12]
 800d67c:	061b      	lsls	r3, r3, #24
 800d67e:	d517      	bpl.n	800d6b0 <_svfprintf_r+0x54>
 800d680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d682:	691b      	ldr	r3, [r3, #16]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d113      	bne.n	800d6b0 <_svfprintf_r+0x54>
 800d688:	2140      	movs	r1, #64	; 0x40
 800d68a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d68c:	f7fd fa94 	bl	800abb8 <_malloc_r>
 800d690:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d692:	6018      	str	r0, [r3, #0]
 800d694:	6118      	str	r0, [r3, #16]
 800d696:	2800      	cmp	r0, #0
 800d698:	d107      	bne.n	800d6aa <_svfprintf_r+0x4e>
 800d69a:	230c      	movs	r3, #12
 800d69c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d69e:	6013      	str	r3, [r2, #0]
 800d6a0:	3b0d      	subs	r3, #13
 800d6a2:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d6a6:	b059      	add	sp, #356	; 0x164
 800d6a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6aa:	2340      	movs	r3, #64	; 0x40
 800d6ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d6ae:	6153      	str	r3, [r2, #20]
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	932e      	str	r3, [sp, #184]	; 0xb8
 800d6b6:	932d      	str	r3, [sp, #180]	; 0xb4
 800d6b8:	930e      	str	r3, [sp, #56]	; 0x38
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	9214      	str	r2, [sp, #80]	; 0x50
 800d6be:	9315      	str	r3, [sp, #84]	; 0x54
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	af2f      	add	r7, sp, #188	; 0xbc
 800d6c4:	972c      	str	r7, [sp, #176]	; 0xb0
 800d6c6:	931f      	str	r3, [sp, #124]	; 0x7c
 800d6c8:	931e      	str	r3, [sp, #120]	; 0x78
 800d6ca:	9312      	str	r3, [sp, #72]	; 0x48
 800d6cc:	931b      	str	r3, [sp, #108]	; 0x6c
 800d6ce:	931d      	str	r3, [sp, #116]	; 0x74
 800d6d0:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6d2:	9d08      	ldr	r5, [sp, #32]
 800d6d4:	782b      	ldrb	r3, [r5, #0]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d002      	beq.n	800d6e0 <_svfprintf_r+0x84>
 800d6da:	2b25      	cmp	r3, #37	; 0x25
 800d6dc:	d000      	beq.n	800d6e0 <_svfprintf_r+0x84>
 800d6de:	e091      	b.n	800d804 <_svfprintf_r+0x1a8>
 800d6e0:	9b08      	ldr	r3, [sp, #32]
 800d6e2:	1aee      	subs	r6, r5, r3
 800d6e4:	429d      	cmp	r5, r3
 800d6e6:	d016      	beq.n	800d716 <_svfprintf_r+0xba>
 800d6e8:	603b      	str	r3, [r7, #0]
 800d6ea:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d6ec:	607e      	str	r6, [r7, #4]
 800d6ee:	199b      	adds	r3, r3, r6
 800d6f0:	932e      	str	r3, [sp, #184]	; 0xb8
 800d6f2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d6f4:	3708      	adds	r7, #8
 800d6f6:	3301      	adds	r3, #1
 800d6f8:	932d      	str	r3, [sp, #180]	; 0xb4
 800d6fa:	2b07      	cmp	r3, #7
 800d6fc:	dd08      	ble.n	800d710 <_svfprintf_r+0xb4>
 800d6fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d700:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d702:	aa2c      	add	r2, sp, #176	; 0xb0
 800d704:	f004 f83a 	bl	801177c <__ssprint_r>
 800d708:	2800      	cmp	r0, #0
 800d70a:	d000      	beq.n	800d70e <_svfprintf_r+0xb2>
 800d70c:	e1cf      	b.n	800daae <_svfprintf_r+0x452>
 800d70e:	af2f      	add	r7, sp, #188	; 0xbc
 800d710:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d712:	199b      	adds	r3, r3, r6
 800d714:	9317      	str	r3, [sp, #92]	; 0x5c
 800d716:	782b      	ldrb	r3, [r5, #0]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d101      	bne.n	800d720 <_svfprintf_r+0xc4>
 800d71c:	f001 f99e 	bl	800ea5c <_svfprintf_r+0x1400>
 800d720:	221b      	movs	r2, #27
 800d722:	2300      	movs	r3, #0
 800d724:	a91e      	add	r1, sp, #120	; 0x78
 800d726:	1852      	adds	r2, r2, r1
 800d728:	7013      	strb	r3, [r2, #0]
 800d72a:	2201      	movs	r2, #1
 800d72c:	001e      	movs	r6, r3
 800d72e:	4252      	negs	r2, r2
 800d730:	3501      	adds	r5, #1
 800d732:	9209      	str	r2, [sp, #36]	; 0x24
 800d734:	9318      	str	r3, [sp, #96]	; 0x60
 800d736:	1c6b      	adds	r3, r5, #1
 800d738:	9313      	str	r3, [sp, #76]	; 0x4c
 800d73a:	782b      	ldrb	r3, [r5, #0]
 800d73c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d73e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d740:	3820      	subs	r0, #32
 800d742:	285a      	cmp	r0, #90	; 0x5a
 800d744:	d901      	bls.n	800d74a <_svfprintf_r+0xee>
 800d746:	f000 fe20 	bl	800e38a <_svfprintf_r+0xd2e>
 800d74a:	f7f2 fced 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d74e:	0078      	.short	0x0078
 800d750:	061e061e 	.word	0x061e061e
 800d754:	061e0082 	.word	0x061e0082
 800d758:	061e061e 	.word	0x061e061e
 800d75c:	061e005d 	.word	0x061e005d
 800d760:	0084061e 	.word	0x0084061e
 800d764:	061e008c 	.word	0x061e008c
 800d768:	0091008a 	.word	0x0091008a
 800d76c:	00b2061e 	.word	0x00b2061e
 800d770:	00b400b4 	.word	0x00b400b4
 800d774:	00b400b4 	.word	0x00b400b4
 800d778:	00b400b4 	.word	0x00b400b4
 800d77c:	00b400b4 	.word	0x00b400b4
 800d780:	061e00b4 	.word	0x061e00b4
 800d784:	061e061e 	.word	0x061e061e
 800d788:	061e061e 	.word	0x061e061e
 800d78c:	061e061e 	.word	0x061e061e
 800d790:	061e013b 	.word	0x061e013b
 800d794:	00f400e0 	.word	0x00f400e0
 800d798:	013b013b 	.word	0x013b013b
 800d79c:	061e013b 	.word	0x061e013b
 800d7a0:	061e061e 	.word	0x061e061e
 800d7a4:	00c7061e 	.word	0x00c7061e
 800d7a8:	061e061e 	.word	0x061e061e
 800d7ac:	061e04c7 	.word	0x061e04c7
 800d7b0:	061e061e 	.word	0x061e061e
 800d7b4:	061e050a 	.word	0x061e050a
 800d7b8:	061e052a 	.word	0x061e052a
 800d7bc:	055c061e 	.word	0x055c061e
 800d7c0:	061e061e 	.word	0x061e061e
 800d7c4:	061e061e 	.word	0x061e061e
 800d7c8:	061e061e 	.word	0x061e061e
 800d7cc:	061e061e 	.word	0x061e061e
 800d7d0:	061e013b 	.word	0x061e013b
 800d7d4:	00f600e0 	.word	0x00f600e0
 800d7d8:	013b013b 	.word	0x013b013b
 800d7dc:	00c9013b 	.word	0x00c9013b
 800d7e0:	00dc00f6 	.word	0x00dc00f6
 800d7e4:	00d5061e 	.word	0x00d5061e
 800d7e8:	04a7061e 	.word	0x04a7061e
 800d7ec:	04fa04c9 	.word	0x04fa04c9
 800d7f0:	061e00dc 	.word	0x061e00dc
 800d7f4:	0080050a 	.word	0x0080050a
 800d7f8:	061e052c 	.word	0x061e052c
 800d7fc:	057c061e 	.word	0x057c061e
 800d800:	0080061e 	.word	0x0080061e
 800d804:	3501      	adds	r5, #1
 800d806:	e765      	b.n	800d6d4 <_svfprintf_r+0x78>
 800d808:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d80a:	f002 fcdd 	bl	80101c8 <_localeconv_r>
 800d80e:	6843      	ldr	r3, [r0, #4]
 800d810:	0018      	movs	r0, r3
 800d812:	931d      	str	r3, [sp, #116]	; 0x74
 800d814:	f7f2 fc76 	bl	8000104 <strlen>
 800d818:	901b      	str	r0, [sp, #108]	; 0x6c
 800d81a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d81c:	f002 fcd4 	bl	80101c8 <_localeconv_r>
 800d820:	6883      	ldr	r3, [r0, #8]
 800d822:	9312      	str	r3, [sp, #72]	; 0x48
 800d824:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d826:	2b00      	cmp	r3, #0
 800d828:	d011      	beq.n	800d84e <_svfprintf_r+0x1f2>
 800d82a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d00e      	beq.n	800d84e <_svfprintf_r+0x1f2>
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d00b      	beq.n	800d84e <_svfprintf_r+0x1f2>
 800d836:	2380      	movs	r3, #128	; 0x80
 800d838:	00db      	lsls	r3, r3, #3
 800d83a:	431e      	orrs	r6, r3
 800d83c:	e007      	b.n	800d84e <_svfprintf_r+0x1f2>
 800d83e:	231b      	movs	r3, #27
 800d840:	aa1e      	add	r2, sp, #120	; 0x78
 800d842:	189b      	adds	r3, r3, r2
 800d844:	781a      	ldrb	r2, [r3, #0]
 800d846:	2a00      	cmp	r2, #0
 800d848:	d101      	bne.n	800d84e <_svfprintf_r+0x1f2>
 800d84a:	3220      	adds	r2, #32
 800d84c:	701a      	strb	r2, [r3, #0]
 800d84e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d850:	e771      	b.n	800d736 <_svfprintf_r+0xda>
 800d852:	2301      	movs	r3, #1
 800d854:	e7f1      	b.n	800d83a <_svfprintf_r+0x1de>
 800d856:	cc08      	ldmia	r4!, {r3}
 800d858:	9318      	str	r3, [sp, #96]	; 0x60
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	daf7      	bge.n	800d84e <_svfprintf_r+0x1f2>
 800d85e:	425b      	negs	r3, r3
 800d860:	9318      	str	r3, [sp, #96]	; 0x60
 800d862:	2304      	movs	r3, #4
 800d864:	e7e9      	b.n	800d83a <_svfprintf_r+0x1de>
 800d866:	231b      	movs	r3, #27
 800d868:	aa1e      	add	r2, sp, #120	; 0x78
 800d86a:	189b      	adds	r3, r3, r2
 800d86c:	222b      	movs	r2, #43	; 0x2b
 800d86e:	e7ed      	b.n	800d84c <_svfprintf_r+0x1f0>
 800d870:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d872:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d874:	7812      	ldrb	r2, [r2, #0]
 800d876:	3301      	adds	r3, #1
 800d878:	920f      	str	r2, [sp, #60]	; 0x3c
 800d87a:	2a2a      	cmp	r2, #42	; 0x2a
 800d87c:	d010      	beq.n	800d8a0 <_svfprintf_r+0x244>
 800d87e:	2200      	movs	r2, #0
 800d880:	9209      	str	r2, [sp, #36]	; 0x24
 800d882:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d884:	9313      	str	r3, [sp, #76]	; 0x4c
 800d886:	3a30      	subs	r2, #48	; 0x30
 800d888:	2a09      	cmp	r2, #9
 800d88a:	d900      	bls.n	800d88e <_svfprintf_r+0x232>
 800d88c:	e757      	b.n	800d73e <_svfprintf_r+0xe2>
 800d88e:	200a      	movs	r0, #10
 800d890:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d892:	4341      	muls	r1, r0
 800d894:	188a      	adds	r2, r1, r2
 800d896:	9209      	str	r2, [sp, #36]	; 0x24
 800d898:	781a      	ldrb	r2, [r3, #0]
 800d89a:	3301      	adds	r3, #1
 800d89c:	920f      	str	r2, [sp, #60]	; 0x3c
 800d89e:	e7f0      	b.n	800d882 <_svfprintf_r+0x226>
 800d8a0:	cc04      	ldmia	r4!, {r2}
 800d8a2:	9209      	str	r2, [sp, #36]	; 0x24
 800d8a4:	2a00      	cmp	r2, #0
 800d8a6:	da02      	bge.n	800d8ae <_svfprintf_r+0x252>
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	4252      	negs	r2, r2
 800d8ac:	9209      	str	r2, [sp, #36]	; 0x24
 800d8ae:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8b0:	e7cd      	b.n	800d84e <_svfprintf_r+0x1f2>
 800d8b2:	2380      	movs	r3, #128	; 0x80
 800d8b4:	e7c1      	b.n	800d83a <_svfprintf_r+0x1de>
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8ba:	9218      	str	r2, [sp, #96]	; 0x60
 800d8bc:	210a      	movs	r1, #10
 800d8be:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d8c0:	434a      	muls	r2, r1
 800d8c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d8c4:	3930      	subs	r1, #48	; 0x30
 800d8c6:	188a      	adds	r2, r1, r2
 800d8c8:	9218      	str	r2, [sp, #96]	; 0x60
 800d8ca:	001a      	movs	r2, r3
 800d8cc:	7812      	ldrb	r2, [r2, #0]
 800d8ce:	3301      	adds	r3, #1
 800d8d0:	920f      	str	r2, [sp, #60]	; 0x3c
 800d8d2:	3a30      	subs	r2, #48	; 0x30
 800d8d4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8d6:	2a09      	cmp	r2, #9
 800d8d8:	d9f0      	bls.n	800d8bc <_svfprintf_r+0x260>
 800d8da:	e730      	b.n	800d73e <_svfprintf_r+0xe2>
 800d8dc:	2308      	movs	r3, #8
 800d8de:	e7ac      	b.n	800d83a <_svfprintf_r+0x1de>
 800d8e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8e2:	781b      	ldrb	r3, [r3, #0]
 800d8e4:	2b68      	cmp	r3, #104	; 0x68
 800d8e6:	d105      	bne.n	800d8f4 <_svfprintf_r+0x298>
 800d8e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8ea:	3301      	adds	r3, #1
 800d8ec:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8ee:	2380      	movs	r3, #128	; 0x80
 800d8f0:	009b      	lsls	r3, r3, #2
 800d8f2:	e7a2      	b.n	800d83a <_svfprintf_r+0x1de>
 800d8f4:	2340      	movs	r3, #64	; 0x40
 800d8f6:	e7a0      	b.n	800d83a <_svfprintf_r+0x1de>
 800d8f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	2b6c      	cmp	r3, #108	; 0x6c
 800d8fe:	d104      	bne.n	800d90a <_svfprintf_r+0x2ae>
 800d900:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d902:	3301      	adds	r3, #1
 800d904:	9313      	str	r3, [sp, #76]	; 0x4c
 800d906:	2320      	movs	r3, #32
 800d908:	e797      	b.n	800d83a <_svfprintf_r+0x1de>
 800d90a:	2310      	movs	r3, #16
 800d90c:	e795      	b.n	800d83a <_svfprintf_r+0x1de>
 800d90e:	0021      	movs	r1, r4
 800d910:	c904      	ldmia	r1!, {r2}
 800d912:	ab3f      	add	r3, sp, #252	; 0xfc
 800d914:	910d      	str	r1, [sp, #52]	; 0x34
 800d916:	211b      	movs	r1, #27
 800d918:	701a      	strb	r2, [r3, #0]
 800d91a:	2200      	movs	r2, #0
 800d91c:	a81e      	add	r0, sp, #120	; 0x78
 800d91e:	1809      	adds	r1, r1, r0
 800d920:	700a      	strb	r2, [r1, #0]
 800d922:	920c      	str	r2, [sp, #48]	; 0x30
 800d924:	3201      	adds	r2, #1
 800d926:	9209      	str	r2, [sp, #36]	; 0x24
 800d928:	2200      	movs	r2, #0
 800d92a:	9308      	str	r3, [sp, #32]
 800d92c:	0015      	movs	r5, r2
 800d92e:	9219      	str	r2, [sp, #100]	; 0x64
 800d930:	9210      	str	r2, [sp, #64]	; 0x40
 800d932:	9211      	str	r2, [sp, #68]	; 0x44
 800d934:	e1f1      	b.n	800dd1a <_svfprintf_r+0x6be>
 800d936:	2310      	movs	r3, #16
 800d938:	431e      	orrs	r6, r3
 800d93a:	06b3      	lsls	r3, r6, #26
 800d93c:	d531      	bpl.n	800d9a2 <_svfprintf_r+0x346>
 800d93e:	2307      	movs	r3, #7
 800d940:	3407      	adds	r4, #7
 800d942:	439c      	bics	r4, r3
 800d944:	0022      	movs	r2, r4
 800d946:	ca18      	ldmia	r2!, {r3, r4}
 800d948:	9306      	str	r3, [sp, #24]
 800d94a:	9407      	str	r4, [sp, #28]
 800d94c:	920d      	str	r2, [sp, #52]	; 0x34
 800d94e:	9a07      	ldr	r2, [sp, #28]
 800d950:	2301      	movs	r3, #1
 800d952:	2a00      	cmp	r2, #0
 800d954:	da0b      	bge.n	800d96e <_svfprintf_r+0x312>
 800d956:	9c06      	ldr	r4, [sp, #24]
 800d958:	9d07      	ldr	r5, [sp, #28]
 800d95a:	2200      	movs	r2, #0
 800d95c:	4261      	negs	r1, r4
 800d95e:	41aa      	sbcs	r2, r5
 800d960:	9106      	str	r1, [sp, #24]
 800d962:	9207      	str	r2, [sp, #28]
 800d964:	221b      	movs	r2, #27
 800d966:	a91e      	add	r1, sp, #120	; 0x78
 800d968:	1852      	adds	r2, r2, r1
 800d96a:	212d      	movs	r1, #45	; 0x2d
 800d96c:	7011      	strb	r1, [r2, #0]
 800d96e:	9907      	ldr	r1, [sp, #28]
 800d970:	9a06      	ldr	r2, [sp, #24]
 800d972:	430a      	orrs	r2, r1
 800d974:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d976:	3101      	adds	r1, #1
 800d978:	d101      	bne.n	800d97e <_svfprintf_r+0x322>
 800d97a:	f001 f87b 	bl	800ea74 <_svfprintf_r+0x1418>
 800d97e:	2180      	movs	r1, #128	; 0x80
 800d980:	0034      	movs	r4, r6
 800d982:	438c      	bics	r4, r1
 800d984:	2a00      	cmp	r2, #0
 800d986:	d001      	beq.n	800d98c <_svfprintf_r+0x330>
 800d988:	f001 f879 	bl	800ea7e <_svfprintf_r+0x1422>
 800d98c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d98e:	2a00      	cmp	r2, #0
 800d990:	d101      	bne.n	800d996 <_svfprintf_r+0x33a>
 800d992:	f000 fcef 	bl	800e374 <_svfprintf_r+0xd18>
 800d996:	2b01      	cmp	r3, #1
 800d998:	d001      	beq.n	800d99e <_svfprintf_r+0x342>
 800d99a:	f001 f874 	bl	800ea86 <_svfprintf_r+0x142a>
 800d99e:	f000 fc79 	bl	800e294 <_svfprintf_r+0xc38>
 800d9a2:	0022      	movs	r2, r4
 800d9a4:	ca08      	ldmia	r2!, {r3}
 800d9a6:	920d      	str	r2, [sp, #52]	; 0x34
 800d9a8:	06f2      	lsls	r2, r6, #27
 800d9aa:	d503      	bpl.n	800d9b4 <_svfprintf_r+0x358>
 800d9ac:	9306      	str	r3, [sp, #24]
 800d9ae:	17db      	asrs	r3, r3, #31
 800d9b0:	9307      	str	r3, [sp, #28]
 800d9b2:	e7cc      	b.n	800d94e <_svfprintf_r+0x2f2>
 800d9b4:	0672      	lsls	r2, r6, #25
 800d9b6:	d501      	bpl.n	800d9bc <_svfprintf_r+0x360>
 800d9b8:	b21b      	sxth	r3, r3
 800d9ba:	e7f7      	b.n	800d9ac <_svfprintf_r+0x350>
 800d9bc:	05b2      	lsls	r2, r6, #22
 800d9be:	d5f5      	bpl.n	800d9ac <_svfprintf_r+0x350>
 800d9c0:	b25b      	sxtb	r3, r3
 800d9c2:	e7f3      	b.n	800d9ac <_svfprintf_r+0x350>
 800d9c4:	2307      	movs	r3, #7
 800d9c6:	3407      	adds	r4, #7
 800d9c8:	439c      	bics	r4, r3
 800d9ca:	0022      	movs	r2, r4
 800d9cc:	ca18      	ldmia	r2!, {r3, r4}
 800d9ce:	920d      	str	r2, [sp, #52]	; 0x34
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	9314      	str	r3, [sp, #80]	; 0x50
 800d9d4:	9415      	str	r4, [sp, #84]	; 0x54
 800d9d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d9d8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d9da:	005c      	lsls	r4, r3, #1
 800d9dc:	0864      	lsrs	r4, r4, #1
 800d9de:	0028      	movs	r0, r5
 800d9e0:	0021      	movs	r1, r4
 800d9e2:	4b3e      	ldr	r3, [pc, #248]	; (800dadc <_svfprintf_r+0x480>)
 800d9e4:	4252      	negs	r2, r2
 800d9e6:	f7f4 fc85 	bl	80022f4 <__aeabi_dcmpun>
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	d126      	bne.n	800da3c <_svfprintf_r+0x3e0>
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	0028      	movs	r0, r5
 800d9f2:	0021      	movs	r1, r4
 800d9f4:	4b39      	ldr	r3, [pc, #228]	; (800dadc <_svfprintf_r+0x480>)
 800d9f6:	4252      	negs	r2, r2
 800d9f8:	f7f2 fd36 	bl	8000468 <__aeabi_dcmple>
 800d9fc:	2800      	cmp	r0, #0
 800d9fe:	d11d      	bne.n	800da3c <_svfprintf_r+0x3e0>
 800da00:	9814      	ldr	r0, [sp, #80]	; 0x50
 800da02:	9915      	ldr	r1, [sp, #84]	; 0x54
 800da04:	2200      	movs	r2, #0
 800da06:	2300      	movs	r3, #0
 800da08:	f7f2 fd24 	bl	8000454 <__aeabi_dcmplt>
 800da0c:	2800      	cmp	r0, #0
 800da0e:	d004      	beq.n	800da1a <_svfprintf_r+0x3be>
 800da10:	231b      	movs	r3, #27
 800da12:	aa1e      	add	r2, sp, #120	; 0x78
 800da14:	189b      	adds	r3, r3, r2
 800da16:	222d      	movs	r2, #45	; 0x2d
 800da18:	701a      	strb	r2, [r3, #0]
 800da1a:	4b31      	ldr	r3, [pc, #196]	; (800dae0 <_svfprintf_r+0x484>)
 800da1c:	9308      	str	r3, [sp, #32]
 800da1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da20:	2b47      	cmp	r3, #71	; 0x47
 800da22:	dd01      	ble.n	800da28 <_svfprintf_r+0x3cc>
 800da24:	4b2f      	ldr	r3, [pc, #188]	; (800dae4 <_svfprintf_r+0x488>)
 800da26:	9308      	str	r3, [sp, #32]
 800da28:	2380      	movs	r3, #128	; 0x80
 800da2a:	439e      	bics	r6, r3
 800da2c:	2300      	movs	r3, #0
 800da2e:	930c      	str	r3, [sp, #48]	; 0x30
 800da30:	3303      	adds	r3, #3
 800da32:	9309      	str	r3, [sp, #36]	; 0x24
 800da34:	2300      	movs	r3, #0
 800da36:	9319      	str	r3, [sp, #100]	; 0x64
 800da38:	f000 fc78 	bl	800e32c <_svfprintf_r+0xcd0>
 800da3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da40:	0010      	movs	r0, r2
 800da42:	0019      	movs	r1, r3
 800da44:	f7f4 fc56 	bl	80022f4 <__aeabi_dcmpun>
 800da48:	2800      	cmp	r0, #0
 800da4a:	d00e      	beq.n	800da6a <_svfprintf_r+0x40e>
 800da4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da4e:	2b00      	cmp	r3, #0
 800da50:	da04      	bge.n	800da5c <_svfprintf_r+0x400>
 800da52:	231b      	movs	r3, #27
 800da54:	aa1e      	add	r2, sp, #120	; 0x78
 800da56:	189b      	adds	r3, r3, r2
 800da58:	222d      	movs	r2, #45	; 0x2d
 800da5a:	701a      	strb	r2, [r3, #0]
 800da5c:	4b22      	ldr	r3, [pc, #136]	; (800dae8 <_svfprintf_r+0x48c>)
 800da5e:	9308      	str	r3, [sp, #32]
 800da60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da62:	2b47      	cmp	r3, #71	; 0x47
 800da64:	dde0      	ble.n	800da28 <_svfprintf_r+0x3cc>
 800da66:	4b21      	ldr	r3, [pc, #132]	; (800daec <_svfprintf_r+0x490>)
 800da68:	e7dd      	b.n	800da26 <_svfprintf_r+0x3ca>
 800da6a:	2320      	movs	r3, #32
 800da6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800da6e:	439a      	bics	r2, r3
 800da70:	9210      	str	r2, [sp, #64]	; 0x40
 800da72:	2a41      	cmp	r2, #65	; 0x41
 800da74:	d123      	bne.n	800dabe <_svfprintf_r+0x462>
 800da76:	2230      	movs	r2, #48	; 0x30
 800da78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800da7a:	ab25      	add	r3, sp, #148	; 0x94
 800da7c:	701a      	strb	r2, [r3, #0]
 800da7e:	3248      	adds	r2, #72	; 0x48
 800da80:	2961      	cmp	r1, #97	; 0x61
 800da82:	d000      	beq.n	800da86 <_svfprintf_r+0x42a>
 800da84:	3a20      	subs	r2, #32
 800da86:	705a      	strb	r2, [r3, #1]
 800da88:	2302      	movs	r3, #2
 800da8a:	431e      	orrs	r6, r3
 800da8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da8e:	2b63      	cmp	r3, #99	; 0x63
 800da90:	dd2e      	ble.n	800daf0 <_svfprintf_r+0x494>
 800da92:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da94:	1c59      	adds	r1, r3, #1
 800da96:	f7fd f88f 	bl	800abb8 <_malloc_r>
 800da9a:	9008      	str	r0, [sp, #32]
 800da9c:	2800      	cmp	r0, #0
 800da9e:	d000      	beq.n	800daa2 <_svfprintf_r+0x446>
 800daa0:	e216      	b.n	800ded0 <_svfprintf_r+0x874>
 800daa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800daa4:	899a      	ldrh	r2, [r3, #12]
 800daa6:	2340      	movs	r3, #64	; 0x40
 800daa8:	4313      	orrs	r3, r2
 800daaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800daac:	8193      	strh	r3, [r2, #12]
 800daae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dab0:	899b      	ldrh	r3, [r3, #12]
 800dab2:	065b      	lsls	r3, r3, #25
 800dab4:	d400      	bmi.n	800dab8 <_svfprintf_r+0x45c>
 800dab6:	e5f5      	b.n	800d6a4 <_svfprintf_r+0x48>
 800dab8:	2301      	movs	r3, #1
 800daba:	425b      	negs	r3, r3
 800dabc:	e5f1      	b.n	800d6a2 <_svfprintf_r+0x46>
 800dabe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dac0:	900c      	str	r0, [sp, #48]	; 0x30
 800dac2:	3301      	adds	r3, #1
 800dac4:	d100      	bne.n	800dac8 <_svfprintf_r+0x46c>
 800dac6:	e206      	b.n	800ded6 <_svfprintf_r+0x87a>
 800dac8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daca:	2b47      	cmp	r3, #71	; 0x47
 800dacc:	d114      	bne.n	800daf8 <_svfprintf_r+0x49c>
 800dace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d111      	bne.n	800daf8 <_svfprintf_r+0x49c>
 800dad4:	3301      	adds	r3, #1
 800dad6:	9309      	str	r3, [sp, #36]	; 0x24
 800dad8:	e00e      	b.n	800daf8 <_svfprintf_r+0x49c>
 800dada:	46c0      	nop			; (mov r8, r8)
 800dadc:	7fefffff 	.word	0x7fefffff
 800dae0:	08014bfc 	.word	0x08014bfc
 800dae4:	08014c00 	.word	0x08014c00
 800dae8:	08014c04 	.word	0x08014c04
 800daec:	08014c08 	.word	0x08014c08
 800daf0:	2300      	movs	r3, #0
 800daf2:	930c      	str	r3, [sp, #48]	; 0x30
 800daf4:	ab3f      	add	r3, sp, #252	; 0xfc
 800daf6:	9308      	str	r3, [sp, #32]
 800daf8:	2380      	movs	r3, #128	; 0x80
 800dafa:	005b      	lsls	r3, r3, #1
 800dafc:	4333      	orrs	r3, r6
 800dafe:	931a      	str	r3, [sp, #104]	; 0x68
 800db00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db02:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800db04:	2b00      	cmp	r3, #0
 800db06:	db00      	blt.n	800db0a <_svfprintf_r+0x4ae>
 800db08:	e1e7      	b.n	800deda <_svfprintf_r+0x87e>
 800db0a:	2280      	movs	r2, #128	; 0x80
 800db0c:	0612      	lsls	r2, r2, #24
 800db0e:	4694      	mov	ip, r2
 800db10:	4463      	add	r3, ip
 800db12:	930e      	str	r3, [sp, #56]	; 0x38
 800db14:	232d      	movs	r3, #45	; 0x2d
 800db16:	9322      	str	r3, [sp, #136]	; 0x88
 800db18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db1a:	2b41      	cmp	r3, #65	; 0x41
 800db1c:	d000      	beq.n	800db20 <_svfprintf_r+0x4c4>
 800db1e:	e1f5      	b.n	800df0c <_svfprintf_r+0x8b0>
 800db20:	0028      	movs	r0, r5
 800db22:	aa26      	add	r2, sp, #152	; 0x98
 800db24:	990e      	ldr	r1, [sp, #56]	; 0x38
 800db26:	f002 fb73 	bl	8010210 <frexp>
 800db2a:	23ff      	movs	r3, #255	; 0xff
 800db2c:	2200      	movs	r2, #0
 800db2e:	059b      	lsls	r3, r3, #22
 800db30:	f7f3 fd9c 	bl	800166c <__aeabi_dmul>
 800db34:	2200      	movs	r2, #0
 800db36:	2300      	movs	r3, #0
 800db38:	0004      	movs	r4, r0
 800db3a:	000d      	movs	r5, r1
 800db3c:	f7f2 fc84 	bl	8000448 <__aeabi_dcmpeq>
 800db40:	2800      	cmp	r0, #0
 800db42:	d001      	beq.n	800db48 <_svfprintf_r+0x4ec>
 800db44:	2301      	movs	r3, #1
 800db46:	9326      	str	r3, [sp, #152]	; 0x98
 800db48:	4bda      	ldr	r3, [pc, #872]	; (800deb4 <_svfprintf_r+0x858>)
 800db4a:	9319      	str	r3, [sp, #100]	; 0x64
 800db4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db4e:	2b61      	cmp	r3, #97	; 0x61
 800db50:	d001      	beq.n	800db56 <_svfprintf_r+0x4fa>
 800db52:	4bd9      	ldr	r3, [pc, #868]	; (800deb8 <_svfprintf_r+0x85c>)
 800db54:	9319      	str	r3, [sp, #100]	; 0x64
 800db56:	9b08      	ldr	r3, [sp, #32]
 800db58:	930e      	str	r3, [sp, #56]	; 0x38
 800db5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db5c:	3b01      	subs	r3, #1
 800db5e:	9311      	str	r3, [sp, #68]	; 0x44
 800db60:	2200      	movs	r2, #0
 800db62:	4bd6      	ldr	r3, [pc, #856]	; (800debc <_svfprintf_r+0x860>)
 800db64:	0020      	movs	r0, r4
 800db66:	0029      	movs	r1, r5
 800db68:	f7f3 fd80 	bl	800166c <__aeabi_dmul>
 800db6c:	000d      	movs	r5, r1
 800db6e:	0004      	movs	r4, r0
 800db70:	f7f4 fbde 	bl	8002330 <__aeabi_d2iz>
 800db74:	9021      	str	r0, [sp, #132]	; 0x84
 800db76:	f7f4 fc11 	bl	800239c <__aeabi_i2d>
 800db7a:	0002      	movs	r2, r0
 800db7c:	000b      	movs	r3, r1
 800db7e:	0020      	movs	r0, r4
 800db80:	0029      	movs	r1, r5
 800db82:	f7f4 f835 	bl	8001bf0 <__aeabi_dsub>
 800db86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db88:	000d      	movs	r5, r1
 800db8a:	001a      	movs	r2, r3
 800db8c:	3201      	adds	r2, #1
 800db8e:	9921      	ldr	r1, [sp, #132]	; 0x84
 800db90:	920e      	str	r2, [sp, #56]	; 0x38
 800db92:	9223      	str	r2, [sp, #140]	; 0x8c
 800db94:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800db96:	0004      	movs	r4, r0
 800db98:	5c52      	ldrb	r2, [r2, r1]
 800db9a:	701a      	strb	r2, [r3, #0]
 800db9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db9e:	9320      	str	r3, [sp, #128]	; 0x80
 800dba0:	3301      	adds	r3, #1
 800dba2:	d00a      	beq.n	800dbba <_svfprintf_r+0x55e>
 800dba4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dba6:	2200      	movs	r2, #0
 800dba8:	3b01      	subs	r3, #1
 800dbaa:	9311      	str	r3, [sp, #68]	; 0x44
 800dbac:	0020      	movs	r0, r4
 800dbae:	2300      	movs	r3, #0
 800dbb0:	0029      	movs	r1, r5
 800dbb2:	f7f2 fc49 	bl	8000448 <__aeabi_dcmpeq>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	d0d2      	beq.n	800db60 <_svfprintf_r+0x504>
 800dbba:	2200      	movs	r2, #0
 800dbbc:	0020      	movs	r0, r4
 800dbbe:	0029      	movs	r1, r5
 800dbc0:	4bbf      	ldr	r3, [pc, #764]	; (800dec0 <_svfprintf_r+0x864>)
 800dbc2:	f7f2 fc5b 	bl	800047c <__aeabi_dcmpgt>
 800dbc6:	2800      	cmp	r0, #0
 800dbc8:	d10c      	bne.n	800dbe4 <_svfprintf_r+0x588>
 800dbca:	2200      	movs	r2, #0
 800dbcc:	0020      	movs	r0, r4
 800dbce:	0029      	movs	r1, r5
 800dbd0:	4bbb      	ldr	r3, [pc, #748]	; (800dec0 <_svfprintf_r+0x864>)
 800dbd2:	f7f2 fc39 	bl	8000448 <__aeabi_dcmpeq>
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	d100      	bne.n	800dbdc <_svfprintf_r+0x580>
 800dbda:	e191      	b.n	800df00 <_svfprintf_r+0x8a4>
 800dbdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbde:	07db      	lsls	r3, r3, #31
 800dbe0:	d400      	bmi.n	800dbe4 <_svfprintf_r+0x588>
 800dbe2:	e18d      	b.n	800df00 <_svfprintf_r+0x8a4>
 800dbe4:	2030      	movs	r0, #48	; 0x30
 800dbe6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbe8:	932a      	str	r3, [sp, #168]	; 0xa8
 800dbea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dbec:	7bdb      	ldrb	r3, [r3, #15]
 800dbee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800dbf0:	3a01      	subs	r2, #1
 800dbf2:	922a      	str	r2, [sp, #168]	; 0xa8
 800dbf4:	7811      	ldrb	r1, [r2, #0]
 800dbf6:	4299      	cmp	r1, r3
 800dbf8:	d100      	bne.n	800dbfc <_svfprintf_r+0x5a0>
 800dbfa:	e171      	b.n	800dee0 <_svfprintf_r+0x884>
 800dbfc:	1c4b      	adds	r3, r1, #1
 800dbfe:	b2db      	uxtb	r3, r3
 800dc00:	2939      	cmp	r1, #57	; 0x39
 800dc02:	d101      	bne.n	800dc08 <_svfprintf_r+0x5ac>
 800dc04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc06:	7a9b      	ldrb	r3, [r3, #10]
 800dc08:	7013      	strb	r3, [r2, #0]
 800dc0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dc0c:	9a08      	ldr	r2, [sp, #32]
 800dc0e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800dc10:	1a9b      	subs	r3, r3, r2
 800dc12:	930e      	str	r3, [sp, #56]	; 0x38
 800dc14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc16:	2b47      	cmp	r3, #71	; 0x47
 800dc18:	d000      	beq.n	800dc1c <_svfprintf_r+0x5c0>
 800dc1a:	e1c4      	b.n	800dfa6 <_svfprintf_r+0x94a>
 800dc1c:	1ceb      	adds	r3, r5, #3
 800dc1e:	db03      	blt.n	800dc28 <_svfprintf_r+0x5cc>
 800dc20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc22:	42ab      	cmp	r3, r5
 800dc24:	db00      	blt.n	800dc28 <_svfprintf_r+0x5cc>
 800dc26:	e1e6      	b.n	800dff6 <_svfprintf_r+0x99a>
 800dc28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc2a:	3b02      	subs	r3, #2
 800dc2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc2e:	223c      	movs	r2, #60	; 0x3c
 800dc30:	466b      	mov	r3, sp
 800dc32:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dc34:	189b      	adds	r3, r3, r2
 800dc36:	1e6c      	subs	r4, r5, #1
 800dc38:	3a1c      	subs	r2, #28
 800dc3a:	2000      	movs	r0, #0
 800dc3c:	781b      	ldrb	r3, [r3, #0]
 800dc3e:	9426      	str	r4, [sp, #152]	; 0x98
 800dc40:	4391      	bics	r1, r2
 800dc42:	2941      	cmp	r1, #65	; 0x41
 800dc44:	d102      	bne.n	800dc4c <_svfprintf_r+0x5f0>
 800dc46:	330f      	adds	r3, #15
 800dc48:	b2db      	uxtb	r3, r3
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	a928      	add	r1, sp, #160	; 0xa0
 800dc4e:	700b      	strb	r3, [r1, #0]
 800dc50:	232b      	movs	r3, #43	; 0x2b
 800dc52:	2c00      	cmp	r4, #0
 800dc54:	da02      	bge.n	800dc5c <_svfprintf_r+0x600>
 800dc56:	2401      	movs	r4, #1
 800dc58:	3302      	adds	r3, #2
 800dc5a:	1b64      	subs	r4, r4, r5
 800dc5c:	704b      	strb	r3, [r1, #1]
 800dc5e:	2c09      	cmp	r4, #9
 800dc60:	dc00      	bgt.n	800dc64 <_svfprintf_r+0x608>
 800dc62:	e1ba      	b.n	800dfda <_svfprintf_r+0x97e>
 800dc64:	2337      	movs	r3, #55	; 0x37
 800dc66:	250a      	movs	r5, #10
 800dc68:	aa1e      	add	r2, sp, #120	; 0x78
 800dc6a:	189b      	adds	r3, r3, r2
 800dc6c:	9310      	str	r3, [sp, #64]	; 0x40
 800dc6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc70:	0020      	movs	r0, r4
 800dc72:	9309      	str	r3, [sp, #36]	; 0x24
 800dc74:	0029      	movs	r1, r5
 800dc76:	3b01      	subs	r3, #1
 800dc78:	9310      	str	r3, [sp, #64]	; 0x40
 800dc7a:	f7f2 fbcf 	bl	800041c <__aeabi_idivmod>
 800dc7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc80:	3130      	adds	r1, #48	; 0x30
 800dc82:	7019      	strb	r1, [r3, #0]
 800dc84:	0020      	movs	r0, r4
 800dc86:	0029      	movs	r1, r5
 800dc88:	9411      	str	r4, [sp, #68]	; 0x44
 800dc8a:	f7f2 fae1 	bl	8000250 <__divsi3>
 800dc8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dc90:	0004      	movs	r4, r0
 800dc92:	2b63      	cmp	r3, #99	; 0x63
 800dc94:	dceb      	bgt.n	800dc6e <_svfprintf_r+0x612>
 800dc96:	222a      	movs	r2, #42	; 0x2a
 800dc98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc9a:	a81e      	add	r0, sp, #120	; 0x78
 800dc9c:	1e99      	subs	r1, r3, #2
 800dc9e:	1812      	adds	r2, r2, r0
 800dca0:	2037      	movs	r0, #55	; 0x37
 800dca2:	000b      	movs	r3, r1
 800dca4:	3430      	adds	r4, #48	; 0x30
 800dca6:	700c      	strb	r4, [r1, #0]
 800dca8:	ac1e      	add	r4, sp, #120	; 0x78
 800dcaa:	1900      	adds	r0, r0, r4
 800dcac:	4283      	cmp	r3, r0
 800dcae:	d200      	bcs.n	800dcb2 <_svfprintf_r+0x656>
 800dcb0:	e18e      	b.n	800dfd0 <_svfprintf_r+0x974>
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	4281      	cmp	r1, r0
 800dcb6:	d804      	bhi.n	800dcc2 <_svfprintf_r+0x666>
 800dcb8:	aa1e      	add	r2, sp, #120	; 0x78
 800dcba:	3339      	adds	r3, #57	; 0x39
 800dcbc:	189b      	adds	r3, r3, r2
 800dcbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcc0:	1a9b      	subs	r3, r3, r2
 800dcc2:	222a      	movs	r2, #42	; 0x2a
 800dcc4:	a91e      	add	r1, sp, #120	; 0x78
 800dcc6:	1852      	adds	r2, r2, r1
 800dcc8:	18d3      	adds	r3, r2, r3
 800dcca:	aa28      	add	r2, sp, #160	; 0xa0
 800dccc:	1a9b      	subs	r3, r3, r2
 800dcce:	931e      	str	r3, [sp, #120]	; 0x78
 800dcd0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800dcd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcd4:	4694      	mov	ip, r2
 800dcd6:	4463      	add	r3, ip
 800dcd8:	9309      	str	r3, [sp, #36]	; 0x24
 800dcda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	dc01      	bgt.n	800dce4 <_svfprintf_r+0x688>
 800dce0:	07f3      	lsls	r3, r6, #31
 800dce2:	d504      	bpl.n	800dcee <_svfprintf_r+0x692>
 800dce4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dce8:	4694      	mov	ip, r2
 800dcea:	4463      	add	r3, ip
 800dcec:	9309      	str	r3, [sp, #36]	; 0x24
 800dcee:	2280      	movs	r2, #128	; 0x80
 800dcf0:	4b74      	ldr	r3, [pc, #464]	; (800dec4 <_svfprintf_r+0x868>)
 800dcf2:	0052      	lsls	r2, r2, #1
 800dcf4:	4033      	ands	r3, r6
 800dcf6:	431a      	orrs	r2, r3
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	001d      	movs	r5, r3
 800dcfc:	921a      	str	r2, [sp, #104]	; 0x68
 800dcfe:	9310      	str	r3, [sp, #64]	; 0x40
 800dd00:	9311      	str	r3, [sp, #68]	; 0x44
 800dd02:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd04:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800dd06:	9319      	str	r3, [sp, #100]	; 0x64
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d006      	beq.n	800dd1a <_svfprintf_r+0x6be>
 800dd0c:	231b      	movs	r3, #27
 800dd0e:	aa1e      	add	r2, sp, #120	; 0x78
 800dd10:	189b      	adds	r3, r3, r2
 800dd12:	222d      	movs	r2, #45	; 0x2d
 800dd14:	701a      	strb	r2, [r3, #0]
 800dd16:	2300      	movs	r3, #0
 800dd18:	9319      	str	r3, [sp, #100]	; 0x64
 800dd1a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dd1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd1e:	931a      	str	r3, [sp, #104]	; 0x68
 800dd20:	4293      	cmp	r3, r2
 800dd22:	da00      	bge.n	800dd26 <_svfprintf_r+0x6ca>
 800dd24:	921a      	str	r2, [sp, #104]	; 0x68
 800dd26:	231b      	movs	r3, #27
 800dd28:	aa1e      	add	r2, sp, #120	; 0x78
 800dd2a:	189b      	adds	r3, r3, r2
 800dd2c:	781b      	ldrb	r3, [r3, #0]
 800dd2e:	1e5a      	subs	r2, r3, #1
 800dd30:	4193      	sbcs	r3, r2
 800dd32:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dd34:	18d3      	adds	r3, r2, r3
 800dd36:	931a      	str	r3, [sp, #104]	; 0x68
 800dd38:	0032      	movs	r2, r6
 800dd3a:	2302      	movs	r3, #2
 800dd3c:	401a      	ands	r2, r3
 800dd3e:	9220      	str	r2, [sp, #128]	; 0x80
 800dd40:	421e      	tst	r6, r3
 800dd42:	d002      	beq.n	800dd4a <_svfprintf_r+0x6ee>
 800dd44:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dd46:	3302      	adds	r3, #2
 800dd48:	931a      	str	r3, [sp, #104]	; 0x68
 800dd4a:	2384      	movs	r3, #132	; 0x84
 800dd4c:	0032      	movs	r2, r6
 800dd4e:	401a      	ands	r2, r3
 800dd50:	9221      	str	r2, [sp, #132]	; 0x84
 800dd52:	421e      	tst	r6, r3
 800dd54:	d11f      	bne.n	800dd96 <_svfprintf_r+0x73a>
 800dd56:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dd58:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dd5a:	1a9c      	subs	r4, r3, r2
 800dd5c:	2c00      	cmp	r4, #0
 800dd5e:	dd1a      	ble.n	800dd96 <_svfprintf_r+0x73a>
 800dd60:	0039      	movs	r1, r7
 800dd62:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd64:	4858      	ldr	r0, [pc, #352]	; (800dec8 <_svfprintf_r+0x86c>)
 800dd66:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd68:	3301      	adds	r3, #1
 800dd6a:	3108      	adds	r1, #8
 800dd6c:	6038      	str	r0, [r7, #0]
 800dd6e:	2c10      	cmp	r4, #16
 800dd70:	dd00      	ble.n	800dd74 <_svfprintf_r+0x718>
 800dd72:	e31c      	b.n	800e3ae <_svfprintf_r+0xd52>
 800dd74:	607c      	str	r4, [r7, #4]
 800dd76:	18a4      	adds	r4, r4, r2
 800dd78:	000f      	movs	r7, r1
 800dd7a:	942e      	str	r4, [sp, #184]	; 0xb8
 800dd7c:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd7e:	2b07      	cmp	r3, #7
 800dd80:	dd09      	ble.n	800dd96 <_svfprintf_r+0x73a>
 800dd82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd84:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd86:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd88:	f003 fcf8 	bl	801177c <__ssprint_r>
 800dd8c:	2800      	cmp	r0, #0
 800dd8e:	d001      	beq.n	800dd94 <_svfprintf_r+0x738>
 800dd90:	f000 fe43 	bl	800ea1a <_svfprintf_r+0x13be>
 800dd94:	af2f      	add	r7, sp, #188	; 0xbc
 800dd96:	221b      	movs	r2, #27
 800dd98:	a91e      	add	r1, sp, #120	; 0x78
 800dd9a:	1852      	adds	r2, r2, r1
 800dd9c:	7811      	ldrb	r1, [r2, #0]
 800dd9e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dda0:	2900      	cmp	r1, #0
 800dda2:	d014      	beq.n	800ddce <_svfprintf_r+0x772>
 800dda4:	603a      	str	r2, [r7, #0]
 800dda6:	2201      	movs	r2, #1
 800dda8:	189b      	adds	r3, r3, r2
 800ddaa:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddac:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ddae:	607a      	str	r2, [r7, #4]
 800ddb0:	189b      	adds	r3, r3, r2
 800ddb2:	932d      	str	r3, [sp, #180]	; 0xb4
 800ddb4:	3708      	adds	r7, #8
 800ddb6:	2b07      	cmp	r3, #7
 800ddb8:	dd09      	ble.n	800ddce <_svfprintf_r+0x772>
 800ddba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddbc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddbe:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddc0:	f003 fcdc 	bl	801177c <__ssprint_r>
 800ddc4:	2800      	cmp	r0, #0
 800ddc6:	d001      	beq.n	800ddcc <_svfprintf_r+0x770>
 800ddc8:	f000 fe27 	bl	800ea1a <_svfprintf_r+0x13be>
 800ddcc:	af2f      	add	r7, sp, #188	; 0xbc
 800ddce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ddd0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ddd2:	2a00      	cmp	r2, #0
 800ddd4:	d015      	beq.n	800de02 <_svfprintf_r+0x7a6>
 800ddd6:	aa25      	add	r2, sp, #148	; 0x94
 800ddd8:	603a      	str	r2, [r7, #0]
 800ddda:	2202      	movs	r2, #2
 800dddc:	189b      	adds	r3, r3, r2
 800ddde:	932e      	str	r3, [sp, #184]	; 0xb8
 800dde0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dde2:	607a      	str	r2, [r7, #4]
 800dde4:	3301      	adds	r3, #1
 800dde6:	932d      	str	r3, [sp, #180]	; 0xb4
 800dde8:	3708      	adds	r7, #8
 800ddea:	2b07      	cmp	r3, #7
 800ddec:	dd09      	ble.n	800de02 <_svfprintf_r+0x7a6>
 800ddee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddf0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddf2:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddf4:	f003 fcc2 	bl	801177c <__ssprint_r>
 800ddf8:	2800      	cmp	r0, #0
 800ddfa:	d001      	beq.n	800de00 <_svfprintf_r+0x7a4>
 800ddfc:	f000 fe0d 	bl	800ea1a <_svfprintf_r+0x13be>
 800de00:	af2f      	add	r7, sp, #188	; 0xbc
 800de02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de04:	2b80      	cmp	r3, #128	; 0x80
 800de06:	d11f      	bne.n	800de48 <_svfprintf_r+0x7ec>
 800de08:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800de0a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800de0c:	1a9c      	subs	r4, r3, r2
 800de0e:	2c00      	cmp	r4, #0
 800de10:	dd1a      	ble.n	800de48 <_svfprintf_r+0x7ec>
 800de12:	0039      	movs	r1, r7
 800de14:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de16:	482d      	ldr	r0, [pc, #180]	; (800decc <_svfprintf_r+0x870>)
 800de18:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de1a:	3301      	adds	r3, #1
 800de1c:	3108      	adds	r1, #8
 800de1e:	6038      	str	r0, [r7, #0]
 800de20:	2c10      	cmp	r4, #16
 800de22:	dd00      	ble.n	800de26 <_svfprintf_r+0x7ca>
 800de24:	e2d6      	b.n	800e3d4 <_svfprintf_r+0xd78>
 800de26:	607c      	str	r4, [r7, #4]
 800de28:	18a4      	adds	r4, r4, r2
 800de2a:	000f      	movs	r7, r1
 800de2c:	942e      	str	r4, [sp, #184]	; 0xb8
 800de2e:	932d      	str	r3, [sp, #180]	; 0xb4
 800de30:	2b07      	cmp	r3, #7
 800de32:	dd09      	ble.n	800de48 <_svfprintf_r+0x7ec>
 800de34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de36:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de38:	aa2c      	add	r2, sp, #176	; 0xb0
 800de3a:	f003 fc9f 	bl	801177c <__ssprint_r>
 800de3e:	2800      	cmp	r0, #0
 800de40:	d001      	beq.n	800de46 <_svfprintf_r+0x7ea>
 800de42:	f000 fdea 	bl	800ea1a <_svfprintf_r+0x13be>
 800de46:	af2f      	add	r7, sp, #188	; 0xbc
 800de48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800de4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de4c:	1a9c      	subs	r4, r3, r2
 800de4e:	2c00      	cmp	r4, #0
 800de50:	dd1a      	ble.n	800de88 <_svfprintf_r+0x82c>
 800de52:	0039      	movs	r1, r7
 800de54:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de56:	481d      	ldr	r0, [pc, #116]	; (800decc <_svfprintf_r+0x870>)
 800de58:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de5a:	3301      	adds	r3, #1
 800de5c:	3108      	adds	r1, #8
 800de5e:	6038      	str	r0, [r7, #0]
 800de60:	2c10      	cmp	r4, #16
 800de62:	dd00      	ble.n	800de66 <_svfprintf_r+0x80a>
 800de64:	e2c9      	b.n	800e3fa <_svfprintf_r+0xd9e>
 800de66:	18a2      	adds	r2, r4, r2
 800de68:	607c      	str	r4, [r7, #4]
 800de6a:	922e      	str	r2, [sp, #184]	; 0xb8
 800de6c:	000f      	movs	r7, r1
 800de6e:	932d      	str	r3, [sp, #180]	; 0xb4
 800de70:	2b07      	cmp	r3, #7
 800de72:	dd09      	ble.n	800de88 <_svfprintf_r+0x82c>
 800de74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de76:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de78:	aa2c      	add	r2, sp, #176	; 0xb0
 800de7a:	f003 fc7f 	bl	801177c <__ssprint_r>
 800de7e:	2800      	cmp	r0, #0
 800de80:	d001      	beq.n	800de86 <_svfprintf_r+0x82a>
 800de82:	f000 fdca 	bl	800ea1a <_svfprintf_r+0x13be>
 800de86:	af2f      	add	r7, sp, #188	; 0xbc
 800de88:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de8a:	9319      	str	r3, [sp, #100]	; 0x64
 800de8c:	05f3      	lsls	r3, r6, #23
 800de8e:	d500      	bpl.n	800de92 <_svfprintf_r+0x836>
 800de90:	e2ce      	b.n	800e430 <_svfprintf_r+0xdd4>
 800de92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de94:	9b08      	ldr	r3, [sp, #32]
 800de96:	4694      	mov	ip, r2
 800de98:	603b      	str	r3, [r7, #0]
 800de9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de9c:	607b      	str	r3, [r7, #4]
 800de9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dea0:	4463      	add	r3, ip
 800dea2:	932e      	str	r3, [sp, #184]	; 0xb8
 800dea4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dea6:	3301      	adds	r3, #1
 800dea8:	932d      	str	r3, [sp, #180]	; 0xb4
 800deaa:	2b07      	cmp	r3, #7
 800deac:	dd00      	ble.n	800deb0 <_svfprintf_r+0x854>
 800deae:	e3a3      	b.n	800e5f8 <_svfprintf_r+0xf9c>
 800deb0:	3708      	adds	r7, #8
 800deb2:	e301      	b.n	800e4b8 <_svfprintf_r+0xe5c>
 800deb4:	08014c0c 	.word	0x08014c0c
 800deb8:	08014c1d 	.word	0x08014c1d
 800debc:	40300000 	.word	0x40300000
 800dec0:	3fe00000 	.word	0x3fe00000
 800dec4:	fffffbff 	.word	0xfffffbff
 800dec8:	08014c30 	.word	0x08014c30
 800decc:	08014c40 	.word	0x08014c40
 800ded0:	9b08      	ldr	r3, [sp, #32]
 800ded2:	930c      	str	r3, [sp, #48]	; 0x30
 800ded4:	e610      	b.n	800daf8 <_svfprintf_r+0x49c>
 800ded6:	2306      	movs	r3, #6
 800ded8:	e5fd      	b.n	800dad6 <_svfprintf_r+0x47a>
 800deda:	930e      	str	r3, [sp, #56]	; 0x38
 800dedc:	2300      	movs	r3, #0
 800dede:	e61a      	b.n	800db16 <_svfprintf_r+0x4ba>
 800dee0:	7010      	strb	r0, [r2, #0]
 800dee2:	e684      	b.n	800dbee <_svfprintf_r+0x592>
 800dee4:	7018      	strb	r0, [r3, #0]
 800dee6:	3301      	adds	r3, #1
 800dee8:	1aca      	subs	r2, r1, r3
 800deea:	d5fb      	bpl.n	800dee4 <_svfprintf_r+0x888>
 800deec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800deee:	2300      	movs	r3, #0
 800def0:	3201      	adds	r2, #1
 800def2:	db01      	blt.n	800def8 <_svfprintf_r+0x89c>
 800def4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800def6:	3301      	adds	r3, #1
 800def8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800defa:	18d3      	adds	r3, r2, r3
 800defc:	9323      	str	r3, [sp, #140]	; 0x8c
 800defe:	e684      	b.n	800dc0a <_svfprintf_r+0x5ae>
 800df00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df02:	9920      	ldr	r1, [sp, #128]	; 0x80
 800df04:	2030      	movs	r0, #48	; 0x30
 800df06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df08:	1851      	adds	r1, r2, r1
 800df0a:	e7ed      	b.n	800dee8 <_svfprintf_r+0x88c>
 800df0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800df0e:	2303      	movs	r3, #3
 800df10:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800df12:	2a46      	cmp	r2, #70	; 0x46
 800df14:	d006      	beq.n	800df24 <_svfprintf_r+0x8c8>
 800df16:	0014      	movs	r4, r2
 800df18:	3c45      	subs	r4, #69	; 0x45
 800df1a:	4262      	negs	r2, r4
 800df1c:	4154      	adcs	r4, r2
 800df1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df20:	3b01      	subs	r3, #1
 800df22:	1914      	adds	r4, r2, r4
 800df24:	aa2a      	add	r2, sp, #168	; 0xa8
 800df26:	9204      	str	r2, [sp, #16]
 800df28:	aa27      	add	r2, sp, #156	; 0x9c
 800df2a:	9203      	str	r2, [sp, #12]
 800df2c:	aa26      	add	r2, sp, #152	; 0x98
 800df2e:	9202      	str	r2, [sp, #8]
 800df30:	9300      	str	r3, [sp, #0]
 800df32:	002a      	movs	r2, r5
 800df34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df36:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df38:	9401      	str	r4, [sp, #4]
 800df3a:	f002 fad7 	bl	80104ec <_dtoa_r>
 800df3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df40:	9008      	str	r0, [sp, #32]
 800df42:	2b47      	cmp	r3, #71	; 0x47
 800df44:	d103      	bne.n	800df4e <_svfprintf_r+0x8f2>
 800df46:	07f3      	lsls	r3, r6, #31
 800df48:	d401      	bmi.n	800df4e <_svfprintf_r+0x8f2>
 800df4a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800df4c:	e65e      	b.n	800dc0c <_svfprintf_r+0x5b0>
 800df4e:	9b08      	ldr	r3, [sp, #32]
 800df50:	191b      	adds	r3, r3, r4
 800df52:	9311      	str	r3, [sp, #68]	; 0x44
 800df54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df56:	2b46      	cmp	r3, #70	; 0x46
 800df58:	d112      	bne.n	800df80 <_svfprintf_r+0x924>
 800df5a:	9b08      	ldr	r3, [sp, #32]
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	2b30      	cmp	r3, #48	; 0x30
 800df60:	d10a      	bne.n	800df78 <_svfprintf_r+0x91c>
 800df62:	2200      	movs	r2, #0
 800df64:	2300      	movs	r3, #0
 800df66:	0028      	movs	r0, r5
 800df68:	990e      	ldr	r1, [sp, #56]	; 0x38
 800df6a:	f7f2 fa6d 	bl	8000448 <__aeabi_dcmpeq>
 800df6e:	2800      	cmp	r0, #0
 800df70:	d102      	bne.n	800df78 <_svfprintf_r+0x91c>
 800df72:	2301      	movs	r3, #1
 800df74:	1b1b      	subs	r3, r3, r4
 800df76:	9326      	str	r3, [sp, #152]	; 0x98
 800df78:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800df7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800df7c:	18d3      	adds	r3, r2, r3
 800df7e:	9311      	str	r3, [sp, #68]	; 0x44
 800df80:	2200      	movs	r2, #0
 800df82:	2300      	movs	r3, #0
 800df84:	0028      	movs	r0, r5
 800df86:	990e      	ldr	r1, [sp, #56]	; 0x38
 800df88:	f7f2 fa5e 	bl	8000448 <__aeabi_dcmpeq>
 800df8c:	2800      	cmp	r0, #0
 800df8e:	d001      	beq.n	800df94 <_svfprintf_r+0x938>
 800df90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df92:	932a      	str	r3, [sp, #168]	; 0xa8
 800df94:	2230      	movs	r2, #48	; 0x30
 800df96:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800df98:	9911      	ldr	r1, [sp, #68]	; 0x44
 800df9a:	4299      	cmp	r1, r3
 800df9c:	d9d5      	bls.n	800df4a <_svfprintf_r+0x8ee>
 800df9e:	1c59      	adds	r1, r3, #1
 800dfa0:	912a      	str	r1, [sp, #168]	; 0xa8
 800dfa2:	701a      	strb	r2, [r3, #0]
 800dfa4:	e7f7      	b.n	800df96 <_svfprintf_r+0x93a>
 800dfa6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dfa8:	2b46      	cmp	r3, #70	; 0x46
 800dfaa:	d000      	beq.n	800dfae <_svfprintf_r+0x952>
 800dfac:	e63f      	b.n	800dc2e <_svfprintf_r+0x5d2>
 800dfae:	2201      	movs	r2, #1
 800dfb0:	0033      	movs	r3, r6
 800dfb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfb4:	4013      	ands	r3, r2
 800dfb6:	430b      	orrs	r3, r1
 800dfb8:	2d00      	cmp	r5, #0
 800dfba:	dd2c      	ble.n	800e016 <_svfprintf_r+0x9ba>
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d046      	beq.n	800e04e <_svfprintf_r+0x9f2>
 800dfc0:	000a      	movs	r2, r1
 800dfc2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dfc4:	18eb      	adds	r3, r5, r3
 800dfc6:	18d3      	adds	r3, r2, r3
 800dfc8:	9309      	str	r3, [sp, #36]	; 0x24
 800dfca:	2366      	movs	r3, #102	; 0x66
 800dfcc:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfce:	e030      	b.n	800e032 <_svfprintf_r+0x9d6>
 800dfd0:	781c      	ldrb	r4, [r3, #0]
 800dfd2:	3301      	adds	r3, #1
 800dfd4:	7014      	strb	r4, [r2, #0]
 800dfd6:	3201      	adds	r2, #1
 800dfd8:	e668      	b.n	800dcac <_svfprintf_r+0x650>
 800dfda:	222a      	movs	r2, #42	; 0x2a
 800dfdc:	ab1e      	add	r3, sp, #120	; 0x78
 800dfde:	18d2      	adds	r2, r2, r3
 800dfe0:	2800      	cmp	r0, #0
 800dfe2:	d104      	bne.n	800dfee <_svfprintf_r+0x992>
 800dfe4:	2330      	movs	r3, #48	; 0x30
 800dfe6:	222b      	movs	r2, #43	; 0x2b
 800dfe8:	708b      	strb	r3, [r1, #2]
 800dfea:	ab1e      	add	r3, sp, #120	; 0x78
 800dfec:	18d2      	adds	r2, r2, r3
 800dfee:	3430      	adds	r4, #48	; 0x30
 800dff0:	1c53      	adds	r3, r2, #1
 800dff2:	7014      	strb	r4, [r2, #0]
 800dff4:	e669      	b.n	800dcca <_svfprintf_r+0x66e>
 800dff6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dff8:	42ab      	cmp	r3, r5
 800dffa:	dd12      	ble.n	800e022 <_svfprintf_r+0x9c6>
 800dffc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dffe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e000:	4694      	mov	ip, r2
 800e002:	4463      	add	r3, ip
 800e004:	9309      	str	r3, [sp, #36]	; 0x24
 800e006:	2367      	movs	r3, #103	; 0x67
 800e008:	930f      	str	r3, [sp, #60]	; 0x3c
 800e00a:	2d00      	cmp	r5, #0
 800e00c:	dc11      	bgt.n	800e032 <_svfprintf_r+0x9d6>
 800e00e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e010:	1b5b      	subs	r3, r3, r5
 800e012:	3301      	adds	r3, #1
 800e014:	e00c      	b.n	800e030 <_svfprintf_r+0x9d4>
 800e016:	2b00      	cmp	r3, #0
 800e018:	d01b      	beq.n	800e052 <_svfprintf_r+0x9f6>
 800e01a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e01c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e01e:	3301      	adds	r3, #1
 800e020:	e7d1      	b.n	800dfc6 <_svfprintf_r+0x96a>
 800e022:	2367      	movs	r3, #103	; 0x67
 800e024:	9509      	str	r5, [sp, #36]	; 0x24
 800e026:	930f      	str	r3, [sp, #60]	; 0x3c
 800e028:	07f3      	lsls	r3, r6, #31
 800e02a:	d502      	bpl.n	800e032 <_svfprintf_r+0x9d6>
 800e02c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e02e:	18eb      	adds	r3, r5, r3
 800e030:	9309      	str	r3, [sp, #36]	; 0x24
 800e032:	2380      	movs	r3, #128	; 0x80
 800e034:	0032      	movs	r2, r6
 800e036:	00db      	lsls	r3, r3, #3
 800e038:	401a      	ands	r2, r3
 800e03a:	9211      	str	r2, [sp, #68]	; 0x44
 800e03c:	2200      	movs	r2, #0
 800e03e:	9210      	str	r2, [sp, #64]	; 0x40
 800e040:	421e      	tst	r6, r3
 800e042:	d100      	bne.n	800e046 <_svfprintf_r+0x9ea>
 800e044:	e65d      	b.n	800dd02 <_svfprintf_r+0x6a6>
 800e046:	4295      	cmp	r5, r2
 800e048:	dc25      	bgt.n	800e096 <_svfprintf_r+0xa3a>
 800e04a:	9211      	str	r2, [sp, #68]	; 0x44
 800e04c:	e659      	b.n	800dd02 <_svfprintf_r+0x6a6>
 800e04e:	9509      	str	r5, [sp, #36]	; 0x24
 800e050:	e7bb      	b.n	800dfca <_svfprintf_r+0x96e>
 800e052:	2366      	movs	r3, #102	; 0x66
 800e054:	9209      	str	r2, [sp, #36]	; 0x24
 800e056:	930f      	str	r3, [sp, #60]	; 0x3c
 800e058:	e7eb      	b.n	800e032 <_svfprintf_r+0x9d6>
 800e05a:	42ab      	cmp	r3, r5
 800e05c:	da0e      	bge.n	800e07c <_svfprintf_r+0xa20>
 800e05e:	1aed      	subs	r5, r5, r3
 800e060:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e062:	785b      	ldrb	r3, [r3, #1]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d012      	beq.n	800e08e <_svfprintf_r+0xa32>
 800e068:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e06a:	3301      	adds	r3, #1
 800e06c:	9311      	str	r3, [sp, #68]	; 0x44
 800e06e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e070:	3301      	adds	r3, #1
 800e072:	9312      	str	r3, [sp, #72]	; 0x48
 800e074:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e076:	781b      	ldrb	r3, [r3, #0]
 800e078:	2bff      	cmp	r3, #255	; 0xff
 800e07a:	d1ee      	bne.n	800e05a <_svfprintf_r+0x9fe>
 800e07c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e07e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e080:	189b      	adds	r3, r3, r2
 800e082:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e084:	4353      	muls	r3, r2
 800e086:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e088:	189b      	adds	r3, r3, r2
 800e08a:	9309      	str	r3, [sp, #36]	; 0x24
 800e08c:	e639      	b.n	800dd02 <_svfprintf_r+0x6a6>
 800e08e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e090:	3301      	adds	r3, #1
 800e092:	9310      	str	r3, [sp, #64]	; 0x40
 800e094:	e7ee      	b.n	800e074 <_svfprintf_r+0xa18>
 800e096:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e098:	9311      	str	r3, [sp, #68]	; 0x44
 800e09a:	e7eb      	b.n	800e074 <_svfprintf_r+0xa18>
 800e09c:	1d23      	adds	r3, r4, #4
 800e09e:	930d      	str	r3, [sp, #52]	; 0x34
 800e0a0:	06b3      	lsls	r3, r6, #26
 800e0a2:	d509      	bpl.n	800e0b8 <_svfprintf_r+0xa5c>
 800e0a4:	6823      	ldr	r3, [r4, #0]
 800e0a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0a8:	601a      	str	r2, [r3, #0]
 800e0aa:	17d2      	asrs	r2, r2, #31
 800e0ac:	605a      	str	r2, [r3, #4]
 800e0ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e0b0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e0b2:	9308      	str	r3, [sp, #32]
 800e0b4:	f7ff fb0d 	bl	800d6d2 <_svfprintf_r+0x76>
 800e0b8:	06f3      	lsls	r3, r6, #27
 800e0ba:	d503      	bpl.n	800e0c4 <_svfprintf_r+0xa68>
 800e0bc:	6823      	ldr	r3, [r4, #0]
 800e0be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0c0:	601a      	str	r2, [r3, #0]
 800e0c2:	e7f4      	b.n	800e0ae <_svfprintf_r+0xa52>
 800e0c4:	0673      	lsls	r3, r6, #25
 800e0c6:	d503      	bpl.n	800e0d0 <_svfprintf_r+0xa74>
 800e0c8:	6823      	ldr	r3, [r4, #0]
 800e0ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0cc:	801a      	strh	r2, [r3, #0]
 800e0ce:	e7ee      	b.n	800e0ae <_svfprintf_r+0xa52>
 800e0d0:	05b6      	lsls	r6, r6, #22
 800e0d2:	d5f3      	bpl.n	800e0bc <_svfprintf_r+0xa60>
 800e0d4:	6823      	ldr	r3, [r4, #0]
 800e0d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0d8:	701a      	strb	r2, [r3, #0]
 800e0da:	e7e8      	b.n	800e0ae <_svfprintf_r+0xa52>
 800e0dc:	2310      	movs	r3, #16
 800e0de:	431e      	orrs	r6, r3
 800e0e0:	2320      	movs	r3, #32
 800e0e2:	0030      	movs	r0, r6
 800e0e4:	4018      	ands	r0, r3
 800e0e6:	421e      	tst	r6, r3
 800e0e8:	d00f      	beq.n	800e10a <_svfprintf_r+0xaae>
 800e0ea:	3b19      	subs	r3, #25
 800e0ec:	3407      	adds	r4, #7
 800e0ee:	439c      	bics	r4, r3
 800e0f0:	0022      	movs	r2, r4
 800e0f2:	ca18      	ldmia	r2!, {r3, r4}
 800e0f4:	9306      	str	r3, [sp, #24]
 800e0f6:	9407      	str	r4, [sp, #28]
 800e0f8:	920d      	str	r2, [sp, #52]	; 0x34
 800e0fa:	4bc9      	ldr	r3, [pc, #804]	; (800e420 <_svfprintf_r+0xdc4>)
 800e0fc:	401e      	ands	r6, r3
 800e0fe:	2300      	movs	r3, #0
 800e100:	221b      	movs	r2, #27
 800e102:	a91e      	add	r1, sp, #120	; 0x78
 800e104:	1852      	adds	r2, r2, r1
 800e106:	2100      	movs	r1, #0
 800e108:	e430      	b.n	800d96c <_svfprintf_r+0x310>
 800e10a:	0022      	movs	r2, r4
 800e10c:	ca08      	ldmia	r2!, {r3}
 800e10e:	0031      	movs	r1, r6
 800e110:	920d      	str	r2, [sp, #52]	; 0x34
 800e112:	2210      	movs	r2, #16
 800e114:	4011      	ands	r1, r2
 800e116:	4216      	tst	r6, r2
 800e118:	d002      	beq.n	800e120 <_svfprintf_r+0xac4>
 800e11a:	9306      	str	r3, [sp, #24]
 800e11c:	9007      	str	r0, [sp, #28]
 800e11e:	e7ec      	b.n	800e0fa <_svfprintf_r+0xa9e>
 800e120:	2240      	movs	r2, #64	; 0x40
 800e122:	0030      	movs	r0, r6
 800e124:	4010      	ands	r0, r2
 800e126:	4216      	tst	r6, r2
 800e128:	d003      	beq.n	800e132 <_svfprintf_r+0xad6>
 800e12a:	b29b      	uxth	r3, r3
 800e12c:	9306      	str	r3, [sp, #24]
 800e12e:	9107      	str	r1, [sp, #28]
 800e130:	e7e3      	b.n	800e0fa <_svfprintf_r+0xa9e>
 800e132:	2280      	movs	r2, #128	; 0x80
 800e134:	0031      	movs	r1, r6
 800e136:	0092      	lsls	r2, r2, #2
 800e138:	4011      	ands	r1, r2
 800e13a:	4216      	tst	r6, r2
 800e13c:	d0f6      	beq.n	800e12c <_svfprintf_r+0xad0>
 800e13e:	b2db      	uxtb	r3, r3
 800e140:	e7eb      	b.n	800e11a <_svfprintf_r+0xabe>
 800e142:	0023      	movs	r3, r4
 800e144:	cb04      	ldmia	r3!, {r2}
 800e146:	49b7      	ldr	r1, [pc, #732]	; (800e424 <_svfprintf_r+0xdc8>)
 800e148:	9206      	str	r2, [sp, #24]
 800e14a:	aa25      	add	r2, sp, #148	; 0x94
 800e14c:	8011      	strh	r1, [r2, #0]
 800e14e:	4ab6      	ldr	r2, [pc, #728]	; (800e428 <_svfprintf_r+0xdcc>)
 800e150:	930d      	str	r3, [sp, #52]	; 0x34
 800e152:	2300      	movs	r3, #0
 800e154:	921f      	str	r2, [sp, #124]	; 0x7c
 800e156:	2278      	movs	r2, #120	; 0x78
 800e158:	9307      	str	r3, [sp, #28]
 800e15a:	3302      	adds	r3, #2
 800e15c:	431e      	orrs	r6, r3
 800e15e:	920f      	str	r2, [sp, #60]	; 0x3c
 800e160:	e7ce      	b.n	800e100 <_svfprintf_r+0xaa4>
 800e162:	0023      	movs	r3, r4
 800e164:	cb04      	ldmia	r3!, {r2}
 800e166:	2400      	movs	r4, #0
 800e168:	930d      	str	r3, [sp, #52]	; 0x34
 800e16a:	231b      	movs	r3, #27
 800e16c:	9208      	str	r2, [sp, #32]
 800e16e:	aa1e      	add	r2, sp, #120	; 0x78
 800e170:	189b      	adds	r3, r3, r2
 800e172:	701c      	strb	r4, [r3, #0]
 800e174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e176:	3301      	adds	r3, #1
 800e178:	d00e      	beq.n	800e198 <_svfprintf_r+0xb3c>
 800e17a:	0021      	movs	r1, r4
 800e17c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e17e:	9808      	ldr	r0, [sp, #32]
 800e180:	f002 f83a 	bl	80101f8 <memchr>
 800e184:	900c      	str	r0, [sp, #48]	; 0x30
 800e186:	42a0      	cmp	r0, r4
 800e188:	d100      	bne.n	800e18c <_svfprintf_r+0xb30>
 800e18a:	e10d      	b.n	800e3a8 <_svfprintf_r+0xd4c>
 800e18c:	9a08      	ldr	r2, [sp, #32]
 800e18e:	1a83      	subs	r3, r0, r2
 800e190:	9309      	str	r3, [sp, #36]	; 0x24
 800e192:	0023      	movs	r3, r4
 800e194:	940c      	str	r4, [sp, #48]	; 0x30
 800e196:	e44e      	b.n	800da36 <_svfprintf_r+0x3da>
 800e198:	9808      	ldr	r0, [sp, #32]
 800e19a:	f7f1 ffb3 	bl	8000104 <strlen>
 800e19e:	9009      	str	r0, [sp, #36]	; 0x24
 800e1a0:	e7f7      	b.n	800e192 <_svfprintf_r+0xb36>
 800e1a2:	2310      	movs	r3, #16
 800e1a4:	431e      	orrs	r6, r3
 800e1a6:	2320      	movs	r3, #32
 800e1a8:	0030      	movs	r0, r6
 800e1aa:	4018      	ands	r0, r3
 800e1ac:	421e      	tst	r6, r3
 800e1ae:	d009      	beq.n	800e1c4 <_svfprintf_r+0xb68>
 800e1b0:	3b19      	subs	r3, #25
 800e1b2:	3407      	adds	r4, #7
 800e1b4:	439c      	bics	r4, r3
 800e1b6:	0022      	movs	r2, r4
 800e1b8:	ca18      	ldmia	r2!, {r3, r4}
 800e1ba:	9306      	str	r3, [sp, #24]
 800e1bc:	9407      	str	r4, [sp, #28]
 800e1be:	920d      	str	r2, [sp, #52]	; 0x34
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	e79d      	b.n	800e100 <_svfprintf_r+0xaa4>
 800e1c4:	0023      	movs	r3, r4
 800e1c6:	cb04      	ldmia	r3!, {r2}
 800e1c8:	0031      	movs	r1, r6
 800e1ca:	930d      	str	r3, [sp, #52]	; 0x34
 800e1cc:	2310      	movs	r3, #16
 800e1ce:	4019      	ands	r1, r3
 800e1d0:	421e      	tst	r6, r3
 800e1d2:	d003      	beq.n	800e1dc <_svfprintf_r+0xb80>
 800e1d4:	9206      	str	r2, [sp, #24]
 800e1d6:	9007      	str	r0, [sp, #28]
 800e1d8:	3b0f      	subs	r3, #15
 800e1da:	e791      	b.n	800e100 <_svfprintf_r+0xaa4>
 800e1dc:	2340      	movs	r3, #64	; 0x40
 800e1de:	0030      	movs	r0, r6
 800e1e0:	4018      	ands	r0, r3
 800e1e2:	421e      	tst	r6, r3
 800e1e4:	d003      	beq.n	800e1ee <_svfprintf_r+0xb92>
 800e1e6:	b293      	uxth	r3, r2
 800e1e8:	9306      	str	r3, [sp, #24]
 800e1ea:	9107      	str	r1, [sp, #28]
 800e1ec:	e7e8      	b.n	800e1c0 <_svfprintf_r+0xb64>
 800e1ee:	2380      	movs	r3, #128	; 0x80
 800e1f0:	0031      	movs	r1, r6
 800e1f2:	009b      	lsls	r3, r3, #2
 800e1f4:	4019      	ands	r1, r3
 800e1f6:	421e      	tst	r6, r3
 800e1f8:	d003      	beq.n	800e202 <_svfprintf_r+0xba6>
 800e1fa:	b2d3      	uxtb	r3, r2
 800e1fc:	9306      	str	r3, [sp, #24]
 800e1fe:	9007      	str	r0, [sp, #28]
 800e200:	e7de      	b.n	800e1c0 <_svfprintf_r+0xb64>
 800e202:	9206      	str	r2, [sp, #24]
 800e204:	e7f1      	b.n	800e1ea <_svfprintf_r+0xb8e>
 800e206:	4b89      	ldr	r3, [pc, #548]	; (800e42c <_svfprintf_r+0xdd0>)
 800e208:	0030      	movs	r0, r6
 800e20a:	931f      	str	r3, [sp, #124]	; 0x7c
 800e20c:	2320      	movs	r3, #32
 800e20e:	4018      	ands	r0, r3
 800e210:	421e      	tst	r6, r3
 800e212:	d01a      	beq.n	800e24a <_svfprintf_r+0xbee>
 800e214:	3b19      	subs	r3, #25
 800e216:	3407      	adds	r4, #7
 800e218:	439c      	bics	r4, r3
 800e21a:	0022      	movs	r2, r4
 800e21c:	ca18      	ldmia	r2!, {r3, r4}
 800e21e:	9306      	str	r3, [sp, #24]
 800e220:	9407      	str	r4, [sp, #28]
 800e222:	920d      	str	r2, [sp, #52]	; 0x34
 800e224:	07f3      	lsls	r3, r6, #31
 800e226:	d50a      	bpl.n	800e23e <_svfprintf_r+0xbe2>
 800e228:	9b06      	ldr	r3, [sp, #24]
 800e22a:	9a07      	ldr	r2, [sp, #28]
 800e22c:	4313      	orrs	r3, r2
 800e22e:	d006      	beq.n	800e23e <_svfprintf_r+0xbe2>
 800e230:	2230      	movs	r2, #48	; 0x30
 800e232:	ab25      	add	r3, sp, #148	; 0x94
 800e234:	701a      	strb	r2, [r3, #0]
 800e236:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e238:	705a      	strb	r2, [r3, #1]
 800e23a:	2302      	movs	r3, #2
 800e23c:	431e      	orrs	r6, r3
 800e23e:	4b78      	ldr	r3, [pc, #480]	; (800e420 <_svfprintf_r+0xdc4>)
 800e240:	401e      	ands	r6, r3
 800e242:	2302      	movs	r3, #2
 800e244:	e75c      	b.n	800e100 <_svfprintf_r+0xaa4>
 800e246:	4b78      	ldr	r3, [pc, #480]	; (800e428 <_svfprintf_r+0xdcc>)
 800e248:	e7de      	b.n	800e208 <_svfprintf_r+0xbac>
 800e24a:	0023      	movs	r3, r4
 800e24c:	cb04      	ldmia	r3!, {r2}
 800e24e:	0031      	movs	r1, r6
 800e250:	930d      	str	r3, [sp, #52]	; 0x34
 800e252:	2310      	movs	r3, #16
 800e254:	4019      	ands	r1, r3
 800e256:	421e      	tst	r6, r3
 800e258:	d002      	beq.n	800e260 <_svfprintf_r+0xc04>
 800e25a:	9206      	str	r2, [sp, #24]
 800e25c:	9007      	str	r0, [sp, #28]
 800e25e:	e7e1      	b.n	800e224 <_svfprintf_r+0xbc8>
 800e260:	2340      	movs	r3, #64	; 0x40
 800e262:	0030      	movs	r0, r6
 800e264:	4018      	ands	r0, r3
 800e266:	421e      	tst	r6, r3
 800e268:	d003      	beq.n	800e272 <_svfprintf_r+0xc16>
 800e26a:	b293      	uxth	r3, r2
 800e26c:	9306      	str	r3, [sp, #24]
 800e26e:	9107      	str	r1, [sp, #28]
 800e270:	e7d8      	b.n	800e224 <_svfprintf_r+0xbc8>
 800e272:	2380      	movs	r3, #128	; 0x80
 800e274:	0031      	movs	r1, r6
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	4019      	ands	r1, r3
 800e27a:	421e      	tst	r6, r3
 800e27c:	d002      	beq.n	800e284 <_svfprintf_r+0xc28>
 800e27e:	b2d3      	uxtb	r3, r2
 800e280:	9306      	str	r3, [sp, #24]
 800e282:	e7eb      	b.n	800e25c <_svfprintf_r+0xc00>
 800e284:	9206      	str	r2, [sp, #24]
 800e286:	e7f2      	b.n	800e26e <_svfprintf_r+0xc12>
 800e288:	9b07      	ldr	r3, [sp, #28]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d10a      	bne.n	800e2a4 <_svfprintf_r+0xc48>
 800e28e:	9b06      	ldr	r3, [sp, #24]
 800e290:	2b09      	cmp	r3, #9
 800e292:	d807      	bhi.n	800e2a4 <_svfprintf_r+0xc48>
 800e294:	23e7      	movs	r3, #231	; 0xe7
 800e296:	aa1e      	add	r2, sp, #120	; 0x78
 800e298:	189b      	adds	r3, r3, r2
 800e29a:	9a06      	ldr	r2, [sp, #24]
 800e29c:	3230      	adds	r2, #48	; 0x30
 800e29e:	701a      	strb	r2, [r3, #0]
 800e2a0:	f000 fc18 	bl	800ead4 <_svfprintf_r+0x1478>
 800e2a4:	2680      	movs	r6, #128	; 0x80
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	00f6      	lsls	r6, r6, #3
 800e2aa:	930e      	str	r3, [sp, #56]	; 0x38
 800e2ac:	ad58      	add	r5, sp, #352	; 0x160
 800e2ae:	4026      	ands	r6, r4
 800e2b0:	220a      	movs	r2, #10
 800e2b2:	9806      	ldr	r0, [sp, #24]
 800e2b4:	9907      	ldr	r1, [sp, #28]
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	f7f2 f8f4 	bl	80004a4 <__aeabi_uldivmod>
 800e2bc:	1e6b      	subs	r3, r5, #1
 800e2be:	3230      	adds	r2, #48	; 0x30
 800e2c0:	9308      	str	r3, [sp, #32]
 800e2c2:	701a      	strb	r2, [r3, #0]
 800e2c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2c6:	900c      	str	r0, [sp, #48]	; 0x30
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	9110      	str	r1, [sp, #64]	; 0x40
 800e2cc:	930e      	str	r3, [sp, #56]	; 0x38
 800e2ce:	2e00      	cmp	r6, #0
 800e2d0:	d01d      	beq.n	800e30e <_svfprintf_r+0xcb2>
 800e2d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e2d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2d6:	781b      	ldrb	r3, [r3, #0]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d118      	bne.n	800e30e <_svfprintf_r+0xcb2>
 800e2dc:	2aff      	cmp	r2, #255	; 0xff
 800e2de:	d016      	beq.n	800e30e <_svfprintf_r+0xcb2>
 800e2e0:	9b07      	ldr	r3, [sp, #28]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d102      	bne.n	800e2ec <_svfprintf_r+0xc90>
 800e2e6:	9b06      	ldr	r3, [sp, #24]
 800e2e8:	2b09      	cmp	r3, #9
 800e2ea:	d910      	bls.n	800e30e <_svfprintf_r+0xcb2>
 800e2ec:	9b08      	ldr	r3, [sp, #32]
 800e2ee:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e2f0:	991d      	ldr	r1, [sp, #116]	; 0x74
 800e2f2:	1a9b      	subs	r3, r3, r2
 800e2f4:	0018      	movs	r0, r3
 800e2f6:	9308      	str	r3, [sp, #32]
 800e2f8:	f7fd ff97 	bl	800c22a <strncpy>
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e300:	920e      	str	r2, [sp, #56]	; 0x38
 800e302:	785b      	ldrb	r3, [r3, #1]
 800e304:	1e5a      	subs	r2, r3, #1
 800e306:	4193      	sbcs	r3, r2
 800e308:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e30a:	18d3      	adds	r3, r2, r3
 800e30c:	9312      	str	r3, [sp, #72]	; 0x48
 800e30e:	9b07      	ldr	r3, [sp, #28]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d10f      	bne.n	800e334 <_svfprintf_r+0xcd8>
 800e314:	9b06      	ldr	r3, [sp, #24]
 800e316:	2b09      	cmp	r3, #9
 800e318:	d80c      	bhi.n	800e334 <_svfprintf_r+0xcd8>
 800e31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e31c:	9a08      	ldr	r2, [sp, #32]
 800e31e:	9319      	str	r3, [sp, #100]	; 0x64
 800e320:	ab58      	add	r3, sp, #352	; 0x160
 800e322:	1a9b      	subs	r3, r3, r2
 800e324:	9309      	str	r3, [sp, #36]	; 0x24
 800e326:	2300      	movs	r3, #0
 800e328:	0026      	movs	r6, r4
 800e32a:	930c      	str	r3, [sp, #48]	; 0x30
 800e32c:	001d      	movs	r5, r3
 800e32e:	9310      	str	r3, [sp, #64]	; 0x40
 800e330:	9311      	str	r3, [sp, #68]	; 0x44
 800e332:	e4f2      	b.n	800dd1a <_svfprintf_r+0x6be>
 800e334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e336:	9d08      	ldr	r5, [sp, #32]
 800e338:	9306      	str	r3, [sp, #24]
 800e33a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e33c:	9307      	str	r3, [sp, #28]
 800e33e:	e7b7      	b.n	800e2b0 <_svfprintf_r+0xc54>
 800e340:	200f      	movs	r0, #15
 800e342:	ab58      	add	r3, sp, #352	; 0x160
 800e344:	9308      	str	r3, [sp, #32]
 800e346:	9b08      	ldr	r3, [sp, #32]
 800e348:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e34a:	3b01      	subs	r3, #1
 800e34c:	9308      	str	r3, [sp, #32]
 800e34e:	9b06      	ldr	r3, [sp, #24]
 800e350:	4003      	ands	r3, r0
 800e352:	5cd3      	ldrb	r3, [r2, r3]
 800e354:	9a08      	ldr	r2, [sp, #32]
 800e356:	7013      	strb	r3, [r2, #0]
 800e358:	9b07      	ldr	r3, [sp, #28]
 800e35a:	0719      	lsls	r1, r3, #28
 800e35c:	9b06      	ldr	r3, [sp, #24]
 800e35e:	091a      	lsrs	r2, r3, #4
 800e360:	9b07      	ldr	r3, [sp, #28]
 800e362:	4311      	orrs	r1, r2
 800e364:	091b      	lsrs	r3, r3, #4
 800e366:	9307      	str	r3, [sp, #28]
 800e368:	000b      	movs	r3, r1
 800e36a:	9a07      	ldr	r2, [sp, #28]
 800e36c:	9106      	str	r1, [sp, #24]
 800e36e:	4313      	orrs	r3, r2
 800e370:	d1e9      	bne.n	800e346 <_svfprintf_r+0xcea>
 800e372:	e7d2      	b.n	800e31a <_svfprintf_r+0xcbe>
 800e374:	aa58      	add	r2, sp, #352	; 0x160
 800e376:	9208      	str	r2, [sp, #32]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d1ce      	bne.n	800e31a <_svfprintf_r+0xcbe>
 800e37c:	07f6      	lsls	r6, r6, #31
 800e37e:	d5cc      	bpl.n	800e31a <_svfprintf_r+0xcbe>
 800e380:	aa1e      	add	r2, sp, #120	; 0x78
 800e382:	33e7      	adds	r3, #231	; 0xe7
 800e384:	189b      	adds	r3, r3, r2
 800e386:	2230      	movs	r2, #48	; 0x30
 800e388:	e789      	b.n	800e29e <_svfprintf_r+0xc42>
 800e38a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d100      	bne.n	800e392 <_svfprintf_r+0xd36>
 800e390:	e364      	b.n	800ea5c <_svfprintf_r+0x1400>
 800e392:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e394:	211b      	movs	r1, #27
 800e396:	ab3f      	add	r3, sp, #252	; 0xfc
 800e398:	701a      	strb	r2, [r3, #0]
 800e39a:	2200      	movs	r2, #0
 800e39c:	a81e      	add	r0, sp, #120	; 0x78
 800e39e:	1809      	adds	r1, r1, r0
 800e3a0:	700a      	strb	r2, [r1, #0]
 800e3a2:	940d      	str	r4, [sp, #52]	; 0x34
 800e3a4:	f7ff fabd 	bl	800d922 <_svfprintf_r+0x2c6>
 800e3a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e3aa:	f7ff fb44 	bl	800da36 <_svfprintf_r+0x3da>
 800e3ae:	2010      	movs	r0, #16
 800e3b0:	1812      	adds	r2, r2, r0
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e3b6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e3b8:	2b07      	cmp	r3, #7
 800e3ba:	dd08      	ble.n	800e3ce <_svfprintf_r+0xd72>
 800e3bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3be:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3c0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e3c2:	f003 f9db 	bl	801177c <__ssprint_r>
 800e3c6:	2800      	cmp	r0, #0
 800e3c8:	d000      	beq.n	800e3cc <_svfprintf_r+0xd70>
 800e3ca:	e326      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e3cc:	a92f      	add	r1, sp, #188	; 0xbc
 800e3ce:	000f      	movs	r7, r1
 800e3d0:	3c10      	subs	r4, #16
 800e3d2:	e4c5      	b.n	800dd60 <_svfprintf_r+0x704>
 800e3d4:	2010      	movs	r0, #16
 800e3d6:	1812      	adds	r2, r2, r0
 800e3d8:	6078      	str	r0, [r7, #4]
 800e3da:	922e      	str	r2, [sp, #184]	; 0xb8
 800e3dc:	932d      	str	r3, [sp, #180]	; 0xb4
 800e3de:	2b07      	cmp	r3, #7
 800e3e0:	dd08      	ble.n	800e3f4 <_svfprintf_r+0xd98>
 800e3e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3e6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e3e8:	f003 f9c8 	bl	801177c <__ssprint_r>
 800e3ec:	2800      	cmp	r0, #0
 800e3ee:	d000      	beq.n	800e3f2 <_svfprintf_r+0xd96>
 800e3f0:	e313      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e3f2:	a92f      	add	r1, sp, #188	; 0xbc
 800e3f4:	000f      	movs	r7, r1
 800e3f6:	3c10      	subs	r4, #16
 800e3f8:	e50b      	b.n	800de12 <_svfprintf_r+0x7b6>
 800e3fa:	2010      	movs	r0, #16
 800e3fc:	1812      	adds	r2, r2, r0
 800e3fe:	6078      	str	r0, [r7, #4]
 800e400:	922e      	str	r2, [sp, #184]	; 0xb8
 800e402:	932d      	str	r3, [sp, #180]	; 0xb4
 800e404:	2b07      	cmp	r3, #7
 800e406:	dd08      	ble.n	800e41a <_svfprintf_r+0xdbe>
 800e408:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e40a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e40c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e40e:	f003 f9b5 	bl	801177c <__ssprint_r>
 800e412:	2800      	cmp	r0, #0
 800e414:	d000      	beq.n	800e418 <_svfprintf_r+0xdbc>
 800e416:	e300      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e418:	a92f      	add	r1, sp, #188	; 0xbc
 800e41a:	000f      	movs	r7, r1
 800e41c:	3c10      	subs	r4, #16
 800e41e:	e518      	b.n	800de52 <_svfprintf_r+0x7f6>
 800e420:	fffffbff 	.word	0xfffffbff
 800e424:	00007830 	.word	0x00007830
 800e428:	08014c0c 	.word	0x08014c0c
 800e42c:	08014c1d 	.word	0x08014c1d
 800e430:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e432:	2b65      	cmp	r3, #101	; 0x65
 800e434:	dc00      	bgt.n	800e438 <_svfprintf_r+0xddc>
 800e436:	e241      	b.n	800e8bc <_svfprintf_r+0x1260>
 800e438:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e43a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e43c:	2200      	movs	r2, #0
 800e43e:	2300      	movs	r3, #0
 800e440:	f7f2 f802 	bl	8000448 <__aeabi_dcmpeq>
 800e444:	2800      	cmp	r0, #0
 800e446:	d077      	beq.n	800e538 <_svfprintf_r+0xedc>
 800e448:	4bca      	ldr	r3, [pc, #808]	; (800e774 <_svfprintf_r+0x1118>)
 800e44a:	603b      	str	r3, [r7, #0]
 800e44c:	2301      	movs	r3, #1
 800e44e:	607b      	str	r3, [r7, #4]
 800e450:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e452:	3708      	adds	r7, #8
 800e454:	3301      	adds	r3, #1
 800e456:	932e      	str	r3, [sp, #184]	; 0xb8
 800e458:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e45a:	3301      	adds	r3, #1
 800e45c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e45e:	2b07      	cmp	r3, #7
 800e460:	dd08      	ble.n	800e474 <_svfprintf_r+0xe18>
 800e462:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e464:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e466:	aa2c      	add	r2, sp, #176	; 0xb0
 800e468:	f003 f988 	bl	801177c <__ssprint_r>
 800e46c:	2800      	cmp	r0, #0
 800e46e:	d000      	beq.n	800e472 <_svfprintf_r+0xe16>
 800e470:	e2d3      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e472:	af2f      	add	r7, sp, #188	; 0xbc
 800e474:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e476:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e478:	4293      	cmp	r3, r2
 800e47a:	db01      	blt.n	800e480 <_svfprintf_r+0xe24>
 800e47c:	07f3      	lsls	r3, r6, #31
 800e47e:	d51b      	bpl.n	800e4b8 <_svfprintf_r+0xe5c>
 800e480:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e482:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e484:	603b      	str	r3, [r7, #0]
 800e486:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e488:	607b      	str	r3, [r7, #4]
 800e48a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e48c:	3708      	adds	r7, #8
 800e48e:	189b      	adds	r3, r3, r2
 800e490:	932e      	str	r3, [sp, #184]	; 0xb8
 800e492:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e494:	3301      	adds	r3, #1
 800e496:	932d      	str	r3, [sp, #180]	; 0xb4
 800e498:	2b07      	cmp	r3, #7
 800e49a:	dd08      	ble.n	800e4ae <_svfprintf_r+0xe52>
 800e49c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e49e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e4a0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e4a2:	f003 f96b 	bl	801177c <__ssprint_r>
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	d000      	beq.n	800e4ac <_svfprintf_r+0xe50>
 800e4aa:	e2b6      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e4ac:	af2f      	add	r7, sp, #188	; 0xbc
 800e4ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4b0:	2510      	movs	r5, #16
 800e4b2:	1e5c      	subs	r4, r3, #1
 800e4b4:	2c00      	cmp	r4, #0
 800e4b6:	dc2e      	bgt.n	800e516 <_svfprintf_r+0xeba>
 800e4b8:	0776      	lsls	r6, r6, #29
 800e4ba:	d500      	bpl.n	800e4be <_svfprintf_r+0xe62>
 800e4bc:	e290      	b.n	800e9e0 <_svfprintf_r+0x1384>
 800e4be:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e4c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	da00      	bge.n	800e4c8 <_svfprintf_r+0xe6c>
 800e4c6:	0013      	movs	r3, r2
 800e4c8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e4ca:	18d3      	adds	r3, r2, r3
 800e4cc:	9317      	str	r3, [sp, #92]	; 0x5c
 800e4ce:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d007      	beq.n	800e4e4 <_svfprintf_r+0xe88>
 800e4d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e4d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e4d8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e4da:	f003 f94f 	bl	801177c <__ssprint_r>
 800e4de:	2800      	cmp	r0, #0
 800e4e0:	d000      	beq.n	800e4e4 <_svfprintf_r+0xe88>
 800e4e2:	e29a      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e4e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d000      	beq.n	800e4f0 <_svfprintf_r+0xe94>
 800e4ee:	e2b0      	b.n	800ea52 <_svfprintf_r+0x13f6>
 800e4f0:	af2f      	add	r7, sp, #188	; 0xbc
 800e4f2:	e5dc      	b.n	800e0ae <_svfprintf_r+0xa52>
 800e4f4:	3210      	adds	r2, #16
 800e4f6:	607d      	str	r5, [r7, #4]
 800e4f8:	922e      	str	r2, [sp, #184]	; 0xb8
 800e4fa:	932d      	str	r3, [sp, #180]	; 0xb4
 800e4fc:	2b07      	cmp	r3, #7
 800e4fe:	dd08      	ble.n	800e512 <_svfprintf_r+0xeb6>
 800e500:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e502:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e504:	aa2c      	add	r2, sp, #176	; 0xb0
 800e506:	f003 f939 	bl	801177c <__ssprint_r>
 800e50a:	2800      	cmp	r0, #0
 800e50c:	d000      	beq.n	800e510 <_svfprintf_r+0xeb4>
 800e50e:	e284      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e510:	a92f      	add	r1, sp, #188	; 0xbc
 800e512:	000f      	movs	r7, r1
 800e514:	3c10      	subs	r4, #16
 800e516:	0039      	movs	r1, r7
 800e518:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e51a:	4897      	ldr	r0, [pc, #604]	; (800e778 <_svfprintf_r+0x111c>)
 800e51c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e51e:	3301      	adds	r3, #1
 800e520:	3108      	adds	r1, #8
 800e522:	6038      	str	r0, [r7, #0]
 800e524:	2c10      	cmp	r4, #16
 800e526:	dce5      	bgt.n	800e4f4 <_svfprintf_r+0xe98>
 800e528:	607c      	str	r4, [r7, #4]
 800e52a:	18a4      	adds	r4, r4, r2
 800e52c:	942e      	str	r4, [sp, #184]	; 0xb8
 800e52e:	000f      	movs	r7, r1
 800e530:	932d      	str	r3, [sp, #180]	; 0xb4
 800e532:	2b07      	cmp	r3, #7
 800e534:	ddc0      	ble.n	800e4b8 <_svfprintf_r+0xe5c>
 800e536:	e05f      	b.n	800e5f8 <_svfprintf_r+0xf9c>
 800e538:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	dc78      	bgt.n	800e630 <_svfprintf_r+0xfd4>
 800e53e:	4b8d      	ldr	r3, [pc, #564]	; (800e774 <_svfprintf_r+0x1118>)
 800e540:	603b      	str	r3, [r7, #0]
 800e542:	2301      	movs	r3, #1
 800e544:	607b      	str	r3, [r7, #4]
 800e546:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e548:	3708      	adds	r7, #8
 800e54a:	3301      	adds	r3, #1
 800e54c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e54e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e550:	3301      	adds	r3, #1
 800e552:	932d      	str	r3, [sp, #180]	; 0xb4
 800e554:	2b07      	cmp	r3, #7
 800e556:	dd08      	ble.n	800e56a <_svfprintf_r+0xf0e>
 800e558:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e55a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e55c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e55e:	f003 f90d 	bl	801177c <__ssprint_r>
 800e562:	2800      	cmp	r0, #0
 800e564:	d000      	beq.n	800e568 <_svfprintf_r+0xf0c>
 800e566:	e258      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e568:	af2f      	add	r7, sp, #188	; 0xbc
 800e56a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e56c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e56e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e570:	430b      	orrs	r3, r1
 800e572:	2101      	movs	r1, #1
 800e574:	4031      	ands	r1, r6
 800e576:	430b      	orrs	r3, r1
 800e578:	d09e      	beq.n	800e4b8 <_svfprintf_r+0xe5c>
 800e57a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e57c:	603b      	str	r3, [r7, #0]
 800e57e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e580:	607b      	str	r3, [r7, #4]
 800e582:	189a      	adds	r2, r3, r2
 800e584:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e586:	922e      	str	r2, [sp, #184]	; 0xb8
 800e588:	3301      	adds	r3, #1
 800e58a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e58c:	3708      	adds	r7, #8
 800e58e:	2b07      	cmp	r3, #7
 800e590:	dd08      	ble.n	800e5a4 <_svfprintf_r+0xf48>
 800e592:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e594:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e596:	aa2c      	add	r2, sp, #176	; 0xb0
 800e598:	f003 f8f0 	bl	801177c <__ssprint_r>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	d000      	beq.n	800e5a2 <_svfprintf_r+0xf46>
 800e5a0:	e23b      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e5a2:	af2f      	add	r7, sp, #188	; 0xbc
 800e5a4:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e5a6:	2c00      	cmp	r4, #0
 800e5a8:	da19      	bge.n	800e5de <_svfprintf_r+0xf82>
 800e5aa:	0038      	movs	r0, r7
 800e5ac:	2510      	movs	r5, #16
 800e5ae:	4264      	negs	r4, r4
 800e5b0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800e5b2:	4a71      	ldr	r2, [pc, #452]	; (800e778 <_svfprintf_r+0x111c>)
 800e5b4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e5b6:	3101      	adds	r1, #1
 800e5b8:	3708      	adds	r7, #8
 800e5ba:	6002      	str	r2, [r0, #0]
 800e5bc:	2c10      	cmp	r4, #16
 800e5be:	dc25      	bgt.n	800e60c <_svfprintf_r+0xfb0>
 800e5c0:	6044      	str	r4, [r0, #4]
 800e5c2:	18e4      	adds	r4, r4, r3
 800e5c4:	942e      	str	r4, [sp, #184]	; 0xb8
 800e5c6:	912d      	str	r1, [sp, #180]	; 0xb4
 800e5c8:	2907      	cmp	r1, #7
 800e5ca:	dd08      	ble.n	800e5de <_svfprintf_r+0xf82>
 800e5cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5d0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5d2:	f003 f8d3 	bl	801177c <__ssprint_r>
 800e5d6:	2800      	cmp	r0, #0
 800e5d8:	d000      	beq.n	800e5dc <_svfprintf_r+0xf80>
 800e5da:	e21e      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e5dc:	af2f      	add	r7, sp, #188	; 0xbc
 800e5de:	9b08      	ldr	r3, [sp, #32]
 800e5e0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e5e2:	603b      	str	r3, [r7, #0]
 800e5e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5e6:	18d2      	adds	r2, r2, r3
 800e5e8:	922e      	str	r2, [sp, #184]	; 0xb8
 800e5ea:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800e5ec:	607b      	str	r3, [r7, #4]
 800e5ee:	3201      	adds	r2, #1
 800e5f0:	922d      	str	r2, [sp, #180]	; 0xb4
 800e5f2:	2a07      	cmp	r2, #7
 800e5f4:	dc00      	bgt.n	800e5f8 <_svfprintf_r+0xf9c>
 800e5f6:	e45b      	b.n	800deb0 <_svfprintf_r+0x854>
 800e5f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5fa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5fc:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5fe:	f003 f8bd 	bl	801177c <__ssprint_r>
 800e602:	2800      	cmp	r0, #0
 800e604:	d000      	beq.n	800e608 <_svfprintf_r+0xfac>
 800e606:	e208      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e608:	af2f      	add	r7, sp, #188	; 0xbc
 800e60a:	e755      	b.n	800e4b8 <_svfprintf_r+0xe5c>
 800e60c:	3310      	adds	r3, #16
 800e60e:	6045      	str	r5, [r0, #4]
 800e610:	932e      	str	r3, [sp, #184]	; 0xb8
 800e612:	912d      	str	r1, [sp, #180]	; 0xb4
 800e614:	2907      	cmp	r1, #7
 800e616:	dd08      	ble.n	800e62a <_svfprintf_r+0xfce>
 800e618:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e61a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e61c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e61e:	f003 f8ad 	bl	801177c <__ssprint_r>
 800e622:	2800      	cmp	r0, #0
 800e624:	d000      	beq.n	800e628 <_svfprintf_r+0xfcc>
 800e626:	e1f8      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e628:	af2f      	add	r7, sp, #188	; 0xbc
 800e62a:	0038      	movs	r0, r7
 800e62c:	3c10      	subs	r4, #16
 800e62e:	e7bf      	b.n	800e5b0 <_svfprintf_r+0xf54>
 800e630:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e632:	002c      	movs	r4, r5
 800e634:	429d      	cmp	r5, r3
 800e636:	dd00      	ble.n	800e63a <_svfprintf_r+0xfde>
 800e638:	001c      	movs	r4, r3
 800e63a:	2c00      	cmp	r4, #0
 800e63c:	dd14      	ble.n	800e668 <_svfprintf_r+0x100c>
 800e63e:	9b08      	ldr	r3, [sp, #32]
 800e640:	607c      	str	r4, [r7, #4]
 800e642:	603b      	str	r3, [r7, #0]
 800e644:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e646:	3708      	adds	r7, #8
 800e648:	18e3      	adds	r3, r4, r3
 800e64a:	932e      	str	r3, [sp, #184]	; 0xb8
 800e64c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e64e:	3301      	adds	r3, #1
 800e650:	932d      	str	r3, [sp, #180]	; 0xb4
 800e652:	2b07      	cmp	r3, #7
 800e654:	dd08      	ble.n	800e668 <_svfprintf_r+0x100c>
 800e656:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e658:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e65a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e65c:	f003 f88e 	bl	801177c <__ssprint_r>
 800e660:	2800      	cmp	r0, #0
 800e662:	d000      	beq.n	800e666 <_svfprintf_r+0x100a>
 800e664:	e1d9      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e666:	af2f      	add	r7, sp, #188	; 0xbc
 800e668:	43e3      	mvns	r3, r4
 800e66a:	17db      	asrs	r3, r3, #31
 800e66c:	401c      	ands	r4, r3
 800e66e:	1b2c      	subs	r4, r5, r4
 800e670:	2c00      	cmp	r4, #0
 800e672:	dd18      	ble.n	800e6a6 <_svfprintf_r+0x104a>
 800e674:	0039      	movs	r1, r7
 800e676:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e678:	483f      	ldr	r0, [pc, #252]	; (800e778 <_svfprintf_r+0x111c>)
 800e67a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e67c:	3301      	adds	r3, #1
 800e67e:	3108      	adds	r1, #8
 800e680:	6038      	str	r0, [r7, #0]
 800e682:	2c10      	cmp	r4, #16
 800e684:	dc7a      	bgt.n	800e77c <_svfprintf_r+0x1120>
 800e686:	607c      	str	r4, [r7, #4]
 800e688:	18a4      	adds	r4, r4, r2
 800e68a:	000f      	movs	r7, r1
 800e68c:	942e      	str	r4, [sp, #184]	; 0xb8
 800e68e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e690:	2b07      	cmp	r3, #7
 800e692:	dd08      	ble.n	800e6a6 <_svfprintf_r+0x104a>
 800e694:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e696:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e698:	aa2c      	add	r2, sp, #176	; 0xb0
 800e69a:	f003 f86f 	bl	801177c <__ssprint_r>
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	d000      	beq.n	800e6a4 <_svfprintf_r+0x1048>
 800e6a2:	e1ba      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e6a4:	af2f      	add	r7, sp, #188	; 0xbc
 800e6a6:	9b08      	ldr	r3, [sp, #32]
 800e6a8:	195d      	adds	r5, r3, r5
 800e6aa:	0573      	lsls	r3, r6, #21
 800e6ac:	d50b      	bpl.n	800e6c6 <_svfprintf_r+0x106a>
 800e6ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d176      	bne.n	800e7a2 <_svfprintf_r+0x1146>
 800e6b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d176      	bne.n	800e7a8 <_svfprintf_r+0x114c>
 800e6ba:	9b08      	ldr	r3, [sp, #32]
 800e6bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e6be:	189b      	adds	r3, r3, r2
 800e6c0:	429d      	cmp	r5, r3
 800e6c2:	d900      	bls.n	800e6c6 <_svfprintf_r+0x106a>
 800e6c4:	001d      	movs	r5, r3
 800e6c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e6c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e6ca:	4293      	cmp	r3, r2
 800e6cc:	db01      	blt.n	800e6d2 <_svfprintf_r+0x1076>
 800e6ce:	07f3      	lsls	r3, r6, #31
 800e6d0:	d516      	bpl.n	800e700 <_svfprintf_r+0x10a4>
 800e6d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e6d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e6d6:	603b      	str	r3, [r7, #0]
 800e6d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6da:	607b      	str	r3, [r7, #4]
 800e6dc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e6de:	3708      	adds	r7, #8
 800e6e0:	189b      	adds	r3, r3, r2
 800e6e2:	932e      	str	r3, [sp, #184]	; 0xb8
 800e6e4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6e6:	3301      	adds	r3, #1
 800e6e8:	932d      	str	r3, [sp, #180]	; 0xb4
 800e6ea:	2b07      	cmp	r3, #7
 800e6ec:	dd08      	ble.n	800e700 <_svfprintf_r+0x10a4>
 800e6ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e6f2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e6f4:	f003 f842 	bl	801177c <__ssprint_r>
 800e6f8:	2800      	cmp	r0, #0
 800e6fa:	d000      	beq.n	800e6fe <_svfprintf_r+0x10a2>
 800e6fc:	e18d      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e6fe:	af2f      	add	r7, sp, #188	; 0xbc
 800e700:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e702:	9b08      	ldr	r3, [sp, #32]
 800e704:	4694      	mov	ip, r2
 800e706:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e708:	4463      	add	r3, ip
 800e70a:	1b5b      	subs	r3, r3, r5
 800e70c:	1b14      	subs	r4, r2, r4
 800e70e:	429c      	cmp	r4, r3
 800e710:	dd00      	ble.n	800e714 <_svfprintf_r+0x10b8>
 800e712:	001c      	movs	r4, r3
 800e714:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e716:	2c00      	cmp	r4, #0
 800e718:	dd12      	ble.n	800e740 <_svfprintf_r+0x10e4>
 800e71a:	18e3      	adds	r3, r4, r3
 800e71c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e71e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e720:	603d      	str	r5, [r7, #0]
 800e722:	3301      	adds	r3, #1
 800e724:	607c      	str	r4, [r7, #4]
 800e726:	932d      	str	r3, [sp, #180]	; 0xb4
 800e728:	3708      	adds	r7, #8
 800e72a:	2b07      	cmp	r3, #7
 800e72c:	dd08      	ble.n	800e740 <_svfprintf_r+0x10e4>
 800e72e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e730:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e732:	aa2c      	add	r2, sp, #176	; 0xb0
 800e734:	f003 f822 	bl	801177c <__ssprint_r>
 800e738:	2800      	cmp	r0, #0
 800e73a:	d000      	beq.n	800e73e <_svfprintf_r+0x10e2>
 800e73c:	e16d      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e73e:	af2f      	add	r7, sp, #188	; 0xbc
 800e740:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e742:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e744:	2510      	movs	r5, #16
 800e746:	1ad3      	subs	r3, r2, r3
 800e748:	43e2      	mvns	r2, r4
 800e74a:	17d2      	asrs	r2, r2, #31
 800e74c:	4014      	ands	r4, r2
 800e74e:	1b1c      	subs	r4, r3, r4
 800e750:	2c00      	cmp	r4, #0
 800e752:	dc00      	bgt.n	800e756 <_svfprintf_r+0x10fa>
 800e754:	e6b0      	b.n	800e4b8 <_svfprintf_r+0xe5c>
 800e756:	0039      	movs	r1, r7
 800e758:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e75a:	4807      	ldr	r0, [pc, #28]	; (800e778 <_svfprintf_r+0x111c>)
 800e75c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e75e:	3301      	adds	r3, #1
 800e760:	3108      	adds	r1, #8
 800e762:	6038      	str	r0, [r7, #0]
 800e764:	2c10      	cmp	r4, #16
 800e766:	dd00      	ble.n	800e76a <_svfprintf_r+0x110e>
 800e768:	e096      	b.n	800e898 <_svfprintf_r+0x123c>
 800e76a:	1912      	adds	r2, r2, r4
 800e76c:	607c      	str	r4, [r7, #4]
 800e76e:	922e      	str	r2, [sp, #184]	; 0xb8
 800e770:	e6dd      	b.n	800e52e <_svfprintf_r+0xed2>
 800e772:	46c0      	nop			; (mov r8, r8)
 800e774:	08014c2e 	.word	0x08014c2e
 800e778:	08014c40 	.word	0x08014c40
 800e77c:	2010      	movs	r0, #16
 800e77e:	1812      	adds	r2, r2, r0
 800e780:	6078      	str	r0, [r7, #4]
 800e782:	922e      	str	r2, [sp, #184]	; 0xb8
 800e784:	932d      	str	r3, [sp, #180]	; 0xb4
 800e786:	2b07      	cmp	r3, #7
 800e788:	dd08      	ble.n	800e79c <_svfprintf_r+0x1140>
 800e78a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e78c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e78e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e790:	f002 fff4 	bl	801177c <__ssprint_r>
 800e794:	2800      	cmp	r0, #0
 800e796:	d000      	beq.n	800e79a <_svfprintf_r+0x113e>
 800e798:	e13f      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e79a:	a92f      	add	r1, sp, #188	; 0xbc
 800e79c:	000f      	movs	r7, r1
 800e79e:	3c10      	subs	r4, #16
 800e7a0:	e768      	b.n	800e674 <_svfprintf_r+0x1018>
 800e7a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d05d      	beq.n	800e864 <_svfprintf_r+0x1208>
 800e7a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e7aa:	3b01      	subs	r3, #1
 800e7ac:	9310      	str	r3, [sp, #64]	; 0x40
 800e7ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e7b0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e7b2:	603b      	str	r3, [r7, #0]
 800e7b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e7b6:	607b      	str	r3, [r7, #4]
 800e7b8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e7ba:	3708      	adds	r7, #8
 800e7bc:	189b      	adds	r3, r3, r2
 800e7be:	932e      	str	r3, [sp, #184]	; 0xb8
 800e7c0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	932d      	str	r3, [sp, #180]	; 0xb4
 800e7c6:	2b07      	cmp	r3, #7
 800e7c8:	dd08      	ble.n	800e7dc <_svfprintf_r+0x1180>
 800e7ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7ce:	aa2c      	add	r2, sp, #176	; 0xb0
 800e7d0:	f002 ffd4 	bl	801177c <__ssprint_r>
 800e7d4:	2800      	cmp	r0, #0
 800e7d6:	d000      	beq.n	800e7da <_svfprintf_r+0x117e>
 800e7d8:	e11f      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e7da:	af2f      	add	r7, sp, #188	; 0xbc
 800e7dc:	9b08      	ldr	r3, [sp, #32]
 800e7de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e7e0:	189c      	adds	r4, r3, r2
 800e7e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e7e4:	1b64      	subs	r4, r4, r5
 800e7e6:	781b      	ldrb	r3, [r3, #0]
 800e7e8:	429c      	cmp	r4, r3
 800e7ea:	dd00      	ble.n	800e7ee <_svfprintf_r+0x1192>
 800e7ec:	001c      	movs	r4, r3
 800e7ee:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e7f0:	2c00      	cmp	r4, #0
 800e7f2:	dd12      	ble.n	800e81a <_svfprintf_r+0x11be>
 800e7f4:	18e3      	adds	r3, r4, r3
 800e7f6:	932e      	str	r3, [sp, #184]	; 0xb8
 800e7f8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7fa:	603d      	str	r5, [r7, #0]
 800e7fc:	3301      	adds	r3, #1
 800e7fe:	607c      	str	r4, [r7, #4]
 800e800:	932d      	str	r3, [sp, #180]	; 0xb4
 800e802:	3708      	adds	r7, #8
 800e804:	2b07      	cmp	r3, #7
 800e806:	dd08      	ble.n	800e81a <_svfprintf_r+0x11be>
 800e808:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e80a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e80c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e80e:	f002 ffb5 	bl	801177c <__ssprint_r>
 800e812:	2800      	cmp	r0, #0
 800e814:	d000      	beq.n	800e818 <_svfprintf_r+0x11bc>
 800e816:	e100      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e818:	af2f      	add	r7, sp, #188	; 0xbc
 800e81a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e81c:	781a      	ldrb	r2, [r3, #0]
 800e81e:	43e3      	mvns	r3, r4
 800e820:	17db      	asrs	r3, r3, #31
 800e822:	401c      	ands	r4, r3
 800e824:	1b14      	subs	r4, r2, r4
 800e826:	2c00      	cmp	r4, #0
 800e828:	dd18      	ble.n	800e85c <_svfprintf_r+0x1200>
 800e82a:	0039      	movs	r1, r7
 800e82c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e82e:	48aa      	ldr	r0, [pc, #680]	; (800ead8 <_svfprintf_r+0x147c>)
 800e830:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e832:	3301      	adds	r3, #1
 800e834:	3108      	adds	r1, #8
 800e836:	6038      	str	r0, [r7, #0]
 800e838:	2c10      	cmp	r4, #16
 800e83a:	dc1a      	bgt.n	800e872 <_svfprintf_r+0x1216>
 800e83c:	1912      	adds	r2, r2, r4
 800e83e:	607c      	str	r4, [r7, #4]
 800e840:	922e      	str	r2, [sp, #184]	; 0xb8
 800e842:	000f      	movs	r7, r1
 800e844:	932d      	str	r3, [sp, #180]	; 0xb4
 800e846:	2b07      	cmp	r3, #7
 800e848:	dd08      	ble.n	800e85c <_svfprintf_r+0x1200>
 800e84a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e84c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e84e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e850:	f002 ff94 	bl	801177c <__ssprint_r>
 800e854:	2800      	cmp	r0, #0
 800e856:	d000      	beq.n	800e85a <_svfprintf_r+0x11fe>
 800e858:	e0df      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e85a:	af2f      	add	r7, sp, #188	; 0xbc
 800e85c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e85e:	781b      	ldrb	r3, [r3, #0]
 800e860:	18ed      	adds	r5, r5, r3
 800e862:	e724      	b.n	800e6ae <_svfprintf_r+0x1052>
 800e864:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e866:	3b01      	subs	r3, #1
 800e868:	9312      	str	r3, [sp, #72]	; 0x48
 800e86a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e86c:	3b01      	subs	r3, #1
 800e86e:	9311      	str	r3, [sp, #68]	; 0x44
 800e870:	e79d      	b.n	800e7ae <_svfprintf_r+0x1152>
 800e872:	2010      	movs	r0, #16
 800e874:	1812      	adds	r2, r2, r0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	922e      	str	r2, [sp, #184]	; 0xb8
 800e87a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e87c:	2b07      	cmp	r3, #7
 800e87e:	dd08      	ble.n	800e892 <_svfprintf_r+0x1236>
 800e880:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e882:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e884:	aa2c      	add	r2, sp, #176	; 0xb0
 800e886:	f002 ff79 	bl	801177c <__ssprint_r>
 800e88a:	2800      	cmp	r0, #0
 800e88c:	d000      	beq.n	800e890 <_svfprintf_r+0x1234>
 800e88e:	e0c4      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e890:	a92f      	add	r1, sp, #188	; 0xbc
 800e892:	000f      	movs	r7, r1
 800e894:	3c10      	subs	r4, #16
 800e896:	e7c8      	b.n	800e82a <_svfprintf_r+0x11ce>
 800e898:	3210      	adds	r2, #16
 800e89a:	607d      	str	r5, [r7, #4]
 800e89c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e89e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e8a0:	2b07      	cmp	r3, #7
 800e8a2:	dd08      	ble.n	800e8b6 <_svfprintf_r+0x125a>
 800e8a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8a8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e8aa:	f002 ff67 	bl	801177c <__ssprint_r>
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	d000      	beq.n	800e8b4 <_svfprintf_r+0x1258>
 800e8b2:	e0b2      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e8b4:	a92f      	add	r1, sp, #188	; 0xbc
 800e8b6:	000f      	movs	r7, r1
 800e8b8:	3c10      	subs	r4, #16
 800e8ba:	e74c      	b.n	800e756 <_svfprintf_r+0x10fa>
 800e8bc:	003c      	movs	r4, r7
 800e8be:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e8c0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e8c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e8c4:	3101      	adds	r1, #1
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	3408      	adds	r4, #8
 800e8ca:	2a01      	cmp	r2, #1
 800e8cc:	dc03      	bgt.n	800e8d6 <_svfprintf_r+0x127a>
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	4216      	tst	r6, r2
 800e8d2:	d100      	bne.n	800e8d6 <_svfprintf_r+0x127a>
 800e8d4:	e07f      	b.n	800e9d6 <_svfprintf_r+0x137a>
 800e8d6:	9a08      	ldr	r2, [sp, #32]
 800e8d8:	912e      	str	r1, [sp, #184]	; 0xb8
 800e8da:	603a      	str	r2, [r7, #0]
 800e8dc:	2201      	movs	r2, #1
 800e8de:	932d      	str	r3, [sp, #180]	; 0xb4
 800e8e0:	607a      	str	r2, [r7, #4]
 800e8e2:	2b07      	cmp	r3, #7
 800e8e4:	dd08      	ble.n	800e8f8 <_svfprintf_r+0x129c>
 800e8e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8ea:	aa2c      	add	r2, sp, #176	; 0xb0
 800e8ec:	f002 ff46 	bl	801177c <__ssprint_r>
 800e8f0:	2800      	cmp	r0, #0
 800e8f2:	d000      	beq.n	800e8f6 <_svfprintf_r+0x129a>
 800e8f4:	e091      	b.n	800ea1a <_svfprintf_r+0x13be>
 800e8f6:	ac2f      	add	r4, sp, #188	; 0xbc
 800e8f8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e8fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e8fc:	6023      	str	r3, [r4, #0]
 800e8fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e900:	6063      	str	r3, [r4, #4]
 800e902:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e904:	3408      	adds	r4, #8
 800e906:	189b      	adds	r3, r3, r2
 800e908:	932e      	str	r3, [sp, #184]	; 0xb8
 800e90a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e90c:	3301      	adds	r3, #1
 800e90e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e910:	2b07      	cmp	r3, #7
 800e912:	dd07      	ble.n	800e924 <_svfprintf_r+0x12c8>
 800e914:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e916:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e918:	aa2c      	add	r2, sp, #176	; 0xb0
 800e91a:	f002 ff2f 	bl	801177c <__ssprint_r>
 800e91e:	2800      	cmp	r0, #0
 800e920:	d17b      	bne.n	800ea1a <_svfprintf_r+0x13be>
 800e922:	ac2f      	add	r4, sp, #188	; 0xbc
 800e924:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e926:	2200      	movs	r2, #0
 800e928:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e92a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e92c:	9309      	str	r3, [sp, #36]	; 0x24
 800e92e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e930:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800e932:	1e5d      	subs	r5, r3, #1
 800e934:	2300      	movs	r3, #0
 800e936:	f7f1 fd87 	bl	8000448 <__aeabi_dcmpeq>
 800e93a:	2800      	cmp	r0, #0
 800e93c:	d126      	bne.n	800e98c <_svfprintf_r+0x1330>
 800e93e:	9b08      	ldr	r3, [sp, #32]
 800e940:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e942:	3301      	adds	r3, #1
 800e944:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e946:	6023      	str	r3, [r4, #0]
 800e948:	1e7b      	subs	r3, r7, #1
 800e94a:	3201      	adds	r2, #1
 800e94c:	185b      	adds	r3, r3, r1
 800e94e:	6065      	str	r5, [r4, #4]
 800e950:	932e      	str	r3, [sp, #184]	; 0xb8
 800e952:	922d      	str	r2, [sp, #180]	; 0xb4
 800e954:	3408      	adds	r4, #8
 800e956:	2a07      	cmp	r2, #7
 800e958:	dd07      	ble.n	800e96a <_svfprintf_r+0x130e>
 800e95a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e95c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e95e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e960:	f002 ff0c 	bl	801177c <__ssprint_r>
 800e964:	2800      	cmp	r0, #0
 800e966:	d158      	bne.n	800ea1a <_svfprintf_r+0x13be>
 800e968:	ac2f      	add	r4, sp, #188	; 0xbc
 800e96a:	ab28      	add	r3, sp, #160	; 0xa0
 800e96c:	6023      	str	r3, [r4, #0]
 800e96e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e970:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e972:	6063      	str	r3, [r4, #4]
 800e974:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e976:	189b      	adds	r3, r3, r2
 800e978:	932e      	str	r3, [sp, #184]	; 0xb8
 800e97a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e97c:	3301      	adds	r3, #1
 800e97e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e980:	2b07      	cmp	r3, #7
 800e982:	dd00      	ble.n	800e986 <_svfprintf_r+0x132a>
 800e984:	e638      	b.n	800e5f8 <_svfprintf_r+0xf9c>
 800e986:	3408      	adds	r4, #8
 800e988:	0027      	movs	r7, r4
 800e98a:	e595      	b.n	800e4b8 <_svfprintf_r+0xe5c>
 800e98c:	2710      	movs	r7, #16
 800e98e:	2d00      	cmp	r5, #0
 800e990:	ddeb      	ble.n	800e96a <_svfprintf_r+0x130e>
 800e992:	0021      	movs	r1, r4
 800e994:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e996:	4850      	ldr	r0, [pc, #320]	; (800ead8 <_svfprintf_r+0x147c>)
 800e998:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e99a:	3301      	adds	r3, #1
 800e99c:	3108      	adds	r1, #8
 800e99e:	6020      	str	r0, [r4, #0]
 800e9a0:	2d10      	cmp	r5, #16
 800e9a2:	dc07      	bgt.n	800e9b4 <_svfprintf_r+0x1358>
 800e9a4:	6065      	str	r5, [r4, #4]
 800e9a6:	000c      	movs	r4, r1
 800e9a8:	18ad      	adds	r5, r5, r2
 800e9aa:	952e      	str	r5, [sp, #184]	; 0xb8
 800e9ac:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9ae:	2b07      	cmp	r3, #7
 800e9b0:	dddb      	ble.n	800e96a <_svfprintf_r+0x130e>
 800e9b2:	e7d2      	b.n	800e95a <_svfprintf_r+0x12fe>
 800e9b4:	3210      	adds	r2, #16
 800e9b6:	6067      	str	r7, [r4, #4]
 800e9b8:	922e      	str	r2, [sp, #184]	; 0xb8
 800e9ba:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9bc:	2b07      	cmp	r3, #7
 800e9be:	dd07      	ble.n	800e9d0 <_svfprintf_r+0x1374>
 800e9c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9c4:	aa2c      	add	r2, sp, #176	; 0xb0
 800e9c6:	f002 fed9 	bl	801177c <__ssprint_r>
 800e9ca:	2800      	cmp	r0, #0
 800e9cc:	d125      	bne.n	800ea1a <_svfprintf_r+0x13be>
 800e9ce:	a92f      	add	r1, sp, #188	; 0xbc
 800e9d0:	000c      	movs	r4, r1
 800e9d2:	3d10      	subs	r5, #16
 800e9d4:	e7dd      	b.n	800e992 <_svfprintf_r+0x1336>
 800e9d6:	9808      	ldr	r0, [sp, #32]
 800e9d8:	912e      	str	r1, [sp, #184]	; 0xb8
 800e9da:	c705      	stmia	r7!, {r0, r2}
 800e9dc:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9de:	e7e6      	b.n	800e9ae <_svfprintf_r+0x1352>
 800e9e0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e9e2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e9e4:	2510      	movs	r5, #16
 800e9e6:	1a9c      	subs	r4, r3, r2
 800e9e8:	2c00      	cmp	r4, #0
 800e9ea:	dc00      	bgt.n	800e9ee <_svfprintf_r+0x1392>
 800e9ec:	e567      	b.n	800e4be <_svfprintf_r+0xe62>
 800e9ee:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e9f0:	493a      	ldr	r1, [pc, #232]	; (800eadc <_svfprintf_r+0x1480>)
 800e9f2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	6039      	str	r1, [r7, #0]
 800e9f8:	2c10      	cmp	r4, #16
 800e9fa:	dc19      	bgt.n	800ea30 <_svfprintf_r+0x13d4>
 800e9fc:	607c      	str	r4, [r7, #4]
 800e9fe:	18a4      	adds	r4, r4, r2
 800ea00:	942e      	str	r4, [sp, #184]	; 0xb8
 800ea02:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea04:	2b07      	cmp	r3, #7
 800ea06:	dc00      	bgt.n	800ea0a <_svfprintf_r+0x13ae>
 800ea08:	e559      	b.n	800e4be <_svfprintf_r+0xe62>
 800ea0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea0e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea10:	f002 feb4 	bl	801177c <__ssprint_r>
 800ea14:	2800      	cmp	r0, #0
 800ea16:	d100      	bne.n	800ea1a <_svfprintf_r+0x13be>
 800ea18:	e551      	b.n	800e4be <_svfprintf_r+0xe62>
 800ea1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d101      	bne.n	800ea24 <_svfprintf_r+0x13c8>
 800ea20:	f7ff f845 	bl	800daae <_svfprintf_r+0x452>
 800ea24:	0019      	movs	r1, r3
 800ea26:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea28:	f7fd fd80 	bl	800c52c <_free_r>
 800ea2c:	f7ff f83f 	bl	800daae <_svfprintf_r+0x452>
 800ea30:	3210      	adds	r2, #16
 800ea32:	607d      	str	r5, [r7, #4]
 800ea34:	922e      	str	r2, [sp, #184]	; 0xb8
 800ea36:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea38:	3708      	adds	r7, #8
 800ea3a:	2b07      	cmp	r3, #7
 800ea3c:	dd07      	ble.n	800ea4e <_svfprintf_r+0x13f2>
 800ea3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea42:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea44:	f002 fe9a 	bl	801177c <__ssprint_r>
 800ea48:	2800      	cmp	r0, #0
 800ea4a:	d1e6      	bne.n	800ea1a <_svfprintf_r+0x13be>
 800ea4c:	af2f      	add	r7, sp, #188	; 0xbc
 800ea4e:	3c10      	subs	r4, #16
 800ea50:	e7cd      	b.n	800e9ee <_svfprintf_r+0x1392>
 800ea52:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ea54:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea56:	f7fd fd69 	bl	800c52c <_free_r>
 800ea5a:	e549      	b.n	800e4f0 <_svfprintf_r+0xe94>
 800ea5c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d101      	bne.n	800ea66 <_svfprintf_r+0x140a>
 800ea62:	f7ff f824 	bl	800daae <_svfprintf_r+0x452>
 800ea66:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea68:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea6a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea6c:	f002 fe86 	bl	801177c <__ssprint_r>
 800ea70:	f7ff f81d 	bl	800daae <_svfprintf_r+0x452>
 800ea74:	0034      	movs	r4, r6
 800ea76:	2a00      	cmp	r2, #0
 800ea78:	d101      	bne.n	800ea7e <_svfprintf_r+0x1422>
 800ea7a:	f7fe ff8c 	bl	800d996 <_svfprintf_r+0x33a>
 800ea7e:	2b01      	cmp	r3, #1
 800ea80:	d101      	bne.n	800ea86 <_svfprintf_r+0x142a>
 800ea82:	f7ff fc01 	bl	800e288 <_svfprintf_r+0xc2c>
 800ea86:	2b02      	cmp	r3, #2
 800ea88:	d100      	bne.n	800ea8c <_svfprintf_r+0x1430>
 800ea8a:	e459      	b.n	800e340 <_svfprintf_r+0xce4>
 800ea8c:	2507      	movs	r5, #7
 800ea8e:	ab58      	add	r3, sp, #352	; 0x160
 800ea90:	9308      	str	r3, [sp, #32]
 800ea92:	9a08      	ldr	r2, [sp, #32]
 800ea94:	0013      	movs	r3, r2
 800ea96:	3b01      	subs	r3, #1
 800ea98:	9308      	str	r3, [sp, #32]
 800ea9a:	9b06      	ldr	r3, [sp, #24]
 800ea9c:	9908      	ldr	r1, [sp, #32]
 800ea9e:	402b      	ands	r3, r5
 800eaa0:	3330      	adds	r3, #48	; 0x30
 800eaa2:	700b      	strb	r3, [r1, #0]
 800eaa4:	9907      	ldr	r1, [sp, #28]
 800eaa6:	074e      	lsls	r6, r1, #29
 800eaa8:	9906      	ldr	r1, [sp, #24]
 800eaaa:	08c8      	lsrs	r0, r1, #3
 800eaac:	9907      	ldr	r1, [sp, #28]
 800eaae:	4306      	orrs	r6, r0
 800eab0:	08c9      	lsrs	r1, r1, #3
 800eab2:	9107      	str	r1, [sp, #28]
 800eab4:	0031      	movs	r1, r6
 800eab6:	9807      	ldr	r0, [sp, #28]
 800eab8:	9606      	str	r6, [sp, #24]
 800eaba:	4301      	orrs	r1, r0
 800eabc:	d1e9      	bne.n	800ea92 <_svfprintf_r+0x1436>
 800eabe:	07e1      	lsls	r1, r4, #31
 800eac0:	d400      	bmi.n	800eac4 <_svfprintf_r+0x1468>
 800eac2:	e42a      	b.n	800e31a <_svfprintf_r+0xcbe>
 800eac4:	2b30      	cmp	r3, #48	; 0x30
 800eac6:	d100      	bne.n	800eaca <_svfprintf_r+0x146e>
 800eac8:	e427      	b.n	800e31a <_svfprintf_r+0xcbe>
 800eaca:	2130      	movs	r1, #48	; 0x30
 800eacc:	9b08      	ldr	r3, [sp, #32]
 800eace:	3b01      	subs	r3, #1
 800ead0:	7019      	strb	r1, [r3, #0]
 800ead2:	1e93      	subs	r3, r2, #2
 800ead4:	9308      	str	r3, [sp, #32]
 800ead6:	e420      	b.n	800e31a <_svfprintf_r+0xcbe>
 800ead8:	08014c40 	.word	0x08014c40
 800eadc:	08014c30 	.word	0x08014c30

0800eae0 <__ssvfscanf_r>:
 800eae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eae2:	4ca7      	ldr	r4, [pc, #668]	; (800ed80 <__ssvfscanf_r+0x2a0>)
 800eae4:	44a5      	add	sp, r4
 800eae6:	af02      	add	r7, sp, #8
 800eae8:	633b      	str	r3, [r7, #48]	; 0x30
 800eaea:	000b      	movs	r3, r1
 800eaec:	6378      	str	r0, [r7, #52]	; 0x34
 800eaee:	6479      	str	r1, [r7, #68]	; 0x44
 800eaf0:	61ba      	str	r2, [r7, #24]
 800eaf2:	220c      	movs	r2, #12
 800eaf4:	5e9a      	ldrsh	r2, [r3, r2]
 800eaf6:	2380      	movs	r3, #128	; 0x80
 800eaf8:	019b      	lsls	r3, r3, #6
 800eafa:	421a      	tst	r2, r3
 800eafc:	d105      	bne.n	800eb0a <__ssvfscanf_r+0x2a>
 800eafe:	4313      	orrs	r3, r2
 800eb00:	818b      	strh	r3, [r1, #12]
 800eb02:	4aa0      	ldr	r2, [pc, #640]	; (800ed84 <__ssvfscanf_r+0x2a4>)
 800eb04:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800eb06:	4013      	ands	r3, r2
 800eb08:	664b      	str	r3, [r1, #100]	; 0x64
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	617b      	str	r3, [r7, #20]
 800eb0e:	643b      	str	r3, [r7, #64]	; 0x40
 800eb10:	62bb      	str	r3, [r7, #40]	; 0x28
 800eb12:	627b      	str	r3, [r7, #36]	; 0x24
 800eb14:	63bb      	str	r3, [r7, #56]	; 0x38
 800eb16:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb18:	69bb      	ldr	r3, [r7, #24]
 800eb1a:	69ba      	ldr	r2, [r7, #24]
 800eb1c:	781b      	ldrb	r3, [r3, #0]
 800eb1e:	3201      	adds	r2, #1
 800eb20:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eb22:	61ba      	str	r2, [r7, #24]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d100      	bne.n	800eb2a <__ssvfscanf_r+0x4a>
 800eb28:	e0d7      	b.n	800ecda <__ssvfscanf_r+0x1fa>
 800eb2a:	2608      	movs	r6, #8
 800eb2c:	2108      	movs	r1, #8
 800eb2e:	4a96      	ldr	r2, [pc, #600]	; (800ed88 <__ssvfscanf_r+0x2a8>)
 800eb30:	5cd2      	ldrb	r2, [r2, r3]
 800eb32:	4016      	ands	r6, r2
 800eb34:	420a      	tst	r2, r1
 800eb36:	d01d      	beq.n	800eb74 <__ssvfscanf_r+0x94>
 800eb38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb3a:	685b      	ldr	r3, [r3, #4]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	dd12      	ble.n	800eb66 <__ssvfscanf_r+0x86>
 800eb40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb42:	4991      	ldr	r1, [pc, #580]	; (800ed88 <__ssvfscanf_r+0x2a8>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	781a      	ldrb	r2, [r3, #0]
 800eb48:	5c8a      	ldrb	r2, [r1, r2]
 800eb4a:	2108      	movs	r1, #8
 800eb4c:	420a      	tst	r2, r1
 800eb4e:	d0e3      	beq.n	800eb18 <__ssvfscanf_r+0x38>
 800eb50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb52:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb54:	3201      	adds	r2, #1
 800eb56:	63ba      	str	r2, [r7, #56]	; 0x38
 800eb58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb5a:	3301      	adds	r3, #1
 800eb5c:	6852      	ldr	r2, [r2, #4]
 800eb5e:	600b      	str	r3, [r1, #0]
 800eb60:	3a01      	subs	r2, #1
 800eb62:	604a      	str	r2, [r1, #4]
 800eb64:	e7e8      	b.n	800eb38 <__ssvfscanf_r+0x58>
 800eb66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb68:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb6a:	f002 fec7 	bl	80118fc <__ssrefill_r>
 800eb6e:	2800      	cmp	r0, #0
 800eb70:	d0e6      	beq.n	800eb40 <__ssvfscanf_r+0x60>
 800eb72:	e7d1      	b.n	800eb18 <__ssvfscanf_r+0x38>
 800eb74:	2b25      	cmp	r3, #37	; 0x25
 800eb76:	d165      	bne.n	800ec44 <__ssvfscanf_r+0x164>
 800eb78:	250a      	movs	r5, #10
 800eb7a:	2480      	movs	r4, #128	; 0x80
 800eb7c:	69ba      	ldr	r2, [r7, #24]
 800eb7e:	63fe      	str	r6, [r7, #60]	; 0x3c
 800eb80:	3b16      	subs	r3, #22
 800eb82:	69b9      	ldr	r1, [r7, #24]
 800eb84:	3101      	adds	r1, #1
 800eb86:	61b9      	str	r1, [r7, #24]
 800eb88:	7811      	ldrb	r1, [r2, #0]
 800eb8a:	0008      	movs	r0, r1
 800eb8c:	3825      	subs	r0, #37	; 0x25
 800eb8e:	2855      	cmp	r0, #85	; 0x55
 800eb90:	d900      	bls.n	800eb94 <__ssvfscanf_r+0xb4>
 800eb92:	e170      	b.n	800ee76 <__ssvfscanf_r+0x396>
 800eb94:	f7f1 fac8 	bl	8000128 <__gnu_thumb1_case_uhi>
 800eb98:	016f0056 	.word	0x016f0056
 800eb9c:	016f016f 	.word	0x016f016f
 800eba0:	0081016f 	.word	0x0081016f
 800eba4:	016f016f 	.word	0x016f016f
 800eba8:	016f016f 	.word	0x016f016f
 800ebac:	00b8016f 	.word	0x00b8016f
 800ebb0:	00b800b8 	.word	0x00b800b8
 800ebb4:	00b800b8 	.word	0x00b800b8
 800ebb8:	00b800b8 	.word	0x00b800b8
 800ebbc:	00b800b8 	.word	0x00b800b8
 800ebc0:	016f00b8 	.word	0x016f00b8
 800ebc4:	016f016f 	.word	0x016f016f
 800ebc8:	016f016f 	.word	0x016f016f
 800ebcc:	016f016f 	.word	0x016f016f
 800ebd0:	016f00d8 	.word	0x016f00d8
 800ebd4:	00c1010a 	.word	0x00c1010a
 800ebd8:	00d800d8 	.word	0x00d800d8
 800ebdc:	016f00d8 	.word	0x016f00d8
 800ebe0:	016f016f 	.word	0x016f016f
 800ebe4:	009f016f 	.word	0x009f016f
 800ebe8:	016f016f 	.word	0x016f016f
 800ebec:	016f00c9 	.word	0x016f00c9
 800ebf0:	016f016f 	.word	0x016f016f
 800ebf4:	016f00f0 	.word	0x016f00f0
 800ebf8:	016f016f 	.word	0x016f016f
 800ebfc:	00d1016f 	.word	0x00d1016f
 800ec00:	016f016f 	.word	0x016f016f
 800ec04:	016f00fe 	.word	0x016f00fe
 800ec08:	016f016f 	.word	0x016f016f
 800ec0c:	016f016f 	.word	0x016f016f
 800ec10:	016f00d8 	.word	0x016f00d8
 800ec14:	00c3010c 	.word	0x00c3010c
 800ec18:	00d800d8 	.word	0x00d800d8
 800ec1c:	009400d8 	.word	0x009400d8
 800ec20:	009f012f 	.word	0x009f012f
 800ec24:	0088016f 	.word	0x0088016f
 800ec28:	011200a9 	.word	0x011200a9
 800ec2c:	011000cb 	.word	0x011000cb
 800ec30:	016f016f 	.word	0x016f016f
 800ec34:	00a600f2 	.word	0x00a600f2
 800ec38:	016f00cf 	.word	0x016f00cf
 800ec3c:	00d1016f 	.word	0x00d1016f
 800ec40:	00a6016f 	.word	0x00a6016f
 800ec44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec46:	685b      	ldr	r3, [r3, #4]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	dd12      	ble.n	800ec72 <__ssvfscanf_r+0x192>
 800ec4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec4e:	69ba      	ldr	r2, [r7, #24]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	3a01      	subs	r2, #1
 800ec54:	7819      	ldrb	r1, [r3, #0]
 800ec56:	7812      	ldrb	r2, [r2, #0]
 800ec58:	4291      	cmp	r1, r2
 800ec5a:	d13e      	bne.n	800ecda <__ssvfscanf_r+0x1fa>
 800ec5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ec5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec60:	6852      	ldr	r2, [r2, #4]
 800ec62:	3301      	adds	r3, #1
 800ec64:	600b      	str	r3, [r1, #0]
 800ec66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec68:	3a01      	subs	r2, #1
 800ec6a:	604a      	str	r2, [r1, #4]
 800ec6c:	3301      	adds	r3, #1
 800ec6e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec70:	e752      	b.n	800eb18 <__ssvfscanf_r+0x38>
 800ec72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec74:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ec76:	f002 fe41 	bl	80118fc <__ssrefill_r>
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	d0e6      	beq.n	800ec4c <__ssvfscanf_r+0x16c>
 800ec7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d003      	beq.n	800ec8c <__ssvfscanf_r+0x1ac>
 800ec84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec86:	899b      	ldrh	r3, [r3, #12]
 800ec88:	065b      	lsls	r3, r3, #25
 800ec8a:	d526      	bpl.n	800ecda <__ssvfscanf_r+0x1fa>
 800ec8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d000      	beq.n	800ec94 <__ssvfscanf_r+0x1b4>
 800ec92:	e0f6      	b.n	800ee82 <__ssvfscanf_r+0x3a2>
 800ec94:	3b01      	subs	r3, #1
 800ec96:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec98:	e104      	b.n	800eea4 <__ssvfscanf_r+0x3c4>
 800ec9a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ec9c:	4332      	orrs	r2, r6
 800ec9e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800eca0:	d11b      	bne.n	800ecda <__ssvfscanf_r+0x1fa>
 800eca2:	2610      	movs	r6, #16
 800eca4:	69ba      	ldr	r2, [r7, #24]
 800eca6:	e76c      	b.n	800eb82 <__ssvfscanf_r+0xa2>
 800eca8:	421e      	tst	r6, r3
 800ecaa:	d116      	bne.n	800ecda <__ssvfscanf_r+0x1fa>
 800ecac:	7851      	ldrb	r1, [r2, #1]
 800ecae:	296c      	cmp	r1, #108	; 0x6c
 800ecb0:	d103      	bne.n	800ecba <__ssvfscanf_r+0x1da>
 800ecb2:	3202      	adds	r2, #2
 800ecb4:	61ba      	str	r2, [r7, #24]
 800ecb6:	2202      	movs	r2, #2
 800ecb8:	e000      	b.n	800ecbc <__ssvfscanf_r+0x1dc>
 800ecba:	2201      	movs	r2, #1
 800ecbc:	4316      	orrs	r6, r2
 800ecbe:	e7f1      	b.n	800eca4 <__ssvfscanf_r+0x1c4>
 800ecc0:	421e      	tst	r6, r3
 800ecc2:	d10a      	bne.n	800ecda <__ssvfscanf_r+0x1fa>
 800ecc4:	7851      	ldrb	r1, [r2, #1]
 800ecc6:	2968      	cmp	r1, #104	; 0x68
 800ecc8:	d103      	bne.n	800ecd2 <__ssvfscanf_r+0x1f2>
 800ecca:	3202      	adds	r2, #2
 800eccc:	61ba      	str	r2, [r7, #24]
 800ecce:	2208      	movs	r2, #8
 800ecd0:	e7f4      	b.n	800ecbc <__ssvfscanf_r+0x1dc>
 800ecd2:	2204      	movs	r2, #4
 800ecd4:	e7f2      	b.n	800ecbc <__ssvfscanf_r+0x1dc>
 800ecd6:	421e      	tst	r6, r3
 800ecd8:	d0ed      	beq.n	800ecb6 <__ssvfscanf_r+0x1d6>
 800ecda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d000      	beq.n	800ece2 <__ssvfscanf_r+0x202>
 800ece0:	e0da      	b.n	800ee98 <__ssvfscanf_r+0x3b8>
 800ece2:	e0df      	b.n	800eea4 <__ssvfscanf_r+0x3c4>
 800ece4:	421e      	tst	r6, r3
 800ece6:	d0dd      	beq.n	800eca4 <__ssvfscanf_r+0x1c4>
 800ece8:	e7f7      	b.n	800ecda <__ssvfscanf_r+0x1fa>
 800ecea:	228f      	movs	r2, #143	; 0x8f
 800ecec:	218f      	movs	r1, #143	; 0x8f
 800ecee:	4032      	ands	r2, r6
 800ecf0:	420e      	tst	r6, r1
 800ecf2:	d1f2      	bne.n	800ecda <__ssvfscanf_r+0x1fa>
 800ecf4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ecf6:	2900      	cmp	r1, #0
 800ecf8:	d104      	bne.n	800ed04 <__ssvfscanf_r+0x224>
 800ecfa:	b082      	sub	sp, #8
 800ecfc:	a902      	add	r1, sp, #8
 800ecfe:	6439      	str	r1, [r7, #64]	; 0x40
 800ed00:	600a      	str	r2, [r1, #0]
 800ed02:	604a      	str	r2, [r1, #4]
 800ed04:	4326      	orrs	r6, r4
 800ed06:	e7cd      	b.n	800eca4 <__ssvfscanf_r+0x1c4>
 800ed08:	228f      	movs	r2, #143	; 0x8f
 800ed0a:	4216      	tst	r6, r2
 800ed0c:	d1e5      	bne.n	800ecda <__ssvfscanf_r+0x1fa>
 800ed0e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ed10:	436a      	muls	r2, r5
 800ed12:	3a30      	subs	r2, #48	; 0x30
 800ed14:	188a      	adds	r2, r1, r2
 800ed16:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ed18:	e7c4      	b.n	800eca4 <__ssvfscanf_r+0x1c4>
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	431e      	orrs	r6, r3
 800ed1e:	4b1b      	ldr	r3, [pc, #108]	; (800ed8c <__ssvfscanf_r+0x2ac>)
 800ed20:	617b      	str	r3, [r7, #20]
 800ed22:	230a      	movs	r3, #10
 800ed24:	2403      	movs	r4, #3
 800ed26:	627b      	str	r3, [r7, #36]	; 0x24
 800ed28:	e00f      	b.n	800ed4a <__ssvfscanf_r+0x26a>
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	431e      	orrs	r6, r3
 800ed2e:	4b18      	ldr	r3, [pc, #96]	; (800ed90 <__ssvfscanf_r+0x2b0>)
 800ed30:	617b      	str	r3, [r7, #20]
 800ed32:	2308      	movs	r3, #8
 800ed34:	e7f6      	b.n	800ed24 <__ssvfscanf_r+0x244>
 800ed36:	4b16      	ldr	r3, [pc, #88]	; (800ed90 <__ssvfscanf_r+0x2b0>)
 800ed38:	e7f2      	b.n	800ed20 <__ssvfscanf_r+0x240>
 800ed3a:	2380      	movs	r3, #128	; 0x80
 800ed3c:	009b      	lsls	r3, r3, #2
 800ed3e:	431e      	orrs	r6, r3
 800ed40:	4b13      	ldr	r3, [pc, #76]	; (800ed90 <__ssvfscanf_r+0x2b0>)
 800ed42:	617b      	str	r3, [r7, #20]
 800ed44:	2310      	movs	r3, #16
 800ed46:	e7ed      	b.n	800ed24 <__ssvfscanf_r+0x244>
 800ed48:	2404      	movs	r4, #4
 800ed4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	dd55      	ble.n	800edfe <__ssvfscanf_r+0x31e>
 800ed52:	0673      	lsls	r3, r6, #25
 800ed54:	d407      	bmi.n	800ed66 <__ssvfscanf_r+0x286>
 800ed56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed58:	490b      	ldr	r1, [pc, #44]	; (800ed88 <__ssvfscanf_r+0x2a8>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	781a      	ldrb	r2, [r3, #0]
 800ed5e:	5c8a      	ldrb	r2, [r1, r2]
 800ed60:	2108      	movs	r1, #8
 800ed62:	420a      	tst	r2, r1
 800ed64:	d152      	bne.n	800ee0c <__ssvfscanf_r+0x32c>
 800ed66:	1e60      	subs	r0, r4, #1
 800ed68:	2803      	cmp	r0, #3
 800ed6a:	d863      	bhi.n	800ee34 <__ssvfscanf_r+0x354>
 800ed6c:	f7f1 f9dc 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ed70:	03bd01da 	.word	0x03bd01da
 800ed74:	068a0579 	.word	0x068a0579
 800ed78:	2301      	movs	r3, #1
 800ed7a:	431e      	orrs	r6, r3
 800ed7c:	2402      	movs	r4, #2
 800ed7e:	e7e4      	b.n	800ed4a <__ssvfscanf_r+0x26a>
 800ed80:	fffffd34 	.word	0xfffffd34
 800ed84:	ffffdfff 	.word	0xffffdfff
 800ed88:	08014929 	.word	0x08014929
 800ed8c:	0800bd7d 	.word	0x0800bd7d
 800ed90:	0800bea1 	.word	0x0800bea1
 800ed94:	2248      	movs	r2, #72	; 0x48
 800ed96:	2318      	movs	r3, #24
 800ed98:	189b      	adds	r3, r3, r2
 800ed9a:	19d8      	adds	r0, r3, r7
 800ed9c:	69b9      	ldr	r1, [r7, #24]
 800ed9e:	f001 f9d7 	bl	8010150 <__sccl>
 800eda2:	2340      	movs	r3, #64	; 0x40
 800eda4:	2401      	movs	r4, #1
 800eda6:	61b8      	str	r0, [r7, #24]
 800eda8:	431e      	orrs	r6, r3
 800edaa:	e7ce      	b.n	800ed4a <__ssvfscanf_r+0x26a>
 800edac:	2301      	movs	r3, #1
 800edae:	431e      	orrs	r6, r3
 800edb0:	2340      	movs	r3, #64	; 0x40
 800edb2:	2400      	movs	r4, #0
 800edb4:	431e      	orrs	r6, r3
 800edb6:	e7c8      	b.n	800ed4a <__ssvfscanf_r+0x26a>
 800edb8:	2388      	movs	r3, #136	; 0x88
 800edba:	e7bf      	b.n	800ed3c <__ssvfscanf_r+0x25c>
 800edbc:	06f3      	lsls	r3, r6, #27
 800edbe:	d500      	bpl.n	800edc2 <__ssvfscanf_r+0x2e2>
 800edc0:	e6aa      	b.n	800eb18 <__ssvfscanf_r+0x38>
 800edc2:	2108      	movs	r1, #8
 800edc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edc6:	cb04      	ldmia	r3!, {r2}
 800edc8:	420e      	tst	r6, r1
 800edca:	d003      	beq.n	800edd4 <__ssvfscanf_r+0x2f4>
 800edcc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edce:	7011      	strb	r1, [r2, #0]
 800edd0:	633b      	str	r3, [r7, #48]	; 0x30
 800edd2:	e6a1      	b.n	800eb18 <__ssvfscanf_r+0x38>
 800edd4:	0771      	lsls	r1, r6, #29
 800edd6:	d502      	bpl.n	800edde <__ssvfscanf_r+0x2fe>
 800edd8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edda:	8011      	strh	r1, [r2, #0]
 800eddc:	e7f8      	b.n	800edd0 <__ssvfscanf_r+0x2f0>
 800edde:	07f1      	lsls	r1, r6, #31
 800ede0:	d502      	bpl.n	800ede8 <__ssvfscanf_r+0x308>
 800ede2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ede4:	6011      	str	r1, [r2, #0]
 800ede6:	e7f3      	b.n	800edd0 <__ssvfscanf_r+0x2f0>
 800ede8:	07b6      	lsls	r6, r6, #30
 800edea:	d5fa      	bpl.n	800ede2 <__ssvfscanf_r+0x302>
 800edec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edee:	6011      	str	r1, [r2, #0]
 800edf0:	17c9      	asrs	r1, r1, #31
 800edf2:	6051      	str	r1, [r2, #4]
 800edf4:	e7ec      	b.n	800edd0 <__ssvfscanf_r+0x2f0>
 800edf6:	4ba2      	ldr	r3, [pc, #648]	; (800f080 <__ssvfscanf_r+0x5a0>)
 800edf8:	617b      	str	r3, [r7, #20]
 800edfa:	2300      	movs	r3, #0
 800edfc:	e792      	b.n	800ed24 <__ssvfscanf_r+0x244>
 800edfe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee02:	f002 fd7b 	bl	80118fc <__ssrefill_r>
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d0a3      	beq.n	800ed52 <__ssvfscanf_r+0x272>
 800ee0a:	e738      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800ee0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee10:	3201      	adds	r2, #1
 800ee12:	63ba      	str	r2, [r7, #56]	; 0x38
 800ee14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ee16:	6852      	ldr	r2, [r2, #4]
 800ee18:	3a01      	subs	r2, #1
 800ee1a:	604a      	str	r2, [r1, #4]
 800ee1c:	2a00      	cmp	r2, #0
 800ee1e:	dd02      	ble.n	800ee26 <__ssvfscanf_r+0x346>
 800ee20:	3301      	adds	r3, #1
 800ee22:	600b      	str	r3, [r1, #0]
 800ee24:	e797      	b.n	800ed56 <__ssvfscanf_r+0x276>
 800ee26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee2a:	f002 fd67 	bl	80118fc <__ssrefill_r>
 800ee2e:	2800      	cmp	r0, #0
 800ee30:	d091      	beq.n	800ed56 <__ssvfscanf_r+0x276>
 800ee32:	e724      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800ee34:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ee36:	2301      	movs	r3, #1
 800ee38:	2a00      	cmp	r2, #0
 800ee3a:	d100      	bne.n	800ee3e <__ssvfscanf_r+0x35e>
 800ee3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee3e:	2210      	movs	r2, #16
 800ee40:	0034      	movs	r4, r6
 800ee42:	4032      	ands	r2, r6
 800ee44:	623a      	str	r2, [r7, #32]
 800ee46:	401c      	ands	r4, r3
 800ee48:	421e      	tst	r6, r3
 800ee4a:	d100      	bne.n	800ee4e <__ssvfscanf_r+0x36e>
 800ee4c:	e0f3      	b.n	800f036 <__ssvfscanf_r+0x556>
 800ee4e:	2a00      	cmp	r2, #0
 800ee50:	d000      	beq.n	800ee54 <__ssvfscanf_r+0x374>
 800ee52:	e0b6      	b.n	800efc2 <__ssvfscanf_r+0x4e2>
 800ee54:	2080      	movs	r0, #128	; 0x80
 800ee56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee58:	cb10      	ldmia	r3!, {r4}
 800ee5a:	613b      	str	r3, [r7, #16]
 800ee5c:	4206      	tst	r6, r0
 800ee5e:	d100      	bne.n	800ee62 <__ssvfscanf_r+0x382>
 800ee60:	e0b7      	b.n	800efd2 <__ssvfscanf_r+0x4f2>
 800ee62:	2c00      	cmp	r4, #0
 800ee64:	d007      	beq.n	800ee76 <__ssvfscanf_r+0x396>
 800ee66:	f7fb fe93 	bl	800ab90 <malloc>
 800ee6a:	6338      	str	r0, [r7, #48]	; 0x30
 800ee6c:	2800      	cmp	r0, #0
 800ee6e:	d11f      	bne.n	800eeb0 <__ssvfscanf_r+0x3d0>
 800ee70:	2301      	movs	r3, #1
 800ee72:	425b      	negs	r3, r3
 800ee74:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d013      	beq.n	800eea4 <__ssvfscanf_r+0x3c4>
 800ee7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee7e:	3301      	adds	r3, #1
 800ee80:	d10a      	bne.n	800ee98 <__ssvfscanf_r+0x3b8>
 800ee82:	2400      	movs	r4, #0
 800ee84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee86:	681d      	ldr	r5, [r3, #0]
 800ee88:	88db      	ldrh	r3, [r3, #6]
 800ee8a:	42a3      	cmp	r3, r4
 800ee8c:	dd01      	ble.n	800ee92 <__ssvfscanf_r+0x3b2>
 800ee8e:	f001 f82a 	bl	800fee6 <__ssvfscanf_r+0x1406>
 800ee92:	2301      	movs	r3, #1
 800ee94:	425b      	negs	r3, r3
 800ee96:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee9a:	6818      	ldr	r0, [r3, #0]
 800ee9c:	2800      	cmp	r0, #0
 800ee9e:	d001      	beq.n	800eea4 <__ssvfscanf_r+0x3c4>
 800eea0:	f7fb fe80 	bl	800aba4 <free>
 800eea4:	46bd      	mov	sp, r7
 800eea6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eea8:	23b1      	movs	r3, #177	; 0xb1
 800eeaa:	009b      	lsls	r3, r3, #2
 800eeac:	449d      	add	sp, r3
 800eeae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eeb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeb2:	6023      	str	r3, [r4, #0]
 800eeb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eeb6:	88de      	ldrh	r6, [r3, #6]
 800eeb8:	889d      	ldrh	r5, [r3, #4]
 800eeba:	42ae      	cmp	r6, r5
 800eebc:	d30e      	bcc.n	800eedc <__ssvfscanf_r+0x3fc>
 800eebe:	4b71      	ldr	r3, [pc, #452]	; (800f084 <__ssvfscanf_r+0x5a4>)
 800eec0:	429d      	cmp	r5, r3
 800eec2:	d8d5      	bhi.n	800ee70 <__ssvfscanf_r+0x390>
 800eec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eec6:	3508      	adds	r5, #8
 800eec8:	b2ad      	uxth	r5, r5
 800eeca:	6818      	ldr	r0, [r3, #0]
 800eecc:	00a9      	lsls	r1, r5, #2
 800eece:	f002 f901 	bl	80110d4 <realloc>
 800eed2:	2800      	cmp	r0, #0
 800eed4:	d0cc      	beq.n	800ee70 <__ssvfscanf_r+0x390>
 800eed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eed8:	6018      	str	r0, [r3, #0]
 800eeda:	809d      	strh	r5, [r3, #4]
 800eedc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eede:	1c72      	adds	r2, r6, #1
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	00b6      	lsls	r6, r6, #2
 800eee4:	50f4      	str	r4, [r6, r3]
 800eee6:	2320      	movs	r3, #32
 800eee8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eeea:	0026      	movs	r6, r4
 800eeec:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800eeee:	80ca      	strh	r2, [r1, #6]
 800eef0:	61fb      	str	r3, [r7, #28]
 800eef2:	2500      	movs	r5, #0
 800eef4:	f7fd f9fe 	bl	800c2f4 <__locale_mb_cur_max>
 800eef8:	42a8      	cmp	r0, r5
 800eefa:	d100      	bne.n	800eefe <__ssvfscanf_r+0x41e>
 800eefc:	e6bf      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800eefe:	1c6a      	adds	r2, r5, #1
 800ef00:	60fa      	str	r2, [r7, #12]
 800ef02:	228c      	movs	r2, #140	; 0x8c
 800ef04:	2048      	movs	r0, #72	; 0x48
 800ef06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef08:	0052      	lsls	r2, r2, #1
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	1812      	adds	r2, r2, r0
 800ef0e:	7819      	ldrb	r1, [r3, #0]
 800ef10:	19d2      	adds	r2, r2, r7
 800ef12:	5551      	strb	r1, [r2, r5]
 800ef14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef16:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef18:	6852      	ldr	r2, [r2, #4]
 800ef1a:	3301      	adds	r3, #1
 800ef1c:	600b      	str	r3, [r1, #0]
 800ef1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef20:	3a01      	subs	r2, #1
 800ef22:	604a      	str	r2, [r1, #4]
 800ef24:	2b03      	cmp	r3, #3
 800ef26:	d102      	bne.n	800ef2e <__ssvfscanf_r+0x44e>
 800ef28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ef2a:	2b04      	cmp	r3, #4
 800ef2c:	d007      	beq.n	800ef3e <__ssvfscanf_r+0x45e>
 800ef2e:	2048      	movs	r0, #72	; 0x48
 800ef30:	2310      	movs	r3, #16
 800ef32:	181b      	adds	r3, r3, r0
 800ef34:	2208      	movs	r2, #8
 800ef36:	2100      	movs	r1, #0
 800ef38:	19d8      	adds	r0, r3, r7
 800ef3a:	f7fd f94f 	bl	800c1dc <memset>
 800ef3e:	2148      	movs	r1, #72	; 0x48
 800ef40:	2310      	movs	r3, #16
 800ef42:	228c      	movs	r2, #140	; 0x8c
 800ef44:	185b      	adds	r3, r3, r1
 800ef46:	0052      	lsls	r2, r2, #1
 800ef48:	19db      	adds	r3, r3, r7
 800ef4a:	1852      	adds	r2, r2, r1
 800ef4c:	9300      	str	r3, [sp, #0]
 800ef4e:	0021      	movs	r1, r4
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ef54:	19d2      	adds	r2, r2, r7
 800ef56:	f002 fbd1 	bl	80116fc <_mbrtowc_r>
 800ef5a:	0003      	movs	r3, r0
 800ef5c:	62b8      	str	r0, [r7, #40]	; 0x28
 800ef5e:	3301      	adds	r3, #1
 800ef60:	d100      	bne.n	800ef64 <__ssvfscanf_r+0x484>
 800ef62:	e68c      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800ef64:	2800      	cmp	r0, #0
 800ef66:	d139      	bne.n	800efdc <__ssvfscanf_r+0x4fc>
 800ef68:	6a3b      	ldr	r3, [r7, #32]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d100      	bne.n	800ef70 <__ssvfscanf_r+0x490>
 800ef6e:	6023      	str	r3, [r4, #0]
 800ef70:	68fa      	ldr	r2, [r7, #12]
 800ef72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef74:	4694      	mov	ip, r2
 800ef76:	4463      	add	r3, ip
 800ef78:	63bb      	str	r3, [r7, #56]	; 0x38
 800ef7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef7c:	2b03      	cmp	r3, #3
 800ef7e:	d102      	bne.n	800ef86 <__ssvfscanf_r+0x4a6>
 800ef80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ef82:	2b04      	cmp	r3, #4
 800ef84:	d002      	beq.n	800ef8c <__ssvfscanf_r+0x4ac>
 800ef86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef88:	3b01      	subs	r3, #1
 800ef8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef8c:	6a3b      	ldr	r3, [r7, #32]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d115      	bne.n	800efbe <__ssvfscanf_r+0x4de>
 800ef92:	2e00      	cmp	r6, #0
 800ef94:	d012      	beq.n	800efbc <__ssvfscanf_r+0x4dc>
 800ef96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef98:	69fa      	ldr	r2, [r7, #28]
 800ef9a:	1ae5      	subs	r5, r4, r3
 800ef9c:	10ab      	asrs	r3, r5, #2
 800ef9e:	4293      	cmp	r3, r2
 800efa0:	d30c      	bcc.n	800efbc <__ssvfscanf_r+0x4dc>
 800efa2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800efa4:	00d1      	lsls	r1, r2, #3
 800efa6:	f002 f895 	bl	80110d4 <realloc>
 800efaa:	6338      	str	r0, [r7, #48]	; 0x30
 800efac:	2800      	cmp	r0, #0
 800efae:	d100      	bne.n	800efb2 <__ssvfscanf_r+0x4d2>
 800efb0:	e75e      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800efb2:	69fb      	ldr	r3, [r7, #28]
 800efb4:	1944      	adds	r4, r0, r5
 800efb6:	005b      	lsls	r3, r3, #1
 800efb8:	6030      	str	r0, [r6, #0]
 800efba:	61fb      	str	r3, [r7, #28]
 800efbc:	3404      	adds	r4, #4
 800efbe:	2500      	movs	r5, #0
 800efc0:	e010      	b.n	800efe4 <__ssvfscanf_r+0x504>
 800efc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efc4:	613b      	str	r3, [r7, #16]
 800efc6:	2300      	movs	r3, #0
 800efc8:	001e      	movs	r6, r3
 800efca:	001c      	movs	r4, r3
 800efcc:	61fb      	str	r3, [r7, #28]
 800efce:	633b      	str	r3, [r7, #48]	; 0x30
 800efd0:	e78f      	b.n	800eef2 <__ssvfscanf_r+0x412>
 800efd2:	6a3b      	ldr	r3, [r7, #32]
 800efd4:	001e      	movs	r6, r3
 800efd6:	61fb      	str	r3, [r7, #28]
 800efd8:	633b      	str	r3, [r7, #48]	; 0x30
 800efda:	e78a      	b.n	800eef2 <__ssvfscanf_r+0x412>
 800efdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efde:	68fd      	ldr	r5, [r7, #12]
 800efe0:	3302      	adds	r3, #2
 800efe2:	d1c5      	bne.n	800ef70 <__ssvfscanf_r+0x490>
 800efe4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efe6:	685b      	ldr	r3, [r3, #4]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	dc12      	bgt.n	800f012 <__ssvfscanf_r+0x532>
 800efec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efee:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eff0:	f002 fc84 	bl	80118fc <__ssrefill_r>
 800eff4:	2800      	cmp	r0, #0
 800eff6:	d00c      	beq.n	800f012 <__ssvfscanf_r+0x532>
 800eff8:	2d00      	cmp	r5, #0
 800effa:	d000      	beq.n	800effe <__ssvfscanf_r+0x51e>
 800effc:	e63f      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800effe:	2e00      	cmp	r6, #0
 800f000:	d10c      	bne.n	800f01c <__ssvfscanf_r+0x53c>
 800f002:	6a3b      	ldr	r3, [r7, #32]
 800f004:	425a      	negs	r2, r3
 800f006:	4153      	adcs	r3, r2
 800f008:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f00a:	18d3      	adds	r3, r2, r3
 800f00c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f00e:	693b      	ldr	r3, [r7, #16]
 800f010:	e6de      	b.n	800edd0 <__ssvfscanf_r+0x2f0>
 800f012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f014:	2b00      	cmp	r3, #0
 800f016:	d000      	beq.n	800f01a <__ssvfscanf_r+0x53a>
 800f018:	e76c      	b.n	800eef4 <__ssvfscanf_r+0x414>
 800f01a:	e7f0      	b.n	800effe <__ssvfscanf_r+0x51e>
 800f01c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f01e:	69fa      	ldr	r2, [r7, #28]
 800f020:	1ae1      	subs	r1, r4, r3
 800f022:	108b      	asrs	r3, r1, #2
 800f024:	429a      	cmp	r2, r3
 800f026:	d9ec      	bls.n	800f002 <__ssvfscanf_r+0x522>
 800f028:	6830      	ldr	r0, [r6, #0]
 800f02a:	f002 f853 	bl	80110d4 <realloc>
 800f02e:	2800      	cmp	r0, #0
 800f030:	d0e7      	beq.n	800f002 <__ssvfscanf_r+0x522>
 800f032:	6030      	str	r0, [r6, #0]
 800f034:	e7e5      	b.n	800f002 <__ssvfscanf_r+0x522>
 800f036:	6a3b      	ldr	r3, [r7, #32]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d025      	beq.n	800f088 <__ssvfscanf_r+0x5a8>
 800f03c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f03e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f040:	685b      	ldr	r3, [r3, #4]
 800f042:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f044:	6812      	ldr	r2, [r2, #0]
 800f046:	4299      	cmp	r1, r3
 800f048:	dd11      	ble.n	800f06e <__ssvfscanf_r+0x58e>
 800f04a:	1ac9      	subs	r1, r1, r3
 800f04c:	18d2      	adds	r2, r2, r3
 800f04e:	18e4      	adds	r4, r4, r3
 800f050:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f052:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f054:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f056:	0019      	movs	r1, r3
 800f058:	601a      	str	r2, [r3, #0]
 800f05a:	f002 fc4f 	bl	80118fc <__ssrefill_r>
 800f05e:	2800      	cmp	r0, #0
 800f060:	d0ec      	beq.n	800f03c <__ssvfscanf_r+0x55c>
 800f062:	2c00      	cmp	r4, #0
 800f064:	d100      	bne.n	800f068 <__ssvfscanf_r+0x588>
 800f066:	e60a      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800f068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f06a:	191b      	adds	r3, r3, r4
 800f06c:	e5ff      	b.n	800ec6e <__ssvfscanf_r+0x18e>
 800f06e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f070:	1a5b      	subs	r3, r3, r1
 800f072:	1864      	adds	r4, r4, r1
 800f074:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f076:	604b      	str	r3, [r1, #4]
 800f078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f07a:	18d2      	adds	r2, r2, r3
 800f07c:	600a      	str	r2, [r1, #0]
 800f07e:	e7f3      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f080:	0800bd7d 	.word	0x0800bd7d
 800f084:	0000fff6 	.word	0x0000fff6
 800f088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f08a:	0034      	movs	r4, r6
 800f08c:	cb20      	ldmia	r3!, {r5}
 800f08e:	633b      	str	r3, [r7, #48]	; 0x30
 800f090:	2380      	movs	r3, #128	; 0x80
 800f092:	401c      	ands	r4, r3
 800f094:	421e      	tst	r6, r3
 800f096:	d028      	beq.n	800f0ea <__ssvfscanf_r+0x60a>
 800f098:	2d00      	cmp	r5, #0
 800f09a:	d100      	bne.n	800f09e <__ssvfscanf_r+0x5be>
 800f09c:	e61d      	b.n	800ecda <__ssvfscanf_r+0x1fa>
 800f09e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f0a0:	f7fb fd76 	bl	800ab90 <malloc>
 800f0a4:	6238      	str	r0, [r7, #32]
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d100      	bne.n	800f0ac <__ssvfscanf_r+0x5cc>
 800f0aa:	e5ef      	b.n	800ec8c <__ssvfscanf_r+0x1ac>
 800f0ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0ae:	6028      	str	r0, [r5, #0]
 800f0b0:	88de      	ldrh	r6, [r3, #6]
 800f0b2:	889c      	ldrh	r4, [r3, #4]
 800f0b4:	6818      	ldr	r0, [r3, #0]
 800f0b6:	42a6      	cmp	r6, r4
 800f0b8:	d30e      	bcc.n	800f0d8 <__ssvfscanf_r+0x5f8>
 800f0ba:	4bbf      	ldr	r3, [pc, #764]	; (800f3b8 <__ssvfscanf_r+0x8d8>)
 800f0bc:	429c      	cmp	r4, r3
 800f0be:	d900      	bls.n	800f0c2 <__ssvfscanf_r+0x5e2>
 800f0c0:	e6df      	b.n	800ee82 <__ssvfscanf_r+0x3a2>
 800f0c2:	3408      	adds	r4, #8
 800f0c4:	b2a4      	uxth	r4, r4
 800f0c6:	00a1      	lsls	r1, r4, #2
 800f0c8:	f002 f804 	bl	80110d4 <realloc>
 800f0cc:	2800      	cmp	r0, #0
 800f0ce:	d100      	bne.n	800f0d2 <__ssvfscanf_r+0x5f2>
 800f0d0:	e6d7      	b.n	800ee82 <__ssvfscanf_r+0x3a2>
 800f0d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0d4:	6018      	str	r0, [r3, #0]
 800f0d6:	809c      	strh	r4, [r3, #4]
 800f0d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0da:	1c72      	adds	r2, r6, #1
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f0e0:	00b6      	lsls	r6, r6, #2
 800f0e2:	002c      	movs	r4, r5
 800f0e4:	50f5      	str	r5, [r6, r3]
 800f0e6:	6a3d      	ldr	r5, [r7, #32]
 800f0e8:	80ca      	strh	r2, [r1, #6]
 800f0ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0ec:	0029      	movs	r1, r5
 800f0ee:	9300      	str	r3, [sp, #0]
 800f0f0:	2201      	movs	r2, #1
 800f0f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0f4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0f6:	f002 fc20 	bl	801193a <_sfread_r>
 800f0fa:	1e05      	subs	r5, r0, #0
 800f0fc:	d100      	bne.n	800f100 <__ssvfscanf_r+0x620>
 800f0fe:	e5be      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800f100:	2c00      	cmp	r4, #0
 800f102:	d009      	beq.n	800f118 <__ssvfscanf_r+0x638>
 800f104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f106:	4283      	cmp	r3, r0
 800f108:	d906      	bls.n	800f118 <__ssvfscanf_r+0x638>
 800f10a:	0001      	movs	r1, r0
 800f10c:	6820      	ldr	r0, [r4, #0]
 800f10e:	f001 ffe1 	bl	80110d4 <realloc>
 800f112:	2800      	cmp	r0, #0
 800f114:	d000      	beq.n	800f118 <__ssvfscanf_r+0x638>
 800f116:	6020      	str	r0, [r4, #0]
 800f118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f11a:	195b      	adds	r3, r3, r5
 800f11c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f120:	3301      	adds	r3, #1
 800f122:	e4f8      	b.n	800eb16 <__ssvfscanf_r+0x36>
 800f124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f126:	2b00      	cmp	r3, #0
 800f128:	d101      	bne.n	800f12e <__ssvfscanf_r+0x64e>
 800f12a:	3b01      	subs	r3, #1
 800f12c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f12e:	2210      	movs	r2, #16
 800f130:	2301      	movs	r3, #1
 800f132:	0034      	movs	r4, r6
 800f134:	4032      	ands	r2, r6
 800f136:	401c      	ands	r4, r3
 800f138:	623a      	str	r2, [r7, #32]
 800f13a:	421e      	tst	r6, r3
 800f13c:	d100      	bne.n	800f140 <__ssvfscanf_r+0x660>
 800f13e:	e116      	b.n	800f36e <__ssvfscanf_r+0x88e>
 800f140:	2a00      	cmp	r2, #0
 800f142:	d000      	beq.n	800f146 <__ssvfscanf_r+0x666>
 800f144:	e0b0      	b.n	800f2a8 <__ssvfscanf_r+0x7c8>
 800f146:	2080      	movs	r0, #128	; 0x80
 800f148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f14a:	cb10      	ldmia	r3!, {r4}
 800f14c:	60fb      	str	r3, [r7, #12]
 800f14e:	4206      	tst	r6, r0
 800f150:	d100      	bne.n	800f154 <__ssvfscanf_r+0x674>
 800f152:	e0b2      	b.n	800f2ba <__ssvfscanf_r+0x7da>
 800f154:	2c00      	cmp	r4, #0
 800f156:	d100      	bne.n	800f15a <__ssvfscanf_r+0x67a>
 800f158:	e68d      	b.n	800ee76 <__ssvfscanf_r+0x396>
 800f15a:	f7fb fd19 	bl	800ab90 <malloc>
 800f15e:	6338      	str	r0, [r7, #48]	; 0x30
 800f160:	2800      	cmp	r0, #0
 800f162:	d100      	bne.n	800f166 <__ssvfscanf_r+0x686>
 800f164:	e684      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f168:	6023      	str	r3, [r4, #0]
 800f16a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f16c:	88de      	ldrh	r6, [r3, #6]
 800f16e:	889d      	ldrh	r5, [r3, #4]
 800f170:	42ae      	cmp	r6, r5
 800f172:	d310      	bcc.n	800f196 <__ssvfscanf_r+0x6b6>
 800f174:	4b90      	ldr	r3, [pc, #576]	; (800f3b8 <__ssvfscanf_r+0x8d8>)
 800f176:	429d      	cmp	r5, r3
 800f178:	d900      	bls.n	800f17c <__ssvfscanf_r+0x69c>
 800f17a:	e679      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f17c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f17e:	3508      	adds	r5, #8
 800f180:	b2ad      	uxth	r5, r5
 800f182:	6818      	ldr	r0, [r3, #0]
 800f184:	00a9      	lsls	r1, r5, #2
 800f186:	f001 ffa5 	bl	80110d4 <realloc>
 800f18a:	2800      	cmp	r0, #0
 800f18c:	d100      	bne.n	800f190 <__ssvfscanf_r+0x6b0>
 800f18e:	e66f      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f192:	6018      	str	r0, [r3, #0]
 800f194:	809d      	strh	r5, [r3, #4]
 800f196:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f198:	1c72      	adds	r2, r6, #1
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	00b6      	lsls	r6, r6, #2
 800f19e:	50f4      	str	r4, [r6, r3]
 800f1a0:	2320      	movs	r3, #32
 800f1a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f1a4:	0026      	movs	r6, r4
 800f1a6:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f1a8:	80ca      	strh	r2, [r1, #6]
 800f1aa:	613b      	str	r3, [r7, #16]
 800f1ac:	2500      	movs	r5, #0
 800f1ae:	f7fd f8a1 	bl	800c2f4 <__locale_mb_cur_max>
 800f1b2:	42a8      	cmp	r0, r5
 800f1b4:	d100      	bne.n	800f1b8 <__ssvfscanf_r+0x6d8>
 800f1b6:	e562      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800f1b8:	1c6a      	adds	r2, r5, #1
 800f1ba:	61fa      	str	r2, [r7, #28]
 800f1bc:	228c      	movs	r2, #140	; 0x8c
 800f1be:	2048      	movs	r0, #72	; 0x48
 800f1c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f1c2:	0052      	lsls	r2, r2, #1
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	1812      	adds	r2, r2, r0
 800f1c8:	7819      	ldrb	r1, [r3, #0]
 800f1ca:	19d2      	adds	r2, r2, r7
 800f1cc:	5551      	strb	r1, [r2, r5]
 800f1ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f1d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f1d2:	6852      	ldr	r2, [r2, #4]
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	600b      	str	r3, [r1, #0]
 800f1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1da:	3a01      	subs	r2, #1
 800f1dc:	604a      	str	r2, [r1, #4]
 800f1de:	2b03      	cmp	r3, #3
 800f1e0:	d102      	bne.n	800f1e8 <__ssvfscanf_r+0x708>
 800f1e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1e4:	2b04      	cmp	r3, #4
 800f1e6:	d006      	beq.n	800f1f6 <__ssvfscanf_r+0x716>
 800f1e8:	2048      	movs	r0, #72	; 0x48
 800f1ea:	2208      	movs	r2, #8
 800f1ec:	1813      	adds	r3, r2, r0
 800f1ee:	2100      	movs	r1, #0
 800f1f0:	19d8      	adds	r0, r3, r7
 800f1f2:	f7fc fff3 	bl	800c1dc <memset>
 800f1f6:	2148      	movs	r1, #72	; 0x48
 800f1f8:	2308      	movs	r3, #8
 800f1fa:	228c      	movs	r2, #140	; 0x8c
 800f1fc:	185b      	adds	r3, r3, r1
 800f1fe:	0052      	lsls	r2, r2, #1
 800f200:	19db      	adds	r3, r3, r7
 800f202:	1852      	adds	r2, r2, r1
 800f204:	9300      	str	r3, [sp, #0]
 800f206:	0021      	movs	r1, r4
 800f208:	69fb      	ldr	r3, [r7, #28]
 800f20a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f20c:	19d2      	adds	r2, r2, r7
 800f20e:	f002 fa75 	bl	80116fc <_mbrtowc_r>
 800f212:	0003      	movs	r3, r0
 800f214:	62b8      	str	r0, [r7, #40]	; 0x28
 800f216:	3301      	adds	r3, #1
 800f218:	d100      	bne.n	800f21c <__ssvfscanf_r+0x73c>
 800f21a:	e530      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800f21c:	2800      	cmp	r0, #0
 800f21e:	d151      	bne.n	800f2c4 <__ssvfscanf_r+0x7e4>
 800f220:	6020      	str	r0, [r4, #0]
 800f222:	2301      	movs	r3, #1
 800f224:	6825      	ldr	r5, [r4, #0]
 800f226:	425b      	negs	r3, r3
 800f228:	1c6a      	adds	r2, r5, #1
 800f22a:	d01a      	beq.n	800f262 <__ssvfscanf_r+0x782>
 800f22c:	2048      	movs	r0, #72	; 0x48
 800f22e:	3311      	adds	r3, #17
 800f230:	181b      	adds	r3, r3, r0
 800f232:	2208      	movs	r2, #8
 800f234:	2100      	movs	r1, #0
 800f236:	19d8      	adds	r0, r3, r7
 800f238:	f7fc ffd0 	bl	800c1dc <memset>
 800f23c:	4b5f      	ldr	r3, [pc, #380]	; (800f3bc <__ssvfscanf_r+0x8dc>)
 800f23e:	2148      	movs	r1, #72	; 0x48
 800f240:	33e0      	adds	r3, #224	; 0xe0
 800f242:	681a      	ldr	r2, [r3, #0]
 800f244:	2310      	movs	r3, #16
 800f246:	4694      	mov	ip, r2
 800f248:	185b      	adds	r3, r3, r1
 800f24a:	002a      	movs	r2, r5
 800f24c:	19db      	adds	r3, r3, r7
 800f24e:	4665      	mov	r5, ip
 800f250:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f252:	1879      	adds	r1, r7, r1
 800f254:	47a8      	blx	r5
 800f256:	2300      	movs	r3, #0
 800f258:	2801      	cmp	r0, #1
 800f25a:	d102      	bne.n	800f262 <__ssvfscanf_r+0x782>
 800f25c:	3348      	adds	r3, #72	; 0x48
 800f25e:	18fb      	adds	r3, r7, r3
 800f260:	781b      	ldrb	r3, [r3, #0]
 800f262:	2218      	movs	r2, #24
 800f264:	2148      	movs	r1, #72	; 0x48
 800f266:	1852      	adds	r2, r2, r1
 800f268:	19d2      	adds	r2, r2, r7
 800f26a:	5cd3      	ldrb	r3, [r2, r3]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d149      	bne.n	800f304 <__ssvfscanf_r+0x824>
 800f270:	69fb      	ldr	r3, [r7, #28]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d137      	bne.n	800f2e6 <__ssvfscanf_r+0x806>
 800f276:	6a3b      	ldr	r3, [r7, #32]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d113      	bne.n	800f2a4 <__ssvfscanf_r+0x7c4>
 800f27c:	6023      	str	r3, [r4, #0]
 800f27e:	2e00      	cmp	r6, #0
 800f280:	d00d      	beq.n	800f29e <__ssvfscanf_r+0x7be>
 800f282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f284:	693a      	ldr	r2, [r7, #16]
 800f286:	1ae4      	subs	r4, r4, r3
 800f288:	10a3      	asrs	r3, r4, #2
 800f28a:	3301      	adds	r3, #1
 800f28c:	429a      	cmp	r2, r3
 800f28e:	d906      	bls.n	800f29e <__ssvfscanf_r+0x7be>
 800f290:	6830      	ldr	r0, [r6, #0]
 800f292:	1d21      	adds	r1, r4, #4
 800f294:	f001 ff1e 	bl	80110d4 <realloc>
 800f298:	2800      	cmp	r0, #0
 800f29a:	d000      	beq.n	800f29e <__ssvfscanf_r+0x7be>
 800f29c:	6030      	str	r0, [r6, #0]
 800f29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2a0:	3301      	adds	r3, #1
 800f2a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	e593      	b.n	800edd0 <__ssvfscanf_r+0x2f0>
 800f2a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2aa:	60fb      	str	r3, [r7, #12]
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	001e      	movs	r6, r3
 800f2b0:	613b      	str	r3, [r7, #16]
 800f2b2:	633b      	str	r3, [r7, #48]	; 0x30
 800f2b4:	334c      	adds	r3, #76	; 0x4c
 800f2b6:	18fc      	adds	r4, r7, r3
 800f2b8:	e778      	b.n	800f1ac <__ssvfscanf_r+0x6cc>
 800f2ba:	6a3b      	ldr	r3, [r7, #32]
 800f2bc:	001e      	movs	r6, r3
 800f2be:	613b      	str	r3, [r7, #16]
 800f2c0:	633b      	str	r3, [r7, #48]	; 0x30
 800f2c2:	e773      	b.n	800f1ac <__ssvfscanf_r+0x6cc>
 800f2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2c6:	69fd      	ldr	r5, [r7, #28]
 800f2c8:	3302      	adds	r3, #2
 800f2ca:	d1aa      	bne.n	800f222 <__ssvfscanf_r+0x742>
 800f2cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2ce:	685b      	ldr	r3, [r3, #4]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	dc47      	bgt.n	800f364 <__ssvfscanf_r+0x884>
 800f2d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f2d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f2d8:	f002 fb10 	bl	80118fc <__ssrefill_r>
 800f2dc:	2800      	cmp	r0, #0
 800f2de:	d041      	beq.n	800f364 <__ssvfscanf_r+0x884>
 800f2e0:	2d00      	cmp	r5, #0
 800f2e2:	d0c8      	beq.n	800f276 <__ssvfscanf_r+0x796>
 800f2e4:	e4cb      	b.n	800ec7e <__ssvfscanf_r+0x19e>
 800f2e6:	69fb      	ldr	r3, [r7, #28]
 800f2e8:	2248      	movs	r2, #72	; 0x48
 800f2ea:	3b01      	subs	r3, #1
 800f2ec:	61fb      	str	r3, [r7, #28]
 800f2ee:	238c      	movs	r3, #140	; 0x8c
 800f2f0:	005b      	lsls	r3, r3, #1
 800f2f2:	189b      	adds	r3, r3, r2
 800f2f4:	69fa      	ldr	r2, [r7, #28]
 800f2f6:	19db      	adds	r3, r3, r7
 800f2f8:	5cd1      	ldrb	r1, [r2, r3]
 800f2fa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f2fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f2fe:	f002 fac1 	bl	8011884 <_sungetc_r>
 800f302:	e7b5      	b.n	800f270 <__ssvfscanf_r+0x790>
 800f304:	69fa      	ldr	r2, [r7, #28]
 800f306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f308:	4694      	mov	ip, r2
 800f30a:	4463      	add	r3, ip
 800f30c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f310:	2b03      	cmp	r3, #3
 800f312:	d102      	bne.n	800f31a <__ssvfscanf_r+0x83a>
 800f314:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f316:	2b04      	cmp	r3, #4
 800f318:	d002      	beq.n	800f320 <__ssvfscanf_r+0x840>
 800f31a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f31c:	3b01      	subs	r3, #1
 800f31e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f320:	6a3b      	ldr	r3, [r7, #32]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d11a      	bne.n	800f35c <__ssvfscanf_r+0x87c>
 800f326:	3404      	adds	r4, #4
 800f328:	2e00      	cmp	r6, #0
 800f32a:	d019      	beq.n	800f360 <__ssvfscanf_r+0x880>
 800f32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f32e:	693a      	ldr	r2, [r7, #16]
 800f330:	1ae3      	subs	r3, r4, r3
 800f332:	61fb      	str	r3, [r7, #28]
 800f334:	6a3d      	ldr	r5, [r7, #32]
 800f336:	109b      	asrs	r3, r3, #2
 800f338:	4293      	cmp	r3, r2
 800f33a:	d3c7      	bcc.n	800f2cc <__ssvfscanf_r+0x7ec>
 800f33c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f33e:	00d1      	lsls	r1, r2, #3
 800f340:	f001 fec8 	bl	80110d4 <realloc>
 800f344:	6338      	str	r0, [r7, #48]	; 0x30
 800f346:	2800      	cmp	r0, #0
 800f348:	d100      	bne.n	800f34c <__ssvfscanf_r+0x86c>
 800f34a:	e591      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f34c:	4684      	mov	ip, r0
 800f34e:	693b      	ldr	r3, [r7, #16]
 800f350:	69fc      	ldr	r4, [r7, #28]
 800f352:	005b      	lsls	r3, r3, #1
 800f354:	4464      	add	r4, ip
 800f356:	6030      	str	r0, [r6, #0]
 800f358:	613b      	str	r3, [r7, #16]
 800f35a:	e7b7      	b.n	800f2cc <__ssvfscanf_r+0x7ec>
 800f35c:	2500      	movs	r5, #0
 800f35e:	e7b5      	b.n	800f2cc <__ssvfscanf_r+0x7ec>
 800f360:	0035      	movs	r5, r6
 800f362:	e7b3      	b.n	800f2cc <__ssvfscanf_r+0x7ec>
 800f364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f366:	2b00      	cmp	r3, #0
 800f368:	d000      	beq.n	800f36c <__ssvfscanf_r+0x88c>
 800f36a:	e720      	b.n	800f1ae <__ssvfscanf_r+0x6ce>
 800f36c:	e783      	b.n	800f276 <__ssvfscanf_r+0x796>
 800f36e:	6a3b      	ldr	r3, [r7, #32]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d025      	beq.n	800f3c0 <__ssvfscanf_r+0x8e0>
 800f374:	2118      	movs	r1, #24
 800f376:	2048      	movs	r0, #72	; 0x48
 800f378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f37a:	1809      	adds	r1, r1, r0
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	19c9      	adds	r1, r1, r7
 800f380:	781a      	ldrb	r2, [r3, #0]
 800f382:	5c8a      	ldrb	r2, [r1, r2]
 800f384:	2a00      	cmp	r2, #0
 800f386:	d103      	bne.n	800f390 <__ssvfscanf_r+0x8b0>
 800f388:	2c00      	cmp	r4, #0
 800f38a:	d000      	beq.n	800f38e <__ssvfscanf_r+0x8ae>
 800f38c:	e66c      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f38e:	e4a4      	b.n	800ecda <__ssvfscanf_r+0x1fa>
 800f390:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f392:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f394:	6852      	ldr	r2, [r2, #4]
 800f396:	3301      	adds	r3, #1
 800f398:	600b      	str	r3, [r1, #0]
 800f39a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f39c:	3a01      	subs	r2, #1
 800f39e:	3401      	adds	r4, #1
 800f3a0:	604a      	str	r2, [r1, #4]
 800f3a2:	429c      	cmp	r4, r3
 800f3a4:	d100      	bne.n	800f3a8 <__ssvfscanf_r+0x8c8>
 800f3a6:	e65f      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f3a8:	2a00      	cmp	r2, #0
 800f3aa:	dce3      	bgt.n	800f374 <__ssvfscanf_r+0x894>
 800f3ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f3ae:	f002 faa5 	bl	80118fc <__ssrefill_r>
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	d0de      	beq.n	800f374 <__ssvfscanf_r+0x894>
 800f3b6:	e657      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f3b8:	0000fff6 	.word	0x0000fff6
 800f3bc:	20000444 	.word	0x20000444
 800f3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3c2:	0032      	movs	r2, r6
 800f3c4:	cb20      	ldmia	r3!, {r5}
 800f3c6:	61fb      	str	r3, [r7, #28]
 800f3c8:	2380      	movs	r3, #128	; 0x80
 800f3ca:	401a      	ands	r2, r3
 800f3cc:	421e      	tst	r6, r3
 800f3ce:	d100      	bne.n	800f3d2 <__ssvfscanf_r+0x8f2>
 800f3d0:	e086      	b.n	800f4e0 <__ssvfscanf_r+0xa00>
 800f3d2:	2d00      	cmp	r5, #0
 800f3d4:	d100      	bne.n	800f3d8 <__ssvfscanf_r+0x8f8>
 800f3d6:	e480      	b.n	800ecda <__ssvfscanf_r+0x1fa>
 800f3d8:	2020      	movs	r0, #32
 800f3da:	f7fb fbd9 	bl	800ab90 <malloc>
 800f3de:	6338      	str	r0, [r7, #48]	; 0x30
 800f3e0:	2800      	cmp	r0, #0
 800f3e2:	d100      	bne.n	800f3e6 <__ssvfscanf_r+0x906>
 800f3e4:	e452      	b.n	800ec8c <__ssvfscanf_r+0x1ac>
 800f3e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f3e8:	6028      	str	r0, [r5, #0]
 800f3ea:	88de      	ldrh	r6, [r3, #6]
 800f3ec:	889c      	ldrh	r4, [r3, #4]
 800f3ee:	6818      	ldr	r0, [r3, #0]
 800f3f0:	42a6      	cmp	r6, r4
 800f3f2:	d30e      	bcc.n	800f412 <__ssvfscanf_r+0x932>
 800f3f4:	4bc3      	ldr	r3, [pc, #780]	; (800f704 <__ssvfscanf_r+0xc24>)
 800f3f6:	429c      	cmp	r4, r3
 800f3f8:	d900      	bls.n	800f3fc <__ssvfscanf_r+0x91c>
 800f3fa:	e542      	b.n	800ee82 <__ssvfscanf_r+0x3a2>
 800f3fc:	3408      	adds	r4, #8
 800f3fe:	b2a4      	uxth	r4, r4
 800f400:	00a1      	lsls	r1, r4, #2
 800f402:	f001 fe67 	bl	80110d4 <realloc>
 800f406:	2800      	cmp	r0, #0
 800f408:	d100      	bne.n	800f40c <__ssvfscanf_r+0x92c>
 800f40a:	e53a      	b.n	800ee82 <__ssvfscanf_r+0x3a2>
 800f40c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f40e:	6018      	str	r0, [r3, #0]
 800f410:	809c      	strh	r4, [r3, #4]
 800f412:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f414:	1c72      	adds	r2, r6, #1
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	00b6      	lsls	r6, r6, #2
 800f41a:	50f5      	str	r5, [r6, r3]
 800f41c:	2320      	movs	r3, #32
 800f41e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f420:	002e      	movs	r6, r5
 800f422:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f424:	80ca      	strh	r2, [r1, #6]
 800f426:	623b      	str	r3, [r7, #32]
 800f428:	002c      	movs	r4, r5
 800f42a:	2118      	movs	r1, #24
 800f42c:	2048      	movs	r0, #72	; 0x48
 800f42e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f430:	1809      	adds	r1, r1, r0
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	19c9      	adds	r1, r1, r7
 800f436:	781a      	ldrb	r2, [r3, #0]
 800f438:	5c8a      	ldrb	r2, [r1, r2]
 800f43a:	2a00      	cmp	r2, #0
 800f43c:	d101      	bne.n	800f442 <__ssvfscanf_r+0x962>
 800f43e:	633d      	str	r5, [r7, #48]	; 0x30
 800f440:	e031      	b.n	800f4a6 <__ssvfscanf_r+0x9c6>
 800f442:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f444:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f446:	6852      	ldr	r2, [r2, #4]
 800f448:	3a01      	subs	r2, #1
 800f44a:	604a      	str	r2, [r1, #4]
 800f44c:	1c5a      	adds	r2, r3, #1
 800f44e:	600a      	str	r2, [r1, #0]
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	1c6a      	adds	r2, r5, #1
 800f454:	633a      	str	r2, [r7, #48]	; 0x30
 800f456:	702b      	strb	r3, [r5, #0]
 800f458:	2e00      	cmp	r6, #0
 800f45a:	d010      	beq.n	800f47e <__ssvfscanf_r+0x99e>
 800f45c:	6a3b      	ldr	r3, [r7, #32]
 800f45e:	1b15      	subs	r5, r2, r4
 800f460:	429d      	cmp	r5, r3
 800f462:	d30c      	bcc.n	800f47e <__ssvfscanf_r+0x99e>
 800f464:	005b      	lsls	r3, r3, #1
 800f466:	0020      	movs	r0, r4
 800f468:	0019      	movs	r1, r3
 800f46a:	623b      	str	r3, [r7, #32]
 800f46c:	f001 fe32 	bl	80110d4 <realloc>
 800f470:	1e04      	subs	r4, r0, #0
 800f472:	d101      	bne.n	800f478 <__ssvfscanf_r+0x998>
 800f474:	f7ff fc0a 	bl	800ec8c <__ssvfscanf_r+0x1ac>
 800f478:	1943      	adds	r3, r0, r5
 800f47a:	633b      	str	r3, [r7, #48]	; 0x30
 800f47c:	6030      	str	r0, [r6, #0]
 800f47e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f480:	3b01      	subs	r3, #1
 800f482:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f484:	2b00      	cmp	r3, #0
 800f486:	d00e      	beq.n	800f4a6 <__ssvfscanf_r+0x9c6>
 800f488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f48a:	685b      	ldr	r3, [r3, #4]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	dc2a      	bgt.n	800f4e6 <__ssvfscanf_r+0xa06>
 800f490:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f492:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f494:	f002 fa32 	bl	80118fc <__ssrefill_r>
 800f498:	2800      	cmp	r0, #0
 800f49a:	d024      	beq.n	800f4e6 <__ssvfscanf_r+0xa06>
 800f49c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f49e:	42a3      	cmp	r3, r4
 800f4a0:	d101      	bne.n	800f4a6 <__ssvfscanf_r+0x9c6>
 800f4a2:	f7ff fbec 	bl	800ec7e <__ssvfscanf_r+0x19e>
 800f4a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4a8:	1b1d      	subs	r5, r3, r4
 800f4aa:	42a3      	cmp	r3, r4
 800f4ac:	d101      	bne.n	800f4b2 <__ssvfscanf_r+0x9d2>
 800f4ae:	f7ff fc14 	bl	800ecda <__ssvfscanf_r+0x1fa>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4b6:	7013      	strb	r3, [r2, #0]
 800f4b8:	429e      	cmp	r6, r3
 800f4ba:	d009      	beq.n	800f4d0 <__ssvfscanf_r+0x9f0>
 800f4bc:	6a3b      	ldr	r3, [r7, #32]
 800f4be:	1c69      	adds	r1, r5, #1
 800f4c0:	428b      	cmp	r3, r1
 800f4c2:	d905      	bls.n	800f4d0 <__ssvfscanf_r+0x9f0>
 800f4c4:	6830      	ldr	r0, [r6, #0]
 800f4c6:	f001 fe05 	bl	80110d4 <realloc>
 800f4ca:	2800      	cmp	r0, #0
 800f4cc:	d000      	beq.n	800f4d0 <__ssvfscanf_r+0x9f0>
 800f4ce:	6030      	str	r0, [r6, #0]
 800f4d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4d2:	3301      	adds	r3, #1
 800f4d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f4d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4d8:	195b      	adds	r3, r3, r5
 800f4da:	63bb      	str	r3, [r7, #56]	; 0x38
 800f4dc:	69fb      	ldr	r3, [r7, #28]
 800f4de:	e477      	b.n	800edd0 <__ssvfscanf_r+0x2f0>
 800f4e0:	0016      	movs	r6, r2
 800f4e2:	623a      	str	r2, [r7, #32]
 800f4e4:	e7a0      	b.n	800f428 <__ssvfscanf_r+0x948>
 800f4e6:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f4e8:	e79f      	b.n	800f42a <__ssvfscanf_r+0x94a>
 800f4ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d101      	bne.n	800f4f4 <__ssvfscanf_r+0xa14>
 800f4f0:	3b01      	subs	r3, #1
 800f4f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f4f4:	2210      	movs	r2, #16
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	0034      	movs	r4, r6
 800f4fa:	4032      	ands	r2, r6
 800f4fc:	401c      	ands	r4, r3
 800f4fe:	61fa      	str	r2, [r7, #28]
 800f500:	421e      	tst	r6, r3
 800f502:	d100      	bne.n	800f506 <__ssvfscanf_r+0xa26>
 800f504:	e102      	b.n	800f70c <__ssvfscanf_r+0xc2c>
 800f506:	2a00      	cmp	r2, #0
 800f508:	d000      	beq.n	800f50c <__ssvfscanf_r+0xa2c>
 800f50a:	e09f      	b.n	800f64c <__ssvfscanf_r+0xb6c>
 800f50c:	2080      	movs	r0, #128	; 0x80
 800f50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f510:	cb10      	ldmia	r3!, {r4}
 800f512:	60fb      	str	r3, [r7, #12]
 800f514:	4206      	tst	r6, r0
 800f516:	d100      	bne.n	800f51a <__ssvfscanf_r+0xa3a>
 800f518:	e0a1      	b.n	800f65e <__ssvfscanf_r+0xb7e>
 800f51a:	2c00      	cmp	r4, #0
 800f51c:	d100      	bne.n	800f520 <__ssvfscanf_r+0xa40>
 800f51e:	e4aa      	b.n	800ee76 <__ssvfscanf_r+0x396>
 800f520:	f7fb fb36 	bl	800ab90 <malloc>
 800f524:	6338      	str	r0, [r7, #48]	; 0x30
 800f526:	2800      	cmp	r0, #0
 800f528:	d100      	bne.n	800f52c <__ssvfscanf_r+0xa4c>
 800f52a:	e4a1      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f52e:	6023      	str	r3, [r4, #0]
 800f530:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f532:	88de      	ldrh	r6, [r3, #6]
 800f534:	889d      	ldrh	r5, [r3, #4]
 800f536:	42ae      	cmp	r6, r5
 800f538:	d310      	bcc.n	800f55c <__ssvfscanf_r+0xa7c>
 800f53a:	4b72      	ldr	r3, [pc, #456]	; (800f704 <__ssvfscanf_r+0xc24>)
 800f53c:	429d      	cmp	r5, r3
 800f53e:	d900      	bls.n	800f542 <__ssvfscanf_r+0xa62>
 800f540:	e496      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f544:	3508      	adds	r5, #8
 800f546:	b2ad      	uxth	r5, r5
 800f548:	6818      	ldr	r0, [r3, #0]
 800f54a:	00a9      	lsls	r1, r5, #2
 800f54c:	f001 fdc2 	bl	80110d4 <realloc>
 800f550:	2800      	cmp	r0, #0
 800f552:	d100      	bne.n	800f556 <__ssvfscanf_r+0xa76>
 800f554:	e48c      	b.n	800ee70 <__ssvfscanf_r+0x390>
 800f556:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f558:	6018      	str	r0, [r3, #0]
 800f55a:	809d      	strh	r5, [r3, #4]
 800f55c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f55e:	1c72      	adds	r2, r6, #1
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	00b6      	lsls	r6, r6, #2
 800f564:	50f4      	str	r4, [r6, r3]
 800f566:	2320      	movs	r3, #32
 800f568:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f56a:	0025      	movs	r5, r4
 800f56c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f56e:	80ca      	strh	r2, [r1, #6]
 800f570:	613b      	str	r3, [r7, #16]
 800f572:	2300      	movs	r3, #0
 800f574:	623b      	str	r3, [r7, #32]
 800f576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f578:	4a63      	ldr	r2, [pc, #396]	; (800f708 <__ssvfscanf_r+0xc28>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	781b      	ldrb	r3, [r3, #0]
 800f57e:	5cd3      	ldrb	r3, [r2, r3]
 800f580:	2208      	movs	r2, #8
 800f582:	4213      	tst	r3, r2
 800f584:	d149      	bne.n	800f61a <__ssvfscanf_r+0xb3a>
 800f586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d046      	beq.n	800f61a <__ssvfscanf_r+0xb3a>
 800f58c:	f7fc feb2 	bl	800c2f4 <__locale_mb_cur_max>
 800f590:	6a3b      	ldr	r3, [r7, #32]
 800f592:	4298      	cmp	r0, r3
 800f594:	d101      	bne.n	800f59a <__ssvfscanf_r+0xaba>
 800f596:	f7ff fb72 	bl	800ec7e <__ssvfscanf_r+0x19e>
 800f59a:	6a3a      	ldr	r2, [r7, #32]
 800f59c:	2048      	movs	r0, #72	; 0x48
 800f59e:	1c56      	adds	r6, r2, #1
 800f5a0:	228c      	movs	r2, #140	; 0x8c
 800f5a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5a4:	0052      	lsls	r2, r2, #1
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	1812      	adds	r2, r2, r0
 800f5aa:	7819      	ldrb	r1, [r3, #0]
 800f5ac:	6a38      	ldr	r0, [r7, #32]
 800f5ae:	19d2      	adds	r2, r2, r7
 800f5b0:	5411      	strb	r1, [r2, r0]
 800f5b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f5b6:	6852      	ldr	r2, [r2, #4]
 800f5b8:	3301      	adds	r3, #1
 800f5ba:	600b      	str	r3, [r1, #0]
 800f5bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5be:	3a01      	subs	r2, #1
 800f5c0:	604a      	str	r2, [r1, #4]
 800f5c2:	2b03      	cmp	r3, #3
 800f5c4:	d102      	bne.n	800f5cc <__ssvfscanf_r+0xaec>
 800f5c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f5c8:	2b04      	cmp	r3, #4
 800f5ca:	d007      	beq.n	800f5dc <__ssvfscanf_r+0xafc>
 800f5cc:	2048      	movs	r0, #72	; 0x48
 800f5ce:	2310      	movs	r3, #16
 800f5d0:	181b      	adds	r3, r3, r0
 800f5d2:	2208      	movs	r2, #8
 800f5d4:	2100      	movs	r1, #0
 800f5d6:	19d8      	adds	r0, r3, r7
 800f5d8:	f7fc fe00 	bl	800c1dc <memset>
 800f5dc:	2148      	movs	r1, #72	; 0x48
 800f5de:	2310      	movs	r3, #16
 800f5e0:	228c      	movs	r2, #140	; 0x8c
 800f5e2:	185b      	adds	r3, r3, r1
 800f5e4:	0052      	lsls	r2, r2, #1
 800f5e6:	19db      	adds	r3, r3, r7
 800f5e8:	1852      	adds	r2, r2, r1
 800f5ea:	9300      	str	r3, [sp, #0]
 800f5ec:	0021      	movs	r1, r4
 800f5ee:	0033      	movs	r3, r6
 800f5f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5f2:	19d2      	adds	r2, r2, r7
 800f5f4:	f002 f882 	bl	80116fc <_mbrtowc_r>
 800f5f8:	0003      	movs	r3, r0
 800f5fa:	62b8      	str	r0, [r7, #40]	; 0x28
 800f5fc:	3301      	adds	r3, #1
 800f5fe:	d101      	bne.n	800f604 <__ssvfscanf_r+0xb24>
 800f600:	f7ff fb3d 	bl	800ec7e <__ssvfscanf_r+0x19e>
 800f604:	2800      	cmp	r0, #0
 800f606:	d12f      	bne.n	800f668 <__ssvfscanf_r+0xb88>
 800f608:	6020      	str	r0, [r4, #0]
 800f60a:	6820      	ldr	r0, [r4, #0]
 800f60c:	f002 f894 	bl	8011738 <iswspace>
 800f610:	6238      	str	r0, [r7, #32]
 800f612:	2800      	cmp	r0, #0
 800f614:	d04a      	beq.n	800f6ac <__ssvfscanf_r+0xbcc>
 800f616:	2e00      	cmp	r6, #0
 800f618:	d13c      	bne.n	800f694 <__ssvfscanf_r+0xbb4>
 800f61a:	69fb      	ldr	r3, [r7, #28]
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d000      	beq.n	800f622 <__ssvfscanf_r+0xb42>
 800f620:	e640      	b.n	800f2a4 <__ssvfscanf_r+0x7c4>
 800f622:	6023      	str	r3, [r4, #0]
 800f624:	2d00      	cmp	r5, #0
 800f626:	d100      	bne.n	800f62a <__ssvfscanf_r+0xb4a>
 800f628:	e639      	b.n	800f29e <__ssvfscanf_r+0x7be>
 800f62a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f62c:	693a      	ldr	r2, [r7, #16]
 800f62e:	1ae4      	subs	r4, r4, r3
 800f630:	10a3      	asrs	r3, r4, #2
 800f632:	3301      	adds	r3, #1
 800f634:	429a      	cmp	r2, r3
 800f636:	d800      	bhi.n	800f63a <__ssvfscanf_r+0xb5a>
 800f638:	e631      	b.n	800f29e <__ssvfscanf_r+0x7be>
 800f63a:	6828      	ldr	r0, [r5, #0]
 800f63c:	1d21      	adds	r1, r4, #4
 800f63e:	f001 fd49 	bl	80110d4 <realloc>
 800f642:	2800      	cmp	r0, #0
 800f644:	d100      	bne.n	800f648 <__ssvfscanf_r+0xb68>
 800f646:	e62a      	b.n	800f29e <__ssvfscanf_r+0x7be>
 800f648:	6028      	str	r0, [r5, #0]
 800f64a:	e628      	b.n	800f29e <__ssvfscanf_r+0x7be>
 800f64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f64e:	60fb      	str	r3, [r7, #12]
 800f650:	2300      	movs	r3, #0
 800f652:	001d      	movs	r5, r3
 800f654:	613b      	str	r3, [r7, #16]
 800f656:	633b      	str	r3, [r7, #48]	; 0x30
 800f658:	334c      	adds	r3, #76	; 0x4c
 800f65a:	18fc      	adds	r4, r7, r3
 800f65c:	e789      	b.n	800f572 <__ssvfscanf_r+0xa92>
 800f65e:	69fb      	ldr	r3, [r7, #28]
 800f660:	001d      	movs	r5, r3
 800f662:	613b      	str	r3, [r7, #16]
 800f664:	633b      	str	r3, [r7, #48]	; 0x30
 800f666:	e784      	b.n	800f572 <__ssvfscanf_r+0xa92>
 800f668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f66a:	623e      	str	r6, [r7, #32]
 800f66c:	3302      	adds	r3, #2
 800f66e:	d1cc      	bne.n	800f60a <__ssvfscanf_r+0xb2a>
 800f670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	2b00      	cmp	r3, #0
 800f676:	dd00      	ble.n	800f67a <__ssvfscanf_r+0xb9a>
 800f678:	e77d      	b.n	800f576 <__ssvfscanf_r+0xa96>
 800f67a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f67c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f67e:	f002 f93d 	bl	80118fc <__ssrefill_r>
 800f682:	2800      	cmp	r0, #0
 800f684:	d100      	bne.n	800f688 <__ssvfscanf_r+0xba8>
 800f686:	e776      	b.n	800f576 <__ssvfscanf_r+0xa96>
 800f688:	6a3b      	ldr	r3, [r7, #32]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d001      	beq.n	800f692 <__ssvfscanf_r+0xbb2>
 800f68e:	f7ff faf6 	bl	800ec7e <__ssvfscanf_r+0x19e>
 800f692:	e7c2      	b.n	800f61a <__ssvfscanf_r+0xb3a>
 800f694:	238c      	movs	r3, #140	; 0x8c
 800f696:	2248      	movs	r2, #72	; 0x48
 800f698:	005b      	lsls	r3, r3, #1
 800f69a:	189b      	adds	r3, r3, r2
 800f69c:	3e01      	subs	r6, #1
 800f69e:	19db      	adds	r3, r3, r7
 800f6a0:	5cf1      	ldrb	r1, [r6, r3]
 800f6a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f6a6:	f002 f8ed 	bl	8011884 <_sungetc_r>
 800f6aa:	e7b4      	b.n	800f616 <__ssvfscanf_r+0xb36>
 800f6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ae:	199b      	adds	r3, r3, r6
 800f6b0:	63bb      	str	r3, [r7, #56]	; 0x38
 800f6b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6b4:	2b03      	cmp	r3, #3
 800f6b6:	d102      	bne.n	800f6be <__ssvfscanf_r+0xbde>
 800f6b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f6ba:	2b04      	cmp	r3, #4
 800f6bc:	d002      	beq.n	800f6c4 <__ssvfscanf_r+0xbe4>
 800f6be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6c0:	3b01      	subs	r3, #1
 800f6c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f6c4:	69fb      	ldr	r3, [r7, #28]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d1d2      	bne.n	800f670 <__ssvfscanf_r+0xb90>
 800f6ca:	3404      	adds	r4, #4
 800f6cc:	2d00      	cmp	r5, #0
 800f6ce:	d016      	beq.n	800f6fe <__ssvfscanf_r+0xc1e>
 800f6d0:	69fa      	ldr	r2, [r7, #28]
 800f6d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6d4:	623a      	str	r2, [r7, #32]
 800f6d6:	693a      	ldr	r2, [r7, #16]
 800f6d8:	1ae6      	subs	r6, r4, r3
 800f6da:	10b3      	asrs	r3, r6, #2
 800f6dc:	4293      	cmp	r3, r2
 800f6de:	d3c7      	bcc.n	800f670 <__ssvfscanf_r+0xb90>
 800f6e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f6e2:	00d1      	lsls	r1, r2, #3
 800f6e4:	f001 fcf6 	bl	80110d4 <realloc>
 800f6e8:	6338      	str	r0, [r7, #48]	; 0x30
 800f6ea:	2800      	cmp	r0, #0
 800f6ec:	d101      	bne.n	800f6f2 <__ssvfscanf_r+0xc12>
 800f6ee:	f7ff fbbf 	bl	800ee70 <__ssvfscanf_r+0x390>
 800f6f2:	693b      	ldr	r3, [r7, #16]
 800f6f4:	1984      	adds	r4, r0, r6
 800f6f6:	005b      	lsls	r3, r3, #1
 800f6f8:	6028      	str	r0, [r5, #0]
 800f6fa:	613b      	str	r3, [r7, #16]
 800f6fc:	e7b8      	b.n	800f670 <__ssvfscanf_r+0xb90>
 800f6fe:	623d      	str	r5, [r7, #32]
 800f700:	e7b6      	b.n	800f670 <__ssvfscanf_r+0xb90>
 800f702:	46c0      	nop			; (mov r8, r8)
 800f704:	0000fff6 	.word	0x0000fff6
 800f708:	08014929 	.word	0x08014929
 800f70c:	69fb      	ldr	r3, [r7, #28]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d01c      	beq.n	800f74c <__ssvfscanf_r+0xc6c>
 800f712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f714:	49bf      	ldr	r1, [pc, #764]	; (800fa14 <__ssvfscanf_r+0xf34>)
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	781a      	ldrb	r2, [r3, #0]
 800f71a:	5c8a      	ldrb	r2, [r1, r2]
 800f71c:	2108      	movs	r1, #8
 800f71e:	420a      	tst	r2, r1
 800f720:	d000      	beq.n	800f724 <__ssvfscanf_r+0xc44>
 800f722:	e4a1      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f724:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f726:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f728:	6852      	ldr	r2, [r2, #4]
 800f72a:	3301      	adds	r3, #1
 800f72c:	600b      	str	r3, [r1, #0]
 800f72e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f730:	3a01      	subs	r2, #1
 800f732:	3401      	adds	r4, #1
 800f734:	604a      	str	r2, [r1, #4]
 800f736:	429c      	cmp	r4, r3
 800f738:	d100      	bne.n	800f73c <__ssvfscanf_r+0xc5c>
 800f73a:	e495      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f73c:	2a00      	cmp	r2, #0
 800f73e:	dce8      	bgt.n	800f712 <__ssvfscanf_r+0xc32>
 800f740:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f742:	f002 f8db 	bl	80118fc <__ssrefill_r>
 800f746:	2800      	cmp	r0, #0
 800f748:	d0e3      	beq.n	800f712 <__ssvfscanf_r+0xc32>
 800f74a:	e48d      	b.n	800f068 <__ssvfscanf_r+0x588>
 800f74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f74e:	0032      	movs	r2, r6
 800f750:	cb10      	ldmia	r3!, {r4}
 800f752:	61fb      	str	r3, [r7, #28]
 800f754:	2380      	movs	r3, #128	; 0x80
 800f756:	401a      	ands	r2, r3
 800f758:	421e      	tst	r6, r3
 800f75a:	d039      	beq.n	800f7d0 <__ssvfscanf_r+0xcf0>
 800f75c:	2c00      	cmp	r4, #0
 800f75e:	d101      	bne.n	800f764 <__ssvfscanf_r+0xc84>
 800f760:	f7ff fabb 	bl	800ecda <__ssvfscanf_r+0x1fa>
 800f764:	2020      	movs	r0, #32
 800f766:	f7fb fa13 	bl	800ab90 <malloc>
 800f76a:	6338      	str	r0, [r7, #48]	; 0x30
 800f76c:	2800      	cmp	r0, #0
 800f76e:	d101      	bne.n	800f774 <__ssvfscanf_r+0xc94>
 800f770:	f7ff fa8c 	bl	800ec8c <__ssvfscanf_r+0x1ac>
 800f774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f776:	6020      	str	r0, [r4, #0]
 800f778:	88de      	ldrh	r6, [r3, #6]
 800f77a:	889d      	ldrh	r5, [r3, #4]
 800f77c:	6818      	ldr	r0, [r3, #0]
 800f77e:	42ae      	cmp	r6, r5
 800f780:	d310      	bcc.n	800f7a4 <__ssvfscanf_r+0xcc4>
 800f782:	4ba5      	ldr	r3, [pc, #660]	; (800fa18 <__ssvfscanf_r+0xf38>)
 800f784:	429d      	cmp	r5, r3
 800f786:	d901      	bls.n	800f78c <__ssvfscanf_r+0xcac>
 800f788:	f7ff fb7b 	bl	800ee82 <__ssvfscanf_r+0x3a2>
 800f78c:	3508      	adds	r5, #8
 800f78e:	b2ad      	uxth	r5, r5
 800f790:	00a9      	lsls	r1, r5, #2
 800f792:	f001 fc9f 	bl	80110d4 <realloc>
 800f796:	2800      	cmp	r0, #0
 800f798:	d101      	bne.n	800f79e <__ssvfscanf_r+0xcbe>
 800f79a:	f7ff fb72 	bl	800ee82 <__ssvfscanf_r+0x3a2>
 800f79e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f7a0:	6018      	str	r0, [r3, #0]
 800f7a2:	809d      	strh	r5, [r3, #4]
 800f7a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f7a6:	1c72      	adds	r2, r6, #1
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	00b6      	lsls	r6, r6, #2
 800f7ac:	50f4      	str	r4, [r6, r3]
 800f7ae:	2320      	movs	r3, #32
 800f7b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f7b2:	0026      	movs	r6, r4
 800f7b4:	80ca      	strh	r2, [r1, #6]
 800f7b6:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f7b8:	633b      	str	r3, [r7, #48]	; 0x30
 800f7ba:	0025      	movs	r5, r4
 800f7bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7be:	4995      	ldr	r1, [pc, #596]	; (800fa14 <__ssvfscanf_r+0xf34>)
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	781a      	ldrb	r2, [r3, #0]
 800f7c4:	5c8a      	ldrb	r2, [r1, r2]
 800f7c6:	2108      	movs	r1, #8
 800f7c8:	420a      	tst	r2, r1
 800f7ca:	d004      	beq.n	800f7d6 <__ssvfscanf_r+0xcf6>
 800f7cc:	623c      	str	r4, [r7, #32]
 800f7ce:	e031      	b.n	800f834 <__ssvfscanf_r+0xd54>
 800f7d0:	0016      	movs	r6, r2
 800f7d2:	633a      	str	r2, [r7, #48]	; 0x30
 800f7d4:	e7f1      	b.n	800f7ba <__ssvfscanf_r+0xcda>
 800f7d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7d8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f7da:	6852      	ldr	r2, [r2, #4]
 800f7dc:	3a01      	subs	r2, #1
 800f7de:	604a      	str	r2, [r1, #4]
 800f7e0:	1c5a      	adds	r2, r3, #1
 800f7e2:	600a      	str	r2, [r1, #0]
 800f7e4:	781b      	ldrb	r3, [r3, #0]
 800f7e6:	1c62      	adds	r2, r4, #1
 800f7e8:	623a      	str	r2, [r7, #32]
 800f7ea:	7023      	strb	r3, [r4, #0]
 800f7ec:	2e00      	cmp	r6, #0
 800f7ee:	d010      	beq.n	800f812 <__ssvfscanf_r+0xd32>
 800f7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7f2:	1b54      	subs	r4, r2, r5
 800f7f4:	429c      	cmp	r4, r3
 800f7f6:	d30c      	bcc.n	800f812 <__ssvfscanf_r+0xd32>
 800f7f8:	005b      	lsls	r3, r3, #1
 800f7fa:	0028      	movs	r0, r5
 800f7fc:	0019      	movs	r1, r3
 800f7fe:	633b      	str	r3, [r7, #48]	; 0x30
 800f800:	f001 fc68 	bl	80110d4 <realloc>
 800f804:	1e05      	subs	r5, r0, #0
 800f806:	d101      	bne.n	800f80c <__ssvfscanf_r+0xd2c>
 800f808:	f7ff fa40 	bl	800ec8c <__ssvfscanf_r+0x1ac>
 800f80c:	1903      	adds	r3, r0, r4
 800f80e:	623b      	str	r3, [r7, #32]
 800f810:	6030      	str	r0, [r6, #0]
 800f812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f814:	3b01      	subs	r3, #1
 800f816:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d00b      	beq.n	800f834 <__ssvfscanf_r+0xd54>
 800f81c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f81e:	685b      	ldr	r3, [r3, #4]
 800f820:	2b00      	cmp	r3, #0
 800f822:	dd01      	ble.n	800f828 <__ssvfscanf_r+0xd48>
 800f824:	6a3c      	ldr	r4, [r7, #32]
 800f826:	e7c9      	b.n	800f7bc <__ssvfscanf_r+0xcdc>
 800f828:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f82a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f82c:	f002 f866 	bl	80118fc <__ssrefill_r>
 800f830:	2800      	cmp	r0, #0
 800f832:	d0f7      	beq.n	800f824 <__ssvfscanf_r+0xd44>
 800f834:	2300      	movs	r3, #0
 800f836:	6a3a      	ldr	r2, [r7, #32]
 800f838:	7013      	strb	r3, [r2, #0]
 800f83a:	1b55      	subs	r5, r2, r5
 800f83c:	2e00      	cmp	r6, #0
 800f83e:	d009      	beq.n	800f854 <__ssvfscanf_r+0xd74>
 800f840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f842:	1c69      	adds	r1, r5, #1
 800f844:	428b      	cmp	r3, r1
 800f846:	d905      	bls.n	800f854 <__ssvfscanf_r+0xd74>
 800f848:	6830      	ldr	r0, [r6, #0]
 800f84a:	f001 fc43 	bl	80110d4 <realloc>
 800f84e:	2800      	cmp	r0, #0
 800f850:	d000      	beq.n	800f854 <__ssvfscanf_r+0xd74>
 800f852:	6030      	str	r0, [r6, #0]
 800f854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f856:	195b      	adds	r3, r3, r5
 800f858:	63bb      	str	r3, [r7, #56]	; 0x38
 800f85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f85c:	3301      	adds	r3, #1
 800f85e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f860:	e63c      	b.n	800f4dc <__ssvfscanf_r+0x9fc>
 800f862:	22ae      	movs	r2, #174	; 0xae
 800f864:	2100      	movs	r1, #0
 800f866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f868:	0052      	lsls	r2, r2, #1
 800f86a:	3b01      	subs	r3, #1
 800f86c:	6239      	str	r1, [r7, #32]
 800f86e:	4293      	cmp	r3, r2
 800f870:	d906      	bls.n	800f880 <__ssvfscanf_r+0xda0>
 800f872:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f874:	3b5e      	subs	r3, #94	; 0x5e
 800f876:	3bff      	subs	r3, #255	; 0xff
 800f878:	623b      	str	r3, [r7, #32]
 800f87a:	235e      	movs	r3, #94	; 0x5e
 800f87c:	33ff      	adds	r3, #255	; 0xff
 800f87e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f880:	24d8      	movs	r4, #216	; 0xd8
 800f882:	2300      	movs	r3, #0
 800f884:	2248      	movs	r2, #72	; 0x48
 800f886:	0124      	lsls	r4, r4, #4
 800f888:	4334      	orrs	r4, r6
 800f88a:	2680      	movs	r6, #128	; 0x80
 800f88c:	61fb      	str	r3, [r7, #28]
 800f88e:	3319      	adds	r3, #25
 800f890:	33ff      	adds	r3, #255	; 0xff
 800f892:	189b      	adds	r3, r3, r2
 800f894:	19dd      	adds	r5, r3, r7
 800f896:	00b6      	lsls	r6, r6, #2
 800f898:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f89a:	681a      	ldr	r2, [r3, #0]
 800f89c:	7813      	ldrb	r3, [r2, #0]
 800f89e:	2b39      	cmp	r3, #57	; 0x39
 800f8a0:	d80f      	bhi.n	800f8c2 <__ssvfscanf_r+0xde2>
 800f8a2:	2b2a      	cmp	r3, #42	; 0x2a
 800f8a4:	d91b      	bls.n	800f8de <__ssvfscanf_r+0xdfe>
 800f8a6:	0018      	movs	r0, r3
 800f8a8:	382b      	subs	r0, #43	; 0x2b
 800f8aa:	280e      	cmp	r0, #14
 800f8ac:	d817      	bhi.n	800f8de <__ssvfscanf_r+0xdfe>
 800f8ae:	f7f0 fc31 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f8b2:	168f      	.short	0x168f
 800f8b4:	5416168f 	.word	0x5416168f
 800f8b8:	80808080 	.word	0x80808080
 800f8bc:	87808080 	.word	0x87808080
 800f8c0:	87          	.byte	0x87
 800f8c1:	00          	.byte	0x00
 800f8c2:	2b66      	cmp	r3, #102	; 0x66
 800f8c4:	d83a      	bhi.n	800f93c <__ssvfscanf_r+0xe5c>
 800f8c6:	2b60      	cmp	r3, #96	; 0x60
 800f8c8:	d803      	bhi.n	800f8d2 <__ssvfscanf_r+0xdf2>
 800f8ca:	2b46      	cmp	r3, #70	; 0x46
 800f8cc:	d805      	bhi.n	800f8da <__ssvfscanf_r+0xdfa>
 800f8ce:	2b40      	cmp	r3, #64	; 0x40
 800f8d0:	d905      	bls.n	800f8de <__ssvfscanf_r+0xdfe>
 800f8d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f8d4:	290a      	cmp	r1, #10
 800f8d6:	dc71      	bgt.n	800f9bc <__ssvfscanf_r+0xedc>
 800f8d8:	e001      	b.n	800f8de <__ssvfscanf_r+0xdfe>
 800f8da:	2b58      	cmp	r3, #88	; 0x58
 800f8dc:	d030      	beq.n	800f940 <__ssvfscanf_r+0xe60>
 800f8de:	05e3      	lsls	r3, r4, #23
 800f8e0:	d515      	bpl.n	800f90e <__ssvfscanf_r+0xe2e>
 800f8e2:	238c      	movs	r3, #140	; 0x8c
 800f8e4:	2248      	movs	r2, #72	; 0x48
 800f8e6:	005b      	lsls	r3, r3, #1
 800f8e8:	189b      	adds	r3, r3, r2
 800f8ea:	19db      	adds	r3, r3, r7
 800f8ec:	429d      	cmp	r5, r3
 800f8ee:	d905      	bls.n	800f8fc <__ssvfscanf_r+0xe1c>
 800f8f0:	3d01      	subs	r5, #1
 800f8f2:	7829      	ldrb	r1, [r5, #0]
 800f8f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f8f6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f8f8:	f001 ffc4 	bl	8011884 <_sungetc_r>
 800f8fc:	238c      	movs	r3, #140	; 0x8c
 800f8fe:	2248      	movs	r2, #72	; 0x48
 800f900:	005b      	lsls	r3, r3, #1
 800f902:	189b      	adds	r3, r3, r2
 800f904:	19db      	adds	r3, r3, r7
 800f906:	429d      	cmp	r5, r3
 800f908:	d101      	bne.n	800f90e <__ssvfscanf_r+0xe2e>
 800f90a:	f7ff f9e6 	bl	800ecda <__ssvfscanf_r+0x1fa>
 800f90e:	2310      	movs	r3, #16
 800f910:	0022      	movs	r2, r4
 800f912:	401a      	ands	r2, r3
 800f914:	421c      	tst	r4, r3
 800f916:	d171      	bne.n	800f9fc <__ssvfscanf_r+0xf1c>
 800f918:	218c      	movs	r1, #140	; 0x8c
 800f91a:	2048      	movs	r0, #72	; 0x48
 800f91c:	0049      	lsls	r1, r1, #1
 800f91e:	1809      	adds	r1, r1, r0
 800f920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f922:	697e      	ldr	r6, [r7, #20]
 800f924:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f926:	19c9      	adds	r1, r1, r7
 800f928:	702a      	strb	r2, [r5, #0]
 800f92a:	47b0      	blx	r6
 800f92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f92e:	1d1e      	adds	r6, r3, #4
 800f930:	06a3      	lsls	r3, r4, #26
 800f932:	d559      	bpl.n	800f9e8 <__ssvfscanf_r+0xf08>
 800f934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	6018      	str	r0, [r3, #0]
 800f93a:	e05b      	b.n	800f9f4 <__ssvfscanf_r+0xf14>
 800f93c:	2b78      	cmp	r3, #120	; 0x78
 800f93e:	d1ce      	bne.n	800f8de <__ssvfscanf_r+0xdfe>
 800f940:	21c0      	movs	r1, #192	; 0xc0
 800f942:	00c9      	lsls	r1, r1, #3
 800f944:	4021      	ands	r1, r4
 800f946:	42b1      	cmp	r1, r6
 800f948:	d1c9      	bne.n	800f8de <__ssvfscanf_r+0xdfe>
 800f94a:	4934      	ldr	r1, [pc, #208]	; (800fa1c <__ssvfscanf_r+0xf3c>)
 800f94c:	4021      	ands	r1, r4
 800f94e:	24a0      	movs	r4, #160	; 0xa0
 800f950:	00e4      	lsls	r4, r4, #3
 800f952:	430c      	orrs	r4, r1
 800f954:	2110      	movs	r1, #16
 800f956:	6279      	str	r1, [r7, #36]	; 0x24
 800f958:	e00b      	b.n	800f972 <__ssvfscanf_r+0xe92>
 800f95a:	0521      	lsls	r1, r4, #20
 800f95c:	d509      	bpl.n	800f972 <__ssvfscanf_r+0xe92>
 800f95e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f960:	2900      	cmp	r1, #0
 800f962:	d102      	bne.n	800f96a <__ssvfscanf_r+0xe8a>
 800f964:	3108      	adds	r1, #8
 800f966:	4334      	orrs	r4, r6
 800f968:	6279      	str	r1, [r7, #36]	; 0x24
 800f96a:	0561      	lsls	r1, r4, #21
 800f96c:	d504      	bpl.n	800f978 <__ssvfscanf_r+0xe98>
 800f96e:	492c      	ldr	r1, [pc, #176]	; (800fa20 <__ssvfscanf_r+0xf40>)
 800f970:	400c      	ands	r4, r1
 800f972:	702b      	strb	r3, [r5, #0]
 800f974:	3501      	adds	r5, #1
 800f976:	e00c      	b.n	800f992 <__ssvfscanf_r+0xeb2>
 800f978:	4b2a      	ldr	r3, [pc, #168]	; (800fa24 <__ssvfscanf_r+0xf44>)
 800f97a:	401c      	ands	r4, r3
 800f97c:	6a3b      	ldr	r3, [r7, #32]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d004      	beq.n	800f98c <__ssvfscanf_r+0xeac>
 800f982:	3b01      	subs	r3, #1
 800f984:	623b      	str	r3, [r7, #32]
 800f986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f988:	3301      	adds	r3, #1
 800f98a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f98c:	69fb      	ldr	r3, [r7, #28]
 800f98e:	3301      	adds	r3, #1
 800f990:	61fb      	str	r3, [r7, #28]
 800f992:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f994:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f996:	685b      	ldr	r3, [r3, #4]
 800f998:	3b01      	subs	r3, #1
 800f99a:	604b      	str	r3, [r1, #4]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	dd1c      	ble.n	800f9da <__ssvfscanf_r+0xefa>
 800f9a0:	3201      	adds	r2, #1
 800f9a2:	600a      	str	r2, [r1, #0]
 800f9a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9a6:	3b01      	subs	r3, #1
 800f9a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d000      	beq.n	800f9b0 <__ssvfscanf_r+0xed0>
 800f9ae:	e773      	b.n	800f898 <__ssvfscanf_r+0xdb8>
 800f9b0:	e795      	b.n	800f8de <__ssvfscanf_r+0xdfe>
 800f9b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f9b4:	491c      	ldr	r1, [pc, #112]	; (800fa28 <__ssvfscanf_r+0xf48>)
 800f9b6:	0040      	lsls	r0, r0, #1
 800f9b8:	5e41      	ldrsh	r1, [r0, r1]
 800f9ba:	6279      	str	r1, [r7, #36]	; 0x24
 800f9bc:	491b      	ldr	r1, [pc, #108]	; (800fa2c <__ssvfscanf_r+0xf4c>)
 800f9be:	e7d7      	b.n	800f970 <__ssvfscanf_r+0xe90>
 800f9c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f9c2:	4919      	ldr	r1, [pc, #100]	; (800fa28 <__ssvfscanf_r+0xf48>)
 800f9c4:	0040      	lsls	r0, r0, #1
 800f9c6:	5e41      	ldrsh	r1, [r0, r1]
 800f9c8:	6279      	str	r1, [r7, #36]	; 0x24
 800f9ca:	2908      	cmp	r1, #8
 800f9cc:	dcf6      	bgt.n	800f9bc <__ssvfscanf_r+0xedc>
 800f9ce:	e786      	b.n	800f8de <__ssvfscanf_r+0xdfe>
 800f9d0:	2180      	movs	r1, #128	; 0x80
 800f9d2:	420c      	tst	r4, r1
 800f9d4:	d083      	beq.n	800f8de <__ssvfscanf_r+0xdfe>
 800f9d6:	438c      	bics	r4, r1
 800f9d8:	e7cb      	b.n	800f972 <__ssvfscanf_r+0xe92>
 800f9da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f9dc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f9de:	f001 ff8d 	bl	80118fc <__ssrefill_r>
 800f9e2:	2800      	cmp	r0, #0
 800f9e4:	d0de      	beq.n	800f9a4 <__ssvfscanf_r+0xec4>
 800f9e6:	e77a      	b.n	800f8de <__ssvfscanf_r+0xdfe>
 800f9e8:	2308      	movs	r3, #8
 800f9ea:	421c      	tst	r4, r3
 800f9ec:	d020      	beq.n	800fa30 <__ssvfscanf_r+0xf50>
 800f9ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	7018      	strb	r0, [r3, #0]
 800f9f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9f6:	633e      	str	r6, [r7, #48]	; 0x30
 800f9f8:	3301      	adds	r3, #1
 800f9fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f9fc:	238c      	movs	r3, #140	; 0x8c
 800f9fe:	2248      	movs	r2, #72	; 0x48
 800fa00:	005b      	lsls	r3, r3, #1
 800fa02:	189b      	adds	r3, r3, r2
 800fa04:	19db      	adds	r3, r3, r7
 800fa06:	1aed      	subs	r5, r5, r3
 800fa08:	69fb      	ldr	r3, [r7, #28]
 800fa0a:	18ed      	adds	r5, r5, r3
 800fa0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa0e:	195b      	adds	r3, r3, r5
 800fa10:	f7ff f92d 	bl	800ec6e <__ssvfscanf_r+0x18e>
 800fa14:	08014929 	.word	0x08014929
 800fa18:	0000fff6 	.word	0x0000fff6
 800fa1c:	fffffdff 	.word	0xfffffdff
 800fa20:	fffffa7f 	.word	0xfffffa7f
 800fa24:	fffffc7f 	.word	0xfffffc7f
 800fa28:	08014c56 	.word	0x08014c56
 800fa2c:	fffff47f 	.word	0xfffff47f
 800fa30:	0763      	lsls	r3, r4, #29
 800fa32:	d503      	bpl.n	800fa3c <__ssvfscanf_r+0xf5c>
 800fa34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	8018      	strh	r0, [r3, #0]
 800fa3a:	e7db      	b.n	800f9f4 <__ssvfscanf_r+0xf14>
 800fa3c:	2301      	movs	r3, #1
 800fa3e:	0022      	movs	r2, r4
 800fa40:	401a      	ands	r2, r3
 800fa42:	421c      	tst	r4, r3
 800fa44:	d000      	beq.n	800fa48 <__ssvfscanf_r+0xf68>
 800fa46:	e775      	b.n	800f934 <__ssvfscanf_r+0xe54>
 800fa48:	07a4      	lsls	r4, r4, #30
 800fa4a:	d400      	bmi.n	800fa4e <__ssvfscanf_r+0xf6e>
 800fa4c:	e772      	b.n	800f934 <__ssvfscanf_r+0xe54>
 800fa4e:	4ba8      	ldr	r3, [pc, #672]	; (800fcf0 <__ssvfscanf_r+0x1210>)
 800fa50:	6979      	ldr	r1, [r7, #20]
 800fa52:	4299      	cmp	r1, r3
 800fa54:	d10c      	bne.n	800fa70 <__ssvfscanf_r+0xf90>
 800fa56:	218c      	movs	r1, #140	; 0x8c
 800fa58:	2048      	movs	r0, #72	; 0x48
 800fa5a:	0049      	lsls	r1, r1, #1
 800fa5c:	1809      	adds	r1, r1, r0
 800fa5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa60:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa62:	19c9      	adds	r1, r1, r7
 800fa64:	f001 fe46 	bl	80116f4 <_strtoull_r>
 800fa68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	c303      	stmia	r3!, {r0, r1}
 800fa6e:	e7c1      	b.n	800f9f4 <__ssvfscanf_r+0xf14>
 800fa70:	218c      	movs	r1, #140	; 0x8c
 800fa72:	2048      	movs	r0, #72	; 0x48
 800fa74:	0049      	lsls	r1, r1, #1
 800fa76:	1809      	adds	r1, r1, r0
 800fa78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa7a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa7c:	19c9      	adds	r1, r1, r7
 800fa7e:	f001 fd87 	bl	8011590 <_strtoll_r>
 800fa82:	e7f1      	b.n	800fa68 <__ssvfscanf_r+0xf88>
 800fa84:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa86:	f000 fb9f 	bl	80101c8 <_localeconv_r>
 800fa8a:	22ae      	movs	r2, #174	; 0xae
 800fa8c:	2100      	movs	r1, #0
 800fa8e:	6803      	ldr	r3, [r0, #0]
 800fa90:	0052      	lsls	r2, r2, #1
 800fa92:	603b      	str	r3, [r7, #0]
 800fa94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa96:	60f9      	str	r1, [r7, #12]
 800fa98:	3b01      	subs	r3, #1
 800fa9a:	4293      	cmp	r3, r2
 800fa9c:	d906      	bls.n	800faac <__ssvfscanf_r+0xfcc>
 800fa9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800faa0:	3b5e      	subs	r3, #94	; 0x5e
 800faa2:	3bff      	subs	r3, #255	; 0xff
 800faa4:	60fb      	str	r3, [r7, #12]
 800faa6:	235e      	movs	r3, #94	; 0x5e
 800faa8:	33ff      	adds	r3, #255	; 0xff
 800faaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800faac:	23f0      	movs	r3, #240	; 0xf0
 800faae:	00db      	lsls	r3, r3, #3
 800fab0:	431e      	orrs	r6, r3
 800fab2:	238c      	movs	r3, #140	; 0x8c
 800fab4:	2248      	movs	r2, #72	; 0x48
 800fab6:	2400      	movs	r4, #0
 800fab8:	005b      	lsls	r3, r3, #1
 800faba:	189b      	adds	r3, r3, r2
 800fabc:	623c      	str	r4, [r7, #32]
 800fabe:	607c      	str	r4, [r7, #4]
 800fac0:	60bc      	str	r4, [r7, #8]
 800fac2:	61fc      	str	r4, [r7, #28]
 800fac4:	613c      	str	r4, [r7, #16]
 800fac6:	19dd      	adds	r5, r3, r7
 800fac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	781a      	ldrb	r2, [r3, #0]
 800face:	0010      	movs	r0, r2
 800fad0:	382b      	subs	r0, #43	; 0x2b
 800fad2:	284e      	cmp	r0, #78	; 0x4e
 800fad4:	d900      	bls.n	800fad8 <__ssvfscanf_r+0xff8>
 800fad6:	e133      	b.n	800fd40 <__ssvfscanf_r+0x1260>
 800fad8:	f7f0 fb26 	bl	8000128 <__gnu_thumb1_case_uhi>
 800fadc:	0132009b 	.word	0x0132009b
 800fae0:	0132009b 	.word	0x0132009b
 800fae4:	004f0132 	.word	0x004f0132
 800fae8:	00720072 	.word	0x00720072
 800faec:	00720072 	.word	0x00720072
 800faf0:	00720072 	.word	0x00720072
 800faf4:	00720072 	.word	0x00720072
 800faf8:	01320072 	.word	0x01320072
 800fafc:	01320132 	.word	0x01320132
 800fb00:	01320132 	.word	0x01320132
 800fb04:	01320132 	.word	0x01320132
 800fb08:	007b00bc 	.word	0x007b00bc
 800fb0c:	007b007b 	.word	0x007b007b
 800fb10:	00f7012f 	.word	0x00f7012f
 800fb14:	01320132 	.word	0x01320132
 800fb18:	013200e3 	.word	0x013200e3
 800fb1c:	01320132 	.word	0x01320132
 800fb20:	00a00132 	.word	0x00a00132
 800fb24:	01120132 	.word	0x01120132
 800fb28:	01320132 	.word	0x01320132
 800fb2c:	01010132 	.word	0x01010132
 800fb30:	01320132 	.word	0x01320132
 800fb34:	00820132 	.word	0x00820132
 800fb38:	01320105 	.word	0x01320105
 800fb3c:	01320132 	.word	0x01320132
 800fb40:	01320132 	.word	0x01320132
 800fb44:	01320132 	.word	0x01320132
 800fb48:	007b00bc 	.word	0x007b00bc
 800fb4c:	007b007b 	.word	0x007b007b
 800fb50:	00f7012f 	.word	0x00f7012f
 800fb54:	01320132 	.word	0x01320132
 800fb58:	013200e3 	.word	0x013200e3
 800fb5c:	01320132 	.word	0x01320132
 800fb60:	00a00132 	.word	0x00a00132
 800fb64:	01120132 	.word	0x01120132
 800fb68:	01320132 	.word	0x01320132
 800fb6c:	01010132 	.word	0x01010132
 800fb70:	01320132 	.word	0x01320132
 800fb74:	00820132 	.word	0x00820132
 800fb78:	0105      	.short	0x0105
 800fb7a:	05f1      	lsls	r1, r6, #23
 800fb7c:	d520      	bpl.n	800fbc0 <__ssvfscanf_r+0x10e0>
 800fb7e:	2280      	movs	r2, #128	; 0x80
 800fb80:	4396      	bics	r6, r2
 800fb82:	69fa      	ldr	r2, [r7, #28]
 800fb84:	3201      	adds	r2, #1
 800fb86:	61fa      	str	r2, [r7, #28]
 800fb88:	68fa      	ldr	r2, [r7, #12]
 800fb8a:	2a00      	cmp	r2, #0
 800fb8c:	d004      	beq.n	800fb98 <__ssvfscanf_r+0x10b8>
 800fb8e:	3a01      	subs	r2, #1
 800fb90:	60fa      	str	r2, [r7, #12]
 800fb92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fb94:	3201      	adds	r2, #1
 800fb96:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fb98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fb9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fb9c:	3a01      	subs	r2, #1
 800fb9e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fba0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fba2:	3201      	adds	r2, #1
 800fba4:	63ba      	str	r2, [r7, #56]	; 0x38
 800fba6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fba8:	6852      	ldr	r2, [r2, #4]
 800fbaa:	3a01      	subs	r2, #1
 800fbac:	604a      	str	r2, [r1, #4]
 800fbae:	2a00      	cmp	r2, #0
 800fbb0:	dc00      	bgt.n	800fbb4 <__ssvfscanf_r+0x10d4>
 800fbb2:	e0d6      	b.n	800fd62 <__ssvfscanf_r+0x1282>
 800fbb4:	3301      	adds	r3, #1
 800fbb6:	600b      	str	r3, [r1, #0]
 800fbb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d184      	bne.n	800fac8 <__ssvfscanf_r+0xfe8>
 800fbbe:	e057      	b.n	800fc70 <__ssvfscanf_r+0x1190>
 800fbc0:	6a39      	ldr	r1, [r7, #32]
 800fbc2:	1909      	adds	r1, r1, r4
 800fbc4:	2900      	cmp	r1, #0
 800fbc6:	d153      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fbc8:	494a      	ldr	r1, [pc, #296]	; (800fcf4 <__ssvfscanf_r+0x1214>)
 800fbca:	400e      	ands	r6, r1
 800fbcc:	702a      	strb	r2, [r5, #0]
 800fbce:	3501      	adds	r5, #1
 800fbd0:	e7e2      	b.n	800fb98 <__ssvfscanf_r+0x10b8>
 800fbd2:	0531      	lsls	r1, r6, #20
 800fbd4:	d54c      	bpl.n	800fc70 <__ssvfscanf_r+0x1190>
 800fbd6:	6a39      	ldr	r1, [r7, #32]
 800fbd8:	1909      	adds	r1, r1, r4
 800fbda:	2900      	cmp	r1, #0
 800fbdc:	d040      	beq.n	800fc60 <__ssvfscanf_r+0x1180>
 800fbde:	e047      	b.n	800fc70 <__ssvfscanf_r+0x1190>
 800fbe0:	2198      	movs	r1, #152	; 0x98
 800fbe2:	2080      	movs	r0, #128	; 0x80
 800fbe4:	0109      	lsls	r1, r1, #4
 800fbe6:	4031      	ands	r1, r6
 800fbe8:	0040      	lsls	r0, r0, #1
 800fbea:	4281      	cmp	r1, r0
 800fbec:	d140      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fbee:	69f9      	ldr	r1, [r7, #28]
 800fbf0:	2901      	cmp	r1, #1
 800fbf2:	d13d      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fbf4:	2080      	movs	r0, #128	; 0x80
 800fbf6:	4940      	ldr	r1, [pc, #256]	; (800fcf8 <__ssvfscanf_r+0x1218>)
 800fbf8:	0100      	lsls	r0, r0, #4
 800fbfa:	400e      	ands	r6, r1
 800fbfc:	3132      	adds	r1, #50	; 0x32
 800fbfe:	31ff      	adds	r1, #255	; 0xff
 800fc00:	7029      	strb	r1, [r5, #0]
 800fc02:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fc04:	4306      	orrs	r6, r0
 800fc06:	3901      	subs	r1, #1
 800fc08:	63f9      	str	r1, [r7, #60]	; 0x3c
 800fc0a:	3501      	adds	r5, #1
 800fc0c:	2100      	movs	r1, #0
 800fc0e:	61f9      	str	r1, [r7, #28]
 800fc10:	e7dc      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fc12:	2180      	movs	r1, #128	; 0x80
 800fc14:	420e      	tst	r6, r1
 800fc16:	d02b      	beq.n	800fc70 <__ssvfscanf_r+0x1190>
 800fc18:	438e      	bics	r6, r1
 800fc1a:	e7d7      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fc1c:	6a39      	ldr	r1, [r7, #32]
 800fc1e:	2900      	cmp	r1, #0
 800fc20:	d10d      	bne.n	800fc3e <__ssvfscanf_r+0x115e>
 800fc22:	69f9      	ldr	r1, [r7, #28]
 800fc24:	2900      	cmp	r1, #0
 800fc26:	d10e      	bne.n	800fc46 <__ssvfscanf_r+0x1166>
 800fc28:	21e0      	movs	r1, #224	; 0xe0
 800fc2a:	0030      	movs	r0, r6
 800fc2c:	00c9      	lsls	r1, r1, #3
 800fc2e:	4008      	ands	r0, r1
 800fc30:	4288      	cmp	r0, r1
 800fc32:	d108      	bne.n	800fc46 <__ssvfscanf_r+0x1166>
 800fc34:	4931      	ldr	r1, [pc, #196]	; (800fcfc <__ssvfscanf_r+0x121c>)
 800fc36:	400e      	ands	r6, r1
 800fc38:	2101      	movs	r1, #1
 800fc3a:	6239      	str	r1, [r7, #32]
 800fc3c:	e7c6      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fc3e:	6a39      	ldr	r1, [r7, #32]
 800fc40:	2902      	cmp	r1, #2
 800fc42:	d100      	bne.n	800fc46 <__ssvfscanf_r+0x1166>
 800fc44:	e089      	b.n	800fd5a <__ssvfscanf_r+0x127a>
 800fc46:	2c01      	cmp	r4, #1
 800fc48:	d001      	beq.n	800fc4e <__ssvfscanf_r+0x116e>
 800fc4a:	2c04      	cmp	r4, #4
 800fc4c:	d110      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fc4e:	3401      	adds	r4, #1
 800fc50:	b2e4      	uxtb	r4, r4
 800fc52:	e7bb      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fc54:	0531      	lsls	r1, r6, #20
 800fc56:	d508      	bpl.n	800fc6a <__ssvfscanf_r+0x118a>
 800fc58:	6a39      	ldr	r1, [r7, #32]
 800fc5a:	1909      	adds	r1, r1, r4
 800fc5c:	2900      	cmp	r1, #0
 800fc5e:	d104      	bne.n	800fc6a <__ssvfscanf_r+0x118a>
 800fc60:	4824      	ldr	r0, [pc, #144]	; (800fcf4 <__ssvfscanf_r+0x1214>)
 800fc62:	000c      	movs	r4, r1
 800fc64:	4006      	ands	r6, r0
 800fc66:	6239      	str	r1, [r7, #32]
 800fc68:	e7b0      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fc6a:	6a39      	ldr	r1, [r7, #32]
 800fc6c:	2901      	cmp	r1, #1
 800fc6e:	d076      	beq.n	800fd5e <__ssvfscanf_r+0x127e>
 800fc70:	69fb      	ldr	r3, [r7, #28]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d001      	beq.n	800fc7a <__ssvfscanf_r+0x119a>
 800fc76:	4b20      	ldr	r3, [pc, #128]	; (800fcf8 <__ssvfscanf_r+0x1218>)
 800fc78:	401e      	ands	r6, r3
 800fc7a:	6a3b      	ldr	r3, [r7, #32]
 800fc7c:	3b01      	subs	r3, #1
 800fc7e:	2b01      	cmp	r3, #1
 800fc80:	d877      	bhi.n	800fd72 <__ssvfscanf_r+0x1292>
 800fc82:	238c      	movs	r3, #140	; 0x8c
 800fc84:	2248      	movs	r2, #72	; 0x48
 800fc86:	005b      	lsls	r3, r3, #1
 800fc88:	189b      	adds	r3, r3, r2
 800fc8a:	19db      	adds	r3, r3, r7
 800fc8c:	429d      	cmp	r5, r3
 800fc8e:	d801      	bhi.n	800fc94 <__ssvfscanf_r+0x11b4>
 800fc90:	f7ff f823 	bl	800ecda <__ssvfscanf_r+0x1fa>
 800fc94:	3d01      	subs	r5, #1
 800fc96:	7829      	ldrb	r1, [r5, #0]
 800fc98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fc9a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fc9c:	f001 fdf2 	bl	8011884 <_sungetc_r>
 800fca0:	e7ef      	b.n	800fc82 <__ssvfscanf_r+0x11a2>
 800fca2:	2c00      	cmp	r4, #0
 800fca4:	d10c      	bne.n	800fcc0 <__ssvfscanf_r+0x11e0>
 800fca6:	69f9      	ldr	r1, [r7, #28]
 800fca8:	2900      	cmp	r1, #0
 800fcaa:	d1e4      	bne.n	800fc76 <__ssvfscanf_r+0x1196>
 800fcac:	21e0      	movs	r1, #224	; 0xe0
 800fcae:	0030      	movs	r0, r6
 800fcb0:	00c9      	lsls	r1, r1, #3
 800fcb2:	4008      	ands	r0, r1
 800fcb4:	4288      	cmp	r0, r1
 800fcb6:	d1e0      	bne.n	800fc7a <__ssvfscanf_r+0x119a>
 800fcb8:	4910      	ldr	r1, [pc, #64]	; (800fcfc <__ssvfscanf_r+0x121c>)
 800fcba:	3401      	adds	r4, #1
 800fcbc:	400e      	ands	r6, r1
 800fcbe:	e785      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fcc0:	20fd      	movs	r0, #253	; 0xfd
 800fcc2:	1ee1      	subs	r1, r4, #3
 800fcc4:	4201      	tst	r1, r0
 800fcc6:	d1d3      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fcc8:	e7c1      	b.n	800fc4e <__ssvfscanf_r+0x116e>
 800fcca:	0531      	lsls	r1, r6, #20
 800fccc:	d503      	bpl.n	800fcd6 <__ssvfscanf_r+0x11f6>
 800fcce:	6a39      	ldr	r1, [r7, #32]
 800fcd0:	1909      	adds	r1, r1, r4
 800fcd2:	2900      	cmp	r1, #0
 800fcd4:	d0c4      	beq.n	800fc60 <__ssvfscanf_r+0x1180>
 800fcd6:	2c02      	cmp	r4, #2
 800fcd8:	d1ca      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fcda:	2403      	movs	r4, #3
 800fcdc:	e776      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fcde:	2c06      	cmp	r4, #6
 800fce0:	d1c6      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fce2:	2407      	movs	r4, #7
 800fce4:	e772      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fce6:	2c07      	cmp	r4, #7
 800fce8:	d1c2      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fcea:	2408      	movs	r4, #8
 800fcec:	e76e      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fcee:	46c0      	nop			; (mov r8, r8)
 800fcf0:	0800bea1 	.word	0x0800bea1
 800fcf4:	fffffe7f 	.word	0xfffffe7f
 800fcf8:	fffffeff 	.word	0xfffffeff
 800fcfc:	fffff87f 	.word	0xfffff87f
 800fd00:	0531      	lsls	r1, r6, #20
 800fd02:	d5b5      	bpl.n	800fc70 <__ssvfscanf_r+0x1190>
 800fd04:	21a0      	movs	r1, #160	; 0xa0
 800fd06:	2080      	movs	r0, #128	; 0x80
 800fd08:	00c9      	lsls	r1, r1, #3
 800fd0a:	00c0      	lsls	r0, r0, #3
 800fd0c:	4031      	ands	r1, r6
 800fd0e:	4281      	cmp	r1, r0
 800fd10:	d004      	beq.n	800fd1c <__ssvfscanf_r+0x123c>
 800fd12:	4206      	tst	r6, r0
 800fd14:	d0ac      	beq.n	800fc70 <__ssvfscanf_r+0x1190>
 800fd16:	69f9      	ldr	r1, [r7, #28]
 800fd18:	2900      	cmp	r1, #0
 800fd1a:	d0ae      	beq.n	800fc7a <__ssvfscanf_r+0x119a>
 800fd1c:	2180      	movs	r1, #128	; 0x80
 800fd1e:	0089      	lsls	r1, r1, #2
 800fd20:	420e      	tst	r6, r1
 800fd22:	d104      	bne.n	800fd2e <__ssvfscanf_r+0x124e>
 800fd24:	69f9      	ldr	r1, [r7, #28]
 800fd26:	6938      	ldr	r0, [r7, #16]
 800fd28:	607d      	str	r5, [r7, #4]
 800fd2a:	1a09      	subs	r1, r1, r0
 800fd2c:	60b9      	str	r1, [r7, #8]
 800fd2e:	20c0      	movs	r0, #192	; 0xc0
 800fd30:	4973      	ldr	r1, [pc, #460]	; (800ff00 <__ssvfscanf_r+0x1420>)
 800fd32:	0040      	lsls	r0, r0, #1
 800fd34:	400e      	ands	r6, r1
 800fd36:	4306      	orrs	r6, r0
 800fd38:	e768      	b.n	800fc0c <__ssvfscanf_r+0x112c>
 800fd3a:	0531      	lsls	r1, r6, #20
 800fd3c:	d5e2      	bpl.n	800fd04 <__ssvfscanf_r+0x1224>
 800fd3e:	e74a      	b.n	800fbd6 <__ssvfscanf_r+0x10f6>
 800fd40:	6839      	ldr	r1, [r7, #0]
 800fd42:	7809      	ldrb	r1, [r1, #0]
 800fd44:	4291      	cmp	r1, r2
 800fd46:	d193      	bne.n	800fc70 <__ssvfscanf_r+0x1190>
 800fd48:	2180      	movs	r1, #128	; 0x80
 800fd4a:	0089      	lsls	r1, r1, #2
 800fd4c:	420e      	tst	r6, r1
 800fd4e:	d08f      	beq.n	800fc70 <__ssvfscanf_r+0x1190>
 800fd50:	496c      	ldr	r1, [pc, #432]	; (800ff04 <__ssvfscanf_r+0x1424>)
 800fd52:	400e      	ands	r6, r1
 800fd54:	69f9      	ldr	r1, [r7, #28]
 800fd56:	6139      	str	r1, [r7, #16]
 800fd58:	e738      	b.n	800fbcc <__ssvfscanf_r+0x10ec>
 800fd5a:	2103      	movs	r1, #3
 800fd5c:	e76d      	b.n	800fc3a <__ssvfscanf_r+0x115a>
 800fd5e:	2102      	movs	r1, #2
 800fd60:	e76b      	b.n	800fc3a <__ssvfscanf_r+0x115a>
 800fd62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fd64:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fd66:	f001 fdc9 	bl	80118fc <__ssrefill_r>
 800fd6a:	2800      	cmp	r0, #0
 800fd6c:	d100      	bne.n	800fd70 <__ssvfscanf_r+0x1290>
 800fd6e:	e723      	b.n	800fbb8 <__ssvfscanf_r+0x10d8>
 800fd70:	e77e      	b.n	800fc70 <__ssvfscanf_r+0x1190>
 800fd72:	1e63      	subs	r3, r4, #1
 800fd74:	2b06      	cmp	r3, #6
 800fd76:	d825      	bhi.n	800fdc4 <__ssvfscanf_r+0x12e4>
 800fd78:	2c02      	cmp	r4, #2
 800fd7a:	d837      	bhi.n	800fdec <__ssvfscanf_r+0x130c>
 800fd7c:	238c      	movs	r3, #140	; 0x8c
 800fd7e:	2248      	movs	r2, #72	; 0x48
 800fd80:	005b      	lsls	r3, r3, #1
 800fd82:	189b      	adds	r3, r3, r2
 800fd84:	19db      	adds	r3, r3, r7
 800fd86:	429d      	cmp	r5, r3
 800fd88:	d801      	bhi.n	800fd8e <__ssvfscanf_r+0x12ae>
 800fd8a:	f7fe ffa6 	bl	800ecda <__ssvfscanf_r+0x1fa>
 800fd8e:	3d01      	subs	r5, #1
 800fd90:	7829      	ldrb	r1, [r5, #0]
 800fd92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd94:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fd96:	f001 fd75 	bl	8011884 <_sungetc_r>
 800fd9a:	e7ef      	b.n	800fd7c <__ssvfscanf_r+0x129c>
 800fd9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fda0:	3b01      	subs	r3, #1
 800fda2:	7819      	ldrb	r1, [r3, #0]
 800fda4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fda6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fda8:	f001 fd6c 	bl	8011884 <_sungetc_r>
 800fdac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fdae:	6a3a      	ldr	r2, [r7, #32]
 800fdb0:	189b      	adds	r3, r3, r2
 800fdb2:	b2db      	uxtb	r3, r3
 800fdb4:	2b03      	cmp	r3, #3
 800fdb6:	d8f1      	bhi.n	800fd9c <__ssvfscanf_r+0x12bc>
 800fdb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdba:	3c03      	subs	r4, #3
 800fdbc:	b2e4      	uxtb	r4, r4
 800fdbe:	1b1b      	subs	r3, r3, r4
 800fdc0:	1b2d      	subs	r5, r5, r4
 800fdc2:	63bb      	str	r3, [r7, #56]	; 0x38
 800fdc4:	05f3      	lsls	r3, r6, #23
 800fdc6:	d52f      	bpl.n	800fe28 <__ssvfscanf_r+0x1348>
 800fdc8:	0573      	lsls	r3, r6, #21
 800fdca:	d514      	bpl.n	800fdf6 <__ssvfscanf_r+0x1316>
 800fdcc:	238c      	movs	r3, #140	; 0x8c
 800fdce:	2248      	movs	r2, #72	; 0x48
 800fdd0:	005b      	lsls	r3, r3, #1
 800fdd2:	189b      	adds	r3, r3, r2
 800fdd4:	19db      	adds	r3, r3, r7
 800fdd6:	429d      	cmp	r5, r3
 800fdd8:	d801      	bhi.n	800fdde <__ssvfscanf_r+0x12fe>
 800fdda:	f7fe ff7e 	bl	800ecda <__ssvfscanf_r+0x1fa>
 800fdde:	3d01      	subs	r5, #1
 800fde0:	7829      	ldrb	r1, [r5, #0]
 800fde2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fde4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fde6:	f001 fd4d 	bl	8011884 <_sungetc_r>
 800fdea:	e7ef      	b.n	800fdcc <__ssvfscanf_r+0x12ec>
 800fdec:	1b63      	subs	r3, r4, r5
 800fdee:	b2db      	uxtb	r3, r3
 800fdf0:	63fd      	str	r5, [r7, #60]	; 0x3c
 800fdf2:	623b      	str	r3, [r7, #32]
 800fdf4:	e7da      	b.n	800fdac <__ssvfscanf_r+0x12cc>
 800fdf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdf8:	1e6c      	subs	r4, r5, #1
 800fdfa:	7821      	ldrb	r1, [r4, #0]
 800fdfc:	3b01      	subs	r3, #1
 800fdfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe00:	2965      	cmp	r1, #101	; 0x65
 800fe02:	d00a      	beq.n	800fe1a <__ssvfscanf_r+0x133a>
 800fe04:	2945      	cmp	r1, #69	; 0x45
 800fe06:	d008      	beq.n	800fe1a <__ssvfscanf_r+0x133a>
 800fe08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fe0a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe0c:	f001 fd3a 	bl	8011884 <_sungetc_r>
 800fe10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe12:	1eac      	subs	r4, r5, #2
 800fe14:	3b02      	subs	r3, #2
 800fe16:	7821      	ldrb	r1, [r4, #0]
 800fe18:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe1a:	0025      	movs	r5, r4
 800fe1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fe1e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe20:	f001 fd30 	bl	8011884 <_sungetc_r>
 800fe24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe26:	63bb      	str	r3, [r7, #56]	; 0x38
 800fe28:	2310      	movs	r3, #16
 800fe2a:	0032      	movs	r2, r6
 800fe2c:	401a      	ands	r2, r3
 800fe2e:	421e      	tst	r6, r3
 800fe30:	d001      	beq.n	800fe36 <__ssvfscanf_r+0x1356>
 800fe32:	f7fe fe71 	bl	800eb18 <__ssvfscanf_r+0x38>
 800fe36:	23c0      	movs	r3, #192	; 0xc0
 800fe38:	2180      	movs	r1, #128	; 0x80
 800fe3a:	00db      	lsls	r3, r3, #3
 800fe3c:	702a      	strb	r2, [r5, #0]
 800fe3e:	4033      	ands	r3, r6
 800fe40:	00c9      	lsls	r1, r1, #3
 800fe42:	428b      	cmp	r3, r1
 800fe44:	d11f      	bne.n	800fe86 <__ssvfscanf_r+0x13a6>
 800fe46:	693b      	ldr	r3, [r7, #16]
 800fe48:	69fa      	ldr	r2, [r7, #28]
 800fe4a:	69f9      	ldr	r1, [r7, #28]
 800fe4c:	1a9a      	subs	r2, r3, r2
 800fe4e:	428b      	cmp	r3, r1
 800fe50:	d125      	bne.n	800fe9e <__ssvfscanf_r+0x13be>
 800fe52:	238c      	movs	r3, #140	; 0x8c
 800fe54:	2148      	movs	r1, #72	; 0x48
 800fe56:	005b      	lsls	r3, r3, #1
 800fe58:	185b      	adds	r3, r3, r1
 800fe5a:	19d9      	adds	r1, r3, r7
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe60:	f7fb fef0 	bl	800bc44 <_strtod_r>
 800fe64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe66:	0004      	movs	r4, r0
 800fe68:	3304      	adds	r3, #4
 800fe6a:	000d      	movs	r5, r1
 800fe6c:	623b      	str	r3, [r7, #32]
 800fe6e:	07f3      	lsls	r3, r6, #31
 800fe70:	d523      	bpl.n	800feba <__ssvfscanf_r+0x13da>
 800fe72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	601c      	str	r4, [r3, #0]
 800fe78:	605d      	str	r5, [r3, #4]
 800fe7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe7c:	3301      	adds	r3, #1
 800fe7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fe80:	6a3b      	ldr	r3, [r7, #32]
 800fe82:	f7fe ffa5 	bl	800edd0 <__ssvfscanf_r+0x2f0>
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d0e2      	beq.n	800fe52 <__ssvfscanf_r+0x1372>
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe90:	1c59      	adds	r1, r3, #1
 800fe92:	230a      	movs	r3, #10
 800fe94:	f7fb ff72 	bl	800bd7c <_strtol_r>
 800fe98:	68bb      	ldr	r3, [r7, #8]
 800fe9a:	687d      	ldr	r5, [r7, #4]
 800fe9c:	1ac2      	subs	r2, r0, r3
 800fe9e:	2148      	movs	r1, #72	; 0x48
 800fea0:	4b19      	ldr	r3, [pc, #100]	; (800ff08 <__ssvfscanf_r+0x1428>)
 800fea2:	185b      	adds	r3, r3, r1
 800fea4:	19db      	adds	r3, r3, r7
 800fea6:	429d      	cmp	r5, r3
 800fea8:	d302      	bcc.n	800feb0 <__ssvfscanf_r+0x13d0>
 800feaa:	4b18      	ldr	r3, [pc, #96]	; (800ff0c <__ssvfscanf_r+0x142c>)
 800feac:	185b      	adds	r3, r3, r1
 800feae:	19dd      	adds	r5, r3, r7
 800feb0:	0028      	movs	r0, r5
 800feb2:	4917      	ldr	r1, [pc, #92]	; (800ff10 <__ssvfscanf_r+0x1430>)
 800feb4:	f7fc f8fc 	bl	800c0b0 <sprintf>
 800feb8:	e7cb      	b.n	800fe52 <__ssvfscanf_r+0x1372>
 800feba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fec0:	07b6      	lsls	r6, r6, #30
 800fec2:	d4d8      	bmi.n	800fe76 <__ssvfscanf_r+0x1396>
 800fec4:	0002      	movs	r2, r0
 800fec6:	000b      	movs	r3, r1
 800fec8:	f7f2 fa14 	bl	80022f4 <__aeabi_dcmpun>
 800fecc:	2800      	cmp	r0, #0
 800fece:	d005      	beq.n	800fedc <__ssvfscanf_r+0x13fc>
 800fed0:	4810      	ldr	r0, [pc, #64]	; (800ff14 <__ssvfscanf_r+0x1434>)
 800fed2:	f7fc fabf 	bl	800c454 <nanf>
 800fed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fed8:	6018      	str	r0, [r3, #0]
 800feda:	e7ce      	b.n	800fe7a <__ssvfscanf_r+0x139a>
 800fedc:	0020      	movs	r0, r4
 800fede:	0029      	movs	r1, r5
 800fee0:	f7f2 fab2 	bl	8002448 <__aeabi_d2f>
 800fee4:	e7f7      	b.n	800fed6 <__ssvfscanf_r+0x13f6>
 800fee6:	00a3      	lsls	r3, r4, #2
 800fee8:	18ed      	adds	r5, r5, r3
 800feea:	682b      	ldr	r3, [r5, #0]
 800feec:	3401      	adds	r4, #1
 800feee:	6818      	ldr	r0, [r3, #0]
 800fef0:	f7fa fe58 	bl	800aba4 <free>
 800fef4:	2200      	movs	r2, #0
 800fef6:	682b      	ldr	r3, [r5, #0]
 800fef8:	601a      	str	r2, [r3, #0]
 800fefa:	f7fe ffc3 	bl	800ee84 <__ssvfscanf_r+0x3a4>
 800fefe:	46c0      	nop			; (mov r8, r8)
 800ff00:	fffff07f 	.word	0xfffff07f
 800ff04:	fffffd7f 	.word	0xfffffd7f
 800ff08:	0000026b 	.word	0x0000026b
 800ff0c:	0000026a 	.word	0x0000026a
 800ff10:	08014c50 	.word	0x08014c50
 800ff14:	08014cb3 	.word	0x08014cb3

0800ff18 <_fclose_r>:
 800ff18:	b570      	push	{r4, r5, r6, lr}
 800ff1a:	0005      	movs	r5, r0
 800ff1c:	1e0c      	subs	r4, r1, #0
 800ff1e:	d102      	bne.n	800ff26 <_fclose_r+0xe>
 800ff20:	2600      	movs	r6, #0
 800ff22:	0030      	movs	r0, r6
 800ff24:	bd70      	pop	{r4, r5, r6, pc}
 800ff26:	2800      	cmp	r0, #0
 800ff28:	d004      	beq.n	800ff34 <_fclose_r+0x1c>
 800ff2a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d101      	bne.n	800ff34 <_fclose_r+0x1c>
 800ff30:	f7fc f856 	bl	800bfe0 <__sinit>
 800ff34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff36:	07db      	lsls	r3, r3, #31
 800ff38:	d405      	bmi.n	800ff46 <_fclose_r+0x2e>
 800ff3a:	89a3      	ldrh	r3, [r4, #12]
 800ff3c:	059b      	lsls	r3, r3, #22
 800ff3e:	d402      	bmi.n	800ff46 <_fclose_r+0x2e>
 800ff40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff42:	f7fc fa6b 	bl	800c41c <__retarget_lock_acquire_recursive>
 800ff46:	220c      	movs	r2, #12
 800ff48:	5ea3      	ldrsh	r3, [r4, r2]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d109      	bne.n	800ff62 <_fclose_r+0x4a>
 800ff4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff50:	3301      	adds	r3, #1
 800ff52:	0016      	movs	r6, r2
 800ff54:	401e      	ands	r6, r3
 800ff56:	421a      	tst	r2, r3
 800ff58:	d1e2      	bne.n	800ff20 <_fclose_r+0x8>
 800ff5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff5c:	f7fc fa5f 	bl	800c41e <__retarget_lock_release_recursive>
 800ff60:	e7df      	b.n	800ff22 <_fclose_r+0xa>
 800ff62:	0021      	movs	r1, r4
 800ff64:	0028      	movs	r0, r5
 800ff66:	f000 f837 	bl	800ffd8 <__sflush_r>
 800ff6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ff6c:	0006      	movs	r6, r0
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d006      	beq.n	800ff80 <_fclose_r+0x68>
 800ff72:	0028      	movs	r0, r5
 800ff74:	69e1      	ldr	r1, [r4, #28]
 800ff76:	4798      	blx	r3
 800ff78:	2800      	cmp	r0, #0
 800ff7a:	da01      	bge.n	800ff80 <_fclose_r+0x68>
 800ff7c:	2601      	movs	r6, #1
 800ff7e:	4276      	negs	r6, r6
 800ff80:	89a3      	ldrh	r3, [r4, #12]
 800ff82:	061b      	lsls	r3, r3, #24
 800ff84:	d503      	bpl.n	800ff8e <_fclose_r+0x76>
 800ff86:	0028      	movs	r0, r5
 800ff88:	6921      	ldr	r1, [r4, #16]
 800ff8a:	f7fc facf 	bl	800c52c <_free_r>
 800ff8e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ff90:	2900      	cmp	r1, #0
 800ff92:	d008      	beq.n	800ffa6 <_fclose_r+0x8e>
 800ff94:	0023      	movs	r3, r4
 800ff96:	3340      	adds	r3, #64	; 0x40
 800ff98:	4299      	cmp	r1, r3
 800ff9a:	d002      	beq.n	800ffa2 <_fclose_r+0x8a>
 800ff9c:	0028      	movs	r0, r5
 800ff9e:	f7fc fac5 	bl	800c52c <_free_r>
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	6323      	str	r3, [r4, #48]	; 0x30
 800ffa6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ffa8:	2900      	cmp	r1, #0
 800ffaa:	d004      	beq.n	800ffb6 <_fclose_r+0x9e>
 800ffac:	0028      	movs	r0, r5
 800ffae:	f7fc fabd 	bl	800c52c <_free_r>
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	6463      	str	r3, [r4, #68]	; 0x44
 800ffb6:	f7fc f803 	bl	800bfc0 <__sfp_lock_acquire>
 800ffba:	2300      	movs	r3, #0
 800ffbc:	81a3      	strh	r3, [r4, #12]
 800ffbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ffc0:	07db      	lsls	r3, r3, #31
 800ffc2:	d402      	bmi.n	800ffca <_fclose_r+0xb2>
 800ffc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffc6:	f7fc fa2a 	bl	800c41e <__retarget_lock_release_recursive>
 800ffca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffcc:	f7fc fa25 	bl	800c41a <__retarget_lock_close_recursive>
 800ffd0:	f7fb fffe 	bl	800bfd0 <__sfp_lock_release>
 800ffd4:	e7a5      	b.n	800ff22 <_fclose_r+0xa>
	...

0800ffd8 <__sflush_r>:
 800ffd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ffda:	230c      	movs	r3, #12
 800ffdc:	5eca      	ldrsh	r2, [r1, r3]
 800ffde:	000c      	movs	r4, r1
 800ffe0:	0005      	movs	r5, r0
 800ffe2:	b291      	uxth	r1, r2
 800ffe4:	0713      	lsls	r3, r2, #28
 800ffe6:	d464      	bmi.n	80100b2 <__sflush_r+0xda>
 800ffe8:	2380      	movs	r3, #128	; 0x80
 800ffea:	011b      	lsls	r3, r3, #4
 800ffec:	4313      	orrs	r3, r2
 800ffee:	6862      	ldr	r2, [r4, #4]
 800fff0:	81a3      	strh	r3, [r4, #12]
 800fff2:	2a00      	cmp	r2, #0
 800fff4:	dc04      	bgt.n	8010000 <__sflush_r+0x28>
 800fff6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800fff8:	2a00      	cmp	r2, #0
 800fffa:	dc01      	bgt.n	8010000 <__sflush_r+0x28>
 800fffc:	2000      	movs	r0, #0
 800fffe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010000:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8010002:	2f00      	cmp	r7, #0
 8010004:	d0fa      	beq.n	800fffc <__sflush_r+0x24>
 8010006:	2200      	movs	r2, #0
 8010008:	2080      	movs	r0, #128	; 0x80
 801000a:	682e      	ldr	r6, [r5, #0]
 801000c:	602a      	str	r2, [r5, #0]
 801000e:	001a      	movs	r2, r3
 8010010:	0140      	lsls	r0, r0, #5
 8010012:	69e1      	ldr	r1, [r4, #28]
 8010014:	4002      	ands	r2, r0
 8010016:	4203      	tst	r3, r0
 8010018:	d038      	beq.n	801008c <__sflush_r+0xb4>
 801001a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801001c:	89a3      	ldrh	r3, [r4, #12]
 801001e:	075b      	lsls	r3, r3, #29
 8010020:	d506      	bpl.n	8010030 <__sflush_r+0x58>
 8010022:	6863      	ldr	r3, [r4, #4]
 8010024:	1ac0      	subs	r0, r0, r3
 8010026:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010028:	2b00      	cmp	r3, #0
 801002a:	d001      	beq.n	8010030 <__sflush_r+0x58>
 801002c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801002e:	1ac0      	subs	r0, r0, r3
 8010030:	0002      	movs	r2, r0
 8010032:	2300      	movs	r3, #0
 8010034:	0028      	movs	r0, r5
 8010036:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8010038:	69e1      	ldr	r1, [r4, #28]
 801003a:	47b8      	blx	r7
 801003c:	89a2      	ldrh	r2, [r4, #12]
 801003e:	1c43      	adds	r3, r0, #1
 8010040:	d106      	bne.n	8010050 <__sflush_r+0x78>
 8010042:	6829      	ldr	r1, [r5, #0]
 8010044:	291d      	cmp	r1, #29
 8010046:	d830      	bhi.n	80100aa <__sflush_r+0xd2>
 8010048:	4b2c      	ldr	r3, [pc, #176]	; (80100fc <__sflush_r+0x124>)
 801004a:	410b      	asrs	r3, r1
 801004c:	07db      	lsls	r3, r3, #31
 801004e:	d42c      	bmi.n	80100aa <__sflush_r+0xd2>
 8010050:	4b2b      	ldr	r3, [pc, #172]	; (8010100 <__sflush_r+0x128>)
 8010052:	4013      	ands	r3, r2
 8010054:	2200      	movs	r2, #0
 8010056:	6062      	str	r2, [r4, #4]
 8010058:	6922      	ldr	r2, [r4, #16]
 801005a:	b21b      	sxth	r3, r3
 801005c:	81a3      	strh	r3, [r4, #12]
 801005e:	6022      	str	r2, [r4, #0]
 8010060:	04db      	lsls	r3, r3, #19
 8010062:	d505      	bpl.n	8010070 <__sflush_r+0x98>
 8010064:	1c43      	adds	r3, r0, #1
 8010066:	d102      	bne.n	801006e <__sflush_r+0x96>
 8010068:	682b      	ldr	r3, [r5, #0]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d100      	bne.n	8010070 <__sflush_r+0x98>
 801006e:	6520      	str	r0, [r4, #80]	; 0x50
 8010070:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010072:	602e      	str	r6, [r5, #0]
 8010074:	2900      	cmp	r1, #0
 8010076:	d0c1      	beq.n	800fffc <__sflush_r+0x24>
 8010078:	0023      	movs	r3, r4
 801007a:	3340      	adds	r3, #64	; 0x40
 801007c:	4299      	cmp	r1, r3
 801007e:	d002      	beq.n	8010086 <__sflush_r+0xae>
 8010080:	0028      	movs	r0, r5
 8010082:	f7fc fa53 	bl	800c52c <_free_r>
 8010086:	2000      	movs	r0, #0
 8010088:	6320      	str	r0, [r4, #48]	; 0x30
 801008a:	e7b8      	b.n	800fffe <__sflush_r+0x26>
 801008c:	2301      	movs	r3, #1
 801008e:	0028      	movs	r0, r5
 8010090:	47b8      	blx	r7
 8010092:	1c43      	adds	r3, r0, #1
 8010094:	d1c2      	bne.n	801001c <__sflush_r+0x44>
 8010096:	682b      	ldr	r3, [r5, #0]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d0bf      	beq.n	801001c <__sflush_r+0x44>
 801009c:	2b1d      	cmp	r3, #29
 801009e:	d001      	beq.n	80100a4 <__sflush_r+0xcc>
 80100a0:	2b16      	cmp	r3, #22
 80100a2:	d101      	bne.n	80100a8 <__sflush_r+0xd0>
 80100a4:	602e      	str	r6, [r5, #0]
 80100a6:	e7a9      	b.n	800fffc <__sflush_r+0x24>
 80100a8:	89a2      	ldrh	r2, [r4, #12]
 80100aa:	2340      	movs	r3, #64	; 0x40
 80100ac:	4313      	orrs	r3, r2
 80100ae:	81a3      	strh	r3, [r4, #12]
 80100b0:	e7a5      	b.n	800fffe <__sflush_r+0x26>
 80100b2:	6926      	ldr	r6, [r4, #16]
 80100b4:	2e00      	cmp	r6, #0
 80100b6:	d0a1      	beq.n	800fffc <__sflush_r+0x24>
 80100b8:	6827      	ldr	r7, [r4, #0]
 80100ba:	6026      	str	r6, [r4, #0]
 80100bc:	1bbb      	subs	r3, r7, r6
 80100be:	9301      	str	r3, [sp, #4]
 80100c0:	2300      	movs	r3, #0
 80100c2:	0789      	lsls	r1, r1, #30
 80100c4:	d100      	bne.n	80100c8 <__sflush_r+0xf0>
 80100c6:	6963      	ldr	r3, [r4, #20]
 80100c8:	60a3      	str	r3, [r4, #8]
 80100ca:	9b01      	ldr	r3, [sp, #4]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	dc00      	bgt.n	80100d2 <__sflush_r+0xfa>
 80100d0:	e794      	b.n	800fffc <__sflush_r+0x24>
 80100d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80100d4:	0032      	movs	r2, r6
 80100d6:	001f      	movs	r7, r3
 80100d8:	0028      	movs	r0, r5
 80100da:	9b01      	ldr	r3, [sp, #4]
 80100dc:	69e1      	ldr	r1, [r4, #28]
 80100de:	47b8      	blx	r7
 80100e0:	2800      	cmp	r0, #0
 80100e2:	dc06      	bgt.n	80100f2 <__sflush_r+0x11a>
 80100e4:	2340      	movs	r3, #64	; 0x40
 80100e6:	2001      	movs	r0, #1
 80100e8:	89a2      	ldrh	r2, [r4, #12]
 80100ea:	4240      	negs	r0, r0
 80100ec:	4313      	orrs	r3, r2
 80100ee:	81a3      	strh	r3, [r4, #12]
 80100f0:	e785      	b.n	800fffe <__sflush_r+0x26>
 80100f2:	9b01      	ldr	r3, [sp, #4]
 80100f4:	1836      	adds	r6, r6, r0
 80100f6:	1a1b      	subs	r3, r3, r0
 80100f8:	9301      	str	r3, [sp, #4]
 80100fa:	e7e6      	b.n	80100ca <__sflush_r+0xf2>
 80100fc:	dfbffffe 	.word	0xdfbffffe
 8010100:	fffff7ff 	.word	0xfffff7ff

08010104 <_fflush_r>:
 8010104:	b570      	push	{r4, r5, r6, lr}
 8010106:	0005      	movs	r5, r0
 8010108:	000c      	movs	r4, r1
 801010a:	2800      	cmp	r0, #0
 801010c:	d004      	beq.n	8010118 <_fflush_r+0x14>
 801010e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010110:	2b00      	cmp	r3, #0
 8010112:	d101      	bne.n	8010118 <_fflush_r+0x14>
 8010114:	f7fb ff64 	bl	800bfe0 <__sinit>
 8010118:	220c      	movs	r2, #12
 801011a:	5ea3      	ldrsh	r3, [r4, r2]
 801011c:	1e1e      	subs	r6, r3, #0
 801011e:	d015      	beq.n	801014c <_fflush_r+0x48>
 8010120:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010122:	07d2      	lsls	r2, r2, #31
 8010124:	d404      	bmi.n	8010130 <_fflush_r+0x2c>
 8010126:	059b      	lsls	r3, r3, #22
 8010128:	d402      	bmi.n	8010130 <_fflush_r+0x2c>
 801012a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801012c:	f7fc f976 	bl	800c41c <__retarget_lock_acquire_recursive>
 8010130:	0021      	movs	r1, r4
 8010132:	0028      	movs	r0, r5
 8010134:	f7ff ff50 	bl	800ffd8 <__sflush_r>
 8010138:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801013a:	0006      	movs	r6, r0
 801013c:	07db      	lsls	r3, r3, #31
 801013e:	d405      	bmi.n	801014c <_fflush_r+0x48>
 8010140:	89a3      	ldrh	r3, [r4, #12]
 8010142:	059b      	lsls	r3, r3, #22
 8010144:	d402      	bmi.n	801014c <_fflush_r+0x48>
 8010146:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010148:	f7fc f969 	bl	800c41e <__retarget_lock_release_recursive>
 801014c:	0030      	movs	r0, r6
 801014e:	bd70      	pop	{r4, r5, r6, pc}

08010150 <__sccl>:
 8010150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010152:	780b      	ldrb	r3, [r1, #0]
 8010154:	0004      	movs	r4, r0
 8010156:	2b5e      	cmp	r3, #94	; 0x5e
 8010158:	d019      	beq.n	801018e <__sccl+0x3e>
 801015a:	2200      	movs	r2, #0
 801015c:	1c4d      	adds	r5, r1, #1
 801015e:	0021      	movs	r1, r4
 8010160:	1c60      	adds	r0, r4, #1
 8010162:	30ff      	adds	r0, #255	; 0xff
 8010164:	700a      	strb	r2, [r1, #0]
 8010166:	3101      	adds	r1, #1
 8010168:	4281      	cmp	r1, r0
 801016a:	d1fb      	bne.n	8010164 <__sccl+0x14>
 801016c:	1e68      	subs	r0, r5, #1
 801016e:	2b00      	cmp	r3, #0
 8010170:	d00c      	beq.n	801018c <__sccl+0x3c>
 8010172:	2101      	movs	r1, #1
 8010174:	262d      	movs	r6, #45	; 0x2d
 8010176:	404a      	eors	r2, r1
 8010178:	0028      	movs	r0, r5
 801017a:	54e2      	strb	r2, [r4, r3]
 801017c:	7801      	ldrb	r1, [r0, #0]
 801017e:	1c45      	adds	r5, r0, #1
 8010180:	292d      	cmp	r1, #45	; 0x2d
 8010182:	d00c      	beq.n	801019e <__sccl+0x4e>
 8010184:	295d      	cmp	r1, #93	; 0x5d
 8010186:	d01d      	beq.n	80101c4 <__sccl+0x74>
 8010188:	2900      	cmp	r1, #0
 801018a:	d104      	bne.n	8010196 <__sccl+0x46>
 801018c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801018e:	2201      	movs	r2, #1
 8010190:	784b      	ldrb	r3, [r1, #1]
 8010192:	1c8d      	adds	r5, r1, #2
 8010194:	e7e3      	b.n	801015e <__sccl+0xe>
 8010196:	000b      	movs	r3, r1
 8010198:	e7ee      	b.n	8010178 <__sccl+0x28>
 801019a:	0033      	movs	r3, r6
 801019c:	e7ec      	b.n	8010178 <__sccl+0x28>
 801019e:	7841      	ldrb	r1, [r0, #1]
 80101a0:	295d      	cmp	r1, #93	; 0x5d
 80101a2:	d0fa      	beq.n	801019a <__sccl+0x4a>
 80101a4:	428b      	cmp	r3, r1
 80101a6:	dcf8      	bgt.n	801019a <__sccl+0x4a>
 80101a8:	001d      	movs	r5, r3
 80101aa:	3002      	adds	r0, #2
 80101ac:	3501      	adds	r5, #1
 80101ae:	5562      	strb	r2, [r4, r5]
 80101b0:	42a9      	cmp	r1, r5
 80101b2:	dcfb      	bgt.n	80101ac <__sccl+0x5c>
 80101b4:	2500      	movs	r5, #0
 80101b6:	1c5f      	adds	r7, r3, #1
 80101b8:	428b      	cmp	r3, r1
 80101ba:	da01      	bge.n	80101c0 <__sccl+0x70>
 80101bc:	1acd      	subs	r5, r1, r3
 80101be:	3d01      	subs	r5, #1
 80101c0:	197b      	adds	r3, r7, r5
 80101c2:	e7db      	b.n	801017c <__sccl+0x2c>
 80101c4:	0028      	movs	r0, r5
 80101c6:	e7e1      	b.n	801018c <__sccl+0x3c>

080101c8 <_localeconv_r>:
 80101c8:	4800      	ldr	r0, [pc, #0]	; (80101cc <_localeconv_r+0x4>)
 80101ca:	4770      	bx	lr
 80101cc:	20000534 	.word	0x20000534

080101d0 <__libc_fini_array>:
 80101d0:	b570      	push	{r4, r5, r6, lr}
 80101d2:	4c07      	ldr	r4, [pc, #28]	; (80101f0 <__libc_fini_array+0x20>)
 80101d4:	4d07      	ldr	r5, [pc, #28]	; (80101f4 <__libc_fini_array+0x24>)
 80101d6:	1b64      	subs	r4, r4, r5
 80101d8:	10a4      	asrs	r4, r4, #2
 80101da:	2c00      	cmp	r4, #0
 80101dc:	d102      	bne.n	80101e4 <__libc_fini_array+0x14>
 80101de:	f002 fd47 	bl	8012c70 <_fini>
 80101e2:	bd70      	pop	{r4, r5, r6, pc}
 80101e4:	3c01      	subs	r4, #1
 80101e6:	00a3      	lsls	r3, r4, #2
 80101e8:	58eb      	ldr	r3, [r5, r3]
 80101ea:	4798      	blx	r3
 80101ec:	e7f5      	b.n	80101da <__libc_fini_array+0xa>
 80101ee:	46c0      	nop			; (mov r8, r8)
 80101f0:	08014d50 	.word	0x08014d50
 80101f4:	08014d4c 	.word	0x08014d4c

080101f8 <memchr>:
 80101f8:	b2c9      	uxtb	r1, r1
 80101fa:	1882      	adds	r2, r0, r2
 80101fc:	4290      	cmp	r0, r2
 80101fe:	d101      	bne.n	8010204 <memchr+0xc>
 8010200:	2000      	movs	r0, #0
 8010202:	4770      	bx	lr
 8010204:	7803      	ldrb	r3, [r0, #0]
 8010206:	428b      	cmp	r3, r1
 8010208:	d0fb      	beq.n	8010202 <memchr+0xa>
 801020a:	3001      	adds	r0, #1
 801020c:	e7f6      	b.n	80101fc <memchr+0x4>
	...

08010210 <frexp>:
 8010210:	b570      	push	{r4, r5, r6, lr}
 8010212:	0014      	movs	r4, r2
 8010214:	2500      	movs	r5, #0
 8010216:	6025      	str	r5, [r4, #0]
 8010218:	4d10      	ldr	r5, [pc, #64]	; (801025c <frexp+0x4c>)
 801021a:	004b      	lsls	r3, r1, #1
 801021c:	000a      	movs	r2, r1
 801021e:	085b      	lsrs	r3, r3, #1
 8010220:	42ab      	cmp	r3, r5
 8010222:	dc1a      	bgt.n	801025a <frexp+0x4a>
 8010224:	001d      	movs	r5, r3
 8010226:	4305      	orrs	r5, r0
 8010228:	d017      	beq.n	801025a <frexp+0x4a>
 801022a:	4d0d      	ldr	r5, [pc, #52]	; (8010260 <frexp+0x50>)
 801022c:	4229      	tst	r1, r5
 801022e:	d109      	bne.n	8010244 <frexp+0x34>
 8010230:	2200      	movs	r2, #0
 8010232:	4b0c      	ldr	r3, [pc, #48]	; (8010264 <frexp+0x54>)
 8010234:	f7f1 fa1a 	bl	800166c <__aeabi_dmul>
 8010238:	2536      	movs	r5, #54	; 0x36
 801023a:	000a      	movs	r2, r1
 801023c:	004b      	lsls	r3, r1, #1
 801023e:	426d      	negs	r5, r5
 8010240:	085b      	lsrs	r3, r3, #1
 8010242:	6025      	str	r5, [r4, #0]
 8010244:	4d08      	ldr	r5, [pc, #32]	; (8010268 <frexp+0x58>)
 8010246:	151b      	asrs	r3, r3, #20
 8010248:	195b      	adds	r3, r3, r5
 801024a:	6825      	ldr	r5, [r4, #0]
 801024c:	18eb      	adds	r3, r5, r3
 801024e:	6023      	str	r3, [r4, #0]
 8010250:	4b06      	ldr	r3, [pc, #24]	; (801026c <frexp+0x5c>)
 8010252:	401a      	ands	r2, r3
 8010254:	4b06      	ldr	r3, [pc, #24]	; (8010270 <frexp+0x60>)
 8010256:	4313      	orrs	r3, r2
 8010258:	0019      	movs	r1, r3
 801025a:	bd70      	pop	{r4, r5, r6, pc}
 801025c:	7fefffff 	.word	0x7fefffff
 8010260:	7ff00000 	.word	0x7ff00000
 8010264:	43500000 	.word	0x43500000
 8010268:	fffffc02 	.word	0xfffffc02
 801026c:	800fffff 	.word	0x800fffff
 8010270:	3fe00000 	.word	0x3fe00000

08010274 <__register_exitproc>:
 8010274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010276:	4f1c      	ldr	r7, [pc, #112]	; (80102e8 <__register_exitproc+0x74>)
 8010278:	0004      	movs	r4, r0
 801027a:	6838      	ldr	r0, [r7, #0]
 801027c:	0016      	movs	r6, r2
 801027e:	9301      	str	r3, [sp, #4]
 8010280:	9100      	str	r1, [sp, #0]
 8010282:	f7fc f8cb 	bl	800c41c <__retarget_lock_acquire_recursive>
 8010286:	4a19      	ldr	r2, [pc, #100]	; (80102ec <__register_exitproc+0x78>)
 8010288:	6813      	ldr	r3, [r2, #0]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d101      	bne.n	8010292 <__register_exitproc+0x1e>
 801028e:	4b18      	ldr	r3, [pc, #96]	; (80102f0 <__register_exitproc+0x7c>)
 8010290:	6013      	str	r3, [r2, #0]
 8010292:	685a      	ldr	r2, [r3, #4]
 8010294:	6838      	ldr	r0, [r7, #0]
 8010296:	2a1f      	cmp	r2, #31
 8010298:	dd04      	ble.n	80102a4 <__register_exitproc+0x30>
 801029a:	f7fc f8c0 	bl	800c41e <__retarget_lock_release_recursive>
 801029e:	2001      	movs	r0, #1
 80102a0:	4240      	negs	r0, r0
 80102a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80102a4:	2c00      	cmp	r4, #0
 80102a6:	d014      	beq.n	80102d2 <__register_exitproc+0x5e>
 80102a8:	0091      	lsls	r1, r2, #2
 80102aa:	1859      	adds	r1, r3, r1
 80102ac:	000f      	movs	r7, r1
 80102ae:	3788      	adds	r7, #136	; 0x88
 80102b0:	603e      	str	r6, [r7, #0]
 80102b2:	2701      	movs	r7, #1
 80102b4:	001e      	movs	r6, r3
 80102b6:	4097      	lsls	r7, r2
 80102b8:	3685      	adds	r6, #133	; 0x85
 80102ba:	36ff      	adds	r6, #255	; 0xff
 80102bc:	6875      	ldr	r5, [r6, #4]
 80102be:	31fc      	adds	r1, #252	; 0xfc
 80102c0:	433d      	orrs	r5, r7
 80102c2:	6075      	str	r5, [r6, #4]
 80102c4:	9d01      	ldr	r5, [sp, #4]
 80102c6:	60cd      	str	r5, [r1, #12]
 80102c8:	2c02      	cmp	r4, #2
 80102ca:	d102      	bne.n	80102d2 <__register_exitproc+0x5e>
 80102cc:	68b1      	ldr	r1, [r6, #8]
 80102ce:	4339      	orrs	r1, r7
 80102d0:	60b1      	str	r1, [r6, #8]
 80102d2:	1c51      	adds	r1, r2, #1
 80102d4:	6059      	str	r1, [r3, #4]
 80102d6:	3202      	adds	r2, #2
 80102d8:	9900      	ldr	r1, [sp, #0]
 80102da:	0092      	lsls	r2, r2, #2
 80102dc:	50d1      	str	r1, [r2, r3]
 80102de:	f7fc f89e 	bl	800c41e <__retarget_lock_release_recursive>
 80102e2:	2000      	movs	r0, #0
 80102e4:	e7dd      	b.n	80102a2 <__register_exitproc+0x2e>
 80102e6:	46c0      	nop			; (mov r8, r8)
 80102e8:	200006d4 	.word	0x200006d4
 80102ec:	20000db0 	.word	0x20000db0
 80102f0:	20000db4 	.word	0x20000db4

080102f4 <__assert_func>:
 80102f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80102f6:	0014      	movs	r4, r2
 80102f8:	001a      	movs	r2, r3
 80102fa:	4b09      	ldr	r3, [pc, #36]	; (8010320 <__assert_func+0x2c>)
 80102fc:	0005      	movs	r5, r0
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	000e      	movs	r6, r1
 8010302:	68d8      	ldr	r0, [r3, #12]
 8010304:	4b07      	ldr	r3, [pc, #28]	; (8010324 <__assert_func+0x30>)
 8010306:	2c00      	cmp	r4, #0
 8010308:	d101      	bne.n	801030e <__assert_func+0x1a>
 801030a:	4b07      	ldr	r3, [pc, #28]	; (8010328 <__assert_func+0x34>)
 801030c:	001c      	movs	r4, r3
 801030e:	4907      	ldr	r1, [pc, #28]	; (801032c <__assert_func+0x38>)
 8010310:	9301      	str	r3, [sp, #4]
 8010312:	9402      	str	r4, [sp, #8]
 8010314:	002b      	movs	r3, r5
 8010316:	9600      	str	r6, [sp, #0]
 8010318:	f001 fa20 	bl	801175c <fiprintf>
 801031c:	f002 fb08 	bl	8012930 <abort>
 8010320:	200006d0 	.word	0x200006d0
 8010324:	08014c78 	.word	0x08014c78
 8010328:	08014cb3 	.word	0x08014cb3
 801032c:	08014c85 	.word	0x08014c85

08010330 <_calloc_r>:
 8010330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010332:	2400      	movs	r4, #0
 8010334:	0c0b      	lsrs	r3, r1, #16
 8010336:	0c16      	lsrs	r6, r2, #16
 8010338:	42a3      	cmp	r3, r4
 801033a:	d133      	bne.n	80103a4 <_calloc_r+0x74>
 801033c:	42a6      	cmp	r6, r4
 801033e:	d121      	bne.n	8010384 <_calloc_r+0x54>
 8010340:	b28b      	uxth	r3, r1
 8010342:	b291      	uxth	r1, r2
 8010344:	4359      	muls	r1, r3
 8010346:	f7fa fc37 	bl	800abb8 <_malloc_r>
 801034a:	1e05      	subs	r5, r0, #0
 801034c:	d033      	beq.n	80103b6 <_calloc_r+0x86>
 801034e:	0003      	movs	r3, r0
 8010350:	3b08      	subs	r3, #8
 8010352:	685a      	ldr	r2, [r3, #4]
 8010354:	2303      	movs	r3, #3
 8010356:	439a      	bics	r2, r3
 8010358:	3a04      	subs	r2, #4
 801035a:	2a24      	cmp	r2, #36	; 0x24
 801035c:	d832      	bhi.n	80103c4 <_calloc_r+0x94>
 801035e:	0003      	movs	r3, r0
 8010360:	2a13      	cmp	r2, #19
 8010362:	d90a      	bls.n	801037a <_calloc_r+0x4a>
 8010364:	6004      	str	r4, [r0, #0]
 8010366:	6044      	str	r4, [r0, #4]
 8010368:	3308      	adds	r3, #8
 801036a:	2a1b      	cmp	r2, #27
 801036c:	d905      	bls.n	801037a <_calloc_r+0x4a>
 801036e:	6084      	str	r4, [r0, #8]
 8010370:	60c4      	str	r4, [r0, #12]
 8010372:	2a24      	cmp	r2, #36	; 0x24
 8010374:	d021      	beq.n	80103ba <_calloc_r+0x8a>
 8010376:	0003      	movs	r3, r0
 8010378:	3310      	adds	r3, #16
 801037a:	2200      	movs	r2, #0
 801037c:	601a      	str	r2, [r3, #0]
 801037e:	605a      	str	r2, [r3, #4]
 8010380:	609a      	str	r2, [r3, #8]
 8010382:	e018      	b.n	80103b6 <_calloc_r+0x86>
 8010384:	1c33      	adds	r3, r6, #0
 8010386:	1c0d      	adds	r5, r1, #0
 8010388:	b289      	uxth	r1, r1
 801038a:	b292      	uxth	r2, r2
 801038c:	434a      	muls	r2, r1
 801038e:	b2ad      	uxth	r5, r5
 8010390:	b299      	uxth	r1, r3
 8010392:	4369      	muls	r1, r5
 8010394:	0c13      	lsrs	r3, r2, #16
 8010396:	18c9      	adds	r1, r1, r3
 8010398:	0c0b      	lsrs	r3, r1, #16
 801039a:	d107      	bne.n	80103ac <_calloc_r+0x7c>
 801039c:	0409      	lsls	r1, r1, #16
 801039e:	b292      	uxth	r2, r2
 80103a0:	4311      	orrs	r1, r2
 80103a2:	e7d0      	b.n	8010346 <_calloc_r+0x16>
 80103a4:	2e00      	cmp	r6, #0
 80103a6:	d101      	bne.n	80103ac <_calloc_r+0x7c>
 80103a8:	1c15      	adds	r5, r2, #0
 80103aa:	e7ed      	b.n	8010388 <_calloc_r+0x58>
 80103ac:	f7fc f80a 	bl	800c3c4 <__errno>
 80103b0:	230c      	movs	r3, #12
 80103b2:	2500      	movs	r5, #0
 80103b4:	6003      	str	r3, [r0, #0]
 80103b6:	0028      	movs	r0, r5
 80103b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103ba:	0003      	movs	r3, r0
 80103bc:	6104      	str	r4, [r0, #16]
 80103be:	3318      	adds	r3, #24
 80103c0:	6144      	str	r4, [r0, #20]
 80103c2:	e7da      	b.n	801037a <_calloc_r+0x4a>
 80103c4:	2100      	movs	r1, #0
 80103c6:	f7fb ff09 	bl	800c1dc <memset>
 80103ca:	e7f4      	b.n	80103b6 <_calloc_r+0x86>

080103cc <quorem>:
 80103cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103ce:	6902      	ldr	r2, [r0, #16]
 80103d0:	690b      	ldr	r3, [r1, #16]
 80103d2:	b089      	sub	sp, #36	; 0x24
 80103d4:	0007      	movs	r7, r0
 80103d6:	9104      	str	r1, [sp, #16]
 80103d8:	2000      	movs	r0, #0
 80103da:	429a      	cmp	r2, r3
 80103dc:	db69      	blt.n	80104b2 <quorem+0xe6>
 80103de:	3b01      	subs	r3, #1
 80103e0:	009c      	lsls	r4, r3, #2
 80103e2:	9301      	str	r3, [sp, #4]
 80103e4:	000b      	movs	r3, r1
 80103e6:	3314      	adds	r3, #20
 80103e8:	9306      	str	r3, [sp, #24]
 80103ea:	191b      	adds	r3, r3, r4
 80103ec:	9305      	str	r3, [sp, #20]
 80103ee:	003b      	movs	r3, r7
 80103f0:	3314      	adds	r3, #20
 80103f2:	9303      	str	r3, [sp, #12]
 80103f4:	191c      	adds	r4, r3, r4
 80103f6:	9b05      	ldr	r3, [sp, #20]
 80103f8:	6826      	ldr	r6, [r4, #0]
 80103fa:	681d      	ldr	r5, [r3, #0]
 80103fc:	0030      	movs	r0, r6
 80103fe:	3501      	adds	r5, #1
 8010400:	0029      	movs	r1, r5
 8010402:	f7ef fe9b 	bl	800013c <__udivsi3>
 8010406:	9002      	str	r0, [sp, #8]
 8010408:	42ae      	cmp	r6, r5
 801040a:	d329      	bcc.n	8010460 <quorem+0x94>
 801040c:	9b06      	ldr	r3, [sp, #24]
 801040e:	2600      	movs	r6, #0
 8010410:	469c      	mov	ip, r3
 8010412:	9d03      	ldr	r5, [sp, #12]
 8010414:	9606      	str	r6, [sp, #24]
 8010416:	4662      	mov	r2, ip
 8010418:	ca08      	ldmia	r2!, {r3}
 801041a:	6828      	ldr	r0, [r5, #0]
 801041c:	4694      	mov	ip, r2
 801041e:	9a02      	ldr	r2, [sp, #8]
 8010420:	b299      	uxth	r1, r3
 8010422:	4351      	muls	r1, r2
 8010424:	0c1b      	lsrs	r3, r3, #16
 8010426:	4353      	muls	r3, r2
 8010428:	1989      	adds	r1, r1, r6
 801042a:	0c0a      	lsrs	r2, r1, #16
 801042c:	189b      	adds	r3, r3, r2
 801042e:	9307      	str	r3, [sp, #28]
 8010430:	0c1e      	lsrs	r6, r3, #16
 8010432:	9b06      	ldr	r3, [sp, #24]
 8010434:	b282      	uxth	r2, r0
 8010436:	18d2      	adds	r2, r2, r3
 8010438:	466b      	mov	r3, sp
 801043a:	b289      	uxth	r1, r1
 801043c:	8b9b      	ldrh	r3, [r3, #28]
 801043e:	1a52      	subs	r2, r2, r1
 8010440:	0c01      	lsrs	r1, r0, #16
 8010442:	1ac9      	subs	r1, r1, r3
 8010444:	1413      	asrs	r3, r2, #16
 8010446:	18cb      	adds	r3, r1, r3
 8010448:	1419      	asrs	r1, r3, #16
 801044a:	b292      	uxth	r2, r2
 801044c:	041b      	lsls	r3, r3, #16
 801044e:	4313      	orrs	r3, r2
 8010450:	c508      	stmia	r5!, {r3}
 8010452:	9b05      	ldr	r3, [sp, #20]
 8010454:	9106      	str	r1, [sp, #24]
 8010456:	4563      	cmp	r3, ip
 8010458:	d2dd      	bcs.n	8010416 <quorem+0x4a>
 801045a:	6823      	ldr	r3, [r4, #0]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d030      	beq.n	80104c2 <quorem+0xf6>
 8010460:	0038      	movs	r0, r7
 8010462:	9904      	ldr	r1, [sp, #16]
 8010464:	f7fc ff04 	bl	800d270 <__mcmp>
 8010468:	2800      	cmp	r0, #0
 801046a:	db21      	blt.n	80104b0 <quorem+0xe4>
 801046c:	0038      	movs	r0, r7
 801046e:	2600      	movs	r6, #0
 8010470:	9b02      	ldr	r3, [sp, #8]
 8010472:	9c04      	ldr	r4, [sp, #16]
 8010474:	3301      	adds	r3, #1
 8010476:	9302      	str	r3, [sp, #8]
 8010478:	3014      	adds	r0, #20
 801047a:	3414      	adds	r4, #20
 801047c:	6803      	ldr	r3, [r0, #0]
 801047e:	cc02      	ldmia	r4!, {r1}
 8010480:	b29d      	uxth	r5, r3
 8010482:	19ad      	adds	r5, r5, r6
 8010484:	b28a      	uxth	r2, r1
 8010486:	1aaa      	subs	r2, r5, r2
 8010488:	0c09      	lsrs	r1, r1, #16
 801048a:	0c1b      	lsrs	r3, r3, #16
 801048c:	1a5b      	subs	r3, r3, r1
 801048e:	1411      	asrs	r1, r2, #16
 8010490:	185b      	adds	r3, r3, r1
 8010492:	141e      	asrs	r6, r3, #16
 8010494:	b292      	uxth	r2, r2
 8010496:	041b      	lsls	r3, r3, #16
 8010498:	4313      	orrs	r3, r2
 801049a:	c008      	stmia	r0!, {r3}
 801049c:	9b05      	ldr	r3, [sp, #20]
 801049e:	42a3      	cmp	r3, r4
 80104a0:	d2ec      	bcs.n	801047c <quorem+0xb0>
 80104a2:	9b01      	ldr	r3, [sp, #4]
 80104a4:	9a03      	ldr	r2, [sp, #12]
 80104a6:	009b      	lsls	r3, r3, #2
 80104a8:	18d3      	adds	r3, r2, r3
 80104aa:	681a      	ldr	r2, [r3, #0]
 80104ac:	2a00      	cmp	r2, #0
 80104ae:	d015      	beq.n	80104dc <quorem+0x110>
 80104b0:	9802      	ldr	r0, [sp, #8]
 80104b2:	b009      	add	sp, #36	; 0x24
 80104b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80104b6:	6823      	ldr	r3, [r4, #0]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d106      	bne.n	80104ca <quorem+0xfe>
 80104bc:	9b01      	ldr	r3, [sp, #4]
 80104be:	3b01      	subs	r3, #1
 80104c0:	9301      	str	r3, [sp, #4]
 80104c2:	9b03      	ldr	r3, [sp, #12]
 80104c4:	3c04      	subs	r4, #4
 80104c6:	42a3      	cmp	r3, r4
 80104c8:	d3f5      	bcc.n	80104b6 <quorem+0xea>
 80104ca:	9b01      	ldr	r3, [sp, #4]
 80104cc:	613b      	str	r3, [r7, #16]
 80104ce:	e7c7      	b.n	8010460 <quorem+0x94>
 80104d0:	681a      	ldr	r2, [r3, #0]
 80104d2:	2a00      	cmp	r2, #0
 80104d4:	d106      	bne.n	80104e4 <quorem+0x118>
 80104d6:	9a01      	ldr	r2, [sp, #4]
 80104d8:	3a01      	subs	r2, #1
 80104da:	9201      	str	r2, [sp, #4]
 80104dc:	9a03      	ldr	r2, [sp, #12]
 80104de:	3b04      	subs	r3, #4
 80104e0:	429a      	cmp	r2, r3
 80104e2:	d3f5      	bcc.n	80104d0 <quorem+0x104>
 80104e4:	9b01      	ldr	r3, [sp, #4]
 80104e6:	613b      	str	r3, [r7, #16]
 80104e8:	e7e2      	b.n	80104b0 <quorem+0xe4>
	...

080104ec <_dtoa_r>:
 80104ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104ee:	0014      	movs	r4, r2
 80104f0:	001d      	movs	r5, r3
 80104f2:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80104f4:	b09d      	sub	sp, #116	; 0x74
 80104f6:	9408      	str	r4, [sp, #32]
 80104f8:	9509      	str	r5, [sp, #36]	; 0x24
 80104fa:	9e25      	ldr	r6, [sp, #148]	; 0x94
 80104fc:	9004      	str	r0, [sp, #16]
 80104fe:	2900      	cmp	r1, #0
 8010500:	d009      	beq.n	8010516 <_dtoa_r+0x2a>
 8010502:	2301      	movs	r3, #1
 8010504:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010506:	4093      	lsls	r3, r2
 8010508:	604a      	str	r2, [r1, #4]
 801050a:	608b      	str	r3, [r1, #8]
 801050c:	f7fc fc56 	bl	800cdbc <_Bfree>
 8010510:	2300      	movs	r3, #0
 8010512:	9a04      	ldr	r2, [sp, #16]
 8010514:	6393      	str	r3, [r2, #56]	; 0x38
 8010516:	2d00      	cmp	r5, #0
 8010518:	da1e      	bge.n	8010558 <_dtoa_r+0x6c>
 801051a:	2301      	movs	r3, #1
 801051c:	6033      	str	r3, [r6, #0]
 801051e:	006b      	lsls	r3, r5, #1
 8010520:	085b      	lsrs	r3, r3, #1
 8010522:	9309      	str	r3, [sp, #36]	; 0x24
 8010524:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010526:	4bb5      	ldr	r3, [pc, #724]	; (80107fc <_dtoa_r+0x310>)
 8010528:	4ab4      	ldr	r2, [pc, #720]	; (80107fc <_dtoa_r+0x310>)
 801052a:	403b      	ands	r3, r7
 801052c:	4293      	cmp	r3, r2
 801052e:	d116      	bne.n	801055e <_dtoa_r+0x72>
 8010530:	4bb3      	ldr	r3, [pc, #716]	; (8010800 <_dtoa_r+0x314>)
 8010532:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010534:	6013      	str	r3, [r2, #0]
 8010536:	033b      	lsls	r3, r7, #12
 8010538:	0b1b      	lsrs	r3, r3, #12
 801053a:	4323      	orrs	r3, r4
 801053c:	d101      	bne.n	8010542 <_dtoa_r+0x56>
 801053e:	f000 fdb2 	bl	80110a6 <_dtoa_r+0xbba>
 8010542:	4bb0      	ldr	r3, [pc, #704]	; (8010804 <_dtoa_r+0x318>)
 8010544:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010546:	9306      	str	r3, [sp, #24]
 8010548:	2a00      	cmp	r2, #0
 801054a:	d002      	beq.n	8010552 <_dtoa_r+0x66>
 801054c:	4bae      	ldr	r3, [pc, #696]	; (8010808 <_dtoa_r+0x31c>)
 801054e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010550:	6013      	str	r3, [r2, #0]
 8010552:	9806      	ldr	r0, [sp, #24]
 8010554:	b01d      	add	sp, #116	; 0x74
 8010556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010558:	2300      	movs	r3, #0
 801055a:	6033      	str	r3, [r6, #0]
 801055c:	e7e2      	b.n	8010524 <_dtoa_r+0x38>
 801055e:	9a08      	ldr	r2, [sp, #32]
 8010560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010562:	9210      	str	r2, [sp, #64]	; 0x40
 8010564:	9311      	str	r3, [sp, #68]	; 0x44
 8010566:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010568:	9911      	ldr	r1, [sp, #68]	; 0x44
 801056a:	2200      	movs	r2, #0
 801056c:	2300      	movs	r3, #0
 801056e:	f7ef ff6b 	bl	8000448 <__aeabi_dcmpeq>
 8010572:	1e06      	subs	r6, r0, #0
 8010574:	d009      	beq.n	801058a <_dtoa_r+0x9e>
 8010576:	2301      	movs	r3, #1
 8010578:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801057a:	6013      	str	r3, [r2, #0]
 801057c:	4ba3      	ldr	r3, [pc, #652]	; (801080c <_dtoa_r+0x320>)
 801057e:	9306      	str	r3, [sp, #24]
 8010580:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010582:	2b00      	cmp	r3, #0
 8010584:	d0e5      	beq.n	8010552 <_dtoa_r+0x66>
 8010586:	4ba2      	ldr	r3, [pc, #648]	; (8010810 <_dtoa_r+0x324>)
 8010588:	e7e1      	b.n	801054e <_dtoa_r+0x62>
 801058a:	ab1a      	add	r3, sp, #104	; 0x68
 801058c:	9301      	str	r3, [sp, #4]
 801058e:	ab1b      	add	r3, sp, #108	; 0x6c
 8010590:	9300      	str	r3, [sp, #0]
 8010592:	9804      	ldr	r0, [sp, #16]
 8010594:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010596:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010598:	f7fc ff86 	bl	800d4a8 <__d2b>
 801059c:	007a      	lsls	r2, r7, #1
 801059e:	9005      	str	r0, [sp, #20]
 80105a0:	0d52      	lsrs	r2, r2, #21
 80105a2:	d100      	bne.n	80105a6 <_dtoa_r+0xba>
 80105a4:	e07b      	b.n	801069e <_dtoa_r+0x1b2>
 80105a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80105a8:	9617      	str	r6, [sp, #92]	; 0x5c
 80105aa:	0319      	lsls	r1, r3, #12
 80105ac:	4b99      	ldr	r3, [pc, #612]	; (8010814 <_dtoa_r+0x328>)
 80105ae:	0b09      	lsrs	r1, r1, #12
 80105b0:	430b      	orrs	r3, r1
 80105b2:	4999      	ldr	r1, [pc, #612]	; (8010818 <_dtoa_r+0x32c>)
 80105b4:	1857      	adds	r7, r2, r1
 80105b6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80105b8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80105ba:	0019      	movs	r1, r3
 80105bc:	2200      	movs	r2, #0
 80105be:	4b97      	ldr	r3, [pc, #604]	; (801081c <_dtoa_r+0x330>)
 80105c0:	f7f1 fb16 	bl	8001bf0 <__aeabi_dsub>
 80105c4:	4a96      	ldr	r2, [pc, #600]	; (8010820 <_dtoa_r+0x334>)
 80105c6:	4b97      	ldr	r3, [pc, #604]	; (8010824 <_dtoa_r+0x338>)
 80105c8:	f7f1 f850 	bl	800166c <__aeabi_dmul>
 80105cc:	4a96      	ldr	r2, [pc, #600]	; (8010828 <_dtoa_r+0x33c>)
 80105ce:	4b97      	ldr	r3, [pc, #604]	; (801082c <_dtoa_r+0x340>)
 80105d0:	f7f0 f8f2 	bl	80007b8 <__aeabi_dadd>
 80105d4:	0004      	movs	r4, r0
 80105d6:	0038      	movs	r0, r7
 80105d8:	000d      	movs	r5, r1
 80105da:	f7f1 fedf 	bl	800239c <__aeabi_i2d>
 80105de:	4a94      	ldr	r2, [pc, #592]	; (8010830 <_dtoa_r+0x344>)
 80105e0:	4b94      	ldr	r3, [pc, #592]	; (8010834 <_dtoa_r+0x348>)
 80105e2:	f7f1 f843 	bl	800166c <__aeabi_dmul>
 80105e6:	0002      	movs	r2, r0
 80105e8:	000b      	movs	r3, r1
 80105ea:	0020      	movs	r0, r4
 80105ec:	0029      	movs	r1, r5
 80105ee:	f7f0 f8e3 	bl	80007b8 <__aeabi_dadd>
 80105f2:	0004      	movs	r4, r0
 80105f4:	000d      	movs	r5, r1
 80105f6:	f7f1 fe9b 	bl	8002330 <__aeabi_d2iz>
 80105fa:	2200      	movs	r2, #0
 80105fc:	9003      	str	r0, [sp, #12]
 80105fe:	2300      	movs	r3, #0
 8010600:	0020      	movs	r0, r4
 8010602:	0029      	movs	r1, r5
 8010604:	f7ef ff26 	bl	8000454 <__aeabi_dcmplt>
 8010608:	2800      	cmp	r0, #0
 801060a:	d00b      	beq.n	8010624 <_dtoa_r+0x138>
 801060c:	9803      	ldr	r0, [sp, #12]
 801060e:	f7f1 fec5 	bl	800239c <__aeabi_i2d>
 8010612:	002b      	movs	r3, r5
 8010614:	0022      	movs	r2, r4
 8010616:	f7ef ff17 	bl	8000448 <__aeabi_dcmpeq>
 801061a:	4243      	negs	r3, r0
 801061c:	4158      	adcs	r0, r3
 801061e:	9b03      	ldr	r3, [sp, #12]
 8010620:	1a1b      	subs	r3, r3, r0
 8010622:	9303      	str	r3, [sp, #12]
 8010624:	2301      	movs	r3, #1
 8010626:	9316      	str	r3, [sp, #88]	; 0x58
 8010628:	9b03      	ldr	r3, [sp, #12]
 801062a:	2b16      	cmp	r3, #22
 801062c:	d810      	bhi.n	8010650 <_dtoa_r+0x164>
 801062e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010630:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010632:	9a03      	ldr	r2, [sp, #12]
 8010634:	4b80      	ldr	r3, [pc, #512]	; (8010838 <_dtoa_r+0x34c>)
 8010636:	00d2      	lsls	r2, r2, #3
 8010638:	189b      	adds	r3, r3, r2
 801063a:	681a      	ldr	r2, [r3, #0]
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	f7ef ff09 	bl	8000454 <__aeabi_dcmplt>
 8010642:	2800      	cmp	r0, #0
 8010644:	d047      	beq.n	80106d6 <_dtoa_r+0x1ea>
 8010646:	9b03      	ldr	r3, [sp, #12]
 8010648:	3b01      	subs	r3, #1
 801064a:	9303      	str	r3, [sp, #12]
 801064c:	2300      	movs	r3, #0
 801064e:	9316      	str	r3, [sp, #88]	; 0x58
 8010650:	2200      	movs	r2, #0
 8010652:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8010654:	920a      	str	r2, [sp, #40]	; 0x28
 8010656:	1bdb      	subs	r3, r3, r7
 8010658:	1e5a      	subs	r2, r3, #1
 801065a:	d53e      	bpl.n	80106da <_dtoa_r+0x1ee>
 801065c:	2201      	movs	r2, #1
 801065e:	1ad3      	subs	r3, r2, r3
 8010660:	930a      	str	r3, [sp, #40]	; 0x28
 8010662:	2300      	movs	r3, #0
 8010664:	930c      	str	r3, [sp, #48]	; 0x30
 8010666:	9b03      	ldr	r3, [sp, #12]
 8010668:	2b00      	cmp	r3, #0
 801066a:	db38      	blt.n	80106de <_dtoa_r+0x1f2>
 801066c:	9a03      	ldr	r2, [sp, #12]
 801066e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010670:	4694      	mov	ip, r2
 8010672:	4463      	add	r3, ip
 8010674:	930c      	str	r3, [sp, #48]	; 0x30
 8010676:	2300      	movs	r3, #0
 8010678:	9213      	str	r2, [sp, #76]	; 0x4c
 801067a:	930d      	str	r3, [sp, #52]	; 0x34
 801067c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801067e:	2401      	movs	r4, #1
 8010680:	2b09      	cmp	r3, #9
 8010682:	d867      	bhi.n	8010754 <_dtoa_r+0x268>
 8010684:	2b05      	cmp	r3, #5
 8010686:	dd02      	ble.n	801068e <_dtoa_r+0x1a2>
 8010688:	2400      	movs	r4, #0
 801068a:	3b04      	subs	r3, #4
 801068c:	9322      	str	r3, [sp, #136]	; 0x88
 801068e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010690:	1e98      	subs	r0, r3, #2
 8010692:	2803      	cmp	r0, #3
 8010694:	d867      	bhi.n	8010766 <_dtoa_r+0x27a>
 8010696:	f7ef fd3d 	bl	8000114 <__gnu_thumb1_case_uqi>
 801069a:	3a2b      	.short	0x3a2b
 801069c:	5b38      	.short	0x5b38
 801069e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80106a0:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80106a2:	18f6      	adds	r6, r6, r3
 80106a4:	4b65      	ldr	r3, [pc, #404]	; (801083c <_dtoa_r+0x350>)
 80106a6:	18f2      	adds	r2, r6, r3
 80106a8:	2a20      	cmp	r2, #32
 80106aa:	dd0f      	ble.n	80106cc <_dtoa_r+0x1e0>
 80106ac:	2340      	movs	r3, #64	; 0x40
 80106ae:	1a9b      	subs	r3, r3, r2
 80106b0:	409f      	lsls	r7, r3
 80106b2:	4b63      	ldr	r3, [pc, #396]	; (8010840 <_dtoa_r+0x354>)
 80106b4:	0038      	movs	r0, r7
 80106b6:	18f3      	adds	r3, r6, r3
 80106b8:	40dc      	lsrs	r4, r3
 80106ba:	4320      	orrs	r0, r4
 80106bc:	f7f1 fe9e 	bl	80023fc <__aeabi_ui2d>
 80106c0:	2201      	movs	r2, #1
 80106c2:	4b60      	ldr	r3, [pc, #384]	; (8010844 <_dtoa_r+0x358>)
 80106c4:	1e77      	subs	r7, r6, #1
 80106c6:	18cb      	adds	r3, r1, r3
 80106c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80106ca:	e776      	b.n	80105ba <_dtoa_r+0xce>
 80106cc:	2320      	movs	r3, #32
 80106ce:	0020      	movs	r0, r4
 80106d0:	1a9b      	subs	r3, r3, r2
 80106d2:	4098      	lsls	r0, r3
 80106d4:	e7f2      	b.n	80106bc <_dtoa_r+0x1d0>
 80106d6:	9016      	str	r0, [sp, #88]	; 0x58
 80106d8:	e7ba      	b.n	8010650 <_dtoa_r+0x164>
 80106da:	920c      	str	r2, [sp, #48]	; 0x30
 80106dc:	e7c3      	b.n	8010666 <_dtoa_r+0x17a>
 80106de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106e0:	9a03      	ldr	r2, [sp, #12]
 80106e2:	1a9b      	subs	r3, r3, r2
 80106e4:	930a      	str	r3, [sp, #40]	; 0x28
 80106e6:	4253      	negs	r3, r2
 80106e8:	930d      	str	r3, [sp, #52]	; 0x34
 80106ea:	2300      	movs	r3, #0
 80106ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80106ee:	e7c5      	b.n	801067c <_dtoa_r+0x190>
 80106f0:	2300      	movs	r3, #0
 80106f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80106f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80106f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80106f8:	9307      	str	r3, [sp, #28]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	dc13      	bgt.n	8010726 <_dtoa_r+0x23a>
 80106fe:	2301      	movs	r3, #1
 8010700:	001a      	movs	r2, r3
 8010702:	930b      	str	r3, [sp, #44]	; 0x2c
 8010704:	9307      	str	r3, [sp, #28]
 8010706:	9223      	str	r2, [sp, #140]	; 0x8c
 8010708:	e00d      	b.n	8010726 <_dtoa_r+0x23a>
 801070a:	2301      	movs	r3, #1
 801070c:	e7f1      	b.n	80106f2 <_dtoa_r+0x206>
 801070e:	2300      	movs	r3, #0
 8010710:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8010712:	930f      	str	r3, [sp, #60]	; 0x3c
 8010714:	4694      	mov	ip, r2
 8010716:	9b03      	ldr	r3, [sp, #12]
 8010718:	4463      	add	r3, ip
 801071a:	930b      	str	r3, [sp, #44]	; 0x2c
 801071c:	3301      	adds	r3, #1
 801071e:	9307      	str	r3, [sp, #28]
 8010720:	2b00      	cmp	r3, #0
 8010722:	dc00      	bgt.n	8010726 <_dtoa_r+0x23a>
 8010724:	2301      	movs	r3, #1
 8010726:	2100      	movs	r1, #0
 8010728:	2204      	movs	r2, #4
 801072a:	0010      	movs	r0, r2
 801072c:	3014      	adds	r0, #20
 801072e:	4298      	cmp	r0, r3
 8010730:	d91d      	bls.n	801076e <_dtoa_r+0x282>
 8010732:	9b04      	ldr	r3, [sp, #16]
 8010734:	0018      	movs	r0, r3
 8010736:	63d9      	str	r1, [r3, #60]	; 0x3c
 8010738:	f7fc fb18 	bl	800cd6c <_Balloc>
 801073c:	9006      	str	r0, [sp, #24]
 801073e:	2800      	cmp	r0, #0
 8010740:	d118      	bne.n	8010774 <_dtoa_r+0x288>
 8010742:	21b0      	movs	r1, #176	; 0xb0
 8010744:	4b40      	ldr	r3, [pc, #256]	; (8010848 <_dtoa_r+0x35c>)
 8010746:	4841      	ldr	r0, [pc, #260]	; (801084c <_dtoa_r+0x360>)
 8010748:	9a06      	ldr	r2, [sp, #24]
 801074a:	31ff      	adds	r1, #255	; 0xff
 801074c:	f7ff fdd2 	bl	80102f4 <__assert_func>
 8010750:	2301      	movs	r3, #1
 8010752:	e7dd      	b.n	8010710 <_dtoa_r+0x224>
 8010754:	2300      	movs	r3, #0
 8010756:	940f      	str	r4, [sp, #60]	; 0x3c
 8010758:	9322      	str	r3, [sp, #136]	; 0x88
 801075a:	3b01      	subs	r3, #1
 801075c:	930b      	str	r3, [sp, #44]	; 0x2c
 801075e:	9307      	str	r3, [sp, #28]
 8010760:	2200      	movs	r2, #0
 8010762:	3313      	adds	r3, #19
 8010764:	e7cf      	b.n	8010706 <_dtoa_r+0x21a>
 8010766:	2301      	movs	r3, #1
 8010768:	930f      	str	r3, [sp, #60]	; 0x3c
 801076a:	3b02      	subs	r3, #2
 801076c:	e7f6      	b.n	801075c <_dtoa_r+0x270>
 801076e:	3101      	adds	r1, #1
 8010770:	0052      	lsls	r2, r2, #1
 8010772:	e7da      	b.n	801072a <_dtoa_r+0x23e>
 8010774:	9b04      	ldr	r3, [sp, #16]
 8010776:	9a06      	ldr	r2, [sp, #24]
 8010778:	639a      	str	r2, [r3, #56]	; 0x38
 801077a:	9b07      	ldr	r3, [sp, #28]
 801077c:	2b0e      	cmp	r3, #14
 801077e:	d900      	bls.n	8010782 <_dtoa_r+0x296>
 8010780:	e0e3      	b.n	801094a <_dtoa_r+0x45e>
 8010782:	2c00      	cmp	r4, #0
 8010784:	d100      	bne.n	8010788 <_dtoa_r+0x29c>
 8010786:	e0e0      	b.n	801094a <_dtoa_r+0x45e>
 8010788:	9b03      	ldr	r3, [sp, #12]
 801078a:	2b00      	cmp	r3, #0
 801078c:	dd62      	ble.n	8010854 <_dtoa_r+0x368>
 801078e:	210f      	movs	r1, #15
 8010790:	9a03      	ldr	r2, [sp, #12]
 8010792:	4b29      	ldr	r3, [pc, #164]	; (8010838 <_dtoa_r+0x34c>)
 8010794:	400a      	ands	r2, r1
 8010796:	00d2      	lsls	r2, r2, #3
 8010798:	189b      	adds	r3, r3, r2
 801079a:	681e      	ldr	r6, [r3, #0]
 801079c:	685f      	ldr	r7, [r3, #4]
 801079e:	9b03      	ldr	r3, [sp, #12]
 80107a0:	2402      	movs	r4, #2
 80107a2:	111d      	asrs	r5, r3, #4
 80107a4:	05db      	lsls	r3, r3, #23
 80107a6:	d50a      	bpl.n	80107be <_dtoa_r+0x2d2>
 80107a8:	4b29      	ldr	r3, [pc, #164]	; (8010850 <_dtoa_r+0x364>)
 80107aa:	400d      	ands	r5, r1
 80107ac:	6a1a      	ldr	r2, [r3, #32]
 80107ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107b0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80107b2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80107b4:	f7f0 fb60 	bl	8000e78 <__aeabi_ddiv>
 80107b8:	9008      	str	r0, [sp, #32]
 80107ba:	9109      	str	r1, [sp, #36]	; 0x24
 80107bc:	3401      	adds	r4, #1
 80107be:	4b24      	ldr	r3, [pc, #144]	; (8010850 <_dtoa_r+0x364>)
 80107c0:	930e      	str	r3, [sp, #56]	; 0x38
 80107c2:	2d00      	cmp	r5, #0
 80107c4:	d108      	bne.n	80107d8 <_dtoa_r+0x2ec>
 80107c6:	9808      	ldr	r0, [sp, #32]
 80107c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80107ca:	0032      	movs	r2, r6
 80107cc:	003b      	movs	r3, r7
 80107ce:	f7f0 fb53 	bl	8000e78 <__aeabi_ddiv>
 80107d2:	9008      	str	r0, [sp, #32]
 80107d4:	9109      	str	r1, [sp, #36]	; 0x24
 80107d6:	e058      	b.n	801088a <_dtoa_r+0x39e>
 80107d8:	2301      	movs	r3, #1
 80107da:	421d      	tst	r5, r3
 80107dc:	d009      	beq.n	80107f2 <_dtoa_r+0x306>
 80107de:	18e4      	adds	r4, r4, r3
 80107e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107e2:	0030      	movs	r0, r6
 80107e4:	681a      	ldr	r2, [r3, #0]
 80107e6:	685b      	ldr	r3, [r3, #4]
 80107e8:	0039      	movs	r1, r7
 80107ea:	f7f0 ff3f 	bl	800166c <__aeabi_dmul>
 80107ee:	0006      	movs	r6, r0
 80107f0:	000f      	movs	r7, r1
 80107f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107f4:	106d      	asrs	r5, r5, #1
 80107f6:	3308      	adds	r3, #8
 80107f8:	e7e2      	b.n	80107c0 <_dtoa_r+0x2d4>
 80107fa:	46c0      	nop			; (mov r8, r8)
 80107fc:	7ff00000 	.word	0x7ff00000
 8010800:	0000270f 	.word	0x0000270f
 8010804:	08014cbd 	.word	0x08014cbd
 8010808:	08014cc0 	.word	0x08014cc0
 801080c:	08014c2e 	.word	0x08014c2e
 8010810:	08014c2f 	.word	0x08014c2f
 8010814:	3ff00000 	.word	0x3ff00000
 8010818:	fffffc01 	.word	0xfffffc01
 801081c:	3ff80000 	.word	0x3ff80000
 8010820:	636f4361 	.word	0x636f4361
 8010824:	3fd287a7 	.word	0x3fd287a7
 8010828:	8b60c8b3 	.word	0x8b60c8b3
 801082c:	3fc68a28 	.word	0x3fc68a28
 8010830:	509f79fb 	.word	0x509f79fb
 8010834:	3fd34413 	.word	0x3fd34413
 8010838:	08014b28 	.word	0x08014b28
 801083c:	00000432 	.word	0x00000432
 8010840:	00000412 	.word	0x00000412
 8010844:	fe100000 	.word	0xfe100000
 8010848:	08014a31 	.word	0x08014a31
 801084c:	08014cc1 	.word	0x08014cc1
 8010850:	08014b00 	.word	0x08014b00
 8010854:	9b03      	ldr	r3, [sp, #12]
 8010856:	2402      	movs	r4, #2
 8010858:	2b00      	cmp	r3, #0
 801085a:	d016      	beq.n	801088a <_dtoa_r+0x39e>
 801085c:	9810      	ldr	r0, [sp, #64]	; 0x40
 801085e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010860:	220f      	movs	r2, #15
 8010862:	425d      	negs	r5, r3
 8010864:	402a      	ands	r2, r5
 8010866:	4bdd      	ldr	r3, [pc, #884]	; (8010bdc <_dtoa_r+0x6f0>)
 8010868:	00d2      	lsls	r2, r2, #3
 801086a:	189b      	adds	r3, r3, r2
 801086c:	681a      	ldr	r2, [r3, #0]
 801086e:	685b      	ldr	r3, [r3, #4]
 8010870:	f7f0 fefc 	bl	800166c <__aeabi_dmul>
 8010874:	2701      	movs	r7, #1
 8010876:	2300      	movs	r3, #0
 8010878:	9008      	str	r0, [sp, #32]
 801087a:	9109      	str	r1, [sp, #36]	; 0x24
 801087c:	4ed8      	ldr	r6, [pc, #864]	; (8010be0 <_dtoa_r+0x6f4>)
 801087e:	112d      	asrs	r5, r5, #4
 8010880:	2d00      	cmp	r5, #0
 8010882:	d000      	beq.n	8010886 <_dtoa_r+0x39a>
 8010884:	e091      	b.n	80109aa <_dtoa_r+0x4be>
 8010886:	2b00      	cmp	r3, #0
 8010888:	d1a3      	bne.n	80107d2 <_dtoa_r+0x2e6>
 801088a:	9e08      	ldr	r6, [sp, #32]
 801088c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801088e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010890:	2b00      	cmp	r3, #0
 8010892:	d100      	bne.n	8010896 <_dtoa_r+0x3aa>
 8010894:	e094      	b.n	80109c0 <_dtoa_r+0x4d4>
 8010896:	2200      	movs	r2, #0
 8010898:	0030      	movs	r0, r6
 801089a:	0039      	movs	r1, r7
 801089c:	4bd1      	ldr	r3, [pc, #836]	; (8010be4 <_dtoa_r+0x6f8>)
 801089e:	f7ef fdd9 	bl	8000454 <__aeabi_dcmplt>
 80108a2:	2800      	cmp	r0, #0
 80108a4:	d100      	bne.n	80108a8 <_dtoa_r+0x3bc>
 80108a6:	e08b      	b.n	80109c0 <_dtoa_r+0x4d4>
 80108a8:	9b07      	ldr	r3, [sp, #28]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d100      	bne.n	80108b0 <_dtoa_r+0x3c4>
 80108ae:	e087      	b.n	80109c0 <_dtoa_r+0x4d4>
 80108b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	dd45      	ble.n	8010942 <_dtoa_r+0x456>
 80108b6:	9b03      	ldr	r3, [sp, #12]
 80108b8:	2200      	movs	r2, #0
 80108ba:	3b01      	subs	r3, #1
 80108bc:	930e      	str	r3, [sp, #56]	; 0x38
 80108be:	0030      	movs	r0, r6
 80108c0:	4bc9      	ldr	r3, [pc, #804]	; (8010be8 <_dtoa_r+0x6fc>)
 80108c2:	0039      	movs	r1, r7
 80108c4:	f7f0 fed2 	bl	800166c <__aeabi_dmul>
 80108c8:	9008      	str	r0, [sp, #32]
 80108ca:	9109      	str	r1, [sp, #36]	; 0x24
 80108cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108ce:	3401      	adds	r4, #1
 80108d0:	0020      	movs	r0, r4
 80108d2:	9e08      	ldr	r6, [sp, #32]
 80108d4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80108d6:	9312      	str	r3, [sp, #72]	; 0x48
 80108d8:	f7f1 fd60 	bl	800239c <__aeabi_i2d>
 80108dc:	0032      	movs	r2, r6
 80108de:	003b      	movs	r3, r7
 80108e0:	f7f0 fec4 	bl	800166c <__aeabi_dmul>
 80108e4:	2200      	movs	r2, #0
 80108e6:	4bc1      	ldr	r3, [pc, #772]	; (8010bec <_dtoa_r+0x700>)
 80108e8:	f7ef ff66 	bl	80007b8 <__aeabi_dadd>
 80108ec:	4ac0      	ldr	r2, [pc, #768]	; (8010bf0 <_dtoa_r+0x704>)
 80108ee:	9014      	str	r0, [sp, #80]	; 0x50
 80108f0:	9115      	str	r1, [sp, #84]	; 0x54
 80108f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80108f4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80108f6:	4694      	mov	ip, r2
 80108f8:	9308      	str	r3, [sp, #32]
 80108fa:	9409      	str	r4, [sp, #36]	; 0x24
 80108fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80108fe:	4463      	add	r3, ip
 8010900:	9318      	str	r3, [sp, #96]	; 0x60
 8010902:	9309      	str	r3, [sp, #36]	; 0x24
 8010904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010906:	2b00      	cmp	r3, #0
 8010908:	d15e      	bne.n	80109c8 <_dtoa_r+0x4dc>
 801090a:	2200      	movs	r2, #0
 801090c:	4bb9      	ldr	r3, [pc, #740]	; (8010bf4 <_dtoa_r+0x708>)
 801090e:	0030      	movs	r0, r6
 8010910:	0039      	movs	r1, r7
 8010912:	f7f1 f96d 	bl	8001bf0 <__aeabi_dsub>
 8010916:	9a08      	ldr	r2, [sp, #32]
 8010918:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801091a:	0004      	movs	r4, r0
 801091c:	000d      	movs	r5, r1
 801091e:	f7ef fdad 	bl	800047c <__aeabi_dcmpgt>
 8010922:	2800      	cmp	r0, #0
 8010924:	d000      	beq.n	8010928 <_dtoa_r+0x43c>
 8010926:	e2b3      	b.n	8010e90 <_dtoa_r+0x9a4>
 8010928:	48b3      	ldr	r0, [pc, #716]	; (8010bf8 <_dtoa_r+0x70c>)
 801092a:	9915      	ldr	r1, [sp, #84]	; 0x54
 801092c:	4684      	mov	ip, r0
 801092e:	4461      	add	r1, ip
 8010930:	000b      	movs	r3, r1
 8010932:	0020      	movs	r0, r4
 8010934:	0029      	movs	r1, r5
 8010936:	9a08      	ldr	r2, [sp, #32]
 8010938:	f7ef fd8c 	bl	8000454 <__aeabi_dcmplt>
 801093c:	2800      	cmp	r0, #0
 801093e:	d000      	beq.n	8010942 <_dtoa_r+0x456>
 8010940:	e2a3      	b.n	8010e8a <_dtoa_r+0x99e>
 8010942:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010944:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8010946:	9308      	str	r3, [sp, #32]
 8010948:	9409      	str	r4, [sp, #36]	; 0x24
 801094a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801094c:	2b00      	cmp	r3, #0
 801094e:	da00      	bge.n	8010952 <_dtoa_r+0x466>
 8010950:	e179      	b.n	8010c46 <_dtoa_r+0x75a>
 8010952:	9a03      	ldr	r2, [sp, #12]
 8010954:	2a0e      	cmp	r2, #14
 8010956:	dd00      	ble.n	801095a <_dtoa_r+0x46e>
 8010958:	e175      	b.n	8010c46 <_dtoa_r+0x75a>
 801095a:	4ba0      	ldr	r3, [pc, #640]	; (8010bdc <_dtoa_r+0x6f0>)
 801095c:	00d2      	lsls	r2, r2, #3
 801095e:	189b      	adds	r3, r3, r2
 8010960:	681e      	ldr	r6, [r3, #0]
 8010962:	685f      	ldr	r7, [r3, #4]
 8010964:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010966:	2b00      	cmp	r3, #0
 8010968:	db00      	blt.n	801096c <_dtoa_r+0x480>
 801096a:	e0e5      	b.n	8010b38 <_dtoa_r+0x64c>
 801096c:	9b07      	ldr	r3, [sp, #28]
 801096e:	2b00      	cmp	r3, #0
 8010970:	dd00      	ble.n	8010974 <_dtoa_r+0x488>
 8010972:	e0e1      	b.n	8010b38 <_dtoa_r+0x64c>
 8010974:	d000      	beq.n	8010978 <_dtoa_r+0x48c>
 8010976:	e288      	b.n	8010e8a <_dtoa_r+0x99e>
 8010978:	2200      	movs	r2, #0
 801097a:	0030      	movs	r0, r6
 801097c:	0039      	movs	r1, r7
 801097e:	4b9d      	ldr	r3, [pc, #628]	; (8010bf4 <_dtoa_r+0x708>)
 8010980:	f7f0 fe74 	bl	800166c <__aeabi_dmul>
 8010984:	9a08      	ldr	r2, [sp, #32]
 8010986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010988:	f7ef fd82 	bl	8000490 <__aeabi_dcmpge>
 801098c:	9e07      	ldr	r6, [sp, #28]
 801098e:	0037      	movs	r7, r6
 8010990:	2800      	cmp	r0, #0
 8010992:	d000      	beq.n	8010996 <_dtoa_r+0x4aa>
 8010994:	e25f      	b.n	8010e56 <_dtoa_r+0x96a>
 8010996:	9b06      	ldr	r3, [sp, #24]
 8010998:	9a06      	ldr	r2, [sp, #24]
 801099a:	3301      	adds	r3, #1
 801099c:	9308      	str	r3, [sp, #32]
 801099e:	2331      	movs	r3, #49	; 0x31
 80109a0:	7013      	strb	r3, [r2, #0]
 80109a2:	9b03      	ldr	r3, [sp, #12]
 80109a4:	3301      	adds	r3, #1
 80109a6:	9303      	str	r3, [sp, #12]
 80109a8:	e25a      	b.n	8010e60 <_dtoa_r+0x974>
 80109aa:	423d      	tst	r5, r7
 80109ac:	d005      	beq.n	80109ba <_dtoa_r+0x4ce>
 80109ae:	6832      	ldr	r2, [r6, #0]
 80109b0:	6873      	ldr	r3, [r6, #4]
 80109b2:	f7f0 fe5b 	bl	800166c <__aeabi_dmul>
 80109b6:	003b      	movs	r3, r7
 80109b8:	3401      	adds	r4, #1
 80109ba:	106d      	asrs	r5, r5, #1
 80109bc:	3608      	adds	r6, #8
 80109be:	e75f      	b.n	8010880 <_dtoa_r+0x394>
 80109c0:	9b03      	ldr	r3, [sp, #12]
 80109c2:	930e      	str	r3, [sp, #56]	; 0x38
 80109c4:	9b07      	ldr	r3, [sp, #28]
 80109c6:	e783      	b.n	80108d0 <_dtoa_r+0x3e4>
 80109c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80109ca:	4b84      	ldr	r3, [pc, #528]	; (8010bdc <_dtoa_r+0x6f0>)
 80109cc:	3a01      	subs	r2, #1
 80109ce:	00d2      	lsls	r2, r2, #3
 80109d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80109d2:	189b      	adds	r3, r3, r2
 80109d4:	9c08      	ldr	r4, [sp, #32]
 80109d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80109d8:	681a      	ldr	r2, [r3, #0]
 80109da:	685b      	ldr	r3, [r3, #4]
 80109dc:	2900      	cmp	r1, #0
 80109de:	d051      	beq.n	8010a84 <_dtoa_r+0x598>
 80109e0:	2000      	movs	r0, #0
 80109e2:	4986      	ldr	r1, [pc, #536]	; (8010bfc <_dtoa_r+0x710>)
 80109e4:	f7f0 fa48 	bl	8000e78 <__aeabi_ddiv>
 80109e8:	0022      	movs	r2, r4
 80109ea:	002b      	movs	r3, r5
 80109ec:	f7f1 f900 	bl	8001bf0 <__aeabi_dsub>
 80109f0:	9a06      	ldr	r2, [sp, #24]
 80109f2:	0004      	movs	r4, r0
 80109f4:	4694      	mov	ip, r2
 80109f6:	000d      	movs	r5, r1
 80109f8:	9b06      	ldr	r3, [sp, #24]
 80109fa:	9314      	str	r3, [sp, #80]	; 0x50
 80109fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80109fe:	4463      	add	r3, ip
 8010a00:	9318      	str	r3, [sp, #96]	; 0x60
 8010a02:	0039      	movs	r1, r7
 8010a04:	0030      	movs	r0, r6
 8010a06:	f7f1 fc93 	bl	8002330 <__aeabi_d2iz>
 8010a0a:	9012      	str	r0, [sp, #72]	; 0x48
 8010a0c:	f7f1 fcc6 	bl	800239c <__aeabi_i2d>
 8010a10:	0002      	movs	r2, r0
 8010a12:	000b      	movs	r3, r1
 8010a14:	0030      	movs	r0, r6
 8010a16:	0039      	movs	r1, r7
 8010a18:	f7f1 f8ea 	bl	8001bf0 <__aeabi_dsub>
 8010a1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010a20:	3301      	adds	r3, #1
 8010a22:	9308      	str	r3, [sp, #32]
 8010a24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a26:	0006      	movs	r6, r0
 8010a28:	3330      	adds	r3, #48	; 0x30
 8010a2a:	7013      	strb	r3, [r2, #0]
 8010a2c:	0022      	movs	r2, r4
 8010a2e:	002b      	movs	r3, r5
 8010a30:	000f      	movs	r7, r1
 8010a32:	f7ef fd0f 	bl	8000454 <__aeabi_dcmplt>
 8010a36:	2800      	cmp	r0, #0
 8010a38:	d174      	bne.n	8010b24 <_dtoa_r+0x638>
 8010a3a:	0032      	movs	r2, r6
 8010a3c:	003b      	movs	r3, r7
 8010a3e:	2000      	movs	r0, #0
 8010a40:	4968      	ldr	r1, [pc, #416]	; (8010be4 <_dtoa_r+0x6f8>)
 8010a42:	f7f1 f8d5 	bl	8001bf0 <__aeabi_dsub>
 8010a46:	0022      	movs	r2, r4
 8010a48:	002b      	movs	r3, r5
 8010a4a:	f7ef fd03 	bl	8000454 <__aeabi_dcmplt>
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	d000      	beq.n	8010a54 <_dtoa_r+0x568>
 8010a52:	e0d7      	b.n	8010c04 <_dtoa_r+0x718>
 8010a54:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010a56:	9a08      	ldr	r2, [sp, #32]
 8010a58:	4293      	cmp	r3, r2
 8010a5a:	d100      	bne.n	8010a5e <_dtoa_r+0x572>
 8010a5c:	e771      	b.n	8010942 <_dtoa_r+0x456>
 8010a5e:	2200      	movs	r2, #0
 8010a60:	0020      	movs	r0, r4
 8010a62:	0029      	movs	r1, r5
 8010a64:	4b60      	ldr	r3, [pc, #384]	; (8010be8 <_dtoa_r+0x6fc>)
 8010a66:	f7f0 fe01 	bl	800166c <__aeabi_dmul>
 8010a6a:	4b5f      	ldr	r3, [pc, #380]	; (8010be8 <_dtoa_r+0x6fc>)
 8010a6c:	0004      	movs	r4, r0
 8010a6e:	000d      	movs	r5, r1
 8010a70:	0030      	movs	r0, r6
 8010a72:	0039      	movs	r1, r7
 8010a74:	2200      	movs	r2, #0
 8010a76:	f7f0 fdf9 	bl	800166c <__aeabi_dmul>
 8010a7a:	9b08      	ldr	r3, [sp, #32]
 8010a7c:	0006      	movs	r6, r0
 8010a7e:	000f      	movs	r7, r1
 8010a80:	9314      	str	r3, [sp, #80]	; 0x50
 8010a82:	e7be      	b.n	8010a02 <_dtoa_r+0x516>
 8010a84:	0020      	movs	r0, r4
 8010a86:	0029      	movs	r1, r5
 8010a88:	f7f0 fdf0 	bl	800166c <__aeabi_dmul>
 8010a8c:	9a06      	ldr	r2, [sp, #24]
 8010a8e:	9b06      	ldr	r3, [sp, #24]
 8010a90:	4694      	mov	ip, r2
 8010a92:	9308      	str	r3, [sp, #32]
 8010a94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a96:	9014      	str	r0, [sp, #80]	; 0x50
 8010a98:	9115      	str	r1, [sp, #84]	; 0x54
 8010a9a:	4463      	add	r3, ip
 8010a9c:	9319      	str	r3, [sp, #100]	; 0x64
 8010a9e:	0030      	movs	r0, r6
 8010aa0:	0039      	movs	r1, r7
 8010aa2:	f7f1 fc45 	bl	8002330 <__aeabi_d2iz>
 8010aa6:	9018      	str	r0, [sp, #96]	; 0x60
 8010aa8:	f7f1 fc78 	bl	800239c <__aeabi_i2d>
 8010aac:	0002      	movs	r2, r0
 8010aae:	000b      	movs	r3, r1
 8010ab0:	0030      	movs	r0, r6
 8010ab2:	0039      	movs	r1, r7
 8010ab4:	f7f1 f89c 	bl	8001bf0 <__aeabi_dsub>
 8010ab8:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8010aba:	9b08      	ldr	r3, [sp, #32]
 8010abc:	3630      	adds	r6, #48	; 0x30
 8010abe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010ac0:	701e      	strb	r6, [r3, #0]
 8010ac2:	3301      	adds	r3, #1
 8010ac4:	0004      	movs	r4, r0
 8010ac6:	000d      	movs	r5, r1
 8010ac8:	9308      	str	r3, [sp, #32]
 8010aca:	4293      	cmp	r3, r2
 8010acc:	d12d      	bne.n	8010b2a <_dtoa_r+0x63e>
 8010ace:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010ad0:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010ad2:	9a06      	ldr	r2, [sp, #24]
 8010ad4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010ad6:	4694      	mov	ip, r2
 8010ad8:	4463      	add	r3, ip
 8010ada:	2200      	movs	r2, #0
 8010adc:	9308      	str	r3, [sp, #32]
 8010ade:	4b47      	ldr	r3, [pc, #284]	; (8010bfc <_dtoa_r+0x710>)
 8010ae0:	f7ef fe6a 	bl	80007b8 <__aeabi_dadd>
 8010ae4:	0002      	movs	r2, r0
 8010ae6:	000b      	movs	r3, r1
 8010ae8:	0020      	movs	r0, r4
 8010aea:	0029      	movs	r1, r5
 8010aec:	f7ef fcc6 	bl	800047c <__aeabi_dcmpgt>
 8010af0:	2800      	cmp	r0, #0
 8010af2:	d000      	beq.n	8010af6 <_dtoa_r+0x60a>
 8010af4:	e086      	b.n	8010c04 <_dtoa_r+0x718>
 8010af6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010af8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010afa:	2000      	movs	r0, #0
 8010afc:	493f      	ldr	r1, [pc, #252]	; (8010bfc <_dtoa_r+0x710>)
 8010afe:	f7f1 f877 	bl	8001bf0 <__aeabi_dsub>
 8010b02:	0002      	movs	r2, r0
 8010b04:	000b      	movs	r3, r1
 8010b06:	0020      	movs	r0, r4
 8010b08:	0029      	movs	r1, r5
 8010b0a:	f7ef fca3 	bl	8000454 <__aeabi_dcmplt>
 8010b0e:	2800      	cmp	r0, #0
 8010b10:	d100      	bne.n	8010b14 <_dtoa_r+0x628>
 8010b12:	e716      	b.n	8010942 <_dtoa_r+0x456>
 8010b14:	9b08      	ldr	r3, [sp, #32]
 8010b16:	001a      	movs	r2, r3
 8010b18:	3a01      	subs	r2, #1
 8010b1a:	9208      	str	r2, [sp, #32]
 8010b1c:	7812      	ldrb	r2, [r2, #0]
 8010b1e:	2a30      	cmp	r2, #48	; 0x30
 8010b20:	d0f8      	beq.n	8010b14 <_dtoa_r+0x628>
 8010b22:	9308      	str	r3, [sp, #32]
 8010b24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010b26:	9303      	str	r3, [sp, #12]
 8010b28:	e046      	b.n	8010bb8 <_dtoa_r+0x6cc>
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	4b2e      	ldr	r3, [pc, #184]	; (8010be8 <_dtoa_r+0x6fc>)
 8010b2e:	f7f0 fd9d 	bl	800166c <__aeabi_dmul>
 8010b32:	0006      	movs	r6, r0
 8010b34:	000f      	movs	r7, r1
 8010b36:	e7b2      	b.n	8010a9e <_dtoa_r+0x5b2>
 8010b38:	9b06      	ldr	r3, [sp, #24]
 8010b3a:	9a06      	ldr	r2, [sp, #24]
 8010b3c:	930a      	str	r3, [sp, #40]	; 0x28
 8010b3e:	9b07      	ldr	r3, [sp, #28]
 8010b40:	9c08      	ldr	r4, [sp, #32]
 8010b42:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010b44:	3b01      	subs	r3, #1
 8010b46:	189b      	adds	r3, r3, r2
 8010b48:	930b      	str	r3, [sp, #44]	; 0x2c
 8010b4a:	0032      	movs	r2, r6
 8010b4c:	003b      	movs	r3, r7
 8010b4e:	0020      	movs	r0, r4
 8010b50:	0029      	movs	r1, r5
 8010b52:	f7f0 f991 	bl	8000e78 <__aeabi_ddiv>
 8010b56:	f7f1 fbeb 	bl	8002330 <__aeabi_d2iz>
 8010b5a:	9007      	str	r0, [sp, #28]
 8010b5c:	f7f1 fc1e 	bl	800239c <__aeabi_i2d>
 8010b60:	0032      	movs	r2, r6
 8010b62:	003b      	movs	r3, r7
 8010b64:	f7f0 fd82 	bl	800166c <__aeabi_dmul>
 8010b68:	0002      	movs	r2, r0
 8010b6a:	000b      	movs	r3, r1
 8010b6c:	0020      	movs	r0, r4
 8010b6e:	0029      	movs	r1, r5
 8010b70:	f7f1 f83e 	bl	8001bf0 <__aeabi_dsub>
 8010b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b76:	001a      	movs	r2, r3
 8010b78:	3201      	adds	r2, #1
 8010b7a:	920a      	str	r2, [sp, #40]	; 0x28
 8010b7c:	9208      	str	r2, [sp, #32]
 8010b7e:	9a07      	ldr	r2, [sp, #28]
 8010b80:	3230      	adds	r2, #48	; 0x30
 8010b82:	701a      	strb	r2, [r3, #0]
 8010b84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010b86:	429a      	cmp	r2, r3
 8010b88:	d14f      	bne.n	8010c2a <_dtoa_r+0x73e>
 8010b8a:	0002      	movs	r2, r0
 8010b8c:	000b      	movs	r3, r1
 8010b8e:	f7ef fe13 	bl	80007b8 <__aeabi_dadd>
 8010b92:	0032      	movs	r2, r6
 8010b94:	003b      	movs	r3, r7
 8010b96:	0004      	movs	r4, r0
 8010b98:	000d      	movs	r5, r1
 8010b9a:	f7ef fc6f 	bl	800047c <__aeabi_dcmpgt>
 8010b9e:	2800      	cmp	r0, #0
 8010ba0:	d12e      	bne.n	8010c00 <_dtoa_r+0x714>
 8010ba2:	0032      	movs	r2, r6
 8010ba4:	003b      	movs	r3, r7
 8010ba6:	0020      	movs	r0, r4
 8010ba8:	0029      	movs	r1, r5
 8010baa:	f7ef fc4d 	bl	8000448 <__aeabi_dcmpeq>
 8010bae:	2800      	cmp	r0, #0
 8010bb0:	d002      	beq.n	8010bb8 <_dtoa_r+0x6cc>
 8010bb2:	9b07      	ldr	r3, [sp, #28]
 8010bb4:	07de      	lsls	r6, r3, #31
 8010bb6:	d423      	bmi.n	8010c00 <_dtoa_r+0x714>
 8010bb8:	9905      	ldr	r1, [sp, #20]
 8010bba:	9804      	ldr	r0, [sp, #16]
 8010bbc:	f7fc f8fe 	bl	800cdbc <_Bfree>
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	9a08      	ldr	r2, [sp, #32]
 8010bc4:	7013      	strb	r3, [r2, #0]
 8010bc6:	9b03      	ldr	r3, [sp, #12]
 8010bc8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010bca:	3301      	adds	r3, #1
 8010bcc:	6013      	str	r3, [r2, #0]
 8010bce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d100      	bne.n	8010bd6 <_dtoa_r+0x6ea>
 8010bd4:	e4bd      	b.n	8010552 <_dtoa_r+0x66>
 8010bd6:	9a08      	ldr	r2, [sp, #32]
 8010bd8:	601a      	str	r2, [r3, #0]
 8010bda:	e4ba      	b.n	8010552 <_dtoa_r+0x66>
 8010bdc:	08014b28 	.word	0x08014b28
 8010be0:	08014b00 	.word	0x08014b00
 8010be4:	3ff00000 	.word	0x3ff00000
 8010be8:	40240000 	.word	0x40240000
 8010bec:	401c0000 	.word	0x401c0000
 8010bf0:	fcc00000 	.word	0xfcc00000
 8010bf4:	40140000 	.word	0x40140000
 8010bf8:	7cc00000 	.word	0x7cc00000
 8010bfc:	3fe00000 	.word	0x3fe00000
 8010c00:	9b03      	ldr	r3, [sp, #12]
 8010c02:	930e      	str	r3, [sp, #56]	; 0x38
 8010c04:	9b08      	ldr	r3, [sp, #32]
 8010c06:	9308      	str	r3, [sp, #32]
 8010c08:	3b01      	subs	r3, #1
 8010c0a:	781a      	ldrb	r2, [r3, #0]
 8010c0c:	2a39      	cmp	r2, #57	; 0x39
 8010c0e:	d108      	bne.n	8010c22 <_dtoa_r+0x736>
 8010c10:	9a06      	ldr	r2, [sp, #24]
 8010c12:	429a      	cmp	r2, r3
 8010c14:	d1f7      	bne.n	8010c06 <_dtoa_r+0x71a>
 8010c16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010c18:	9906      	ldr	r1, [sp, #24]
 8010c1a:	3201      	adds	r2, #1
 8010c1c:	920e      	str	r2, [sp, #56]	; 0x38
 8010c1e:	2230      	movs	r2, #48	; 0x30
 8010c20:	700a      	strb	r2, [r1, #0]
 8010c22:	781a      	ldrb	r2, [r3, #0]
 8010c24:	3201      	adds	r2, #1
 8010c26:	701a      	strb	r2, [r3, #0]
 8010c28:	e77c      	b.n	8010b24 <_dtoa_r+0x638>
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	4ba9      	ldr	r3, [pc, #676]	; (8010ed4 <_dtoa_r+0x9e8>)
 8010c2e:	f7f0 fd1d 	bl	800166c <__aeabi_dmul>
 8010c32:	2200      	movs	r2, #0
 8010c34:	2300      	movs	r3, #0
 8010c36:	0004      	movs	r4, r0
 8010c38:	000d      	movs	r5, r1
 8010c3a:	f7ef fc05 	bl	8000448 <__aeabi_dcmpeq>
 8010c3e:	2800      	cmp	r0, #0
 8010c40:	d100      	bne.n	8010c44 <_dtoa_r+0x758>
 8010c42:	e782      	b.n	8010b4a <_dtoa_r+0x65e>
 8010c44:	e7b8      	b.n	8010bb8 <_dtoa_r+0x6cc>
 8010c46:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010c48:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010c4a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010c4c:	2f00      	cmp	r7, #0
 8010c4e:	d012      	beq.n	8010c76 <_dtoa_r+0x78a>
 8010c50:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010c52:	2a01      	cmp	r2, #1
 8010c54:	dc6e      	bgt.n	8010d34 <_dtoa_r+0x848>
 8010c56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010c58:	2a00      	cmp	r2, #0
 8010c5a:	d065      	beq.n	8010d28 <_dtoa_r+0x83c>
 8010c5c:	4a9e      	ldr	r2, [pc, #632]	; (8010ed8 <_dtoa_r+0x9ec>)
 8010c5e:	189b      	adds	r3, r3, r2
 8010c60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010c62:	2101      	movs	r1, #1
 8010c64:	18d2      	adds	r2, r2, r3
 8010c66:	920a      	str	r2, [sp, #40]	; 0x28
 8010c68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c6a:	9804      	ldr	r0, [sp, #16]
 8010c6c:	18d3      	adds	r3, r2, r3
 8010c6e:	930c      	str	r3, [sp, #48]	; 0x30
 8010c70:	f7fc f986 	bl	800cf80 <__i2b>
 8010c74:	0007      	movs	r7, r0
 8010c76:	2c00      	cmp	r4, #0
 8010c78:	d00e      	beq.n	8010c98 <_dtoa_r+0x7ac>
 8010c7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	dd0b      	ble.n	8010c98 <_dtoa_r+0x7ac>
 8010c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c82:	0023      	movs	r3, r4
 8010c84:	4294      	cmp	r4, r2
 8010c86:	dd00      	ble.n	8010c8a <_dtoa_r+0x79e>
 8010c88:	0013      	movs	r3, r2
 8010c8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010c8c:	1ae4      	subs	r4, r4, r3
 8010c8e:	1ad2      	subs	r2, r2, r3
 8010c90:	920a      	str	r2, [sp, #40]	; 0x28
 8010c92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c94:	1ad3      	subs	r3, r2, r3
 8010c96:	930c      	str	r3, [sp, #48]	; 0x30
 8010c98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d01e      	beq.n	8010cdc <_dtoa_r+0x7f0>
 8010c9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d05c      	beq.n	8010d5e <_dtoa_r+0x872>
 8010ca4:	2d00      	cmp	r5, #0
 8010ca6:	dd10      	ble.n	8010cca <_dtoa_r+0x7de>
 8010ca8:	0039      	movs	r1, r7
 8010caa:	002a      	movs	r2, r5
 8010cac:	9804      	ldr	r0, [sp, #16]
 8010cae:	f7fc fa2f 	bl	800d110 <__pow5mult>
 8010cb2:	9a05      	ldr	r2, [sp, #20]
 8010cb4:	0001      	movs	r1, r0
 8010cb6:	0007      	movs	r7, r0
 8010cb8:	9804      	ldr	r0, [sp, #16]
 8010cba:	f7fc f979 	bl	800cfb0 <__multiply>
 8010cbe:	0006      	movs	r6, r0
 8010cc0:	9905      	ldr	r1, [sp, #20]
 8010cc2:	9804      	ldr	r0, [sp, #16]
 8010cc4:	f7fc f87a 	bl	800cdbc <_Bfree>
 8010cc8:	9605      	str	r6, [sp, #20]
 8010cca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ccc:	1b5a      	subs	r2, r3, r5
 8010cce:	42ab      	cmp	r3, r5
 8010cd0:	d004      	beq.n	8010cdc <_dtoa_r+0x7f0>
 8010cd2:	9905      	ldr	r1, [sp, #20]
 8010cd4:	9804      	ldr	r0, [sp, #16]
 8010cd6:	f7fc fa1b 	bl	800d110 <__pow5mult>
 8010cda:	9005      	str	r0, [sp, #20]
 8010cdc:	2101      	movs	r1, #1
 8010cde:	9804      	ldr	r0, [sp, #16]
 8010ce0:	f7fc f94e 	bl	800cf80 <__i2b>
 8010ce4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010ce6:	0006      	movs	r6, r0
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	dd3a      	ble.n	8010d62 <_dtoa_r+0x876>
 8010cec:	001a      	movs	r2, r3
 8010cee:	0001      	movs	r1, r0
 8010cf0:	9804      	ldr	r0, [sp, #16]
 8010cf2:	f7fc fa0d 	bl	800d110 <__pow5mult>
 8010cf6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010cf8:	0006      	movs	r6, r0
 8010cfa:	2500      	movs	r5, #0
 8010cfc:	2b01      	cmp	r3, #1
 8010cfe:	dc38      	bgt.n	8010d72 <_dtoa_r+0x886>
 8010d00:	2500      	movs	r5, #0
 8010d02:	9b08      	ldr	r3, [sp, #32]
 8010d04:	42ab      	cmp	r3, r5
 8010d06:	d130      	bne.n	8010d6a <_dtoa_r+0x87e>
 8010d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d0a:	031b      	lsls	r3, r3, #12
 8010d0c:	42ab      	cmp	r3, r5
 8010d0e:	d12c      	bne.n	8010d6a <_dtoa_r+0x87e>
 8010d10:	4b72      	ldr	r3, [pc, #456]	; (8010edc <_dtoa_r+0x9f0>)
 8010d12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d14:	4213      	tst	r3, r2
 8010d16:	d028      	beq.n	8010d6a <_dtoa_r+0x87e>
 8010d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d1a:	3501      	adds	r5, #1
 8010d1c:	3301      	adds	r3, #1
 8010d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8010d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d22:	3301      	adds	r3, #1
 8010d24:	930c      	str	r3, [sp, #48]	; 0x30
 8010d26:	e020      	b.n	8010d6a <_dtoa_r+0x87e>
 8010d28:	2336      	movs	r3, #54	; 0x36
 8010d2a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010d2c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010d2e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010d30:	1a9b      	subs	r3, r3, r2
 8010d32:	e795      	b.n	8010c60 <_dtoa_r+0x774>
 8010d34:	9b07      	ldr	r3, [sp, #28]
 8010d36:	1e5d      	subs	r5, r3, #1
 8010d38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d3a:	42ab      	cmp	r3, r5
 8010d3c:	db07      	blt.n	8010d4e <_dtoa_r+0x862>
 8010d3e:	1b5d      	subs	r5, r3, r5
 8010d40:	9b07      	ldr	r3, [sp, #28]
 8010d42:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	da8b      	bge.n	8010c60 <_dtoa_r+0x774>
 8010d48:	1ae4      	subs	r4, r4, r3
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	e788      	b.n	8010c60 <_dtoa_r+0x774>
 8010d4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010d52:	1aeb      	subs	r3, r5, r3
 8010d54:	18d3      	adds	r3, r2, r3
 8010d56:	950d      	str	r5, [sp, #52]	; 0x34
 8010d58:	9313      	str	r3, [sp, #76]	; 0x4c
 8010d5a:	2500      	movs	r5, #0
 8010d5c:	e7f0      	b.n	8010d40 <_dtoa_r+0x854>
 8010d5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010d60:	e7b7      	b.n	8010cd2 <_dtoa_r+0x7e6>
 8010d62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010d64:	2500      	movs	r5, #0
 8010d66:	2b01      	cmp	r3, #1
 8010d68:	ddca      	ble.n	8010d00 <_dtoa_r+0x814>
 8010d6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010d6c:	2001      	movs	r0, #1
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d008      	beq.n	8010d84 <_dtoa_r+0x898>
 8010d72:	6933      	ldr	r3, [r6, #16]
 8010d74:	3303      	adds	r3, #3
 8010d76:	009b      	lsls	r3, r3, #2
 8010d78:	18f3      	adds	r3, r6, r3
 8010d7a:	6858      	ldr	r0, [r3, #4]
 8010d7c:	f7fc f8b8 	bl	800cef0 <__hi0bits>
 8010d80:	2320      	movs	r3, #32
 8010d82:	1a18      	subs	r0, r3, r0
 8010d84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d86:	1818      	adds	r0, r3, r0
 8010d88:	0002      	movs	r2, r0
 8010d8a:	231f      	movs	r3, #31
 8010d8c:	401a      	ands	r2, r3
 8010d8e:	4218      	tst	r0, r3
 8010d90:	d047      	beq.n	8010e22 <_dtoa_r+0x936>
 8010d92:	3301      	adds	r3, #1
 8010d94:	1a9b      	subs	r3, r3, r2
 8010d96:	2b04      	cmp	r3, #4
 8010d98:	dd3f      	ble.n	8010e1a <_dtoa_r+0x92e>
 8010d9a:	231c      	movs	r3, #28
 8010d9c:	1a9b      	subs	r3, r3, r2
 8010d9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010da0:	18e4      	adds	r4, r4, r3
 8010da2:	18d2      	adds	r2, r2, r3
 8010da4:	920a      	str	r2, [sp, #40]	; 0x28
 8010da6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010da8:	18d3      	adds	r3, r2, r3
 8010daa:	930c      	str	r3, [sp, #48]	; 0x30
 8010dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	dd05      	ble.n	8010dbe <_dtoa_r+0x8d2>
 8010db2:	001a      	movs	r2, r3
 8010db4:	9905      	ldr	r1, [sp, #20]
 8010db6:	9804      	ldr	r0, [sp, #16]
 8010db8:	f7fc f9ec 	bl	800d194 <__lshift>
 8010dbc:	9005      	str	r0, [sp, #20]
 8010dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	dd05      	ble.n	8010dd0 <_dtoa_r+0x8e4>
 8010dc4:	0031      	movs	r1, r6
 8010dc6:	001a      	movs	r2, r3
 8010dc8:	9804      	ldr	r0, [sp, #16]
 8010dca:	f7fc f9e3 	bl	800d194 <__lshift>
 8010dce:	0006      	movs	r6, r0
 8010dd0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d027      	beq.n	8010e26 <_dtoa_r+0x93a>
 8010dd6:	0031      	movs	r1, r6
 8010dd8:	9805      	ldr	r0, [sp, #20]
 8010dda:	f7fc fa49 	bl	800d270 <__mcmp>
 8010dde:	2800      	cmp	r0, #0
 8010de0:	da21      	bge.n	8010e26 <_dtoa_r+0x93a>
 8010de2:	9b03      	ldr	r3, [sp, #12]
 8010de4:	220a      	movs	r2, #10
 8010de6:	3b01      	subs	r3, #1
 8010de8:	9303      	str	r3, [sp, #12]
 8010dea:	9905      	ldr	r1, [sp, #20]
 8010dec:	2300      	movs	r3, #0
 8010dee:	9804      	ldr	r0, [sp, #16]
 8010df0:	f7fb ffee 	bl	800cdd0 <__multadd>
 8010df4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010df6:	9005      	str	r0, [sp, #20]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d100      	bne.n	8010dfe <_dtoa_r+0x912>
 8010dfc:	e15d      	b.n	80110ba <_dtoa_r+0xbce>
 8010dfe:	2300      	movs	r3, #0
 8010e00:	0039      	movs	r1, r7
 8010e02:	220a      	movs	r2, #10
 8010e04:	9804      	ldr	r0, [sp, #16]
 8010e06:	f7fb ffe3 	bl	800cdd0 <__multadd>
 8010e0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e0c:	0007      	movs	r7, r0
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	dc49      	bgt.n	8010ea6 <_dtoa_r+0x9ba>
 8010e12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e14:	2b02      	cmp	r3, #2
 8010e16:	dc0e      	bgt.n	8010e36 <_dtoa_r+0x94a>
 8010e18:	e045      	b.n	8010ea6 <_dtoa_r+0x9ba>
 8010e1a:	2b04      	cmp	r3, #4
 8010e1c:	d0c6      	beq.n	8010dac <_dtoa_r+0x8c0>
 8010e1e:	331c      	adds	r3, #28
 8010e20:	e7bd      	b.n	8010d9e <_dtoa_r+0x8b2>
 8010e22:	0013      	movs	r3, r2
 8010e24:	e7fb      	b.n	8010e1e <_dtoa_r+0x932>
 8010e26:	9b07      	ldr	r3, [sp, #28]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	dc36      	bgt.n	8010e9a <_dtoa_r+0x9ae>
 8010e2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e2e:	2b02      	cmp	r3, #2
 8010e30:	dd33      	ble.n	8010e9a <_dtoa_r+0x9ae>
 8010e32:	9b07      	ldr	r3, [sp, #28]
 8010e34:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d10c      	bne.n	8010e56 <_dtoa_r+0x96a>
 8010e3c:	0031      	movs	r1, r6
 8010e3e:	2205      	movs	r2, #5
 8010e40:	9804      	ldr	r0, [sp, #16]
 8010e42:	f7fb ffc5 	bl	800cdd0 <__multadd>
 8010e46:	0006      	movs	r6, r0
 8010e48:	0001      	movs	r1, r0
 8010e4a:	9805      	ldr	r0, [sp, #20]
 8010e4c:	f7fc fa10 	bl	800d270 <__mcmp>
 8010e50:	2800      	cmp	r0, #0
 8010e52:	dd00      	ble.n	8010e56 <_dtoa_r+0x96a>
 8010e54:	e59f      	b.n	8010996 <_dtoa_r+0x4aa>
 8010e56:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010e58:	43db      	mvns	r3, r3
 8010e5a:	9303      	str	r3, [sp, #12]
 8010e5c:	9b06      	ldr	r3, [sp, #24]
 8010e5e:	9308      	str	r3, [sp, #32]
 8010e60:	2500      	movs	r5, #0
 8010e62:	0031      	movs	r1, r6
 8010e64:	9804      	ldr	r0, [sp, #16]
 8010e66:	f7fb ffa9 	bl	800cdbc <_Bfree>
 8010e6a:	2f00      	cmp	r7, #0
 8010e6c:	d100      	bne.n	8010e70 <_dtoa_r+0x984>
 8010e6e:	e6a3      	b.n	8010bb8 <_dtoa_r+0x6cc>
 8010e70:	2d00      	cmp	r5, #0
 8010e72:	d005      	beq.n	8010e80 <_dtoa_r+0x994>
 8010e74:	42bd      	cmp	r5, r7
 8010e76:	d003      	beq.n	8010e80 <_dtoa_r+0x994>
 8010e78:	0029      	movs	r1, r5
 8010e7a:	9804      	ldr	r0, [sp, #16]
 8010e7c:	f7fb ff9e 	bl	800cdbc <_Bfree>
 8010e80:	0039      	movs	r1, r7
 8010e82:	9804      	ldr	r0, [sp, #16]
 8010e84:	f7fb ff9a 	bl	800cdbc <_Bfree>
 8010e88:	e696      	b.n	8010bb8 <_dtoa_r+0x6cc>
 8010e8a:	2600      	movs	r6, #0
 8010e8c:	0037      	movs	r7, r6
 8010e8e:	e7e2      	b.n	8010e56 <_dtoa_r+0x96a>
 8010e90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010e92:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8010e94:	9303      	str	r3, [sp, #12]
 8010e96:	0037      	movs	r7, r6
 8010e98:	e57d      	b.n	8010996 <_dtoa_r+0x4aa>
 8010e9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d100      	bne.n	8010ea2 <_dtoa_r+0x9b6>
 8010ea0:	e0c3      	b.n	801102a <_dtoa_r+0xb3e>
 8010ea2:	9b07      	ldr	r3, [sp, #28]
 8010ea4:	930b      	str	r3, [sp, #44]	; 0x2c
 8010ea6:	2c00      	cmp	r4, #0
 8010ea8:	dd05      	ble.n	8010eb6 <_dtoa_r+0x9ca>
 8010eaa:	0039      	movs	r1, r7
 8010eac:	0022      	movs	r2, r4
 8010eae:	9804      	ldr	r0, [sp, #16]
 8010eb0:	f7fc f970 	bl	800d194 <__lshift>
 8010eb4:	0007      	movs	r7, r0
 8010eb6:	0038      	movs	r0, r7
 8010eb8:	2d00      	cmp	r5, #0
 8010eba:	d024      	beq.n	8010f06 <_dtoa_r+0xa1a>
 8010ebc:	6879      	ldr	r1, [r7, #4]
 8010ebe:	9804      	ldr	r0, [sp, #16]
 8010ec0:	f7fb ff54 	bl	800cd6c <_Balloc>
 8010ec4:	1e04      	subs	r4, r0, #0
 8010ec6:	d111      	bne.n	8010eec <_dtoa_r+0xa00>
 8010ec8:	0022      	movs	r2, r4
 8010eca:	4b05      	ldr	r3, [pc, #20]	; (8010ee0 <_dtoa_r+0x9f4>)
 8010ecc:	4805      	ldr	r0, [pc, #20]	; (8010ee4 <_dtoa_r+0x9f8>)
 8010ece:	4906      	ldr	r1, [pc, #24]	; (8010ee8 <_dtoa_r+0x9fc>)
 8010ed0:	e43c      	b.n	801074c <_dtoa_r+0x260>
 8010ed2:	46c0      	nop			; (mov r8, r8)
 8010ed4:	40240000 	.word	0x40240000
 8010ed8:	00000433 	.word	0x00000433
 8010edc:	7ff00000 	.word	0x7ff00000
 8010ee0:	08014a31 	.word	0x08014a31
 8010ee4:	08014cc1 	.word	0x08014cc1
 8010ee8:	000002ef 	.word	0x000002ef
 8010eec:	0039      	movs	r1, r7
 8010eee:	693a      	ldr	r2, [r7, #16]
 8010ef0:	310c      	adds	r1, #12
 8010ef2:	3202      	adds	r2, #2
 8010ef4:	0092      	lsls	r2, r2, #2
 8010ef6:	300c      	adds	r0, #12
 8010ef8:	f7fb fa9d 	bl	800c436 <memcpy>
 8010efc:	2201      	movs	r2, #1
 8010efe:	0021      	movs	r1, r4
 8010f00:	9804      	ldr	r0, [sp, #16]
 8010f02:	f7fc f947 	bl	800d194 <__lshift>
 8010f06:	9b06      	ldr	r3, [sp, #24]
 8010f08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010f0a:	9307      	str	r3, [sp, #28]
 8010f0c:	3b01      	subs	r3, #1
 8010f0e:	189b      	adds	r3, r3, r2
 8010f10:	2201      	movs	r2, #1
 8010f12:	003d      	movs	r5, r7
 8010f14:	0007      	movs	r7, r0
 8010f16:	930e      	str	r3, [sp, #56]	; 0x38
 8010f18:	9b08      	ldr	r3, [sp, #32]
 8010f1a:	4013      	ands	r3, r2
 8010f1c:	930d      	str	r3, [sp, #52]	; 0x34
 8010f1e:	0031      	movs	r1, r6
 8010f20:	9805      	ldr	r0, [sp, #20]
 8010f22:	f7ff fa53 	bl	80103cc <quorem>
 8010f26:	0029      	movs	r1, r5
 8010f28:	0004      	movs	r4, r0
 8010f2a:	900b      	str	r0, [sp, #44]	; 0x2c
 8010f2c:	9805      	ldr	r0, [sp, #20]
 8010f2e:	f7fc f99f 	bl	800d270 <__mcmp>
 8010f32:	003a      	movs	r2, r7
 8010f34:	900c      	str	r0, [sp, #48]	; 0x30
 8010f36:	0031      	movs	r1, r6
 8010f38:	9804      	ldr	r0, [sp, #16]
 8010f3a:	f7fc f9b5 	bl	800d2a8 <__mdiff>
 8010f3e:	2201      	movs	r2, #1
 8010f40:	68c3      	ldr	r3, [r0, #12]
 8010f42:	3430      	adds	r4, #48	; 0x30
 8010f44:	9008      	str	r0, [sp, #32]
 8010f46:	920a      	str	r2, [sp, #40]	; 0x28
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d104      	bne.n	8010f56 <_dtoa_r+0xa6a>
 8010f4c:	0001      	movs	r1, r0
 8010f4e:	9805      	ldr	r0, [sp, #20]
 8010f50:	f7fc f98e 	bl	800d270 <__mcmp>
 8010f54:	900a      	str	r0, [sp, #40]	; 0x28
 8010f56:	9908      	ldr	r1, [sp, #32]
 8010f58:	9804      	ldr	r0, [sp, #16]
 8010f5a:	f7fb ff2f 	bl	800cdbc <_Bfree>
 8010f5e:	9b07      	ldr	r3, [sp, #28]
 8010f60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010f62:	3301      	adds	r3, #1
 8010f64:	9308      	str	r3, [sp, #32]
 8010f66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010f68:	4313      	orrs	r3, r2
 8010f6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010f6c:	4313      	orrs	r3, r2
 8010f6e:	d109      	bne.n	8010f84 <_dtoa_r+0xa98>
 8010f70:	2c39      	cmp	r4, #57	; 0x39
 8010f72:	d022      	beq.n	8010fba <_dtoa_r+0xace>
 8010f74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	dd01      	ble.n	8010f7e <_dtoa_r+0xa92>
 8010f7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8010f7c:	3431      	adds	r4, #49	; 0x31
 8010f7e:	9b07      	ldr	r3, [sp, #28]
 8010f80:	701c      	strb	r4, [r3, #0]
 8010f82:	e76e      	b.n	8010e62 <_dtoa_r+0x976>
 8010f84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	db04      	blt.n	8010f94 <_dtoa_r+0xaa8>
 8010f8a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010f8c:	4313      	orrs	r3, r2
 8010f8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010f90:	4313      	orrs	r3, r2
 8010f92:	d11e      	bne.n	8010fd2 <_dtoa_r+0xae6>
 8010f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	ddf1      	ble.n	8010f7e <_dtoa_r+0xa92>
 8010f9a:	9905      	ldr	r1, [sp, #20]
 8010f9c:	2201      	movs	r2, #1
 8010f9e:	9804      	ldr	r0, [sp, #16]
 8010fa0:	f7fc f8f8 	bl	800d194 <__lshift>
 8010fa4:	0031      	movs	r1, r6
 8010fa6:	9005      	str	r0, [sp, #20]
 8010fa8:	f7fc f962 	bl	800d270 <__mcmp>
 8010fac:	2800      	cmp	r0, #0
 8010fae:	dc02      	bgt.n	8010fb6 <_dtoa_r+0xaca>
 8010fb0:	d1e5      	bne.n	8010f7e <_dtoa_r+0xa92>
 8010fb2:	07e3      	lsls	r3, r4, #31
 8010fb4:	d5e3      	bpl.n	8010f7e <_dtoa_r+0xa92>
 8010fb6:	2c39      	cmp	r4, #57	; 0x39
 8010fb8:	d1df      	bne.n	8010f7a <_dtoa_r+0xa8e>
 8010fba:	2339      	movs	r3, #57	; 0x39
 8010fbc:	9a07      	ldr	r2, [sp, #28]
 8010fbe:	7013      	strb	r3, [r2, #0]
 8010fc0:	9b08      	ldr	r3, [sp, #32]
 8010fc2:	9308      	str	r3, [sp, #32]
 8010fc4:	3b01      	subs	r3, #1
 8010fc6:	781a      	ldrb	r2, [r3, #0]
 8010fc8:	2a39      	cmp	r2, #57	; 0x39
 8010fca:	d063      	beq.n	8011094 <_dtoa_r+0xba8>
 8010fcc:	3201      	adds	r2, #1
 8010fce:	701a      	strb	r2, [r3, #0]
 8010fd0:	e747      	b.n	8010e62 <_dtoa_r+0x976>
 8010fd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	dd03      	ble.n	8010fe0 <_dtoa_r+0xaf4>
 8010fd8:	2c39      	cmp	r4, #57	; 0x39
 8010fda:	d0ee      	beq.n	8010fba <_dtoa_r+0xace>
 8010fdc:	3401      	adds	r4, #1
 8010fde:	e7ce      	b.n	8010f7e <_dtoa_r+0xa92>
 8010fe0:	9b07      	ldr	r3, [sp, #28]
 8010fe2:	9a07      	ldr	r2, [sp, #28]
 8010fe4:	701c      	strb	r4, [r3, #0]
 8010fe6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010fe8:	4293      	cmp	r3, r2
 8010fea:	d03e      	beq.n	801106a <_dtoa_r+0xb7e>
 8010fec:	2300      	movs	r3, #0
 8010fee:	220a      	movs	r2, #10
 8010ff0:	9905      	ldr	r1, [sp, #20]
 8010ff2:	9804      	ldr	r0, [sp, #16]
 8010ff4:	f7fb feec 	bl	800cdd0 <__multadd>
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	9005      	str	r0, [sp, #20]
 8010ffc:	220a      	movs	r2, #10
 8010ffe:	0029      	movs	r1, r5
 8011000:	9804      	ldr	r0, [sp, #16]
 8011002:	42bd      	cmp	r5, r7
 8011004:	d106      	bne.n	8011014 <_dtoa_r+0xb28>
 8011006:	f7fb fee3 	bl	800cdd0 <__multadd>
 801100a:	0005      	movs	r5, r0
 801100c:	0007      	movs	r7, r0
 801100e:	9b08      	ldr	r3, [sp, #32]
 8011010:	9307      	str	r3, [sp, #28]
 8011012:	e784      	b.n	8010f1e <_dtoa_r+0xa32>
 8011014:	f7fb fedc 	bl	800cdd0 <__multadd>
 8011018:	0039      	movs	r1, r7
 801101a:	0005      	movs	r5, r0
 801101c:	2300      	movs	r3, #0
 801101e:	220a      	movs	r2, #10
 8011020:	9804      	ldr	r0, [sp, #16]
 8011022:	f7fb fed5 	bl	800cdd0 <__multadd>
 8011026:	0007      	movs	r7, r0
 8011028:	e7f1      	b.n	801100e <_dtoa_r+0xb22>
 801102a:	9b07      	ldr	r3, [sp, #28]
 801102c:	930b      	str	r3, [sp, #44]	; 0x2c
 801102e:	2500      	movs	r5, #0
 8011030:	0031      	movs	r1, r6
 8011032:	9805      	ldr	r0, [sp, #20]
 8011034:	f7ff f9ca 	bl	80103cc <quorem>
 8011038:	9b06      	ldr	r3, [sp, #24]
 801103a:	3030      	adds	r0, #48	; 0x30
 801103c:	5558      	strb	r0, [r3, r5]
 801103e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011040:	3501      	adds	r5, #1
 8011042:	0004      	movs	r4, r0
 8011044:	42ab      	cmp	r3, r5
 8011046:	dd07      	ble.n	8011058 <_dtoa_r+0xb6c>
 8011048:	2300      	movs	r3, #0
 801104a:	220a      	movs	r2, #10
 801104c:	9905      	ldr	r1, [sp, #20]
 801104e:	9804      	ldr	r0, [sp, #16]
 8011050:	f7fb febe 	bl	800cdd0 <__multadd>
 8011054:	9005      	str	r0, [sp, #20]
 8011056:	e7eb      	b.n	8011030 <_dtoa_r+0xb44>
 8011058:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801105a:	2301      	movs	r3, #1
 801105c:	2a00      	cmp	r2, #0
 801105e:	dd00      	ble.n	8011062 <_dtoa_r+0xb76>
 8011060:	0013      	movs	r3, r2
 8011062:	2500      	movs	r5, #0
 8011064:	9a06      	ldr	r2, [sp, #24]
 8011066:	18d3      	adds	r3, r2, r3
 8011068:	9308      	str	r3, [sp, #32]
 801106a:	9905      	ldr	r1, [sp, #20]
 801106c:	2201      	movs	r2, #1
 801106e:	9804      	ldr	r0, [sp, #16]
 8011070:	f7fc f890 	bl	800d194 <__lshift>
 8011074:	0031      	movs	r1, r6
 8011076:	9005      	str	r0, [sp, #20]
 8011078:	f7fc f8fa 	bl	800d270 <__mcmp>
 801107c:	2800      	cmp	r0, #0
 801107e:	dc9f      	bgt.n	8010fc0 <_dtoa_r+0xad4>
 8011080:	d101      	bne.n	8011086 <_dtoa_r+0xb9a>
 8011082:	07e4      	lsls	r4, r4, #31
 8011084:	d49c      	bmi.n	8010fc0 <_dtoa_r+0xad4>
 8011086:	9b08      	ldr	r3, [sp, #32]
 8011088:	9308      	str	r3, [sp, #32]
 801108a:	3b01      	subs	r3, #1
 801108c:	781a      	ldrb	r2, [r3, #0]
 801108e:	2a30      	cmp	r2, #48	; 0x30
 8011090:	d0fa      	beq.n	8011088 <_dtoa_r+0xb9c>
 8011092:	e6e6      	b.n	8010e62 <_dtoa_r+0x976>
 8011094:	9a06      	ldr	r2, [sp, #24]
 8011096:	429a      	cmp	r2, r3
 8011098:	d193      	bne.n	8010fc2 <_dtoa_r+0xad6>
 801109a:	9b03      	ldr	r3, [sp, #12]
 801109c:	3301      	adds	r3, #1
 801109e:	9303      	str	r3, [sp, #12]
 80110a0:	2331      	movs	r3, #49	; 0x31
 80110a2:	7013      	strb	r3, [r2, #0]
 80110a4:	e6dd      	b.n	8010e62 <_dtoa_r+0x976>
 80110a6:	4b09      	ldr	r3, [pc, #36]	; (80110cc <_dtoa_r+0xbe0>)
 80110a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80110aa:	9306      	str	r3, [sp, #24]
 80110ac:	4b08      	ldr	r3, [pc, #32]	; (80110d0 <_dtoa_r+0xbe4>)
 80110ae:	2a00      	cmp	r2, #0
 80110b0:	d001      	beq.n	80110b6 <_dtoa_r+0xbca>
 80110b2:	f7ff fa4c 	bl	801054e <_dtoa_r+0x62>
 80110b6:	f7ff fa4c 	bl	8010552 <_dtoa_r+0x66>
 80110ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80110bc:	2b00      	cmp	r3, #0
 80110be:	dcb6      	bgt.n	801102e <_dtoa_r+0xb42>
 80110c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80110c2:	2b02      	cmp	r3, #2
 80110c4:	dd00      	ble.n	80110c8 <_dtoa_r+0xbdc>
 80110c6:	e6b6      	b.n	8010e36 <_dtoa_r+0x94a>
 80110c8:	e7b1      	b.n	801102e <_dtoa_r+0xb42>
 80110ca:	46c0      	nop			; (mov r8, r8)
 80110cc:	08014cb4 	.word	0x08014cb4
 80110d0:	08014cbc 	.word	0x08014cbc

080110d4 <realloc>:
 80110d4:	b510      	push	{r4, lr}
 80110d6:	4b03      	ldr	r3, [pc, #12]	; (80110e4 <realloc+0x10>)
 80110d8:	000a      	movs	r2, r1
 80110da:	0001      	movs	r1, r0
 80110dc:	6818      	ldr	r0, [r3, #0]
 80110de:	f000 f803 	bl	80110e8 <_realloc_r>
 80110e2:	bd10      	pop	{r4, pc}
 80110e4:	200006d0 	.word	0x200006d0

080110e8 <_realloc_r>:
 80110e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110ea:	b087      	sub	sp, #28
 80110ec:	1e0c      	subs	r4, r1, #0
 80110ee:	9001      	str	r0, [sp, #4]
 80110f0:	9205      	str	r2, [sp, #20]
 80110f2:	d106      	bne.n	8011102 <_realloc_r+0x1a>
 80110f4:	0011      	movs	r1, r2
 80110f6:	f7f9 fd5f 	bl	800abb8 <_malloc_r>
 80110fa:	0007      	movs	r7, r0
 80110fc:	0038      	movs	r0, r7
 80110fe:	b007      	add	sp, #28
 8011100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011102:	9801      	ldr	r0, [sp, #4]
 8011104:	f7f9 ff6c 	bl	800afe0 <__malloc_lock>
 8011108:	0023      	movs	r3, r4
 801110a:	3b08      	subs	r3, #8
 801110c:	685f      	ldr	r7, [r3, #4]
 801110e:	9304      	str	r3, [sp, #16]
 8011110:	9b05      	ldr	r3, [sp, #20]
 8011112:	330b      	adds	r3, #11
 8011114:	2b16      	cmp	r3, #22
 8011116:	d908      	bls.n	801112a <_realloc_r+0x42>
 8011118:	2207      	movs	r2, #7
 801111a:	4393      	bics	r3, r2
 801111c:	9300      	str	r3, [sp, #0]
 801111e:	d506      	bpl.n	801112e <_realloc_r+0x46>
 8011120:	230c      	movs	r3, #12
 8011122:	9a01      	ldr	r2, [sp, #4]
 8011124:	2700      	movs	r7, #0
 8011126:	6013      	str	r3, [r2, #0]
 8011128:	e7e8      	b.n	80110fc <_realloc_r+0x14>
 801112a:	2310      	movs	r3, #16
 801112c:	9300      	str	r3, [sp, #0]
 801112e:	9b00      	ldr	r3, [sp, #0]
 8011130:	9a05      	ldr	r2, [sp, #20]
 8011132:	4293      	cmp	r3, r2
 8011134:	d3f4      	bcc.n	8011120 <_realloc_r+0x38>
 8011136:	9b04      	ldr	r3, [sp, #16]
 8011138:	003a      	movs	r2, r7
 801113a:	9302      	str	r3, [sp, #8]
 801113c:	2303      	movs	r3, #3
 801113e:	439a      	bics	r2, r3
 8011140:	9b00      	ldr	r3, [sp, #0]
 8011142:	9203      	str	r2, [sp, #12]
 8011144:	4293      	cmp	r3, r2
 8011146:	dc00      	bgt.n	801114a <_realloc_r+0x62>
 8011148:	e169      	b.n	801141e <_realloc_r+0x336>
 801114a:	9b04      	ldr	r3, [sp, #16]
 801114c:	48b8      	ldr	r0, [pc, #736]	; (8011430 <_realloc_r+0x348>)
 801114e:	189b      	adds	r3, r3, r2
 8011150:	6882      	ldr	r2, [r0, #8]
 8011152:	4694      	mov	ip, r2
 8011154:	685a      	ldr	r2, [r3, #4]
 8011156:	459c      	cmp	ip, r3
 8011158:	d006      	beq.n	8011168 <_realloc_r+0x80>
 801115a:	2501      	movs	r5, #1
 801115c:	0011      	movs	r1, r2
 801115e:	43a9      	bics	r1, r5
 8011160:	1859      	adds	r1, r3, r1
 8011162:	6849      	ldr	r1, [r1, #4]
 8011164:	4229      	tst	r1, r5
 8011166:	d144      	bne.n	80111f2 <_realloc_r+0x10a>
 8011168:	2103      	movs	r1, #3
 801116a:	438a      	bics	r2, r1
 801116c:	9903      	ldr	r1, [sp, #12]
 801116e:	188e      	adds	r6, r1, r2
 8011170:	9900      	ldr	r1, [sp, #0]
 8011172:	459c      	cmp	ip, r3
 8011174:	d117      	bne.n	80111a6 <_realloc_r+0xbe>
 8011176:	3110      	adds	r1, #16
 8011178:	42b1      	cmp	r1, r6
 801117a:	dc3c      	bgt.n	80111f6 <_realloc_r+0x10e>
 801117c:	9a00      	ldr	r2, [sp, #0]
 801117e:	2101      	movs	r1, #1
 8011180:	4694      	mov	ip, r2
 8011182:	1ab6      	subs	r6, r6, r2
 8011184:	0022      	movs	r2, r4
 8011186:	9b04      	ldr	r3, [sp, #16]
 8011188:	430e      	orrs	r6, r1
 801118a:	4463      	add	r3, ip
 801118c:	6083      	str	r3, [r0, #8]
 801118e:	3a08      	subs	r2, #8
 8011190:	605e      	str	r6, [r3, #4]
 8011192:	6853      	ldr	r3, [r2, #4]
 8011194:	9801      	ldr	r0, [sp, #4]
 8011196:	400b      	ands	r3, r1
 8011198:	4661      	mov	r1, ip
 801119a:	430b      	orrs	r3, r1
 801119c:	6053      	str	r3, [r2, #4]
 801119e:	f7f9 ff27 	bl	800aff0 <__malloc_unlock>
 80111a2:	0027      	movs	r7, r4
 80111a4:	e7aa      	b.n	80110fc <_realloc_r+0x14>
 80111a6:	42b1      	cmp	r1, r6
 80111a8:	dc25      	bgt.n	80111f6 <_realloc_r+0x10e>
 80111aa:	68da      	ldr	r2, [r3, #12]
 80111ac:	689b      	ldr	r3, [r3, #8]
 80111ae:	60da      	str	r2, [r3, #12]
 80111b0:	6093      	str	r3, [r2, #8]
 80111b2:	9b00      	ldr	r3, [sp, #0]
 80111b4:	9a02      	ldr	r2, [sp, #8]
 80111b6:	1af4      	subs	r4, r6, r3
 80111b8:	9b02      	ldr	r3, [sp, #8]
 80111ba:	1992      	adds	r2, r2, r6
 80111bc:	6858      	ldr	r0, [r3, #4]
 80111be:	2301      	movs	r3, #1
 80111c0:	4018      	ands	r0, r3
 80111c2:	2c0f      	cmp	r4, #15
 80111c4:	d800      	bhi.n	80111c8 <_realloc_r+0xe0>
 80111c6:	e12c      	b.n	8011422 <_realloc_r+0x33a>
 80111c8:	9d00      	ldr	r5, [sp, #0]
 80111ca:	9902      	ldr	r1, [sp, #8]
 80111cc:	4328      	orrs	r0, r5
 80111ce:	1949      	adds	r1, r1, r5
 80111d0:	9d02      	ldr	r5, [sp, #8]
 80111d2:	431c      	orrs	r4, r3
 80111d4:	6068      	str	r0, [r5, #4]
 80111d6:	604c      	str	r4, [r1, #4]
 80111d8:	6850      	ldr	r0, [r2, #4]
 80111da:	3108      	adds	r1, #8
 80111dc:	4303      	orrs	r3, r0
 80111de:	6053      	str	r3, [r2, #4]
 80111e0:	9801      	ldr	r0, [sp, #4]
 80111e2:	f7fb f9a3 	bl	800c52c <_free_r>
 80111e6:	9801      	ldr	r0, [sp, #4]
 80111e8:	f7f9 ff02 	bl	800aff0 <__malloc_unlock>
 80111ec:	9f02      	ldr	r7, [sp, #8]
 80111ee:	3708      	adds	r7, #8
 80111f0:	e784      	b.n	80110fc <_realloc_r+0x14>
 80111f2:	2200      	movs	r2, #0
 80111f4:	0013      	movs	r3, r2
 80111f6:	07ff      	lsls	r7, r7, #31
 80111f8:	d500      	bpl.n	80111fc <_realloc_r+0x114>
 80111fa:	e0c6      	b.n	801138a <_realloc_r+0x2a2>
 80111fc:	0021      	movs	r1, r4
 80111fe:	2003      	movs	r0, #3
 8011200:	3908      	subs	r1, #8
 8011202:	680d      	ldr	r5, [r1, #0]
 8011204:	9904      	ldr	r1, [sp, #16]
 8011206:	1b4d      	subs	r5, r1, r5
 8011208:	6869      	ldr	r1, [r5, #4]
 801120a:	4381      	bics	r1, r0
 801120c:	9803      	ldr	r0, [sp, #12]
 801120e:	180f      	adds	r7, r1, r0
 8011210:	2b00      	cmp	r3, #0
 8011212:	d100      	bne.n	8011216 <_realloc_r+0x12e>
 8011214:	e084      	b.n	8011320 <_realloc_r+0x238>
 8011216:	19d6      	adds	r6, r2, r7
 8011218:	459c      	cmp	ip, r3
 801121a:	d148      	bne.n	80112ae <_realloc_r+0x1c6>
 801121c:	9b00      	ldr	r3, [sp, #0]
 801121e:	3310      	adds	r3, #16
 8011220:	42b3      	cmp	r3, r6
 8011222:	dc7d      	bgt.n	8011320 <_realloc_r+0x238>
 8011224:	68aa      	ldr	r2, [r5, #8]
 8011226:	68eb      	ldr	r3, [r5, #12]
 8011228:	002f      	movs	r7, r5
 801122a:	60d3      	str	r3, [r2, #12]
 801122c:	609a      	str	r2, [r3, #8]
 801122e:	0002      	movs	r2, r0
 8011230:	3a04      	subs	r2, #4
 8011232:	3708      	adds	r7, #8
 8011234:	2a24      	cmp	r2, #36	; 0x24
 8011236:	d835      	bhi.n	80112a4 <_realloc_r+0x1bc>
 8011238:	003b      	movs	r3, r7
 801123a:	2a13      	cmp	r2, #19
 801123c:	d908      	bls.n	8011250 <_realloc_r+0x168>
 801123e:	6823      	ldr	r3, [r4, #0]
 8011240:	60ab      	str	r3, [r5, #8]
 8011242:	6863      	ldr	r3, [r4, #4]
 8011244:	60eb      	str	r3, [r5, #12]
 8011246:	2a1b      	cmp	r2, #27
 8011248:	d81a      	bhi.n	8011280 <_realloc_r+0x198>
 801124a:	002b      	movs	r3, r5
 801124c:	3408      	adds	r4, #8
 801124e:	3310      	adds	r3, #16
 8011250:	6822      	ldr	r2, [r4, #0]
 8011252:	601a      	str	r2, [r3, #0]
 8011254:	6862      	ldr	r2, [r4, #4]
 8011256:	605a      	str	r2, [r3, #4]
 8011258:	68a2      	ldr	r2, [r4, #8]
 801125a:	609a      	str	r2, [r3, #8]
 801125c:	9b00      	ldr	r3, [sp, #0]
 801125e:	4a74      	ldr	r2, [pc, #464]	; (8011430 <_realloc_r+0x348>)
 8011260:	18eb      	adds	r3, r5, r3
 8011262:	6093      	str	r3, [r2, #8]
 8011264:	9a00      	ldr	r2, [sp, #0]
 8011266:	1ab6      	subs	r6, r6, r2
 8011268:	2201      	movs	r2, #1
 801126a:	4316      	orrs	r6, r2
 801126c:	605e      	str	r6, [r3, #4]
 801126e:	686b      	ldr	r3, [r5, #4]
 8011270:	4013      	ands	r3, r2
 8011272:	9a00      	ldr	r2, [sp, #0]
 8011274:	4313      	orrs	r3, r2
 8011276:	606b      	str	r3, [r5, #4]
 8011278:	9801      	ldr	r0, [sp, #4]
 801127a:	f7f9 feb9 	bl	800aff0 <__malloc_unlock>
 801127e:	e73d      	b.n	80110fc <_realloc_r+0x14>
 8011280:	68a3      	ldr	r3, [r4, #8]
 8011282:	612b      	str	r3, [r5, #16]
 8011284:	68e3      	ldr	r3, [r4, #12]
 8011286:	616b      	str	r3, [r5, #20]
 8011288:	2a24      	cmp	r2, #36	; 0x24
 801128a:	d003      	beq.n	8011294 <_realloc_r+0x1ac>
 801128c:	002b      	movs	r3, r5
 801128e:	3410      	adds	r4, #16
 8011290:	3318      	adds	r3, #24
 8011292:	e7dd      	b.n	8011250 <_realloc_r+0x168>
 8011294:	6923      	ldr	r3, [r4, #16]
 8011296:	61ab      	str	r3, [r5, #24]
 8011298:	002b      	movs	r3, r5
 801129a:	6962      	ldr	r2, [r4, #20]
 801129c:	3320      	adds	r3, #32
 801129e:	61ea      	str	r2, [r5, #28]
 80112a0:	3418      	adds	r4, #24
 80112a2:	e7d5      	b.n	8011250 <_realloc_r+0x168>
 80112a4:	0021      	movs	r1, r4
 80112a6:	0038      	movs	r0, r7
 80112a8:	f001 fb2f 	bl	801290a <memmove>
 80112ac:	e7d6      	b.n	801125c <_realloc_r+0x174>
 80112ae:	9a00      	ldr	r2, [sp, #0]
 80112b0:	42b2      	cmp	r2, r6
 80112b2:	dc35      	bgt.n	8011320 <_realloc_r+0x238>
 80112b4:	0028      	movs	r0, r5
 80112b6:	68da      	ldr	r2, [r3, #12]
 80112b8:	689b      	ldr	r3, [r3, #8]
 80112ba:	3008      	adds	r0, #8
 80112bc:	60da      	str	r2, [r3, #12]
 80112be:	6093      	str	r3, [r2, #8]
 80112c0:	68aa      	ldr	r2, [r5, #8]
 80112c2:	68eb      	ldr	r3, [r5, #12]
 80112c4:	60d3      	str	r3, [r2, #12]
 80112c6:	609a      	str	r2, [r3, #8]
 80112c8:	9a03      	ldr	r2, [sp, #12]
 80112ca:	3a04      	subs	r2, #4
 80112cc:	2a24      	cmp	r2, #36	; 0x24
 80112ce:	d823      	bhi.n	8011318 <_realloc_r+0x230>
 80112d0:	2a13      	cmp	r2, #19
 80112d2:	d907      	bls.n	80112e4 <_realloc_r+0x1fc>
 80112d4:	6823      	ldr	r3, [r4, #0]
 80112d6:	60ab      	str	r3, [r5, #8]
 80112d8:	6863      	ldr	r3, [r4, #4]
 80112da:	60eb      	str	r3, [r5, #12]
 80112dc:	2a1b      	cmp	r2, #27
 80112de:	d809      	bhi.n	80112f4 <_realloc_r+0x20c>
 80112e0:	3408      	adds	r4, #8
 80112e2:	3008      	adds	r0, #8
 80112e4:	6823      	ldr	r3, [r4, #0]
 80112e6:	6003      	str	r3, [r0, #0]
 80112e8:	6863      	ldr	r3, [r4, #4]
 80112ea:	6043      	str	r3, [r0, #4]
 80112ec:	68a3      	ldr	r3, [r4, #8]
 80112ee:	6083      	str	r3, [r0, #8]
 80112f0:	9502      	str	r5, [sp, #8]
 80112f2:	e75e      	b.n	80111b2 <_realloc_r+0xca>
 80112f4:	68a3      	ldr	r3, [r4, #8]
 80112f6:	612b      	str	r3, [r5, #16]
 80112f8:	68e3      	ldr	r3, [r4, #12]
 80112fa:	616b      	str	r3, [r5, #20]
 80112fc:	2a24      	cmp	r2, #36	; 0x24
 80112fe:	d003      	beq.n	8011308 <_realloc_r+0x220>
 8011300:	0028      	movs	r0, r5
 8011302:	3410      	adds	r4, #16
 8011304:	3018      	adds	r0, #24
 8011306:	e7ed      	b.n	80112e4 <_realloc_r+0x1fc>
 8011308:	0028      	movs	r0, r5
 801130a:	6923      	ldr	r3, [r4, #16]
 801130c:	3020      	adds	r0, #32
 801130e:	61ab      	str	r3, [r5, #24]
 8011310:	6963      	ldr	r3, [r4, #20]
 8011312:	3418      	adds	r4, #24
 8011314:	61eb      	str	r3, [r5, #28]
 8011316:	e7e5      	b.n	80112e4 <_realloc_r+0x1fc>
 8011318:	0021      	movs	r1, r4
 801131a:	f001 faf6 	bl	801290a <memmove>
 801131e:	e7e7      	b.n	80112f0 <_realloc_r+0x208>
 8011320:	9b00      	ldr	r3, [sp, #0]
 8011322:	42bb      	cmp	r3, r7
 8011324:	dc31      	bgt.n	801138a <_realloc_r+0x2a2>
 8011326:	0028      	movs	r0, r5
 8011328:	68aa      	ldr	r2, [r5, #8]
 801132a:	68eb      	ldr	r3, [r5, #12]
 801132c:	3008      	adds	r0, #8
 801132e:	60d3      	str	r3, [r2, #12]
 8011330:	609a      	str	r2, [r3, #8]
 8011332:	9a03      	ldr	r2, [sp, #12]
 8011334:	3a04      	subs	r2, #4
 8011336:	2a24      	cmp	r2, #36	; 0x24
 8011338:	d823      	bhi.n	8011382 <_realloc_r+0x29a>
 801133a:	2a13      	cmp	r2, #19
 801133c:	d907      	bls.n	801134e <_realloc_r+0x266>
 801133e:	6823      	ldr	r3, [r4, #0]
 8011340:	60ab      	str	r3, [r5, #8]
 8011342:	6863      	ldr	r3, [r4, #4]
 8011344:	60eb      	str	r3, [r5, #12]
 8011346:	2a1b      	cmp	r2, #27
 8011348:	d809      	bhi.n	801135e <_realloc_r+0x276>
 801134a:	3408      	adds	r4, #8
 801134c:	3008      	adds	r0, #8
 801134e:	6823      	ldr	r3, [r4, #0]
 8011350:	6003      	str	r3, [r0, #0]
 8011352:	6863      	ldr	r3, [r4, #4]
 8011354:	6043      	str	r3, [r0, #4]
 8011356:	68a3      	ldr	r3, [r4, #8]
 8011358:	6083      	str	r3, [r0, #8]
 801135a:	003e      	movs	r6, r7
 801135c:	e7c8      	b.n	80112f0 <_realloc_r+0x208>
 801135e:	68a3      	ldr	r3, [r4, #8]
 8011360:	612b      	str	r3, [r5, #16]
 8011362:	68e3      	ldr	r3, [r4, #12]
 8011364:	616b      	str	r3, [r5, #20]
 8011366:	2a24      	cmp	r2, #36	; 0x24
 8011368:	d003      	beq.n	8011372 <_realloc_r+0x28a>
 801136a:	0028      	movs	r0, r5
 801136c:	3410      	adds	r4, #16
 801136e:	3018      	adds	r0, #24
 8011370:	e7ed      	b.n	801134e <_realloc_r+0x266>
 8011372:	0028      	movs	r0, r5
 8011374:	6923      	ldr	r3, [r4, #16]
 8011376:	3020      	adds	r0, #32
 8011378:	61ab      	str	r3, [r5, #24]
 801137a:	6963      	ldr	r3, [r4, #20]
 801137c:	3418      	adds	r4, #24
 801137e:	61eb      	str	r3, [r5, #28]
 8011380:	e7e5      	b.n	801134e <_realloc_r+0x266>
 8011382:	0021      	movs	r1, r4
 8011384:	f001 fac1 	bl	801290a <memmove>
 8011388:	e7e7      	b.n	801135a <_realloc_r+0x272>
 801138a:	9905      	ldr	r1, [sp, #20]
 801138c:	9801      	ldr	r0, [sp, #4]
 801138e:	f7f9 fc13 	bl	800abb8 <_malloc_r>
 8011392:	1e07      	subs	r7, r0, #0
 8011394:	d100      	bne.n	8011398 <_realloc_r+0x2b0>
 8011396:	e76f      	b.n	8011278 <_realloc_r+0x190>
 8011398:	0023      	movs	r3, r4
 801139a:	2201      	movs	r2, #1
 801139c:	3b08      	subs	r3, #8
 801139e:	685b      	ldr	r3, [r3, #4]
 80113a0:	4393      	bics	r3, r2
 80113a2:	9a04      	ldr	r2, [sp, #16]
 80113a4:	18d3      	adds	r3, r2, r3
 80113a6:	0002      	movs	r2, r0
 80113a8:	3a08      	subs	r2, #8
 80113aa:	4293      	cmp	r3, r2
 80113ac:	d105      	bne.n	80113ba <_realloc_r+0x2d2>
 80113ae:	685e      	ldr	r6, [r3, #4]
 80113b0:	2303      	movs	r3, #3
 80113b2:	439e      	bics	r6, r3
 80113b4:	9b03      	ldr	r3, [sp, #12]
 80113b6:	18f6      	adds	r6, r6, r3
 80113b8:	e6fb      	b.n	80111b2 <_realloc_r+0xca>
 80113ba:	9a03      	ldr	r2, [sp, #12]
 80113bc:	3a04      	subs	r2, #4
 80113be:	2a24      	cmp	r2, #36	; 0x24
 80113c0:	d829      	bhi.n	8011416 <_realloc_r+0x32e>
 80113c2:	0003      	movs	r3, r0
 80113c4:	0021      	movs	r1, r4
 80113c6:	2a13      	cmp	r2, #19
 80113c8:	d908      	bls.n	80113dc <_realloc_r+0x2f4>
 80113ca:	6823      	ldr	r3, [r4, #0]
 80113cc:	6003      	str	r3, [r0, #0]
 80113ce:	6863      	ldr	r3, [r4, #4]
 80113d0:	6043      	str	r3, [r0, #4]
 80113d2:	2a1b      	cmp	r2, #27
 80113d4:	d80d      	bhi.n	80113f2 <_realloc_r+0x30a>
 80113d6:	0003      	movs	r3, r0
 80113d8:	3108      	adds	r1, #8
 80113da:	3308      	adds	r3, #8
 80113dc:	680a      	ldr	r2, [r1, #0]
 80113de:	601a      	str	r2, [r3, #0]
 80113e0:	684a      	ldr	r2, [r1, #4]
 80113e2:	605a      	str	r2, [r3, #4]
 80113e4:	688a      	ldr	r2, [r1, #8]
 80113e6:	609a      	str	r2, [r3, #8]
 80113e8:	0021      	movs	r1, r4
 80113ea:	9801      	ldr	r0, [sp, #4]
 80113ec:	f7fb f89e 	bl	800c52c <_free_r>
 80113f0:	e742      	b.n	8011278 <_realloc_r+0x190>
 80113f2:	68a3      	ldr	r3, [r4, #8]
 80113f4:	6083      	str	r3, [r0, #8]
 80113f6:	68e3      	ldr	r3, [r4, #12]
 80113f8:	60c3      	str	r3, [r0, #12]
 80113fa:	2a24      	cmp	r2, #36	; 0x24
 80113fc:	d003      	beq.n	8011406 <_realloc_r+0x31e>
 80113fe:	0003      	movs	r3, r0
 8011400:	3110      	adds	r1, #16
 8011402:	3310      	adds	r3, #16
 8011404:	e7ea      	b.n	80113dc <_realloc_r+0x2f4>
 8011406:	6923      	ldr	r3, [r4, #16]
 8011408:	3118      	adds	r1, #24
 801140a:	6103      	str	r3, [r0, #16]
 801140c:	0003      	movs	r3, r0
 801140e:	6962      	ldr	r2, [r4, #20]
 8011410:	3318      	adds	r3, #24
 8011412:	6142      	str	r2, [r0, #20]
 8011414:	e7e2      	b.n	80113dc <_realloc_r+0x2f4>
 8011416:	0021      	movs	r1, r4
 8011418:	f001 fa77 	bl	801290a <memmove>
 801141c:	e7e4      	b.n	80113e8 <_realloc_r+0x300>
 801141e:	9e03      	ldr	r6, [sp, #12]
 8011420:	e6c7      	b.n	80111b2 <_realloc_r+0xca>
 8011422:	9902      	ldr	r1, [sp, #8]
 8011424:	4306      	orrs	r6, r0
 8011426:	604e      	str	r6, [r1, #4]
 8011428:	6851      	ldr	r1, [r2, #4]
 801142a:	430b      	orrs	r3, r1
 801142c:	6053      	str	r3, [r2, #4]
 801142e:	e6da      	b.n	80111e6 <_realloc_r+0xfe>
 8011430:	20000028 	.word	0x20000028

08011434 <_strtoll_l.constprop.0>:
 8011434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011436:	b08d      	sub	sp, #52	; 0x34
 8011438:	9203      	str	r2, [sp, #12]
 801143a:	4a53      	ldr	r2, [pc, #332]	; (8011588 <_strtoll_l.constprop.0+0x154>)
 801143c:	001e      	movs	r6, r3
 801143e:	9102      	str	r1, [sp, #8]
 8011440:	000b      	movs	r3, r1
 8011442:	4694      	mov	ip, r2
 8011444:	2108      	movs	r1, #8
 8011446:	900a      	str	r0, [sp, #40]	; 0x28
 8011448:	001a      	movs	r2, r3
 801144a:	4660      	mov	r0, ip
 801144c:	7814      	ldrb	r4, [r2, #0]
 801144e:	3301      	adds	r3, #1
 8011450:	5d00      	ldrb	r0, [r0, r4]
 8011452:	001d      	movs	r5, r3
 8011454:	0007      	movs	r7, r0
 8011456:	400f      	ands	r7, r1
 8011458:	4208      	tst	r0, r1
 801145a:	d1f5      	bne.n	8011448 <_strtoll_l.constprop.0+0x14>
 801145c:	2c2d      	cmp	r4, #45	; 0x2d
 801145e:	d153      	bne.n	8011508 <_strtoll_l.constprop.0+0xd4>
 8011460:	781c      	ldrb	r4, [r3, #0]
 8011462:	2301      	movs	r3, #1
 8011464:	1c95      	adds	r5, r2, #2
 8011466:	9301      	str	r3, [sp, #4]
 8011468:	2e00      	cmp	r6, #0
 801146a:	d100      	bne.n	801146e <_strtoll_l.constprop.0+0x3a>
 801146c:	e086      	b.n	801157c <_strtoll_l.constprop.0+0x148>
 801146e:	2e10      	cmp	r6, #16
 8011470:	d10a      	bne.n	8011488 <_strtoll_l.constprop.0+0x54>
 8011472:	2c30      	cmp	r4, #48	; 0x30
 8011474:	d108      	bne.n	8011488 <_strtoll_l.constprop.0+0x54>
 8011476:	2220      	movs	r2, #32
 8011478:	782b      	ldrb	r3, [r5, #0]
 801147a:	4393      	bics	r3, r2
 801147c:	2b58      	cmp	r3, #88	; 0x58
 801147e:	d000      	beq.n	8011482 <_strtoll_l.constprop.0+0x4e>
 8011480:	e076      	b.n	8011570 <_strtoll_l.constprop.0+0x13c>
 8011482:	2610      	movs	r6, #16
 8011484:	786c      	ldrb	r4, [r5, #1]
 8011486:	3502      	adds	r5, #2
 8011488:	2001      	movs	r0, #1
 801148a:	2300      	movs	r3, #0
 801148c:	493f      	ldr	r1, [pc, #252]	; (801158c <_strtoll_l.constprop.0+0x158>)
 801148e:	9a01      	ldr	r2, [sp, #4]
 8011490:	4240      	negs	r0, r0
 8011492:	1812      	adds	r2, r2, r0
 8011494:	414b      	adcs	r3, r1
 8011496:	9204      	str	r2, [sp, #16]
 8011498:	9305      	str	r3, [sp, #20]
 801149a:	9804      	ldr	r0, [sp, #16]
 801149c:	9905      	ldr	r1, [sp, #20]
 801149e:	17f3      	asrs	r3, r6, #31
 80114a0:	0032      	movs	r2, r6
 80114a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80114a4:	f7ee fffe 	bl	80004a4 <__aeabi_uldivmod>
 80114a8:	2300      	movs	r3, #0
 80114aa:	000f      	movs	r7, r1
 80114ac:	9008      	str	r0, [sp, #32]
 80114ae:	2100      	movs	r1, #0
 80114b0:	2000      	movs	r0, #0
 80114b2:	9209      	str	r2, [sp, #36]	; 0x24
 80114b4:	0022      	movs	r2, r4
 80114b6:	3a30      	subs	r2, #48	; 0x30
 80114b8:	2a09      	cmp	r2, #9
 80114ba:	d82b      	bhi.n	8011514 <_strtoll_l.constprop.0+0xe0>
 80114bc:	0014      	movs	r4, r2
 80114be:	42a6      	cmp	r6, r4
 80114c0:	dd37      	ble.n	8011532 <_strtoll_l.constprop.0+0xfe>
 80114c2:	1c5a      	adds	r2, r3, #1
 80114c4:	d01d      	beq.n	8011502 <_strtoll_l.constprop.0+0xce>
 80114c6:	42b9      	cmp	r1, r7
 80114c8:	d830      	bhi.n	801152c <_strtoll_l.constprop.0+0xf8>
 80114ca:	d102      	bne.n	80114d2 <_strtoll_l.constprop.0+0x9e>
 80114cc:	9b08      	ldr	r3, [sp, #32]
 80114ce:	4298      	cmp	r0, r3
 80114d0:	d82c      	bhi.n	801152c <_strtoll_l.constprop.0+0xf8>
 80114d2:	9b08      	ldr	r3, [sp, #32]
 80114d4:	4283      	cmp	r3, r0
 80114d6:	d106      	bne.n	80114e6 <_strtoll_l.constprop.0+0xb2>
 80114d8:	428f      	cmp	r7, r1
 80114da:	d104      	bne.n	80114e6 <_strtoll_l.constprop.0+0xb2>
 80114dc:	2301      	movs	r3, #1
 80114de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80114e0:	425b      	negs	r3, r3
 80114e2:	42a2      	cmp	r2, r4
 80114e4:	db0d      	blt.n	8011502 <_strtoll_l.constprop.0+0xce>
 80114e6:	000b      	movs	r3, r1
 80114e8:	0002      	movs	r2, r0
 80114ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80114ec:	0030      	movs	r0, r6
 80114ee:	f7ee fff9 	bl	80004e4 <__aeabi_lmul>
 80114f2:	17e3      	asrs	r3, r4, #31
 80114f4:	9406      	str	r4, [sp, #24]
 80114f6:	9307      	str	r3, [sp, #28]
 80114f8:	9b06      	ldr	r3, [sp, #24]
 80114fa:	9c07      	ldr	r4, [sp, #28]
 80114fc:	18c0      	adds	r0, r0, r3
 80114fe:	4161      	adcs	r1, r4
 8011500:	2301      	movs	r3, #1
 8011502:	782c      	ldrb	r4, [r5, #0]
 8011504:	3501      	adds	r5, #1
 8011506:	e7d5      	b.n	80114b4 <_strtoll_l.constprop.0+0x80>
 8011508:	9701      	str	r7, [sp, #4]
 801150a:	2c2b      	cmp	r4, #43	; 0x2b
 801150c:	d1ac      	bne.n	8011468 <_strtoll_l.constprop.0+0x34>
 801150e:	781c      	ldrb	r4, [r3, #0]
 8011510:	1c95      	adds	r5, r2, #2
 8011512:	e7a9      	b.n	8011468 <_strtoll_l.constprop.0+0x34>
 8011514:	0022      	movs	r2, r4
 8011516:	3a41      	subs	r2, #65	; 0x41
 8011518:	2a19      	cmp	r2, #25
 801151a:	d801      	bhi.n	8011520 <_strtoll_l.constprop.0+0xec>
 801151c:	3c37      	subs	r4, #55	; 0x37
 801151e:	e7ce      	b.n	80114be <_strtoll_l.constprop.0+0x8a>
 8011520:	0022      	movs	r2, r4
 8011522:	3a61      	subs	r2, #97	; 0x61
 8011524:	2a19      	cmp	r2, #25
 8011526:	d804      	bhi.n	8011532 <_strtoll_l.constprop.0+0xfe>
 8011528:	3c57      	subs	r4, #87	; 0x57
 801152a:	e7c8      	b.n	80114be <_strtoll_l.constprop.0+0x8a>
 801152c:	2301      	movs	r3, #1
 801152e:	425b      	negs	r3, r3
 8011530:	e7e7      	b.n	8011502 <_strtoll_l.constprop.0+0xce>
 8011532:	1c5a      	adds	r2, r3, #1
 8011534:	d109      	bne.n	801154a <_strtoll_l.constprop.0+0x116>
 8011536:	9804      	ldr	r0, [sp, #16]
 8011538:	9905      	ldr	r1, [sp, #20]
 801153a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801153c:	3323      	adds	r3, #35	; 0x23
 801153e:	6013      	str	r3, [r2, #0]
 8011540:	9b03      	ldr	r3, [sp, #12]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d10e      	bne.n	8011564 <_strtoll_l.constprop.0+0x130>
 8011546:	b00d      	add	sp, #52	; 0x34
 8011548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801154a:	9a01      	ldr	r2, [sp, #4]
 801154c:	2a00      	cmp	r2, #0
 801154e:	d004      	beq.n	801155a <_strtoll_l.constprop.0+0x126>
 8011550:	0006      	movs	r6, r0
 8011552:	000f      	movs	r7, r1
 8011554:	2100      	movs	r1, #0
 8011556:	4270      	negs	r0, r6
 8011558:	41b9      	sbcs	r1, r7
 801155a:	9a03      	ldr	r2, [sp, #12]
 801155c:	2a00      	cmp	r2, #0
 801155e:	d0f2      	beq.n	8011546 <_strtoll_l.constprop.0+0x112>
 8011560:	2b00      	cmp	r3, #0
 8011562:	d001      	beq.n	8011568 <_strtoll_l.constprop.0+0x134>
 8011564:	1e6b      	subs	r3, r5, #1
 8011566:	9302      	str	r3, [sp, #8]
 8011568:	9b03      	ldr	r3, [sp, #12]
 801156a:	9a02      	ldr	r2, [sp, #8]
 801156c:	601a      	str	r2, [r3, #0]
 801156e:	e7ea      	b.n	8011546 <_strtoll_l.constprop.0+0x112>
 8011570:	2430      	movs	r4, #48	; 0x30
 8011572:	2e00      	cmp	r6, #0
 8011574:	d000      	beq.n	8011578 <_strtoll_l.constprop.0+0x144>
 8011576:	e787      	b.n	8011488 <_strtoll_l.constprop.0+0x54>
 8011578:	3608      	adds	r6, #8
 801157a:	e785      	b.n	8011488 <_strtoll_l.constprop.0+0x54>
 801157c:	2c30      	cmp	r4, #48	; 0x30
 801157e:	d100      	bne.n	8011582 <_strtoll_l.constprop.0+0x14e>
 8011580:	e779      	b.n	8011476 <_strtoll_l.constprop.0+0x42>
 8011582:	260a      	movs	r6, #10
 8011584:	e780      	b.n	8011488 <_strtoll_l.constprop.0+0x54>
 8011586:	46c0      	nop			; (mov r8, r8)
 8011588:	08014929 	.word	0x08014929
 801158c:	7fffffff 	.word	0x7fffffff

08011590 <_strtoll_r>:
 8011590:	b510      	push	{r4, lr}
 8011592:	f7ff ff4f 	bl	8011434 <_strtoll_l.constprop.0>
 8011596:	bd10      	pop	{r4, pc}

08011598 <_strtoull_l.constprop.0>:
 8011598:	b5f0      	push	{r4, r5, r6, r7, lr}
 801159a:	b08b      	sub	sp, #44	; 0x2c
 801159c:	9202      	str	r2, [sp, #8]
 801159e:	4a54      	ldr	r2, [pc, #336]	; (80116f0 <_strtoull_l.constprop.0+0x158>)
 80115a0:	001e      	movs	r6, r3
 80115a2:	9101      	str	r1, [sp, #4]
 80115a4:	000b      	movs	r3, r1
 80115a6:	4694      	mov	ip, r2
 80115a8:	2108      	movs	r1, #8
 80115aa:	9009      	str	r0, [sp, #36]	; 0x24
 80115ac:	001a      	movs	r2, r3
 80115ae:	4660      	mov	r0, ip
 80115b0:	7814      	ldrb	r4, [r2, #0]
 80115b2:	3301      	adds	r3, #1
 80115b4:	5d00      	ldrb	r0, [r0, r4]
 80115b6:	001d      	movs	r5, r3
 80115b8:	0007      	movs	r7, r0
 80115ba:	400f      	ands	r7, r1
 80115bc:	4208      	tst	r0, r1
 80115be:	d1f5      	bne.n	80115ac <_strtoull_l.constprop.0+0x14>
 80115c0:	2c2d      	cmp	r4, #45	; 0x2d
 80115c2:	d154      	bne.n	801166e <_strtoull_l.constprop.0+0xd6>
 80115c4:	781c      	ldrb	r4, [r3, #0]
 80115c6:	2301      	movs	r3, #1
 80115c8:	1c95      	adds	r5, r2, #2
 80115ca:	9306      	str	r3, [sp, #24]
 80115cc:	2e00      	cmp	r6, #0
 80115ce:	d100      	bne.n	80115d2 <_strtoull_l.constprop.0+0x3a>
 80115d0:	e088      	b.n	80116e4 <_strtoull_l.constprop.0+0x14c>
 80115d2:	2e10      	cmp	r6, #16
 80115d4:	d10a      	bne.n	80115ec <_strtoull_l.constprop.0+0x54>
 80115d6:	2c30      	cmp	r4, #48	; 0x30
 80115d8:	d108      	bne.n	80115ec <_strtoull_l.constprop.0+0x54>
 80115da:	2220      	movs	r2, #32
 80115dc:	782b      	ldrb	r3, [r5, #0]
 80115de:	4393      	bics	r3, r2
 80115e0:	2b58      	cmp	r3, #88	; 0x58
 80115e2:	d000      	beq.n	80115e6 <_strtoull_l.constprop.0+0x4e>
 80115e4:	e078      	b.n	80116d8 <_strtoull_l.constprop.0+0x140>
 80115e6:	2610      	movs	r6, #16
 80115e8:	786c      	ldrb	r4, [r5, #1]
 80115ea:	3502      	adds	r5, #2
 80115ec:	17f7      	asrs	r7, r6, #31
 80115ee:	0032      	movs	r2, r6
 80115f0:	003b      	movs	r3, r7
 80115f2:	2001      	movs	r0, #1
 80115f4:	4240      	negs	r0, r0
 80115f6:	17c1      	asrs	r1, r0, #31
 80115f8:	f7ee ff54 	bl	80004a4 <__aeabi_uldivmod>
 80115fc:	0032      	movs	r2, r6
 80115fe:	9007      	str	r0, [sp, #28]
 8011600:	9103      	str	r1, [sp, #12]
 8011602:	003b      	movs	r3, r7
 8011604:	2001      	movs	r0, #1
 8011606:	4240      	negs	r0, r0
 8011608:	17c1      	asrs	r1, r0, #31
 801160a:	f7ee ff4b 	bl	80004a4 <__aeabi_uldivmod>
 801160e:	2300      	movs	r3, #0
 8011610:	2000      	movs	r0, #0
 8011612:	2100      	movs	r1, #0
 8011614:	9208      	str	r2, [sp, #32]
 8011616:	0022      	movs	r2, r4
 8011618:	3a30      	subs	r2, #48	; 0x30
 801161a:	2a09      	cmp	r2, #9
 801161c:	d82d      	bhi.n	801167a <_strtoull_l.constprop.0+0xe2>
 801161e:	0014      	movs	r4, r2
 8011620:	42a6      	cmp	r6, r4
 8011622:	dd39      	ble.n	8011698 <_strtoull_l.constprop.0+0x100>
 8011624:	1c5a      	adds	r2, r3, #1
 8011626:	d01f      	beq.n	8011668 <_strtoull_l.constprop.0+0xd0>
 8011628:	9b03      	ldr	r3, [sp, #12]
 801162a:	4299      	cmp	r1, r3
 801162c:	d831      	bhi.n	8011692 <_strtoull_l.constprop.0+0xfa>
 801162e:	d102      	bne.n	8011636 <_strtoull_l.constprop.0+0x9e>
 8011630:	9b07      	ldr	r3, [sp, #28]
 8011632:	4298      	cmp	r0, r3
 8011634:	d82d      	bhi.n	8011692 <_strtoull_l.constprop.0+0xfa>
 8011636:	9b07      	ldr	r3, [sp, #28]
 8011638:	4283      	cmp	r3, r0
 801163a:	d107      	bne.n	801164c <_strtoull_l.constprop.0+0xb4>
 801163c:	9b03      	ldr	r3, [sp, #12]
 801163e:	428b      	cmp	r3, r1
 8011640:	d104      	bne.n	801164c <_strtoull_l.constprop.0+0xb4>
 8011642:	2301      	movs	r3, #1
 8011644:	9a08      	ldr	r2, [sp, #32]
 8011646:	425b      	negs	r3, r3
 8011648:	42a2      	cmp	r2, r4
 801164a:	db0d      	blt.n	8011668 <_strtoull_l.constprop.0+0xd0>
 801164c:	000b      	movs	r3, r1
 801164e:	0002      	movs	r2, r0
 8011650:	0039      	movs	r1, r7
 8011652:	0030      	movs	r0, r6
 8011654:	f7ee ff46 	bl	80004e4 <__aeabi_lmul>
 8011658:	17e3      	asrs	r3, r4, #31
 801165a:	9404      	str	r4, [sp, #16]
 801165c:	9305      	str	r3, [sp, #20]
 801165e:	9b04      	ldr	r3, [sp, #16]
 8011660:	9c05      	ldr	r4, [sp, #20]
 8011662:	18c0      	adds	r0, r0, r3
 8011664:	4161      	adcs	r1, r4
 8011666:	2301      	movs	r3, #1
 8011668:	782c      	ldrb	r4, [r5, #0]
 801166a:	3501      	adds	r5, #1
 801166c:	e7d3      	b.n	8011616 <_strtoull_l.constprop.0+0x7e>
 801166e:	9706      	str	r7, [sp, #24]
 8011670:	2c2b      	cmp	r4, #43	; 0x2b
 8011672:	d1ab      	bne.n	80115cc <_strtoull_l.constprop.0+0x34>
 8011674:	781c      	ldrb	r4, [r3, #0]
 8011676:	1c95      	adds	r5, r2, #2
 8011678:	e7a8      	b.n	80115cc <_strtoull_l.constprop.0+0x34>
 801167a:	0022      	movs	r2, r4
 801167c:	3a41      	subs	r2, #65	; 0x41
 801167e:	2a19      	cmp	r2, #25
 8011680:	d801      	bhi.n	8011686 <_strtoull_l.constprop.0+0xee>
 8011682:	3c37      	subs	r4, #55	; 0x37
 8011684:	e7cc      	b.n	8011620 <_strtoull_l.constprop.0+0x88>
 8011686:	0022      	movs	r2, r4
 8011688:	3a61      	subs	r2, #97	; 0x61
 801168a:	2a19      	cmp	r2, #25
 801168c:	d804      	bhi.n	8011698 <_strtoull_l.constprop.0+0x100>
 801168e:	3c57      	subs	r4, #87	; 0x57
 8011690:	e7c6      	b.n	8011620 <_strtoull_l.constprop.0+0x88>
 8011692:	2301      	movs	r3, #1
 8011694:	425b      	negs	r3, r3
 8011696:	e7e7      	b.n	8011668 <_strtoull_l.constprop.0+0xd0>
 8011698:	1c5a      	adds	r2, r3, #1
 801169a:	d10a      	bne.n	80116b2 <_strtoull_l.constprop.0+0x11a>
 801169c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801169e:	3323      	adds	r3, #35	; 0x23
 80116a0:	6013      	str	r3, [r2, #0]
 80116a2:	9b02      	ldr	r3, [sp, #8]
 80116a4:	2001      	movs	r0, #1
 80116a6:	4240      	negs	r0, r0
 80116a8:	17c1      	asrs	r1, r0, #31
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d10e      	bne.n	80116cc <_strtoull_l.constprop.0+0x134>
 80116ae:	b00b      	add	sp, #44	; 0x2c
 80116b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116b2:	9a06      	ldr	r2, [sp, #24]
 80116b4:	2a00      	cmp	r2, #0
 80116b6:	d004      	beq.n	80116c2 <_strtoull_l.constprop.0+0x12a>
 80116b8:	0006      	movs	r6, r0
 80116ba:	000f      	movs	r7, r1
 80116bc:	2100      	movs	r1, #0
 80116be:	4270      	negs	r0, r6
 80116c0:	41b9      	sbcs	r1, r7
 80116c2:	9a02      	ldr	r2, [sp, #8]
 80116c4:	2a00      	cmp	r2, #0
 80116c6:	d0f2      	beq.n	80116ae <_strtoull_l.constprop.0+0x116>
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d001      	beq.n	80116d0 <_strtoull_l.constprop.0+0x138>
 80116cc:	1e6b      	subs	r3, r5, #1
 80116ce:	9301      	str	r3, [sp, #4]
 80116d0:	9b02      	ldr	r3, [sp, #8]
 80116d2:	9a01      	ldr	r2, [sp, #4]
 80116d4:	601a      	str	r2, [r3, #0]
 80116d6:	e7ea      	b.n	80116ae <_strtoull_l.constprop.0+0x116>
 80116d8:	2430      	movs	r4, #48	; 0x30
 80116da:	2e00      	cmp	r6, #0
 80116dc:	d000      	beq.n	80116e0 <_strtoull_l.constprop.0+0x148>
 80116de:	e785      	b.n	80115ec <_strtoull_l.constprop.0+0x54>
 80116e0:	3608      	adds	r6, #8
 80116e2:	e783      	b.n	80115ec <_strtoull_l.constprop.0+0x54>
 80116e4:	2c30      	cmp	r4, #48	; 0x30
 80116e6:	d100      	bne.n	80116ea <_strtoull_l.constprop.0+0x152>
 80116e8:	e777      	b.n	80115da <_strtoull_l.constprop.0+0x42>
 80116ea:	260a      	movs	r6, #10
 80116ec:	e77e      	b.n	80115ec <_strtoull_l.constprop.0+0x54>
 80116ee:	46c0      	nop			; (mov r8, r8)
 80116f0:	08014929 	.word	0x08014929

080116f4 <_strtoull_r>:
 80116f4:	b510      	push	{r4, lr}
 80116f6:	f7ff ff4f 	bl	8011598 <_strtoull_l.constprop.0>
 80116fa:	bd10      	pop	{r4, pc}

080116fc <_mbrtowc_r>:
 80116fc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80116fe:	0004      	movs	r4, r0
 8011700:	0010      	movs	r0, r2
 8011702:	4a0b      	ldr	r2, [pc, #44]	; (8011730 <_mbrtowc_r+0x34>)
 8011704:	9d06      	ldr	r5, [sp, #24]
 8011706:	32e4      	adds	r2, #228	; 0xe4
 8011708:	6816      	ldr	r6, [r2, #0]
 801170a:	2800      	cmp	r0, #0
 801170c:	d10c      	bne.n	8011728 <_mbrtowc_r+0x2c>
 801170e:	2301      	movs	r3, #1
 8011710:	0001      	movs	r1, r0
 8011712:	4a08      	ldr	r2, [pc, #32]	; (8011734 <_mbrtowc_r+0x38>)
 8011714:	9500      	str	r5, [sp, #0]
 8011716:	0020      	movs	r0, r4
 8011718:	47b0      	blx	r6
 801171a:	1c43      	adds	r3, r0, #1
 801171c:	d103      	bne.n	8011726 <_mbrtowc_r+0x2a>
 801171e:	2300      	movs	r3, #0
 8011720:	602b      	str	r3, [r5, #0]
 8011722:	338a      	adds	r3, #138	; 0x8a
 8011724:	6023      	str	r3, [r4, #0]
 8011726:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8011728:	0002      	movs	r2, r0
 801172a:	9500      	str	r5, [sp, #0]
 801172c:	e7f3      	b.n	8011716 <_mbrtowc_r+0x1a>
 801172e:	46c0      	nop			; (mov r8, r8)
 8011730:	20000444 	.word	0x20000444
 8011734:	08014cb3 	.word	0x08014cb3

08011738 <iswspace>:
 8011738:	b510      	push	{r4, lr}
 801173a:	2100      	movs	r1, #0
 801173c:	f000 f802 	bl	8011744 <iswspace_l>
 8011740:	bd10      	pop	{r4, pc}
	...

08011744 <iswspace_l>:
 8011744:	0003      	movs	r3, r0
 8011746:	2000      	movs	r0, #0
 8011748:	2bff      	cmp	r3, #255	; 0xff
 801174a:	d803      	bhi.n	8011754 <iswspace_l+0x10>
 801174c:	4a02      	ldr	r2, [pc, #8]	; (8011758 <iswspace_l+0x14>)
 801174e:	5cd0      	ldrb	r0, [r2, r3]
 8011750:	2308      	movs	r3, #8
 8011752:	4018      	ands	r0, r3
 8011754:	4770      	bx	lr
 8011756:	46c0      	nop			; (mov r8, r8)
 8011758:	08014929 	.word	0x08014929

0801175c <fiprintf>:
 801175c:	b40e      	push	{r1, r2, r3}
 801175e:	b517      	push	{r0, r1, r2, r4, lr}
 8011760:	4c05      	ldr	r4, [pc, #20]	; (8011778 <fiprintf+0x1c>)
 8011762:	ab05      	add	r3, sp, #20
 8011764:	cb04      	ldmia	r3!, {r2}
 8011766:	0001      	movs	r1, r0
 8011768:	6820      	ldr	r0, [r4, #0]
 801176a:	9301      	str	r3, [sp, #4]
 801176c:	f000 f954 	bl	8011a18 <_vfiprintf_r>
 8011770:	bc1e      	pop	{r1, r2, r3, r4}
 8011772:	bc08      	pop	{r3}
 8011774:	b003      	add	sp, #12
 8011776:	4718      	bx	r3
 8011778:	200006d0 	.word	0x200006d0

0801177c <__ssprint_r>:
 801177c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801177e:	6813      	ldr	r3, [r2, #0]
 8011780:	b087      	sub	sp, #28
 8011782:	0017      	movs	r7, r2
 8011784:	9303      	str	r3, [sp, #12]
 8011786:	6893      	ldr	r3, [r2, #8]
 8011788:	2200      	movs	r2, #0
 801178a:	000c      	movs	r4, r1
 801178c:	9005      	str	r0, [sp, #20]
 801178e:	9202      	str	r2, [sp, #8]
 8011790:	9201      	str	r2, [sp, #4]
 8011792:	4293      	cmp	r3, r2
 8011794:	d10d      	bne.n	80117b2 <__ssprint_r+0x36>
 8011796:	2000      	movs	r0, #0
 8011798:	2300      	movs	r3, #0
 801179a:	607b      	str	r3, [r7, #4]
 801179c:	b007      	add	sp, #28
 801179e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117a0:	9b03      	ldr	r3, [sp, #12]
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	9302      	str	r3, [sp, #8]
 80117a6:	9b03      	ldr	r3, [sp, #12]
 80117a8:	685b      	ldr	r3, [r3, #4]
 80117aa:	9301      	str	r3, [sp, #4]
 80117ac:	9b03      	ldr	r3, [sp, #12]
 80117ae:	3308      	adds	r3, #8
 80117b0:	9303      	str	r3, [sp, #12]
 80117b2:	9a01      	ldr	r2, [sp, #4]
 80117b4:	68a6      	ldr	r6, [r4, #8]
 80117b6:	6823      	ldr	r3, [r4, #0]
 80117b8:	2a00      	cmp	r2, #0
 80117ba:	d0f1      	beq.n	80117a0 <__ssprint_r+0x24>
 80117bc:	42b2      	cmp	r2, r6
 80117be:	d32e      	bcc.n	801181e <__ssprint_r+0xa2>
 80117c0:	2190      	movs	r1, #144	; 0x90
 80117c2:	89a2      	ldrh	r2, [r4, #12]
 80117c4:	00c9      	lsls	r1, r1, #3
 80117c6:	420a      	tst	r2, r1
 80117c8:	d029      	beq.n	801181e <__ssprint_r+0xa2>
 80117ca:	2003      	movs	r0, #3
 80117cc:	6921      	ldr	r1, [r4, #16]
 80117ce:	1a5b      	subs	r3, r3, r1
 80117d0:	9304      	str	r3, [sp, #16]
 80117d2:	6963      	ldr	r3, [r4, #20]
 80117d4:	4343      	muls	r3, r0
 80117d6:	0fdd      	lsrs	r5, r3, #31
 80117d8:	18ed      	adds	r5, r5, r3
 80117da:	9b04      	ldr	r3, [sp, #16]
 80117dc:	9801      	ldr	r0, [sp, #4]
 80117de:	3301      	adds	r3, #1
 80117e0:	181b      	adds	r3, r3, r0
 80117e2:	106d      	asrs	r5, r5, #1
 80117e4:	42ab      	cmp	r3, r5
 80117e6:	d900      	bls.n	80117ea <__ssprint_r+0x6e>
 80117e8:	001d      	movs	r5, r3
 80117ea:	0552      	lsls	r2, r2, #21
 80117ec:	d532      	bpl.n	8011854 <__ssprint_r+0xd8>
 80117ee:	0029      	movs	r1, r5
 80117f0:	9805      	ldr	r0, [sp, #20]
 80117f2:	f7f9 f9e1 	bl	800abb8 <_malloc_r>
 80117f6:	1e06      	subs	r6, r0, #0
 80117f8:	d036      	beq.n	8011868 <__ssprint_r+0xec>
 80117fa:	9a04      	ldr	r2, [sp, #16]
 80117fc:	6921      	ldr	r1, [r4, #16]
 80117fe:	f7fa fe1a 	bl	800c436 <memcpy>
 8011802:	89a2      	ldrh	r2, [r4, #12]
 8011804:	4b1e      	ldr	r3, [pc, #120]	; (8011880 <__ssprint_r+0x104>)
 8011806:	401a      	ands	r2, r3
 8011808:	2380      	movs	r3, #128	; 0x80
 801180a:	4313      	orrs	r3, r2
 801180c:	81a3      	strh	r3, [r4, #12]
 801180e:	9b04      	ldr	r3, [sp, #16]
 8011810:	6126      	str	r6, [r4, #16]
 8011812:	18f6      	adds	r6, r6, r3
 8011814:	6026      	str	r6, [r4, #0]
 8011816:	6165      	str	r5, [r4, #20]
 8011818:	9e01      	ldr	r6, [sp, #4]
 801181a:	1aed      	subs	r5, r5, r3
 801181c:	60a5      	str	r5, [r4, #8]
 801181e:	9b01      	ldr	r3, [sp, #4]
 8011820:	429e      	cmp	r6, r3
 8011822:	d900      	bls.n	8011826 <__ssprint_r+0xaa>
 8011824:	001e      	movs	r6, r3
 8011826:	0032      	movs	r2, r6
 8011828:	9902      	ldr	r1, [sp, #8]
 801182a:	6820      	ldr	r0, [r4, #0]
 801182c:	f001 f86d 	bl	801290a <memmove>
 8011830:	9a01      	ldr	r2, [sp, #4]
 8011832:	68a3      	ldr	r3, [r4, #8]
 8011834:	4694      	mov	ip, r2
 8011836:	1b9b      	subs	r3, r3, r6
 8011838:	60a3      	str	r3, [r4, #8]
 801183a:	6823      	ldr	r3, [r4, #0]
 801183c:	199b      	adds	r3, r3, r6
 801183e:	6023      	str	r3, [r4, #0]
 8011840:	9b02      	ldr	r3, [sp, #8]
 8011842:	4463      	add	r3, ip
 8011844:	9302      	str	r3, [sp, #8]
 8011846:	68bb      	ldr	r3, [r7, #8]
 8011848:	1a9b      	subs	r3, r3, r2
 801184a:	60bb      	str	r3, [r7, #8]
 801184c:	d0a3      	beq.n	8011796 <__ssprint_r+0x1a>
 801184e:	2300      	movs	r3, #0
 8011850:	9301      	str	r3, [sp, #4]
 8011852:	e7ae      	b.n	80117b2 <__ssprint_r+0x36>
 8011854:	002a      	movs	r2, r5
 8011856:	9805      	ldr	r0, [sp, #20]
 8011858:	f7ff fc46 	bl	80110e8 <_realloc_r>
 801185c:	1e06      	subs	r6, r0, #0
 801185e:	d1d6      	bne.n	801180e <__ssprint_r+0x92>
 8011860:	6921      	ldr	r1, [r4, #16]
 8011862:	9805      	ldr	r0, [sp, #20]
 8011864:	f7fa fe62 	bl	800c52c <_free_r>
 8011868:	230c      	movs	r3, #12
 801186a:	9a05      	ldr	r2, [sp, #20]
 801186c:	2001      	movs	r0, #1
 801186e:	6013      	str	r3, [r2, #0]
 8011870:	89a2      	ldrh	r2, [r4, #12]
 8011872:	3334      	adds	r3, #52	; 0x34
 8011874:	4313      	orrs	r3, r2
 8011876:	81a3      	strh	r3, [r4, #12]
 8011878:	2300      	movs	r3, #0
 801187a:	4240      	negs	r0, r0
 801187c:	60bb      	str	r3, [r7, #8]
 801187e:	e78b      	b.n	8011798 <__ssprint_r+0x1c>
 8011880:	fffffb7f 	.word	0xfffffb7f

08011884 <_sungetc_r>:
 8011884:	b570      	push	{r4, r5, r6, lr}
 8011886:	0014      	movs	r4, r2
 8011888:	1c4b      	adds	r3, r1, #1
 801188a:	d103      	bne.n	8011894 <_sungetc_r+0x10>
 801188c:	2501      	movs	r5, #1
 801188e:	426d      	negs	r5, r5
 8011890:	0028      	movs	r0, r5
 8011892:	bd70      	pop	{r4, r5, r6, pc}
 8011894:	8993      	ldrh	r3, [r2, #12]
 8011896:	2220      	movs	r2, #32
 8011898:	4393      	bics	r3, r2
 801189a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801189c:	81a3      	strh	r3, [r4, #12]
 801189e:	b2ce      	uxtb	r6, r1
 80118a0:	6863      	ldr	r3, [r4, #4]
 80118a2:	b2cd      	uxtb	r5, r1
 80118a4:	2a00      	cmp	r2, #0
 80118a6:	d010      	beq.n	80118ca <_sungetc_r+0x46>
 80118a8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80118aa:	429a      	cmp	r2, r3
 80118ac:	dd07      	ble.n	80118be <_sungetc_r+0x3a>
 80118ae:	6823      	ldr	r3, [r4, #0]
 80118b0:	3b01      	subs	r3, #1
 80118b2:	6023      	str	r3, [r4, #0]
 80118b4:	701e      	strb	r6, [r3, #0]
 80118b6:	6863      	ldr	r3, [r4, #4]
 80118b8:	3301      	adds	r3, #1
 80118ba:	6063      	str	r3, [r4, #4]
 80118bc:	e7e8      	b.n	8011890 <_sungetc_r+0xc>
 80118be:	0021      	movs	r1, r4
 80118c0:	f000 ff1a 	bl	80126f8 <__submore>
 80118c4:	2800      	cmp	r0, #0
 80118c6:	d0f2      	beq.n	80118ae <_sungetc_r+0x2a>
 80118c8:	e7e0      	b.n	801188c <_sungetc_r+0x8>
 80118ca:	6921      	ldr	r1, [r4, #16]
 80118cc:	6822      	ldr	r2, [r4, #0]
 80118ce:	2900      	cmp	r1, #0
 80118d0:	d007      	beq.n	80118e2 <_sungetc_r+0x5e>
 80118d2:	4291      	cmp	r1, r2
 80118d4:	d205      	bcs.n	80118e2 <_sungetc_r+0x5e>
 80118d6:	1e51      	subs	r1, r2, #1
 80118d8:	7808      	ldrb	r0, [r1, #0]
 80118da:	42a8      	cmp	r0, r5
 80118dc:	d101      	bne.n	80118e2 <_sungetc_r+0x5e>
 80118de:	6021      	str	r1, [r4, #0]
 80118e0:	e7ea      	b.n	80118b8 <_sungetc_r+0x34>
 80118e2:	63e3      	str	r3, [r4, #60]	; 0x3c
 80118e4:	0023      	movs	r3, r4
 80118e6:	3340      	adds	r3, #64	; 0x40
 80118e8:	6323      	str	r3, [r4, #48]	; 0x30
 80118ea:	2303      	movs	r3, #3
 80118ec:	6363      	str	r3, [r4, #52]	; 0x34
 80118ee:	0023      	movs	r3, r4
 80118f0:	3342      	adds	r3, #66	; 0x42
 80118f2:	63a2      	str	r2, [r4, #56]	; 0x38
 80118f4:	701e      	strb	r6, [r3, #0]
 80118f6:	6023      	str	r3, [r4, #0]
 80118f8:	2301      	movs	r3, #1
 80118fa:	e7de      	b.n	80118ba <_sungetc_r+0x36>

080118fc <__ssrefill_r>:
 80118fc:	b510      	push	{r4, lr}
 80118fe:	000c      	movs	r4, r1
 8011900:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8011902:	2900      	cmp	r1, #0
 8011904:	d00e      	beq.n	8011924 <__ssrefill_r+0x28>
 8011906:	0023      	movs	r3, r4
 8011908:	3340      	adds	r3, #64	; 0x40
 801190a:	4299      	cmp	r1, r3
 801190c:	d001      	beq.n	8011912 <__ssrefill_r+0x16>
 801190e:	f7fa fe0d 	bl	800c52c <_free_r>
 8011912:	2000      	movs	r0, #0
 8011914:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011916:	6320      	str	r0, [r4, #48]	; 0x30
 8011918:	6063      	str	r3, [r4, #4]
 801191a:	4283      	cmp	r3, r0
 801191c:	d002      	beq.n	8011924 <__ssrefill_r+0x28>
 801191e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011920:	6023      	str	r3, [r4, #0]
 8011922:	bd10      	pop	{r4, pc}
 8011924:	6923      	ldr	r3, [r4, #16]
 8011926:	2001      	movs	r0, #1
 8011928:	6023      	str	r3, [r4, #0]
 801192a:	2300      	movs	r3, #0
 801192c:	89a2      	ldrh	r2, [r4, #12]
 801192e:	6063      	str	r3, [r4, #4]
 8011930:	3320      	adds	r3, #32
 8011932:	4313      	orrs	r3, r2
 8011934:	81a3      	strh	r3, [r4, #12]
 8011936:	4240      	negs	r0, r0
 8011938:	e7f3      	b.n	8011922 <__ssrefill_r+0x26>

0801193a <_sfread_r>:
 801193a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801193c:	0014      	movs	r4, r2
 801193e:	435c      	muls	r4, r3
 8011940:	b087      	sub	sp, #28
 8011942:	1e26      	subs	r6, r4, #0
 8011944:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011946:	9005      	str	r0, [sp, #20]
 8011948:	9101      	str	r1, [sp, #4]
 801194a:	9202      	str	r2, [sp, #8]
 801194c:	9303      	str	r3, [sp, #12]
 801194e:	d11e      	bne.n	801198e <_sfread_r+0x54>
 8011950:	0020      	movs	r0, r4
 8011952:	b007      	add	sp, #28
 8011954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011956:	003a      	movs	r2, r7
 8011958:	9801      	ldr	r0, [sp, #4]
 801195a:	f7fa fd6c 	bl	800c436 <memcpy>
 801195e:	682b      	ldr	r3, [r5, #0]
 8011960:	0029      	movs	r1, r5
 8011962:	19db      	adds	r3, r3, r7
 8011964:	602b      	str	r3, [r5, #0]
 8011966:	2300      	movs	r3, #0
 8011968:	606b      	str	r3, [r5, #4]
 801196a:	9b01      	ldr	r3, [sp, #4]
 801196c:	9805      	ldr	r0, [sp, #20]
 801196e:	19db      	adds	r3, r3, r7
 8011970:	9301      	str	r3, [sp, #4]
 8011972:	1bf3      	subs	r3, r6, r7
 8011974:	9304      	str	r3, [sp, #16]
 8011976:	f7ff ffc1 	bl	80118fc <__ssrefill_r>
 801197a:	2800      	cmp	r0, #0
 801197c:	d006      	beq.n	801198c <_sfread_r+0x52>
 801197e:	193c      	adds	r4, r7, r4
 8011980:	1ba0      	subs	r0, r4, r6
 8011982:	9902      	ldr	r1, [sp, #8]
 8011984:	f7ee fbda 	bl	800013c <__udivsi3>
 8011988:	0004      	movs	r4, r0
 801198a:	e7e1      	b.n	8011950 <_sfread_r+0x16>
 801198c:	9e04      	ldr	r6, [sp, #16]
 801198e:	686f      	ldr	r7, [r5, #4]
 8011990:	6829      	ldr	r1, [r5, #0]
 8011992:	42b7      	cmp	r7, r6
 8011994:	d3df      	bcc.n	8011956 <_sfread_r+0x1c>
 8011996:	0032      	movs	r2, r6
 8011998:	9801      	ldr	r0, [sp, #4]
 801199a:	f7fa fd4c 	bl	800c436 <memcpy>
 801199e:	686b      	ldr	r3, [r5, #4]
 80119a0:	9c03      	ldr	r4, [sp, #12]
 80119a2:	1b9b      	subs	r3, r3, r6
 80119a4:	606b      	str	r3, [r5, #4]
 80119a6:	682b      	ldr	r3, [r5, #0]
 80119a8:	199b      	adds	r3, r3, r6
 80119aa:	602b      	str	r3, [r5, #0]
 80119ac:	e7d0      	b.n	8011950 <_sfread_r+0x16>

080119ae <__sprint_r>:
 80119ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119b0:	6893      	ldr	r3, [r2, #8]
 80119b2:	b085      	sub	sp, #20
 80119b4:	9001      	str	r0, [sp, #4]
 80119b6:	000d      	movs	r5, r1
 80119b8:	0014      	movs	r4, r2
 80119ba:	1e18      	subs	r0, r3, #0
 80119bc:	d018      	beq.n	80119f0 <__sprint_r+0x42>
 80119be:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80119c0:	049b      	lsls	r3, r3, #18
 80119c2:	d524      	bpl.n	8011a0e <__sprint_r+0x60>
 80119c4:	6817      	ldr	r7, [r2, #0]
 80119c6:	2600      	movs	r6, #0
 80119c8:	683b      	ldr	r3, [r7, #0]
 80119ca:	9302      	str	r3, [sp, #8]
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	9300      	str	r3, [sp, #0]
 80119d0:	089b      	lsrs	r3, r3, #2
 80119d2:	9303      	str	r3, [sp, #12]
 80119d4:	9b03      	ldr	r3, [sp, #12]
 80119d6:	42b3      	cmp	r3, r6
 80119d8:	dc0e      	bgt.n	80119f8 <__sprint_r+0x4a>
 80119da:	2203      	movs	r2, #3
 80119dc:	9b00      	ldr	r3, [sp, #0]
 80119de:	68a0      	ldr	r0, [r4, #8]
 80119e0:	4393      	bics	r3, r2
 80119e2:	1ac0      	subs	r0, r0, r3
 80119e4:	60a0      	str	r0, [r4, #8]
 80119e6:	3708      	adds	r7, #8
 80119e8:	2800      	cmp	r0, #0
 80119ea:	d1ec      	bne.n	80119c6 <__sprint_r+0x18>
 80119ec:	2300      	movs	r3, #0
 80119ee:	60a3      	str	r3, [r4, #8]
 80119f0:	2300      	movs	r3, #0
 80119f2:	6063      	str	r3, [r4, #4]
 80119f4:	b005      	add	sp, #20
 80119f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119f8:	9902      	ldr	r1, [sp, #8]
 80119fa:	00b3      	lsls	r3, r6, #2
 80119fc:	58c9      	ldr	r1, [r1, r3]
 80119fe:	002a      	movs	r2, r5
 8011a00:	9801      	ldr	r0, [sp, #4]
 8011a02:	f000 ff59 	bl	80128b8 <_fputwc_r>
 8011a06:	1c43      	adds	r3, r0, #1
 8011a08:	d0f0      	beq.n	80119ec <__sprint_r+0x3e>
 8011a0a:	3601      	adds	r6, #1
 8011a0c:	e7e2      	b.n	80119d4 <__sprint_r+0x26>
 8011a0e:	9801      	ldr	r0, [sp, #4]
 8011a10:	f000 fd14 	bl	801243c <__sfvwrite_r>
 8011a14:	e7ea      	b.n	80119ec <__sprint_r+0x3e>
	...

08011a18 <_vfiprintf_r>:
 8011a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a1a:	b0c1      	sub	sp, #260	; 0x104
 8011a1c:	001c      	movs	r4, r3
 8011a1e:	001f      	movs	r7, r3
 8011a20:	9006      	str	r0, [sp, #24]
 8011a22:	9103      	str	r1, [sp, #12]
 8011a24:	9207      	str	r2, [sp, #28]
 8011a26:	2800      	cmp	r0, #0
 8011a28:	d004      	beq.n	8011a34 <_vfiprintf_r+0x1c>
 8011a2a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d101      	bne.n	8011a34 <_vfiprintf_r+0x1c>
 8011a30:	f7fa fad6 	bl	800bfe0 <__sinit>
 8011a34:	9b03      	ldr	r3, [sp, #12]
 8011a36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a38:	07db      	lsls	r3, r3, #31
 8011a3a:	d407      	bmi.n	8011a4c <_vfiprintf_r+0x34>
 8011a3c:	9b03      	ldr	r3, [sp, #12]
 8011a3e:	899b      	ldrh	r3, [r3, #12]
 8011a40:	059b      	lsls	r3, r3, #22
 8011a42:	d403      	bmi.n	8011a4c <_vfiprintf_r+0x34>
 8011a44:	9b03      	ldr	r3, [sp, #12]
 8011a46:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011a48:	f7fa fce8 	bl	800c41c <__retarget_lock_acquire_recursive>
 8011a4c:	9b03      	ldr	r3, [sp, #12]
 8011a4e:	220c      	movs	r2, #12
 8011a50:	5e9a      	ldrsh	r2, [r3, r2]
 8011a52:	2380      	movs	r3, #128	; 0x80
 8011a54:	019b      	lsls	r3, r3, #6
 8011a56:	421a      	tst	r2, r3
 8011a58:	d107      	bne.n	8011a6a <_vfiprintf_r+0x52>
 8011a5a:	4313      	orrs	r3, r2
 8011a5c:	9a03      	ldr	r2, [sp, #12]
 8011a5e:	8193      	strh	r3, [r2, #12]
 8011a60:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011a62:	4aa3      	ldr	r2, [pc, #652]	; (8011cf0 <_vfiprintf_r+0x2d8>)
 8011a64:	4013      	ands	r3, r2
 8011a66:	9a03      	ldr	r2, [sp, #12]
 8011a68:	6653      	str	r3, [r2, #100]	; 0x64
 8011a6a:	9b03      	ldr	r3, [sp, #12]
 8011a6c:	899b      	ldrh	r3, [r3, #12]
 8011a6e:	071b      	lsls	r3, r3, #28
 8011a70:	d503      	bpl.n	8011a7a <_vfiprintf_r+0x62>
 8011a72:	9b03      	ldr	r3, [sp, #12]
 8011a74:	691b      	ldr	r3, [r3, #16]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d118      	bne.n	8011aac <_vfiprintf_r+0x94>
 8011a7a:	9903      	ldr	r1, [sp, #12]
 8011a7c:	9806      	ldr	r0, [sp, #24]
 8011a7e:	f000 fe79 	bl	8012774 <__swsetup_r>
 8011a82:	2800      	cmp	r0, #0
 8011a84:	d012      	beq.n	8011aac <_vfiprintf_r+0x94>
 8011a86:	9b03      	ldr	r3, [sp, #12]
 8011a88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a8a:	07db      	lsls	r3, r3, #31
 8011a8c:	d505      	bpl.n	8011a9a <_vfiprintf_r+0x82>
 8011a8e:	2301      	movs	r3, #1
 8011a90:	425b      	negs	r3, r3
 8011a92:	9308      	str	r3, [sp, #32]
 8011a94:	9808      	ldr	r0, [sp, #32]
 8011a96:	b041      	add	sp, #260	; 0x104
 8011a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a9a:	9b03      	ldr	r3, [sp, #12]
 8011a9c:	899b      	ldrh	r3, [r3, #12]
 8011a9e:	059b      	lsls	r3, r3, #22
 8011aa0:	d4f5      	bmi.n	8011a8e <_vfiprintf_r+0x76>
 8011aa2:	9b03      	ldr	r3, [sp, #12]
 8011aa4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011aa6:	f7fa fcba 	bl	800c41e <__retarget_lock_release_recursive>
 8011aaa:	e7f0      	b.n	8011a8e <_vfiprintf_r+0x76>
 8011aac:	221a      	movs	r2, #26
 8011aae:	9b03      	ldr	r3, [sp, #12]
 8011ab0:	899b      	ldrh	r3, [r3, #12]
 8011ab2:	401a      	ands	r2, r3
 8011ab4:	2a0a      	cmp	r2, #10
 8011ab6:	d116      	bne.n	8011ae6 <_vfiprintf_r+0xce>
 8011ab8:	9a03      	ldr	r2, [sp, #12]
 8011aba:	210e      	movs	r1, #14
 8011abc:	5e52      	ldrsh	r2, [r2, r1]
 8011abe:	2a00      	cmp	r2, #0
 8011ac0:	db11      	blt.n	8011ae6 <_vfiprintf_r+0xce>
 8011ac2:	9a03      	ldr	r2, [sp, #12]
 8011ac4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8011ac6:	07d2      	lsls	r2, r2, #31
 8011ac8:	d405      	bmi.n	8011ad6 <_vfiprintf_r+0xbe>
 8011aca:	059b      	lsls	r3, r3, #22
 8011acc:	d403      	bmi.n	8011ad6 <_vfiprintf_r+0xbe>
 8011ace:	9b03      	ldr	r3, [sp, #12]
 8011ad0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011ad2:	f7fa fca4 	bl	800c41e <__retarget_lock_release_recursive>
 8011ad6:	0023      	movs	r3, r4
 8011ad8:	9a07      	ldr	r2, [sp, #28]
 8011ada:	9903      	ldr	r1, [sp, #12]
 8011adc:	9806      	ldr	r0, [sp, #24]
 8011ade:	f000 fc69 	bl	80123b4 <__sbprintf>
 8011ae2:	9008      	str	r0, [sp, #32]
 8011ae4:	e7d6      	b.n	8011a94 <_vfiprintf_r+0x7c>
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	ad17      	add	r5, sp, #92	; 0x5c
 8011aea:	9514      	str	r5, [sp, #80]	; 0x50
 8011aec:	9316      	str	r3, [sp, #88]	; 0x58
 8011aee:	9315      	str	r3, [sp, #84]	; 0x54
 8011af0:	930c      	str	r3, [sp, #48]	; 0x30
 8011af2:	930d      	str	r3, [sp, #52]	; 0x34
 8011af4:	930e      	str	r3, [sp, #56]	; 0x38
 8011af6:	930f      	str	r3, [sp, #60]	; 0x3c
 8011af8:	9308      	str	r3, [sp, #32]
 8011afa:	9c07      	ldr	r4, [sp, #28]
 8011afc:	7823      	ldrb	r3, [r4, #0]
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d002      	beq.n	8011b08 <_vfiprintf_r+0xf0>
 8011b02:	2b25      	cmp	r3, #37	; 0x25
 8011b04:	d000      	beq.n	8011b08 <_vfiprintf_r+0xf0>
 8011b06:	e08d      	b.n	8011c24 <_vfiprintf_r+0x20c>
 8011b08:	9b07      	ldr	r3, [sp, #28]
 8011b0a:	1ae6      	subs	r6, r4, r3
 8011b0c:	429c      	cmp	r4, r3
 8011b0e:	d016      	beq.n	8011b3e <_vfiprintf_r+0x126>
 8011b10:	602b      	str	r3, [r5, #0]
 8011b12:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011b14:	606e      	str	r6, [r5, #4]
 8011b16:	199b      	adds	r3, r3, r6
 8011b18:	9316      	str	r3, [sp, #88]	; 0x58
 8011b1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011b1c:	3508      	adds	r5, #8
 8011b1e:	3301      	adds	r3, #1
 8011b20:	9315      	str	r3, [sp, #84]	; 0x54
 8011b22:	2b07      	cmp	r3, #7
 8011b24:	dd08      	ble.n	8011b38 <_vfiprintf_r+0x120>
 8011b26:	9903      	ldr	r1, [sp, #12]
 8011b28:	9806      	ldr	r0, [sp, #24]
 8011b2a:	aa14      	add	r2, sp, #80	; 0x50
 8011b2c:	f7ff ff3f 	bl	80119ae <__sprint_r>
 8011b30:	2800      	cmp	r0, #0
 8011b32:	d000      	beq.n	8011b36 <_vfiprintf_r+0x11e>
 8011b34:	e3d9      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8011b36:	ad17      	add	r5, sp, #92	; 0x5c
 8011b38:	9b08      	ldr	r3, [sp, #32]
 8011b3a:	199b      	adds	r3, r3, r6
 8011b3c:	9308      	str	r3, [sp, #32]
 8011b3e:	7823      	ldrb	r3, [r4, #0]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d101      	bne.n	8011b48 <_vfiprintf_r+0x130>
 8011b44:	f000 fbf6 	bl	8012334 <_vfiprintf_r+0x91c>
 8011b48:	2200      	movs	r2, #0
 8011b4a:	a912      	add	r1, sp, #72	; 0x48
 8011b4c:	70ca      	strb	r2, [r1, #3]
 8011b4e:	2101      	movs	r1, #1
 8011b50:	1c63      	adds	r3, r4, #1
 8011b52:	0014      	movs	r4, r2
 8011b54:	4249      	negs	r1, r1
 8011b56:	9105      	str	r1, [sp, #20]
 8011b58:	9209      	str	r2, [sp, #36]	; 0x24
 8011b5a:	1c5a      	adds	r2, r3, #1
 8011b5c:	781b      	ldrb	r3, [r3, #0]
 8011b5e:	9207      	str	r2, [sp, #28]
 8011b60:	0018      	movs	r0, r3
 8011b62:	3820      	subs	r0, #32
 8011b64:	285a      	cmp	r0, #90	; 0x5a
 8011b66:	d900      	bls.n	8011b6a <_vfiprintf_r+0x152>
 8011b68:	e362      	b.n	8012230 <_vfiprintf_r+0x818>
 8011b6a:	f7ee fadd 	bl	8000128 <__gnu_thumb1_case_uhi>
 8011b6e:	0078      	.short	0x0078
 8011b70:	03610361 	.word	0x03610361
 8011b74:	03610081 	.word	0x03610081
 8011b78:	03610361 	.word	0x03610361
 8011b7c:	0361005d 	.word	0x0361005d
 8011b80:	00830361 	.word	0x00830361
 8011b84:	0361008b 	.word	0x0361008b
 8011b88:	008f0089 	.word	0x008f0089
 8011b8c:	00ad0361 	.word	0x00ad0361
 8011b90:	00af00af 	.word	0x00af00af
 8011b94:	00af00af 	.word	0x00af00af
 8011b98:	00af00af 	.word	0x00af00af
 8011b9c:	00af00af 	.word	0x00af00af
 8011ba0:	036100af 	.word	0x036100af
 8011ba4:	03610361 	.word	0x03610361
 8011ba8:	03610361 	.word	0x03610361
 8011bac:	03610361 	.word	0x03610361
 8011bb0:	03610361 	.word	0x03610361
 8011bb4:	00e600da 	.word	0x00e600da
 8011bb8:	03610361 	.word	0x03610361
 8011bbc:	03610361 	.word	0x03610361
 8011bc0:	03610361 	.word	0x03610361
 8011bc4:	03610361 	.word	0x03610361
 8011bc8:	03610361 	.word	0x03610361
 8011bcc:	03610143 	.word	0x03610143
 8011bd0:	03610361 	.word	0x03610361
 8011bd4:	03610182 	.word	0x03610182
 8011bd8:	0361027c 	.word	0x0361027c
 8011bdc:	02ae0361 	.word	0x02ae0361
 8011be0:	03610361 	.word	0x03610361
 8011be4:	03610361 	.word	0x03610361
 8011be8:	03610361 	.word	0x03610361
 8011bec:	03610361 	.word	0x03610361
 8011bf0:	03610361 	.word	0x03610361
 8011bf4:	00e800da 	.word	0x00e800da
 8011bf8:	03610361 	.word	0x03610361
 8011bfc:	00c30361 	.word	0x00c30361
 8011c00:	00d600e8 	.word	0x00d600e8
 8011c04:	00cf0361 	.word	0x00cf0361
 8011c08:	01260361 	.word	0x01260361
 8011c0c:	01740145 	.word	0x01740145
 8011c10:	036100d6 	.word	0x036100d6
 8011c14:	007f0182 	.word	0x007f0182
 8011c18:	0361027e 	.word	0x0361027e
 8011c1c:	02cd0361 	.word	0x02cd0361
 8011c20:	007f0361 	.word	0x007f0361
 8011c24:	3401      	adds	r4, #1
 8011c26:	e769      	b.n	8011afc <_vfiprintf_r+0xe4>
 8011c28:	9806      	ldr	r0, [sp, #24]
 8011c2a:	f7fe facd 	bl	80101c8 <_localeconv_r>
 8011c2e:	6843      	ldr	r3, [r0, #4]
 8011c30:	0018      	movs	r0, r3
 8011c32:	930f      	str	r3, [sp, #60]	; 0x3c
 8011c34:	f7ee fa66 	bl	8000104 <strlen>
 8011c38:	900e      	str	r0, [sp, #56]	; 0x38
 8011c3a:	9806      	ldr	r0, [sp, #24]
 8011c3c:	f7fe fac4 	bl	80101c8 <_localeconv_r>
 8011c40:	6883      	ldr	r3, [r0, #8]
 8011c42:	930d      	str	r3, [sp, #52]	; 0x34
 8011c44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d010      	beq.n	8011c6c <_vfiprintf_r+0x254>
 8011c4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d00d      	beq.n	8011c6c <_vfiprintf_r+0x254>
 8011c50:	781b      	ldrb	r3, [r3, #0]
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d00a      	beq.n	8011c6c <_vfiprintf_r+0x254>
 8011c56:	2380      	movs	r3, #128	; 0x80
 8011c58:	00db      	lsls	r3, r3, #3
 8011c5a:	431c      	orrs	r4, r3
 8011c5c:	e006      	b.n	8011c6c <_vfiprintf_r+0x254>
 8011c5e:	ab12      	add	r3, sp, #72	; 0x48
 8011c60:	78da      	ldrb	r2, [r3, #3]
 8011c62:	3303      	adds	r3, #3
 8011c64:	2a00      	cmp	r2, #0
 8011c66:	d101      	bne.n	8011c6c <_vfiprintf_r+0x254>
 8011c68:	3220      	adds	r2, #32
 8011c6a:	701a      	strb	r2, [r3, #0]
 8011c6c:	9b07      	ldr	r3, [sp, #28]
 8011c6e:	e774      	b.n	8011b5a <_vfiprintf_r+0x142>
 8011c70:	2301      	movs	r3, #1
 8011c72:	e7f2      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011c74:	cf08      	ldmia	r7!, {r3}
 8011c76:	9309      	str	r3, [sp, #36]	; 0x24
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	daf7      	bge.n	8011c6c <_vfiprintf_r+0x254>
 8011c7c:	425b      	negs	r3, r3
 8011c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8011c80:	2304      	movs	r3, #4
 8011c82:	e7ea      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011c84:	222b      	movs	r2, #43	; 0x2b
 8011c86:	ab12      	add	r3, sp, #72	; 0x48
 8011c88:	70da      	strb	r2, [r3, #3]
 8011c8a:	e7ef      	b.n	8011c6c <_vfiprintf_r+0x254>
 8011c8c:	9b07      	ldr	r3, [sp, #28]
 8011c8e:	1c5a      	adds	r2, r3, #1
 8011c90:	781b      	ldrb	r3, [r3, #0]
 8011c92:	2b2a      	cmp	r3, #42	; 0x2a
 8011c94:	d00f      	beq.n	8011cb6 <_vfiprintf_r+0x29e>
 8011c96:	2100      	movs	r1, #0
 8011c98:	9105      	str	r1, [sp, #20]
 8011c9a:	0019      	movs	r1, r3
 8011c9c:	3930      	subs	r1, #48	; 0x30
 8011c9e:	9207      	str	r2, [sp, #28]
 8011ca0:	2909      	cmp	r1, #9
 8011ca2:	d900      	bls.n	8011ca6 <_vfiprintf_r+0x28e>
 8011ca4:	e75c      	b.n	8011b60 <_vfiprintf_r+0x148>
 8011ca6:	200a      	movs	r0, #10
 8011ca8:	9b05      	ldr	r3, [sp, #20]
 8011caa:	4343      	muls	r3, r0
 8011cac:	185b      	adds	r3, r3, r1
 8011cae:	9305      	str	r3, [sp, #20]
 8011cb0:	7813      	ldrb	r3, [r2, #0]
 8011cb2:	3201      	adds	r2, #1
 8011cb4:	e7f1      	b.n	8011c9a <_vfiprintf_r+0x282>
 8011cb6:	cf08      	ldmia	r7!, {r3}
 8011cb8:	9305      	str	r3, [sp, #20]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	da02      	bge.n	8011cc4 <_vfiprintf_r+0x2ac>
 8011cbe:	2301      	movs	r3, #1
 8011cc0:	425b      	negs	r3, r3
 8011cc2:	9305      	str	r3, [sp, #20]
 8011cc4:	9207      	str	r2, [sp, #28]
 8011cc6:	e7d1      	b.n	8011c6c <_vfiprintf_r+0x254>
 8011cc8:	2380      	movs	r3, #128	; 0x80
 8011cca:	e7c6      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011ccc:	2100      	movs	r1, #0
 8011cce:	9a07      	ldr	r2, [sp, #28]
 8011cd0:	9109      	str	r1, [sp, #36]	; 0x24
 8011cd2:	200a      	movs	r0, #10
 8011cd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cd6:	3b30      	subs	r3, #48	; 0x30
 8011cd8:	4341      	muls	r1, r0
 8011cda:	185b      	adds	r3, r3, r1
 8011cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8011cde:	0013      	movs	r3, r2
 8011ce0:	781b      	ldrb	r3, [r3, #0]
 8011ce2:	3201      	adds	r2, #1
 8011ce4:	0019      	movs	r1, r3
 8011ce6:	3930      	subs	r1, #48	; 0x30
 8011ce8:	9207      	str	r2, [sp, #28]
 8011cea:	2909      	cmp	r1, #9
 8011cec:	d9f1      	bls.n	8011cd2 <_vfiprintf_r+0x2ba>
 8011cee:	e737      	b.n	8011b60 <_vfiprintf_r+0x148>
 8011cf0:	ffffdfff 	.word	0xffffdfff
 8011cf4:	9b07      	ldr	r3, [sp, #28]
 8011cf6:	781b      	ldrb	r3, [r3, #0]
 8011cf8:	2b68      	cmp	r3, #104	; 0x68
 8011cfa:	d105      	bne.n	8011d08 <_vfiprintf_r+0x2f0>
 8011cfc:	9b07      	ldr	r3, [sp, #28]
 8011cfe:	3301      	adds	r3, #1
 8011d00:	9307      	str	r3, [sp, #28]
 8011d02:	2380      	movs	r3, #128	; 0x80
 8011d04:	009b      	lsls	r3, r3, #2
 8011d06:	e7a8      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011d08:	2340      	movs	r3, #64	; 0x40
 8011d0a:	e7a6      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011d0c:	9b07      	ldr	r3, [sp, #28]
 8011d0e:	781b      	ldrb	r3, [r3, #0]
 8011d10:	2b6c      	cmp	r3, #108	; 0x6c
 8011d12:	d104      	bne.n	8011d1e <_vfiprintf_r+0x306>
 8011d14:	9b07      	ldr	r3, [sp, #28]
 8011d16:	3301      	adds	r3, #1
 8011d18:	9307      	str	r3, [sp, #28]
 8011d1a:	2320      	movs	r3, #32
 8011d1c:	e79d      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011d1e:	2310      	movs	r3, #16
 8011d20:	e79b      	b.n	8011c5a <_vfiprintf_r+0x242>
 8011d22:	003a      	movs	r2, r7
 8011d24:	ca08      	ldmia	r2!, {r3}
 8011d26:	ae27      	add	r6, sp, #156	; 0x9c
 8011d28:	7033      	strb	r3, [r6, #0]
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	9204      	str	r2, [sp, #16]
 8011d2e:	aa12      	add	r2, sp, #72	; 0x48
 8011d30:	70d3      	strb	r3, [r2, #3]
 8011d32:	2201      	movs	r2, #1
 8011d34:	930b      	str	r3, [sp, #44]	; 0x2c
 8011d36:	9205      	str	r2, [sp, #20]
 8011d38:	e0b0      	b.n	8011e9c <_vfiprintf_r+0x484>
 8011d3a:	2310      	movs	r3, #16
 8011d3c:	431c      	orrs	r4, r3
 8011d3e:	06a3      	lsls	r3, r4, #26
 8011d40:	d52a      	bpl.n	8011d98 <_vfiprintf_r+0x380>
 8011d42:	2307      	movs	r3, #7
 8011d44:	3707      	adds	r7, #7
 8011d46:	439f      	bics	r7, r3
 8011d48:	0039      	movs	r1, r7
 8011d4a:	c90c      	ldmia	r1!, {r2, r3}
 8011d4c:	9200      	str	r2, [sp, #0]
 8011d4e:	9301      	str	r3, [sp, #4]
 8011d50:	9104      	str	r1, [sp, #16]
 8011d52:	9a01      	ldr	r2, [sp, #4]
 8011d54:	2301      	movs	r3, #1
 8011d56:	2a00      	cmp	r2, #0
 8011d58:	da09      	bge.n	8011d6e <_vfiprintf_r+0x356>
 8011d5a:	9e00      	ldr	r6, [sp, #0]
 8011d5c:	9f01      	ldr	r7, [sp, #4]
 8011d5e:	2200      	movs	r2, #0
 8011d60:	4271      	negs	r1, r6
 8011d62:	41ba      	sbcs	r2, r7
 8011d64:	9100      	str	r1, [sp, #0]
 8011d66:	9201      	str	r2, [sp, #4]
 8011d68:	212d      	movs	r1, #45	; 0x2d
 8011d6a:	aa12      	add	r2, sp, #72	; 0x48
 8011d6c:	70d1      	strb	r1, [r2, #3]
 8011d6e:	9901      	ldr	r1, [sp, #4]
 8011d70:	9a00      	ldr	r2, [sp, #0]
 8011d72:	430a      	orrs	r2, r1
 8011d74:	9905      	ldr	r1, [sp, #20]
 8011d76:	3101      	adds	r1, #1
 8011d78:	d100      	bne.n	8011d7c <_vfiprintf_r+0x364>
 8011d7a:	e2e9      	b.n	8012350 <_vfiprintf_r+0x938>
 8011d7c:	2180      	movs	r1, #128	; 0x80
 8011d7e:	0027      	movs	r7, r4
 8011d80:	438f      	bics	r7, r1
 8011d82:	2a00      	cmp	r2, #0
 8011d84:	d000      	beq.n	8011d88 <_vfiprintf_r+0x370>
 8011d86:	e2e7      	b.n	8012358 <_vfiprintf_r+0x940>
 8011d88:	9a05      	ldr	r2, [sp, #20]
 8011d8a:	2a00      	cmp	r2, #0
 8011d8c:	d100      	bne.n	8011d90 <_vfiprintf_r+0x378>
 8011d8e:	e243      	b.n	8012218 <_vfiprintf_r+0x800>
 8011d90:	2b01      	cmp	r3, #1
 8011d92:	d000      	beq.n	8011d96 <_vfiprintf_r+0x37e>
 8011d94:	e2e3      	b.n	801235e <_vfiprintf_r+0x946>
 8011d96:	e1e7      	b.n	8012168 <_vfiprintf_r+0x750>
 8011d98:	003a      	movs	r2, r7
 8011d9a:	ca08      	ldmia	r2!, {r3}
 8011d9c:	9204      	str	r2, [sp, #16]
 8011d9e:	06e2      	lsls	r2, r4, #27
 8011da0:	d503      	bpl.n	8011daa <_vfiprintf_r+0x392>
 8011da2:	9300      	str	r3, [sp, #0]
 8011da4:	17db      	asrs	r3, r3, #31
 8011da6:	9301      	str	r3, [sp, #4]
 8011da8:	e7d3      	b.n	8011d52 <_vfiprintf_r+0x33a>
 8011daa:	0662      	lsls	r2, r4, #25
 8011dac:	d501      	bpl.n	8011db2 <_vfiprintf_r+0x39a>
 8011dae:	b21b      	sxth	r3, r3
 8011db0:	e7f7      	b.n	8011da2 <_vfiprintf_r+0x38a>
 8011db2:	05a2      	lsls	r2, r4, #22
 8011db4:	d5f5      	bpl.n	8011da2 <_vfiprintf_r+0x38a>
 8011db6:	b25b      	sxtb	r3, r3
 8011db8:	e7f3      	b.n	8011da2 <_vfiprintf_r+0x38a>
 8011dba:	1d3b      	adds	r3, r7, #4
 8011dbc:	9304      	str	r3, [sp, #16]
 8011dbe:	06a3      	lsls	r3, r4, #26
 8011dc0:	d506      	bpl.n	8011dd0 <_vfiprintf_r+0x3b8>
 8011dc2:	683b      	ldr	r3, [r7, #0]
 8011dc4:	9a08      	ldr	r2, [sp, #32]
 8011dc6:	601a      	str	r2, [r3, #0]
 8011dc8:	17d2      	asrs	r2, r2, #31
 8011dca:	605a      	str	r2, [r3, #4]
 8011dcc:	9f04      	ldr	r7, [sp, #16]
 8011dce:	e694      	b.n	8011afa <_vfiprintf_r+0xe2>
 8011dd0:	06e3      	lsls	r3, r4, #27
 8011dd2:	d503      	bpl.n	8011ddc <_vfiprintf_r+0x3c4>
 8011dd4:	683b      	ldr	r3, [r7, #0]
 8011dd6:	9a08      	ldr	r2, [sp, #32]
 8011dd8:	601a      	str	r2, [r3, #0]
 8011dda:	e7f7      	b.n	8011dcc <_vfiprintf_r+0x3b4>
 8011ddc:	0663      	lsls	r3, r4, #25
 8011dde:	d503      	bpl.n	8011de8 <_vfiprintf_r+0x3d0>
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	9a08      	ldr	r2, [sp, #32]
 8011de4:	801a      	strh	r2, [r3, #0]
 8011de6:	e7f1      	b.n	8011dcc <_vfiprintf_r+0x3b4>
 8011de8:	05a4      	lsls	r4, r4, #22
 8011dea:	d5f3      	bpl.n	8011dd4 <_vfiprintf_r+0x3bc>
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	9a08      	ldr	r2, [sp, #32]
 8011df0:	701a      	strb	r2, [r3, #0]
 8011df2:	e7eb      	b.n	8011dcc <_vfiprintf_r+0x3b4>
 8011df4:	2310      	movs	r3, #16
 8011df6:	431c      	orrs	r4, r3
 8011df8:	2320      	movs	r3, #32
 8011dfa:	0020      	movs	r0, r4
 8011dfc:	4018      	ands	r0, r3
 8011dfe:	421c      	tst	r4, r3
 8011e00:	d00d      	beq.n	8011e1e <_vfiprintf_r+0x406>
 8011e02:	3b19      	subs	r3, #25
 8011e04:	3707      	adds	r7, #7
 8011e06:	439f      	bics	r7, r3
 8011e08:	0039      	movs	r1, r7
 8011e0a:	c90c      	ldmia	r1!, {r2, r3}
 8011e0c:	9200      	str	r2, [sp, #0]
 8011e0e:	9301      	str	r3, [sp, #4]
 8011e10:	9104      	str	r1, [sp, #16]
 8011e12:	4bcc      	ldr	r3, [pc, #816]	; (8012144 <_vfiprintf_r+0x72c>)
 8011e14:	401c      	ands	r4, r3
 8011e16:	2300      	movs	r3, #0
 8011e18:	2100      	movs	r1, #0
 8011e1a:	aa12      	add	r2, sp, #72	; 0x48
 8011e1c:	e7a6      	b.n	8011d6c <_vfiprintf_r+0x354>
 8011e1e:	003a      	movs	r2, r7
 8011e20:	ca08      	ldmia	r2!, {r3}
 8011e22:	0021      	movs	r1, r4
 8011e24:	9204      	str	r2, [sp, #16]
 8011e26:	2210      	movs	r2, #16
 8011e28:	4011      	ands	r1, r2
 8011e2a:	4214      	tst	r4, r2
 8011e2c:	d002      	beq.n	8011e34 <_vfiprintf_r+0x41c>
 8011e2e:	9300      	str	r3, [sp, #0]
 8011e30:	9001      	str	r0, [sp, #4]
 8011e32:	e7ee      	b.n	8011e12 <_vfiprintf_r+0x3fa>
 8011e34:	2240      	movs	r2, #64	; 0x40
 8011e36:	0020      	movs	r0, r4
 8011e38:	4010      	ands	r0, r2
 8011e3a:	4214      	tst	r4, r2
 8011e3c:	d003      	beq.n	8011e46 <_vfiprintf_r+0x42e>
 8011e3e:	b29b      	uxth	r3, r3
 8011e40:	9300      	str	r3, [sp, #0]
 8011e42:	9101      	str	r1, [sp, #4]
 8011e44:	e7e5      	b.n	8011e12 <_vfiprintf_r+0x3fa>
 8011e46:	2280      	movs	r2, #128	; 0x80
 8011e48:	0021      	movs	r1, r4
 8011e4a:	0092      	lsls	r2, r2, #2
 8011e4c:	4011      	ands	r1, r2
 8011e4e:	4214      	tst	r4, r2
 8011e50:	d0f6      	beq.n	8011e40 <_vfiprintf_r+0x428>
 8011e52:	b2db      	uxtb	r3, r3
 8011e54:	e7eb      	b.n	8011e2e <_vfiprintf_r+0x416>
 8011e56:	003b      	movs	r3, r7
 8011e58:	cb04      	ldmia	r3!, {r2}
 8011e5a:	49bb      	ldr	r1, [pc, #748]	; (8012148 <_vfiprintf_r+0x730>)
 8011e5c:	9304      	str	r3, [sp, #16]
 8011e5e:	2300      	movs	r3, #0
 8011e60:	9200      	str	r2, [sp, #0]
 8011e62:	aa13      	add	r2, sp, #76	; 0x4c
 8011e64:	8011      	strh	r1, [r2, #0]
 8011e66:	4ab9      	ldr	r2, [pc, #740]	; (801214c <_vfiprintf_r+0x734>)
 8011e68:	9301      	str	r3, [sp, #4]
 8011e6a:	3302      	adds	r3, #2
 8011e6c:	431c      	orrs	r4, r3
 8011e6e:	920c      	str	r2, [sp, #48]	; 0x30
 8011e70:	e7d2      	b.n	8011e18 <_vfiprintf_r+0x400>
 8011e72:	003b      	movs	r3, r7
 8011e74:	2700      	movs	r7, #0
 8011e76:	cb40      	ldmia	r3!, {r6}
 8011e78:	9304      	str	r3, [sp, #16]
 8011e7a:	ab12      	add	r3, sp, #72	; 0x48
 8011e7c:	70df      	strb	r7, [r3, #3]
 8011e7e:	9b05      	ldr	r3, [sp, #20]
 8011e80:	3301      	adds	r3, #1
 8011e82:	d100      	bne.n	8011e86 <_vfiprintf_r+0x46e>
 8011e84:	e0ea      	b.n	801205c <_vfiprintf_r+0x644>
 8011e86:	0039      	movs	r1, r7
 8011e88:	0030      	movs	r0, r6
 8011e8a:	9a05      	ldr	r2, [sp, #20]
 8011e8c:	f7fe f9b4 	bl	80101f8 <memchr>
 8011e90:	900b      	str	r0, [sp, #44]	; 0x2c
 8011e92:	42b8      	cmp	r0, r7
 8011e94:	d002      	beq.n	8011e9c <_vfiprintf_r+0x484>
 8011e96:	1b83      	subs	r3, r0, r6
 8011e98:	9305      	str	r3, [sp, #20]
 8011e9a:	970b      	str	r7, [sp, #44]	; 0x2c
 8011e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e9e:	9a05      	ldr	r2, [sp, #20]
 8011ea0:	930a      	str	r3, [sp, #40]	; 0x28
 8011ea2:	4293      	cmp	r3, r2
 8011ea4:	da00      	bge.n	8011ea8 <_vfiprintf_r+0x490>
 8011ea6:	920a      	str	r2, [sp, #40]	; 0x28
 8011ea8:	ab12      	add	r3, sp, #72	; 0x48
 8011eaa:	3303      	adds	r3, #3
 8011eac:	781b      	ldrb	r3, [r3, #0]
 8011eae:	1e5a      	subs	r2, r3, #1
 8011eb0:	4193      	sbcs	r3, r2
 8011eb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011eb4:	18d3      	adds	r3, r2, r3
 8011eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8011eb8:	0022      	movs	r2, r4
 8011eba:	2302      	movs	r3, #2
 8011ebc:	401a      	ands	r2, r3
 8011ebe:	9210      	str	r2, [sp, #64]	; 0x40
 8011ec0:	421c      	tst	r4, r3
 8011ec2:	d002      	beq.n	8011eca <_vfiprintf_r+0x4b2>
 8011ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ec6:	3302      	adds	r3, #2
 8011ec8:	930a      	str	r3, [sp, #40]	; 0x28
 8011eca:	2384      	movs	r3, #132	; 0x84
 8011ecc:	0022      	movs	r2, r4
 8011ece:	401a      	ands	r2, r3
 8011ed0:	9211      	str	r2, [sp, #68]	; 0x44
 8011ed2:	421c      	tst	r4, r3
 8011ed4:	d11e      	bne.n	8011f14 <_vfiprintf_r+0x4fc>
 8011ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ed8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011eda:	1a9f      	subs	r7, r3, r2
 8011edc:	2f00      	cmp	r7, #0
 8011ede:	dd19      	ble.n	8011f14 <_vfiprintf_r+0x4fc>
 8011ee0:	0029      	movs	r1, r5
 8011ee2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ee4:	489a      	ldr	r0, [pc, #616]	; (8012150 <_vfiprintf_r+0x738>)
 8011ee6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011ee8:	3301      	adds	r3, #1
 8011eea:	3108      	adds	r1, #8
 8011eec:	6028      	str	r0, [r5, #0]
 8011eee:	2f10      	cmp	r7, #16
 8011ef0:	dd00      	ble.n	8011ef4 <_vfiprintf_r+0x4dc>
 8011ef2:	e1a7      	b.n	8012244 <_vfiprintf_r+0x82c>
 8011ef4:	606f      	str	r7, [r5, #4]
 8011ef6:	18bf      	adds	r7, r7, r2
 8011ef8:	000d      	movs	r5, r1
 8011efa:	9716      	str	r7, [sp, #88]	; 0x58
 8011efc:	9315      	str	r3, [sp, #84]	; 0x54
 8011efe:	2b07      	cmp	r3, #7
 8011f00:	dd08      	ble.n	8011f14 <_vfiprintf_r+0x4fc>
 8011f02:	9903      	ldr	r1, [sp, #12]
 8011f04:	9806      	ldr	r0, [sp, #24]
 8011f06:	aa14      	add	r2, sp, #80	; 0x50
 8011f08:	f7ff fd51 	bl	80119ae <__sprint_r>
 8011f0c:	2800      	cmp	r0, #0
 8011f0e:	d000      	beq.n	8011f12 <_vfiprintf_r+0x4fa>
 8011f10:	e1eb      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8011f12:	ad17      	add	r5, sp, #92	; 0x5c
 8011f14:	a912      	add	r1, sp, #72	; 0x48
 8011f16:	78c8      	ldrb	r0, [r1, #3]
 8011f18:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f1c:	3103      	adds	r1, #3
 8011f1e:	2800      	cmp	r0, #0
 8011f20:	d012      	beq.n	8011f48 <_vfiprintf_r+0x530>
 8011f22:	6029      	str	r1, [r5, #0]
 8011f24:	2101      	movs	r1, #1
 8011f26:	3301      	adds	r3, #1
 8011f28:	1852      	adds	r2, r2, r1
 8011f2a:	6069      	str	r1, [r5, #4]
 8011f2c:	9216      	str	r2, [sp, #88]	; 0x58
 8011f2e:	9315      	str	r3, [sp, #84]	; 0x54
 8011f30:	3508      	adds	r5, #8
 8011f32:	2b07      	cmp	r3, #7
 8011f34:	dd08      	ble.n	8011f48 <_vfiprintf_r+0x530>
 8011f36:	9903      	ldr	r1, [sp, #12]
 8011f38:	9806      	ldr	r0, [sp, #24]
 8011f3a:	aa14      	add	r2, sp, #80	; 0x50
 8011f3c:	f7ff fd37 	bl	80119ae <__sprint_r>
 8011f40:	2800      	cmp	r0, #0
 8011f42:	d000      	beq.n	8011f46 <_vfiprintf_r+0x52e>
 8011f44:	e1d1      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8011f46:	ad17      	add	r5, sp, #92	; 0x5c
 8011f48:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011f4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f4e:	2900      	cmp	r1, #0
 8011f50:	d013      	beq.n	8011f7a <_vfiprintf_r+0x562>
 8011f52:	a913      	add	r1, sp, #76	; 0x4c
 8011f54:	6029      	str	r1, [r5, #0]
 8011f56:	2102      	movs	r1, #2
 8011f58:	3301      	adds	r3, #1
 8011f5a:	1852      	adds	r2, r2, r1
 8011f5c:	6069      	str	r1, [r5, #4]
 8011f5e:	9216      	str	r2, [sp, #88]	; 0x58
 8011f60:	9315      	str	r3, [sp, #84]	; 0x54
 8011f62:	3508      	adds	r5, #8
 8011f64:	2b07      	cmp	r3, #7
 8011f66:	dd08      	ble.n	8011f7a <_vfiprintf_r+0x562>
 8011f68:	9903      	ldr	r1, [sp, #12]
 8011f6a:	9806      	ldr	r0, [sp, #24]
 8011f6c:	aa14      	add	r2, sp, #80	; 0x50
 8011f6e:	f7ff fd1e 	bl	80119ae <__sprint_r>
 8011f72:	2800      	cmp	r0, #0
 8011f74:	d000      	beq.n	8011f78 <_vfiprintf_r+0x560>
 8011f76:	e1b8      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8011f78:	ad17      	add	r5, sp, #92	; 0x5c
 8011f7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011f7c:	2b80      	cmp	r3, #128	; 0x80
 8011f7e:	d11e      	bne.n	8011fbe <_vfiprintf_r+0x5a6>
 8011f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f84:	1a9f      	subs	r7, r3, r2
 8011f86:	2f00      	cmp	r7, #0
 8011f88:	dd19      	ble.n	8011fbe <_vfiprintf_r+0x5a6>
 8011f8a:	0029      	movs	r1, r5
 8011f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f8e:	4871      	ldr	r0, [pc, #452]	; (8012154 <_vfiprintf_r+0x73c>)
 8011f90:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f92:	3301      	adds	r3, #1
 8011f94:	3108      	adds	r1, #8
 8011f96:	6028      	str	r0, [r5, #0]
 8011f98:	2f10      	cmp	r7, #16
 8011f9a:	dd00      	ble.n	8011f9e <_vfiprintf_r+0x586>
 8011f9c:	e164      	b.n	8012268 <_vfiprintf_r+0x850>
 8011f9e:	606f      	str	r7, [r5, #4]
 8011fa0:	18bf      	adds	r7, r7, r2
 8011fa2:	000d      	movs	r5, r1
 8011fa4:	9716      	str	r7, [sp, #88]	; 0x58
 8011fa6:	9315      	str	r3, [sp, #84]	; 0x54
 8011fa8:	2b07      	cmp	r3, #7
 8011faa:	dd08      	ble.n	8011fbe <_vfiprintf_r+0x5a6>
 8011fac:	9903      	ldr	r1, [sp, #12]
 8011fae:	9806      	ldr	r0, [sp, #24]
 8011fb0:	aa14      	add	r2, sp, #80	; 0x50
 8011fb2:	f7ff fcfc 	bl	80119ae <__sprint_r>
 8011fb6:	2800      	cmp	r0, #0
 8011fb8:	d000      	beq.n	8011fbc <_vfiprintf_r+0x5a4>
 8011fba:	e196      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8011fbc:	ad17      	add	r5, sp, #92	; 0x5c
 8011fbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011fc0:	9a05      	ldr	r2, [sp, #20]
 8011fc2:	1a9f      	subs	r7, r3, r2
 8011fc4:	2f00      	cmp	r7, #0
 8011fc6:	dd19      	ble.n	8011ffc <_vfiprintf_r+0x5e4>
 8011fc8:	0029      	movs	r1, r5
 8011fca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011fcc:	4861      	ldr	r0, [pc, #388]	; (8012154 <_vfiprintf_r+0x73c>)
 8011fce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011fd0:	3301      	adds	r3, #1
 8011fd2:	3108      	adds	r1, #8
 8011fd4:	6028      	str	r0, [r5, #0]
 8011fd6:	2f10      	cmp	r7, #16
 8011fd8:	dd00      	ble.n	8011fdc <_vfiprintf_r+0x5c4>
 8011fda:	e157      	b.n	801228c <_vfiprintf_r+0x874>
 8011fdc:	606f      	str	r7, [r5, #4]
 8011fde:	18bf      	adds	r7, r7, r2
 8011fe0:	000d      	movs	r5, r1
 8011fe2:	9716      	str	r7, [sp, #88]	; 0x58
 8011fe4:	9315      	str	r3, [sp, #84]	; 0x54
 8011fe6:	2b07      	cmp	r3, #7
 8011fe8:	dd08      	ble.n	8011ffc <_vfiprintf_r+0x5e4>
 8011fea:	9903      	ldr	r1, [sp, #12]
 8011fec:	9806      	ldr	r0, [sp, #24]
 8011fee:	aa14      	add	r2, sp, #80	; 0x50
 8011ff0:	f7ff fcdd 	bl	80119ae <__sprint_r>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	d000      	beq.n	8011ffa <_vfiprintf_r+0x5e2>
 8011ff8:	e177      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8011ffa:	ad17      	add	r5, sp, #92	; 0x5c
 8011ffc:	9b05      	ldr	r3, [sp, #20]
 8011ffe:	9a05      	ldr	r2, [sp, #20]
 8012000:	606b      	str	r3, [r5, #4]
 8012002:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012004:	602e      	str	r6, [r5, #0]
 8012006:	189b      	adds	r3, r3, r2
 8012008:	9316      	str	r3, [sp, #88]	; 0x58
 801200a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801200c:	3508      	adds	r5, #8
 801200e:	3301      	adds	r3, #1
 8012010:	9315      	str	r3, [sp, #84]	; 0x54
 8012012:	2b07      	cmp	r3, #7
 8012014:	dd08      	ble.n	8012028 <_vfiprintf_r+0x610>
 8012016:	9903      	ldr	r1, [sp, #12]
 8012018:	9806      	ldr	r0, [sp, #24]
 801201a:	aa14      	add	r2, sp, #80	; 0x50
 801201c:	f7ff fcc7 	bl	80119ae <__sprint_r>
 8012020:	2800      	cmp	r0, #0
 8012022:	d000      	beq.n	8012026 <_vfiprintf_r+0x60e>
 8012024:	e161      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8012026:	ad17      	add	r5, sp, #92	; 0x5c
 8012028:	0764      	lsls	r4, r4, #29
 801202a:	d500      	bpl.n	801202e <_vfiprintf_r+0x616>
 801202c:	e140      	b.n	80122b0 <_vfiprintf_r+0x898>
 801202e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012030:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012032:	4293      	cmp	r3, r2
 8012034:	da00      	bge.n	8012038 <_vfiprintf_r+0x620>
 8012036:	0013      	movs	r3, r2
 8012038:	9a08      	ldr	r2, [sp, #32]
 801203a:	18d3      	adds	r3, r2, r3
 801203c:	9308      	str	r3, [sp, #32]
 801203e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012040:	2b00      	cmp	r3, #0
 8012042:	d007      	beq.n	8012054 <_vfiprintf_r+0x63c>
 8012044:	9903      	ldr	r1, [sp, #12]
 8012046:	9806      	ldr	r0, [sp, #24]
 8012048:	aa14      	add	r2, sp, #80	; 0x50
 801204a:	f7ff fcb0 	bl	80119ae <__sprint_r>
 801204e:	2800      	cmp	r0, #0
 8012050:	d000      	beq.n	8012054 <_vfiprintf_r+0x63c>
 8012052:	e14a      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8012054:	2300      	movs	r3, #0
 8012056:	ad17      	add	r5, sp, #92	; 0x5c
 8012058:	9315      	str	r3, [sp, #84]	; 0x54
 801205a:	e6b7      	b.n	8011dcc <_vfiprintf_r+0x3b4>
 801205c:	0030      	movs	r0, r6
 801205e:	f7ee f851 	bl	8000104 <strlen>
 8012062:	9005      	str	r0, [sp, #20]
 8012064:	e719      	b.n	8011e9a <_vfiprintf_r+0x482>
 8012066:	2310      	movs	r3, #16
 8012068:	431c      	orrs	r4, r3
 801206a:	2320      	movs	r3, #32
 801206c:	0020      	movs	r0, r4
 801206e:	4018      	ands	r0, r3
 8012070:	421c      	tst	r4, r3
 8012072:	d009      	beq.n	8012088 <_vfiprintf_r+0x670>
 8012074:	3b19      	subs	r3, #25
 8012076:	3707      	adds	r7, #7
 8012078:	439f      	bics	r7, r3
 801207a:	0039      	movs	r1, r7
 801207c:	c90c      	ldmia	r1!, {r2, r3}
 801207e:	9200      	str	r2, [sp, #0]
 8012080:	9301      	str	r3, [sp, #4]
 8012082:	9104      	str	r1, [sp, #16]
 8012084:	2301      	movs	r3, #1
 8012086:	e6c7      	b.n	8011e18 <_vfiprintf_r+0x400>
 8012088:	003b      	movs	r3, r7
 801208a:	cb04      	ldmia	r3!, {r2}
 801208c:	0021      	movs	r1, r4
 801208e:	9304      	str	r3, [sp, #16]
 8012090:	2310      	movs	r3, #16
 8012092:	4019      	ands	r1, r3
 8012094:	421c      	tst	r4, r3
 8012096:	d003      	beq.n	80120a0 <_vfiprintf_r+0x688>
 8012098:	9200      	str	r2, [sp, #0]
 801209a:	9001      	str	r0, [sp, #4]
 801209c:	3b0f      	subs	r3, #15
 801209e:	e6bb      	b.n	8011e18 <_vfiprintf_r+0x400>
 80120a0:	2340      	movs	r3, #64	; 0x40
 80120a2:	0020      	movs	r0, r4
 80120a4:	4018      	ands	r0, r3
 80120a6:	421c      	tst	r4, r3
 80120a8:	d003      	beq.n	80120b2 <_vfiprintf_r+0x69a>
 80120aa:	b293      	uxth	r3, r2
 80120ac:	9300      	str	r3, [sp, #0]
 80120ae:	9101      	str	r1, [sp, #4]
 80120b0:	e7e8      	b.n	8012084 <_vfiprintf_r+0x66c>
 80120b2:	2380      	movs	r3, #128	; 0x80
 80120b4:	0021      	movs	r1, r4
 80120b6:	009b      	lsls	r3, r3, #2
 80120b8:	4019      	ands	r1, r3
 80120ba:	421c      	tst	r4, r3
 80120bc:	d003      	beq.n	80120c6 <_vfiprintf_r+0x6ae>
 80120be:	b2d3      	uxtb	r3, r2
 80120c0:	9300      	str	r3, [sp, #0]
 80120c2:	9001      	str	r0, [sp, #4]
 80120c4:	e7de      	b.n	8012084 <_vfiprintf_r+0x66c>
 80120c6:	9200      	str	r2, [sp, #0]
 80120c8:	e7f1      	b.n	80120ae <_vfiprintf_r+0x696>
 80120ca:	4a23      	ldr	r2, [pc, #140]	; (8012158 <_vfiprintf_r+0x740>)
 80120cc:	0020      	movs	r0, r4
 80120ce:	920c      	str	r2, [sp, #48]	; 0x30
 80120d0:	2220      	movs	r2, #32
 80120d2:	4010      	ands	r0, r2
 80120d4:	4214      	tst	r4, r2
 80120d6:	d019      	beq.n	801210c <_vfiprintf_r+0x6f4>
 80120d8:	3a19      	subs	r2, #25
 80120da:	3707      	adds	r7, #7
 80120dc:	4397      	bics	r7, r2
 80120de:	0038      	movs	r0, r7
 80120e0:	c806      	ldmia	r0!, {r1, r2}
 80120e2:	9100      	str	r1, [sp, #0]
 80120e4:	9201      	str	r2, [sp, #4]
 80120e6:	9004      	str	r0, [sp, #16]
 80120e8:	07e2      	lsls	r2, r4, #31
 80120ea:	d509      	bpl.n	8012100 <_vfiprintf_r+0x6e8>
 80120ec:	9a00      	ldr	r2, [sp, #0]
 80120ee:	9901      	ldr	r1, [sp, #4]
 80120f0:	430a      	orrs	r2, r1
 80120f2:	d005      	beq.n	8012100 <_vfiprintf_r+0x6e8>
 80120f4:	aa13      	add	r2, sp, #76	; 0x4c
 80120f6:	2130      	movs	r1, #48	; 0x30
 80120f8:	7053      	strb	r3, [r2, #1]
 80120fa:	2302      	movs	r3, #2
 80120fc:	7011      	strb	r1, [r2, #0]
 80120fe:	431c      	orrs	r4, r3
 8012100:	4b10      	ldr	r3, [pc, #64]	; (8012144 <_vfiprintf_r+0x72c>)
 8012102:	401c      	ands	r4, r3
 8012104:	2302      	movs	r3, #2
 8012106:	e687      	b.n	8011e18 <_vfiprintf_r+0x400>
 8012108:	4a10      	ldr	r2, [pc, #64]	; (801214c <_vfiprintf_r+0x734>)
 801210a:	e7df      	b.n	80120cc <_vfiprintf_r+0x6b4>
 801210c:	0039      	movs	r1, r7
 801210e:	c904      	ldmia	r1!, {r2}
 8012110:	0026      	movs	r6, r4
 8012112:	9104      	str	r1, [sp, #16]
 8012114:	2110      	movs	r1, #16
 8012116:	400e      	ands	r6, r1
 8012118:	420c      	tst	r4, r1
 801211a:	d002      	beq.n	8012122 <_vfiprintf_r+0x70a>
 801211c:	9200      	str	r2, [sp, #0]
 801211e:	9001      	str	r0, [sp, #4]
 8012120:	e7e2      	b.n	80120e8 <_vfiprintf_r+0x6d0>
 8012122:	2140      	movs	r1, #64	; 0x40
 8012124:	0020      	movs	r0, r4
 8012126:	4008      	ands	r0, r1
 8012128:	420c      	tst	r4, r1
 801212a:	d003      	beq.n	8012134 <_vfiprintf_r+0x71c>
 801212c:	b292      	uxth	r2, r2
 801212e:	9200      	str	r2, [sp, #0]
 8012130:	9601      	str	r6, [sp, #4]
 8012132:	e7d9      	b.n	80120e8 <_vfiprintf_r+0x6d0>
 8012134:	2180      	movs	r1, #128	; 0x80
 8012136:	0026      	movs	r6, r4
 8012138:	0089      	lsls	r1, r1, #2
 801213a:	400e      	ands	r6, r1
 801213c:	420c      	tst	r4, r1
 801213e:	d0f6      	beq.n	801212e <_vfiprintf_r+0x716>
 8012140:	b2d2      	uxtb	r2, r2
 8012142:	e7eb      	b.n	801211c <_vfiprintf_r+0x704>
 8012144:	fffffbff 	.word	0xfffffbff
 8012148:	00007830 	.word	0x00007830
 801214c:	08014c0c 	.word	0x08014c0c
 8012150:	08014d19 	.word	0x08014d19
 8012154:	08014d29 	.word	0x08014d29
 8012158:	08014c1d 	.word	0x08014c1d
 801215c:	9b01      	ldr	r3, [sp, #4]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d109      	bne.n	8012176 <_vfiprintf_r+0x75e>
 8012162:	9b00      	ldr	r3, [sp, #0]
 8012164:	2b09      	cmp	r3, #9
 8012166:	d806      	bhi.n	8012176 <_vfiprintf_r+0x75e>
 8012168:	26b7      	movs	r6, #183	; 0xb7
 801216a:	ab12      	add	r3, sp, #72	; 0x48
 801216c:	18f6      	adds	r6, r6, r3
 801216e:	9b00      	ldr	r3, [sp, #0]
 8012170:	3330      	adds	r3, #48	; 0x30
 8012172:	7033      	strb	r3, [r6, #0]
 8012174:	e115      	b.n	80123a2 <_vfiprintf_r+0x98a>
 8012176:	2380      	movs	r3, #128	; 0x80
 8012178:	2400      	movs	r4, #0
 801217a:	00db      	lsls	r3, r3, #3
 801217c:	403b      	ands	r3, r7
 801217e:	ae40      	add	r6, sp, #256	; 0x100
 8012180:	930a      	str	r3, [sp, #40]	; 0x28
 8012182:	220a      	movs	r2, #10
 8012184:	9800      	ldr	r0, [sp, #0]
 8012186:	9901      	ldr	r1, [sp, #4]
 8012188:	2300      	movs	r3, #0
 801218a:	f7ee f98b 	bl	80004a4 <__aeabi_uldivmod>
 801218e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012190:	3e01      	subs	r6, #1
 8012192:	3230      	adds	r2, #48	; 0x30
 8012194:	900b      	str	r0, [sp, #44]	; 0x2c
 8012196:	9110      	str	r1, [sp, #64]	; 0x40
 8012198:	7032      	strb	r2, [r6, #0]
 801219a:	3401      	adds	r4, #1
 801219c:	2b00      	cmp	r3, #0
 801219e:	d01a      	beq.n	80121d6 <_vfiprintf_r+0x7be>
 80121a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121a2:	781b      	ldrb	r3, [r3, #0]
 80121a4:	42a3      	cmp	r3, r4
 80121a6:	d116      	bne.n	80121d6 <_vfiprintf_r+0x7be>
 80121a8:	2cff      	cmp	r4, #255	; 0xff
 80121aa:	d014      	beq.n	80121d6 <_vfiprintf_r+0x7be>
 80121ac:	9b01      	ldr	r3, [sp, #4]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d102      	bne.n	80121b8 <_vfiprintf_r+0x7a0>
 80121b2:	9b00      	ldr	r3, [sp, #0]
 80121b4:	2b09      	cmp	r3, #9
 80121b6:	d90e      	bls.n	80121d6 <_vfiprintf_r+0x7be>
 80121b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80121ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80121bc:	1af6      	subs	r6, r6, r3
 80121be:	001a      	movs	r2, r3
 80121c0:	0030      	movs	r0, r6
 80121c2:	f7fa f832 	bl	800c22a <strncpy>
 80121c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121c8:	2400      	movs	r4, #0
 80121ca:	785b      	ldrb	r3, [r3, #1]
 80121cc:	1e5a      	subs	r2, r3, #1
 80121ce:	4193      	sbcs	r3, r2
 80121d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80121d2:	18d3      	adds	r3, r2, r3
 80121d4:	930d      	str	r3, [sp, #52]	; 0x34
 80121d6:	9b01      	ldr	r3, [sp, #4]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d103      	bne.n	80121e4 <_vfiprintf_r+0x7cc>
 80121dc:	9b00      	ldr	r3, [sp, #0]
 80121de:	2b09      	cmp	r3, #9
 80121e0:	d800      	bhi.n	80121e4 <_vfiprintf_r+0x7cc>
 80121e2:	e0de      	b.n	80123a2 <_vfiprintf_r+0x98a>
 80121e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80121e6:	9300      	str	r3, [sp, #0]
 80121e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80121ea:	9301      	str	r3, [sp, #4]
 80121ec:	e7c9      	b.n	8012182 <_vfiprintf_r+0x76a>
 80121ee:	200f      	movs	r0, #15
 80121f0:	9b00      	ldr	r3, [sp, #0]
 80121f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80121f4:	4003      	ands	r3, r0
 80121f6:	5cd3      	ldrb	r3, [r2, r3]
 80121f8:	3e01      	subs	r6, #1
 80121fa:	7033      	strb	r3, [r6, #0]
 80121fc:	9b01      	ldr	r3, [sp, #4]
 80121fe:	0719      	lsls	r1, r3, #28
 8012200:	9b00      	ldr	r3, [sp, #0]
 8012202:	091a      	lsrs	r2, r3, #4
 8012204:	9b01      	ldr	r3, [sp, #4]
 8012206:	4311      	orrs	r1, r2
 8012208:	091b      	lsrs	r3, r3, #4
 801220a:	9301      	str	r3, [sp, #4]
 801220c:	000b      	movs	r3, r1
 801220e:	9a01      	ldr	r2, [sp, #4]
 8012210:	9100      	str	r1, [sp, #0]
 8012212:	4313      	orrs	r3, r2
 8012214:	d1ec      	bne.n	80121f0 <_vfiprintf_r+0x7d8>
 8012216:	e0c4      	b.n	80123a2 <_vfiprintf_r+0x98a>
 8012218:	ae40      	add	r6, sp, #256	; 0x100
 801221a:	2b00      	cmp	r3, #0
 801221c:	d000      	beq.n	8012220 <_vfiprintf_r+0x808>
 801221e:	e0c0      	b.n	80123a2 <_vfiprintf_r+0x98a>
 8012220:	07e4      	lsls	r4, r4, #31
 8012222:	d400      	bmi.n	8012226 <_vfiprintf_r+0x80e>
 8012224:	e0bd      	b.n	80123a2 <_vfiprintf_r+0x98a>
 8012226:	26b7      	movs	r6, #183	; 0xb7
 8012228:	ab12      	add	r3, sp, #72	; 0x48
 801222a:	18f6      	adds	r6, r6, r3
 801222c:	2330      	movs	r3, #48	; 0x30
 801222e:	e7a0      	b.n	8012172 <_vfiprintf_r+0x75a>
 8012230:	2b00      	cmp	r3, #0
 8012232:	d100      	bne.n	8012236 <_vfiprintf_r+0x81e>
 8012234:	e07e      	b.n	8012334 <_vfiprintf_r+0x91c>
 8012236:	ae27      	add	r6, sp, #156	; 0x9c
 8012238:	7033      	strb	r3, [r6, #0]
 801223a:	2300      	movs	r3, #0
 801223c:	aa12      	add	r2, sp, #72	; 0x48
 801223e:	70d3      	strb	r3, [r2, #3]
 8012240:	9704      	str	r7, [sp, #16]
 8012242:	e576      	b.n	8011d32 <_vfiprintf_r+0x31a>
 8012244:	2010      	movs	r0, #16
 8012246:	1812      	adds	r2, r2, r0
 8012248:	6068      	str	r0, [r5, #4]
 801224a:	9216      	str	r2, [sp, #88]	; 0x58
 801224c:	9315      	str	r3, [sp, #84]	; 0x54
 801224e:	2b07      	cmp	r3, #7
 8012250:	dd07      	ble.n	8012262 <_vfiprintf_r+0x84a>
 8012252:	9903      	ldr	r1, [sp, #12]
 8012254:	9806      	ldr	r0, [sp, #24]
 8012256:	aa14      	add	r2, sp, #80	; 0x50
 8012258:	f7ff fba9 	bl	80119ae <__sprint_r>
 801225c:	2800      	cmp	r0, #0
 801225e:	d144      	bne.n	80122ea <_vfiprintf_r+0x8d2>
 8012260:	a917      	add	r1, sp, #92	; 0x5c
 8012262:	000d      	movs	r5, r1
 8012264:	3f10      	subs	r7, #16
 8012266:	e63b      	b.n	8011ee0 <_vfiprintf_r+0x4c8>
 8012268:	2010      	movs	r0, #16
 801226a:	1812      	adds	r2, r2, r0
 801226c:	6068      	str	r0, [r5, #4]
 801226e:	9216      	str	r2, [sp, #88]	; 0x58
 8012270:	9315      	str	r3, [sp, #84]	; 0x54
 8012272:	2b07      	cmp	r3, #7
 8012274:	dd07      	ble.n	8012286 <_vfiprintf_r+0x86e>
 8012276:	9903      	ldr	r1, [sp, #12]
 8012278:	9806      	ldr	r0, [sp, #24]
 801227a:	aa14      	add	r2, sp, #80	; 0x50
 801227c:	f7ff fb97 	bl	80119ae <__sprint_r>
 8012280:	2800      	cmp	r0, #0
 8012282:	d132      	bne.n	80122ea <_vfiprintf_r+0x8d2>
 8012284:	a917      	add	r1, sp, #92	; 0x5c
 8012286:	000d      	movs	r5, r1
 8012288:	3f10      	subs	r7, #16
 801228a:	e67e      	b.n	8011f8a <_vfiprintf_r+0x572>
 801228c:	2010      	movs	r0, #16
 801228e:	1812      	adds	r2, r2, r0
 8012290:	6068      	str	r0, [r5, #4]
 8012292:	9216      	str	r2, [sp, #88]	; 0x58
 8012294:	9315      	str	r3, [sp, #84]	; 0x54
 8012296:	2b07      	cmp	r3, #7
 8012298:	dd07      	ble.n	80122aa <_vfiprintf_r+0x892>
 801229a:	9903      	ldr	r1, [sp, #12]
 801229c:	9806      	ldr	r0, [sp, #24]
 801229e:	aa14      	add	r2, sp, #80	; 0x50
 80122a0:	f7ff fb85 	bl	80119ae <__sprint_r>
 80122a4:	2800      	cmp	r0, #0
 80122a6:	d120      	bne.n	80122ea <_vfiprintf_r+0x8d2>
 80122a8:	a917      	add	r1, sp, #92	; 0x5c
 80122aa:	000d      	movs	r5, r1
 80122ac:	3f10      	subs	r7, #16
 80122ae:	e68b      	b.n	8011fc8 <_vfiprintf_r+0x5b0>
 80122b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80122b4:	2610      	movs	r6, #16
 80122b6:	1a9c      	subs	r4, r3, r2
 80122b8:	2c00      	cmp	r4, #0
 80122ba:	dc00      	bgt.n	80122be <_vfiprintf_r+0x8a6>
 80122bc:	e6b7      	b.n	801202e <_vfiprintf_r+0x616>
 80122be:	9915      	ldr	r1, [sp, #84]	; 0x54
 80122c0:	4a3b      	ldr	r2, [pc, #236]	; (80123b0 <_vfiprintf_r+0x998>)
 80122c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80122c4:	3101      	adds	r1, #1
 80122c6:	602a      	str	r2, [r5, #0]
 80122c8:	2c10      	cmp	r4, #16
 80122ca:	dc22      	bgt.n	8012312 <_vfiprintf_r+0x8fa>
 80122cc:	606c      	str	r4, [r5, #4]
 80122ce:	18e4      	adds	r4, r4, r3
 80122d0:	9416      	str	r4, [sp, #88]	; 0x58
 80122d2:	9115      	str	r1, [sp, #84]	; 0x54
 80122d4:	2907      	cmp	r1, #7
 80122d6:	dc00      	bgt.n	80122da <_vfiprintf_r+0x8c2>
 80122d8:	e6a9      	b.n	801202e <_vfiprintf_r+0x616>
 80122da:	9903      	ldr	r1, [sp, #12]
 80122dc:	9806      	ldr	r0, [sp, #24]
 80122de:	aa14      	add	r2, sp, #80	; 0x50
 80122e0:	f7ff fb65 	bl	80119ae <__sprint_r>
 80122e4:	2800      	cmp	r0, #0
 80122e6:	d100      	bne.n	80122ea <_vfiprintf_r+0x8d2>
 80122e8:	e6a1      	b.n	801202e <_vfiprintf_r+0x616>
 80122ea:	9b03      	ldr	r3, [sp, #12]
 80122ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80122ee:	07db      	lsls	r3, r3, #31
 80122f0:	d407      	bmi.n	8012302 <_vfiprintf_r+0x8ea>
 80122f2:	9b03      	ldr	r3, [sp, #12]
 80122f4:	899b      	ldrh	r3, [r3, #12]
 80122f6:	059b      	lsls	r3, r3, #22
 80122f8:	d403      	bmi.n	8012302 <_vfiprintf_r+0x8ea>
 80122fa:	9b03      	ldr	r3, [sp, #12]
 80122fc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80122fe:	f7fa f88e 	bl	800c41e <__retarget_lock_release_recursive>
 8012302:	9b03      	ldr	r3, [sp, #12]
 8012304:	899b      	ldrh	r3, [r3, #12]
 8012306:	065b      	lsls	r3, r3, #25
 8012308:	d401      	bmi.n	801230e <_vfiprintf_r+0x8f6>
 801230a:	f7ff fbc3 	bl	8011a94 <_vfiprintf_r+0x7c>
 801230e:	f7ff fbbe 	bl	8011a8e <_vfiprintf_r+0x76>
 8012312:	3310      	adds	r3, #16
 8012314:	606e      	str	r6, [r5, #4]
 8012316:	9316      	str	r3, [sp, #88]	; 0x58
 8012318:	9115      	str	r1, [sp, #84]	; 0x54
 801231a:	3508      	adds	r5, #8
 801231c:	2907      	cmp	r1, #7
 801231e:	dd07      	ble.n	8012330 <_vfiprintf_r+0x918>
 8012320:	9903      	ldr	r1, [sp, #12]
 8012322:	9806      	ldr	r0, [sp, #24]
 8012324:	aa14      	add	r2, sp, #80	; 0x50
 8012326:	f7ff fb42 	bl	80119ae <__sprint_r>
 801232a:	2800      	cmp	r0, #0
 801232c:	d1dd      	bne.n	80122ea <_vfiprintf_r+0x8d2>
 801232e:	ad17      	add	r5, sp, #92	; 0x5c
 8012330:	3c10      	subs	r4, #16
 8012332:	e7c4      	b.n	80122be <_vfiprintf_r+0x8a6>
 8012334:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012336:	2b00      	cmp	r3, #0
 8012338:	d102      	bne.n	8012340 <_vfiprintf_r+0x928>
 801233a:	2300      	movs	r3, #0
 801233c:	9315      	str	r3, [sp, #84]	; 0x54
 801233e:	e7d4      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8012340:	9903      	ldr	r1, [sp, #12]
 8012342:	9806      	ldr	r0, [sp, #24]
 8012344:	aa14      	add	r2, sp, #80	; 0x50
 8012346:	f7ff fb32 	bl	80119ae <__sprint_r>
 801234a:	2800      	cmp	r0, #0
 801234c:	d0f5      	beq.n	801233a <_vfiprintf_r+0x922>
 801234e:	e7cc      	b.n	80122ea <_vfiprintf_r+0x8d2>
 8012350:	0027      	movs	r7, r4
 8012352:	2a00      	cmp	r2, #0
 8012354:	d100      	bne.n	8012358 <_vfiprintf_r+0x940>
 8012356:	e51b      	b.n	8011d90 <_vfiprintf_r+0x378>
 8012358:	2b01      	cmp	r3, #1
 801235a:	d100      	bne.n	801235e <_vfiprintf_r+0x946>
 801235c:	e6fe      	b.n	801215c <_vfiprintf_r+0x744>
 801235e:	ae40      	add	r6, sp, #256	; 0x100
 8012360:	2b02      	cmp	r3, #2
 8012362:	d100      	bne.n	8012366 <_vfiprintf_r+0x94e>
 8012364:	e743      	b.n	80121ee <_vfiprintf_r+0x7d6>
 8012366:	2307      	movs	r3, #7
 8012368:	469c      	mov	ip, r3
 801236a:	4663      	mov	r3, ip
 801236c:	9900      	ldr	r1, [sp, #0]
 801236e:	0032      	movs	r2, r6
 8012370:	400b      	ands	r3, r1
 8012372:	9901      	ldr	r1, [sp, #4]
 8012374:	3e01      	subs	r6, #1
 8012376:	074c      	lsls	r4, r1, #29
 8012378:	9900      	ldr	r1, [sp, #0]
 801237a:	3330      	adds	r3, #48	; 0x30
 801237c:	08c8      	lsrs	r0, r1, #3
 801237e:	9901      	ldr	r1, [sp, #4]
 8012380:	4304      	orrs	r4, r0
 8012382:	08c9      	lsrs	r1, r1, #3
 8012384:	9101      	str	r1, [sp, #4]
 8012386:	0021      	movs	r1, r4
 8012388:	9801      	ldr	r0, [sp, #4]
 801238a:	7033      	strb	r3, [r6, #0]
 801238c:	9400      	str	r4, [sp, #0]
 801238e:	4301      	orrs	r1, r0
 8012390:	d1eb      	bne.n	801236a <_vfiprintf_r+0x952>
 8012392:	07f9      	lsls	r1, r7, #31
 8012394:	d505      	bpl.n	80123a2 <_vfiprintf_r+0x98a>
 8012396:	2b30      	cmp	r3, #48	; 0x30
 8012398:	d003      	beq.n	80123a2 <_vfiprintf_r+0x98a>
 801239a:	2330      	movs	r3, #48	; 0x30
 801239c:	3e01      	subs	r6, #1
 801239e:	7033      	strb	r3, [r6, #0]
 80123a0:	1e96      	subs	r6, r2, #2
 80123a2:	9b05      	ldr	r3, [sp, #20]
 80123a4:	003c      	movs	r4, r7
 80123a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80123a8:	ab40      	add	r3, sp, #256	; 0x100
 80123aa:	1b9b      	subs	r3, r3, r6
 80123ac:	9305      	str	r3, [sp, #20]
 80123ae:	e575      	b.n	8011e9c <_vfiprintf_r+0x484>
 80123b0:	08014d19 	.word	0x08014d19

080123b4 <__sbprintf>:
 80123b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80123b6:	0015      	movs	r5, r2
 80123b8:	2202      	movs	r2, #2
 80123ba:	4c1e      	ldr	r4, [pc, #120]	; (8012434 <__sbprintf+0x80>)
 80123bc:	001f      	movs	r7, r3
 80123be:	898b      	ldrh	r3, [r1, #12]
 80123c0:	44a5      	add	sp, r4
 80123c2:	4393      	bics	r3, r2
 80123c4:	466a      	mov	r2, sp
 80123c6:	8193      	strh	r3, [r2, #12]
 80123c8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80123ca:	0006      	movs	r6, r0
 80123cc:	9319      	str	r3, [sp, #100]	; 0x64
 80123ce:	89cb      	ldrh	r3, [r1, #14]
 80123d0:	a816      	add	r0, sp, #88	; 0x58
 80123d2:	81d3      	strh	r3, [r2, #14]
 80123d4:	69cb      	ldr	r3, [r1, #28]
 80123d6:	000c      	movs	r4, r1
 80123d8:	9307      	str	r3, [sp, #28]
 80123da:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80123dc:	9309      	str	r3, [sp, #36]	; 0x24
 80123de:	ab1a      	add	r3, sp, #104	; 0x68
 80123e0:	9300      	str	r3, [sp, #0]
 80123e2:	9304      	str	r3, [sp, #16]
 80123e4:	2380      	movs	r3, #128	; 0x80
 80123e6:	00db      	lsls	r3, r3, #3
 80123e8:	9302      	str	r3, [sp, #8]
 80123ea:	9305      	str	r3, [sp, #20]
 80123ec:	2300      	movs	r3, #0
 80123ee:	9306      	str	r3, [sp, #24]
 80123f0:	f7fa f812 	bl	800c418 <__retarget_lock_init_recursive>
 80123f4:	002a      	movs	r2, r5
 80123f6:	003b      	movs	r3, r7
 80123f8:	4669      	mov	r1, sp
 80123fa:	0030      	movs	r0, r6
 80123fc:	f7ff fb0c 	bl	8011a18 <_vfiprintf_r>
 8012400:	1e05      	subs	r5, r0, #0
 8012402:	db07      	blt.n	8012414 <__sbprintf+0x60>
 8012404:	4669      	mov	r1, sp
 8012406:	0030      	movs	r0, r6
 8012408:	f7fd fe7c 	bl	8010104 <_fflush_r>
 801240c:	2800      	cmp	r0, #0
 801240e:	d001      	beq.n	8012414 <__sbprintf+0x60>
 8012410:	2501      	movs	r5, #1
 8012412:	426d      	negs	r5, r5
 8012414:	466b      	mov	r3, sp
 8012416:	899a      	ldrh	r2, [r3, #12]
 8012418:	2340      	movs	r3, #64	; 0x40
 801241a:	421a      	tst	r2, r3
 801241c:	d002      	beq.n	8012424 <__sbprintf+0x70>
 801241e:	89a2      	ldrh	r2, [r4, #12]
 8012420:	4313      	orrs	r3, r2
 8012422:	81a3      	strh	r3, [r4, #12]
 8012424:	9816      	ldr	r0, [sp, #88]	; 0x58
 8012426:	f7f9 fff8 	bl	800c41a <__retarget_lock_close_recursive>
 801242a:	0028      	movs	r0, r5
 801242c:	4b02      	ldr	r3, [pc, #8]	; (8012438 <__sbprintf+0x84>)
 801242e:	449d      	add	sp, r3
 8012430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012432:	46c0      	nop			; (mov r8, r8)
 8012434:	fffffb94 	.word	0xfffffb94
 8012438:	0000046c 	.word	0x0000046c

0801243c <__sfvwrite_r>:
 801243c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801243e:	6893      	ldr	r3, [r2, #8]
 8012440:	b087      	sub	sp, #28
 8012442:	000c      	movs	r4, r1
 8012444:	9002      	str	r0, [sp, #8]
 8012446:	9204      	str	r2, [sp, #16]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d102      	bne.n	8012452 <__sfvwrite_r+0x16>
 801244c:	2000      	movs	r0, #0
 801244e:	b007      	add	sp, #28
 8012450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012452:	898b      	ldrh	r3, [r1, #12]
 8012454:	071b      	lsls	r3, r3, #28
 8012456:	d557      	bpl.n	8012508 <__sfvwrite_r+0xcc>
 8012458:	690b      	ldr	r3, [r1, #16]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d054      	beq.n	8012508 <__sfvwrite_r+0xcc>
 801245e:	9b04      	ldr	r3, [sp, #16]
 8012460:	2202      	movs	r2, #2
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	9301      	str	r3, [sp, #4]
 8012466:	89a3      	ldrh	r3, [r4, #12]
 8012468:	001f      	movs	r7, r3
 801246a:	4017      	ands	r7, r2
 801246c:	4213      	tst	r3, r2
 801246e:	d171      	bne.n	8012554 <__sfvwrite_r+0x118>
 8012470:	2201      	movs	r2, #1
 8012472:	2101      	movs	r1, #1
 8012474:	401a      	ands	r2, r3
 8012476:	420b      	tst	r3, r1
 8012478:	d100      	bne.n	801247c <__sfvwrite_r+0x40>
 801247a:	e0a5      	b.n	80125c8 <__sfvwrite_r+0x18c>
 801247c:	0038      	movs	r0, r7
 801247e:	003e      	movs	r6, r7
 8012480:	9703      	str	r7, [sp, #12]
 8012482:	9b03      	ldr	r3, [sp, #12]
 8012484:	2b00      	cmp	r3, #0
 8012486:	d100      	bne.n	801248a <__sfvwrite_r+0x4e>
 8012488:	e10b      	b.n	80126a2 <__sfvwrite_r+0x266>
 801248a:	2800      	cmp	r0, #0
 801248c:	d10a      	bne.n	80124a4 <__sfvwrite_r+0x68>
 801248e:	001a      	movs	r2, r3
 8012490:	210a      	movs	r1, #10
 8012492:	0030      	movs	r0, r6
 8012494:	f7fd feb0 	bl	80101f8 <memchr>
 8012498:	9b03      	ldr	r3, [sp, #12]
 801249a:	1c5f      	adds	r7, r3, #1
 801249c:	2800      	cmp	r0, #0
 801249e:	d001      	beq.n	80124a4 <__sfvwrite_r+0x68>
 80124a0:	3001      	adds	r0, #1
 80124a2:	1b87      	subs	r7, r0, r6
 80124a4:	9b03      	ldr	r3, [sp, #12]
 80124a6:	9705      	str	r7, [sp, #20]
 80124a8:	429f      	cmp	r7, r3
 80124aa:	d900      	bls.n	80124ae <__sfvwrite_r+0x72>
 80124ac:	9305      	str	r3, [sp, #20]
 80124ae:	6820      	ldr	r0, [r4, #0]
 80124b0:	6922      	ldr	r2, [r4, #16]
 80124b2:	68a5      	ldr	r5, [r4, #8]
 80124b4:	6963      	ldr	r3, [r4, #20]
 80124b6:	4290      	cmp	r0, r2
 80124b8:	d800      	bhi.n	80124bc <__sfvwrite_r+0x80>
 80124ba:	e0fb      	b.n	80126b4 <__sfvwrite_r+0x278>
 80124bc:	9a05      	ldr	r2, [sp, #20]
 80124be:	18ed      	adds	r5, r5, r3
 80124c0:	42aa      	cmp	r2, r5
 80124c2:	dc00      	bgt.n	80124c6 <__sfvwrite_r+0x8a>
 80124c4:	e0f6      	b.n	80126b4 <__sfvwrite_r+0x278>
 80124c6:	0031      	movs	r1, r6
 80124c8:	002a      	movs	r2, r5
 80124ca:	f000 fa1e 	bl	801290a <memmove>
 80124ce:	6823      	ldr	r3, [r4, #0]
 80124d0:	0021      	movs	r1, r4
 80124d2:	195b      	adds	r3, r3, r5
 80124d4:	9802      	ldr	r0, [sp, #8]
 80124d6:	6023      	str	r3, [r4, #0]
 80124d8:	f7fd fe14 	bl	8010104 <_fflush_r>
 80124dc:	2800      	cmp	r0, #0
 80124de:	d16e      	bne.n	80125be <__sfvwrite_r+0x182>
 80124e0:	2001      	movs	r0, #1
 80124e2:	1b7f      	subs	r7, r7, r5
 80124e4:	d105      	bne.n	80124f2 <__sfvwrite_r+0xb6>
 80124e6:	0021      	movs	r1, r4
 80124e8:	9802      	ldr	r0, [sp, #8]
 80124ea:	f7fd fe0b 	bl	8010104 <_fflush_r>
 80124ee:	2800      	cmp	r0, #0
 80124f0:	d165      	bne.n	80125be <__sfvwrite_r+0x182>
 80124f2:	9b03      	ldr	r3, [sp, #12]
 80124f4:	9a04      	ldr	r2, [sp, #16]
 80124f6:	1b5b      	subs	r3, r3, r5
 80124f8:	9303      	str	r3, [sp, #12]
 80124fa:	9b04      	ldr	r3, [sp, #16]
 80124fc:	1976      	adds	r6, r6, r5
 80124fe:	689b      	ldr	r3, [r3, #8]
 8012500:	1b5b      	subs	r3, r3, r5
 8012502:	6093      	str	r3, [r2, #8]
 8012504:	d1bd      	bne.n	8012482 <__sfvwrite_r+0x46>
 8012506:	e7a1      	b.n	801244c <__sfvwrite_r+0x10>
 8012508:	0021      	movs	r1, r4
 801250a:	9802      	ldr	r0, [sp, #8]
 801250c:	f000 f932 	bl	8012774 <__swsetup_r>
 8012510:	2800      	cmp	r0, #0
 8012512:	d0a4      	beq.n	801245e <__sfvwrite_r+0x22>
 8012514:	2001      	movs	r0, #1
 8012516:	4240      	negs	r0, r0
 8012518:	e799      	b.n	801244e <__sfvwrite_r+0x12>
 801251a:	9b01      	ldr	r3, [sp, #4]
 801251c:	681e      	ldr	r6, [r3, #0]
 801251e:	685d      	ldr	r5, [r3, #4]
 8012520:	3308      	adds	r3, #8
 8012522:	9301      	str	r3, [sp, #4]
 8012524:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8012526:	69e1      	ldr	r1, [r4, #28]
 8012528:	2d00      	cmp	r5, #0
 801252a:	d0f6      	beq.n	801251a <__sfvwrite_r+0xde>
 801252c:	4a6e      	ldr	r2, [pc, #440]	; (80126e8 <__sfvwrite_r+0x2ac>)
 801252e:	002b      	movs	r3, r5
 8012530:	4295      	cmp	r5, r2
 8012532:	d900      	bls.n	8012536 <__sfvwrite_r+0xfa>
 8012534:	0013      	movs	r3, r2
 8012536:	0032      	movs	r2, r6
 8012538:	9802      	ldr	r0, [sp, #8]
 801253a:	47b8      	blx	r7
 801253c:	2800      	cmp	r0, #0
 801253e:	dd3e      	ble.n	80125be <__sfvwrite_r+0x182>
 8012540:	9b04      	ldr	r3, [sp, #16]
 8012542:	9a04      	ldr	r2, [sp, #16]
 8012544:	689b      	ldr	r3, [r3, #8]
 8012546:	1836      	adds	r6, r6, r0
 8012548:	1a1b      	subs	r3, r3, r0
 801254a:	1a2d      	subs	r5, r5, r0
 801254c:	6093      	str	r3, [r2, #8]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d1e8      	bne.n	8012524 <__sfvwrite_r+0xe8>
 8012552:	e77b      	b.n	801244c <__sfvwrite_r+0x10>
 8012554:	2600      	movs	r6, #0
 8012556:	0035      	movs	r5, r6
 8012558:	e7e4      	b.n	8012524 <__sfvwrite_r+0xe8>
 801255a:	9b01      	ldr	r3, [sp, #4]
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	9303      	str	r3, [sp, #12]
 8012560:	9b01      	ldr	r3, [sp, #4]
 8012562:	685d      	ldr	r5, [r3, #4]
 8012564:	3308      	adds	r3, #8
 8012566:	9301      	str	r3, [sp, #4]
 8012568:	220c      	movs	r2, #12
 801256a:	5ea3      	ldrsh	r3, [r4, r2]
 801256c:	6820      	ldr	r0, [r4, #0]
 801256e:	68a6      	ldr	r6, [r4, #8]
 8012570:	2d00      	cmp	r5, #0
 8012572:	d0f2      	beq.n	801255a <__sfvwrite_r+0x11e>
 8012574:	2180      	movs	r1, #128	; 0x80
 8012576:	0089      	lsls	r1, r1, #2
 8012578:	b29a      	uxth	r2, r3
 801257a:	420b      	tst	r3, r1
 801257c:	d062      	beq.n	8012644 <__sfvwrite_r+0x208>
 801257e:	42ae      	cmp	r6, r5
 8012580:	d837      	bhi.n	80125f2 <__sfvwrite_r+0x1b6>
 8012582:	2390      	movs	r3, #144	; 0x90
 8012584:	00db      	lsls	r3, r3, #3
 8012586:	421a      	tst	r2, r3
 8012588:	d033      	beq.n	80125f2 <__sfvwrite_r+0x1b6>
 801258a:	6921      	ldr	r1, [r4, #16]
 801258c:	1a43      	subs	r3, r0, r1
 801258e:	2003      	movs	r0, #3
 8012590:	9305      	str	r3, [sp, #20]
 8012592:	6963      	ldr	r3, [r4, #20]
 8012594:	4343      	muls	r3, r0
 8012596:	0fdf      	lsrs	r7, r3, #31
 8012598:	18ff      	adds	r7, r7, r3
 801259a:	9b05      	ldr	r3, [sp, #20]
 801259c:	107f      	asrs	r7, r7, #1
 801259e:	3301      	adds	r3, #1
 80125a0:	195b      	adds	r3, r3, r5
 80125a2:	42bb      	cmp	r3, r7
 80125a4:	d900      	bls.n	80125a8 <__sfvwrite_r+0x16c>
 80125a6:	001f      	movs	r7, r3
 80125a8:	0552      	lsls	r2, r2, #21
 80125aa:	d53c      	bpl.n	8012626 <__sfvwrite_r+0x1ea>
 80125ac:	0039      	movs	r1, r7
 80125ae:	9802      	ldr	r0, [sp, #8]
 80125b0:	f7f8 fb02 	bl	800abb8 <_malloc_r>
 80125b4:	1e06      	subs	r6, r0, #0
 80125b6:	d10a      	bne.n	80125ce <__sfvwrite_r+0x192>
 80125b8:	230c      	movs	r3, #12
 80125ba:	9a02      	ldr	r2, [sp, #8]
 80125bc:	6013      	str	r3, [r2, #0]
 80125be:	2340      	movs	r3, #64	; 0x40
 80125c0:	89a2      	ldrh	r2, [r4, #12]
 80125c2:	4313      	orrs	r3, r2
 80125c4:	81a3      	strh	r3, [r4, #12]
 80125c6:	e7a5      	b.n	8012514 <__sfvwrite_r+0xd8>
 80125c8:	0015      	movs	r5, r2
 80125ca:	9203      	str	r2, [sp, #12]
 80125cc:	e7cc      	b.n	8012568 <__sfvwrite_r+0x12c>
 80125ce:	9a05      	ldr	r2, [sp, #20]
 80125d0:	6921      	ldr	r1, [r4, #16]
 80125d2:	f7f9 ff30 	bl	800c436 <memcpy>
 80125d6:	89a2      	ldrh	r2, [r4, #12]
 80125d8:	4b44      	ldr	r3, [pc, #272]	; (80126ec <__sfvwrite_r+0x2b0>)
 80125da:	401a      	ands	r2, r3
 80125dc:	2380      	movs	r3, #128	; 0x80
 80125de:	4313      	orrs	r3, r2
 80125e0:	81a3      	strh	r3, [r4, #12]
 80125e2:	9b05      	ldr	r3, [sp, #20]
 80125e4:	6126      	str	r6, [r4, #16]
 80125e6:	18f6      	adds	r6, r6, r3
 80125e8:	6026      	str	r6, [r4, #0]
 80125ea:	002e      	movs	r6, r5
 80125ec:	6167      	str	r7, [r4, #20]
 80125ee:	1aff      	subs	r7, r7, r3
 80125f0:	60a7      	str	r7, [r4, #8]
 80125f2:	002f      	movs	r7, r5
 80125f4:	42ae      	cmp	r6, r5
 80125f6:	d900      	bls.n	80125fa <__sfvwrite_r+0x1be>
 80125f8:	002e      	movs	r6, r5
 80125fa:	0032      	movs	r2, r6
 80125fc:	9903      	ldr	r1, [sp, #12]
 80125fe:	6820      	ldr	r0, [r4, #0]
 8012600:	f000 f983 	bl	801290a <memmove>
 8012604:	68a3      	ldr	r3, [r4, #8]
 8012606:	1b9b      	subs	r3, r3, r6
 8012608:	60a3      	str	r3, [r4, #8]
 801260a:	6823      	ldr	r3, [r4, #0]
 801260c:	199b      	adds	r3, r3, r6
 801260e:	6023      	str	r3, [r4, #0]
 8012610:	9b03      	ldr	r3, [sp, #12]
 8012612:	9a04      	ldr	r2, [sp, #16]
 8012614:	19db      	adds	r3, r3, r7
 8012616:	9303      	str	r3, [sp, #12]
 8012618:	9b04      	ldr	r3, [sp, #16]
 801261a:	1bed      	subs	r5, r5, r7
 801261c:	689b      	ldr	r3, [r3, #8]
 801261e:	1bdb      	subs	r3, r3, r7
 8012620:	6093      	str	r3, [r2, #8]
 8012622:	d1a1      	bne.n	8012568 <__sfvwrite_r+0x12c>
 8012624:	e712      	b.n	801244c <__sfvwrite_r+0x10>
 8012626:	003a      	movs	r2, r7
 8012628:	9802      	ldr	r0, [sp, #8]
 801262a:	f7fe fd5d 	bl	80110e8 <_realloc_r>
 801262e:	1e06      	subs	r6, r0, #0
 8012630:	d1d7      	bne.n	80125e2 <__sfvwrite_r+0x1a6>
 8012632:	6921      	ldr	r1, [r4, #16]
 8012634:	9802      	ldr	r0, [sp, #8]
 8012636:	f7f9 ff79 	bl	800c52c <_free_r>
 801263a:	2280      	movs	r2, #128	; 0x80
 801263c:	89a3      	ldrh	r3, [r4, #12]
 801263e:	4393      	bics	r3, r2
 8012640:	81a3      	strh	r3, [r4, #12]
 8012642:	e7b9      	b.n	80125b8 <__sfvwrite_r+0x17c>
 8012644:	6923      	ldr	r3, [r4, #16]
 8012646:	4283      	cmp	r3, r0
 8012648:	d302      	bcc.n	8012650 <__sfvwrite_r+0x214>
 801264a:	6967      	ldr	r7, [r4, #20]
 801264c:	42af      	cmp	r7, r5
 801264e:	d916      	bls.n	801267e <__sfvwrite_r+0x242>
 8012650:	42ae      	cmp	r6, r5
 8012652:	d900      	bls.n	8012656 <__sfvwrite_r+0x21a>
 8012654:	002e      	movs	r6, r5
 8012656:	0032      	movs	r2, r6
 8012658:	9903      	ldr	r1, [sp, #12]
 801265a:	f000 f956 	bl	801290a <memmove>
 801265e:	68a3      	ldr	r3, [r4, #8]
 8012660:	6822      	ldr	r2, [r4, #0]
 8012662:	1b9b      	subs	r3, r3, r6
 8012664:	1992      	adds	r2, r2, r6
 8012666:	0037      	movs	r7, r6
 8012668:	60a3      	str	r3, [r4, #8]
 801266a:	6022      	str	r2, [r4, #0]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d1cf      	bne.n	8012610 <__sfvwrite_r+0x1d4>
 8012670:	0021      	movs	r1, r4
 8012672:	9802      	ldr	r0, [sp, #8]
 8012674:	f7fd fd46 	bl	8010104 <_fflush_r>
 8012678:	2800      	cmp	r0, #0
 801267a:	d0c9      	beq.n	8012610 <__sfvwrite_r+0x1d4>
 801267c:	e79f      	b.n	80125be <__sfvwrite_r+0x182>
 801267e:	4b1c      	ldr	r3, [pc, #112]	; (80126f0 <__sfvwrite_r+0x2b4>)
 8012680:	0028      	movs	r0, r5
 8012682:	429d      	cmp	r5, r3
 8012684:	d900      	bls.n	8012688 <__sfvwrite_r+0x24c>
 8012686:	481b      	ldr	r0, [pc, #108]	; (80126f4 <__sfvwrite_r+0x2b8>)
 8012688:	0039      	movs	r1, r7
 801268a:	f7ed fde1 	bl	8000250 <__divsi3>
 801268e:	003b      	movs	r3, r7
 8012690:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012692:	4343      	muls	r3, r0
 8012694:	9a03      	ldr	r2, [sp, #12]
 8012696:	69e1      	ldr	r1, [r4, #28]
 8012698:	9802      	ldr	r0, [sp, #8]
 801269a:	47b0      	blx	r6
 801269c:	1e07      	subs	r7, r0, #0
 801269e:	dcb7      	bgt.n	8012610 <__sfvwrite_r+0x1d4>
 80126a0:	e78d      	b.n	80125be <__sfvwrite_r+0x182>
 80126a2:	9b01      	ldr	r3, [sp, #4]
 80126a4:	2000      	movs	r0, #0
 80126a6:	681e      	ldr	r6, [r3, #0]
 80126a8:	685b      	ldr	r3, [r3, #4]
 80126aa:	9303      	str	r3, [sp, #12]
 80126ac:	9b01      	ldr	r3, [sp, #4]
 80126ae:	3308      	adds	r3, #8
 80126b0:	9301      	str	r3, [sp, #4]
 80126b2:	e6e6      	b.n	8012482 <__sfvwrite_r+0x46>
 80126b4:	9a05      	ldr	r2, [sp, #20]
 80126b6:	4293      	cmp	r3, r2
 80126b8:	dc08      	bgt.n	80126cc <__sfvwrite_r+0x290>
 80126ba:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80126bc:	0032      	movs	r2, r6
 80126be:	69e1      	ldr	r1, [r4, #28]
 80126c0:	9802      	ldr	r0, [sp, #8]
 80126c2:	47a8      	blx	r5
 80126c4:	1e05      	subs	r5, r0, #0
 80126c6:	dd00      	ble.n	80126ca <__sfvwrite_r+0x28e>
 80126c8:	e70a      	b.n	80124e0 <__sfvwrite_r+0xa4>
 80126ca:	e778      	b.n	80125be <__sfvwrite_r+0x182>
 80126cc:	9a05      	ldr	r2, [sp, #20]
 80126ce:	0031      	movs	r1, r6
 80126d0:	f000 f91b 	bl	801290a <memmove>
 80126d4:	9a05      	ldr	r2, [sp, #20]
 80126d6:	68a3      	ldr	r3, [r4, #8]
 80126d8:	0015      	movs	r5, r2
 80126da:	1a9b      	subs	r3, r3, r2
 80126dc:	60a3      	str	r3, [r4, #8]
 80126de:	6823      	ldr	r3, [r4, #0]
 80126e0:	189b      	adds	r3, r3, r2
 80126e2:	6023      	str	r3, [r4, #0]
 80126e4:	e6fc      	b.n	80124e0 <__sfvwrite_r+0xa4>
 80126e6:	46c0      	nop			; (mov r8, r8)
 80126e8:	7ffffc00 	.word	0x7ffffc00
 80126ec:	fffffb7f 	.word	0xfffffb7f
 80126f0:	7ffffffe 	.word	0x7ffffffe
 80126f4:	7fffffff 	.word	0x7fffffff

080126f8 <__submore>:
 80126f8:	000b      	movs	r3, r1
 80126fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126fc:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 80126fe:	3340      	adds	r3, #64	; 0x40
 8012700:	000c      	movs	r4, r1
 8012702:	429d      	cmp	r5, r3
 8012704:	d11c      	bne.n	8012740 <__submore+0x48>
 8012706:	2680      	movs	r6, #128	; 0x80
 8012708:	00f6      	lsls	r6, r6, #3
 801270a:	0031      	movs	r1, r6
 801270c:	f7f8 fa54 	bl	800abb8 <_malloc_r>
 8012710:	2800      	cmp	r0, #0
 8012712:	d102      	bne.n	801271a <__submore+0x22>
 8012714:	2001      	movs	r0, #1
 8012716:	4240      	negs	r0, r0
 8012718:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801271a:	0023      	movs	r3, r4
 801271c:	6320      	str	r0, [r4, #48]	; 0x30
 801271e:	6366      	str	r6, [r4, #52]	; 0x34
 8012720:	3342      	adds	r3, #66	; 0x42
 8012722:	781a      	ldrb	r2, [r3, #0]
 8012724:	4b10      	ldr	r3, [pc, #64]	; (8012768 <__submore+0x70>)
 8012726:	54c2      	strb	r2, [r0, r3]
 8012728:	0023      	movs	r3, r4
 801272a:	3341      	adds	r3, #65	; 0x41
 801272c:	781a      	ldrb	r2, [r3, #0]
 801272e:	4b0f      	ldr	r3, [pc, #60]	; (801276c <__submore+0x74>)
 8012730:	54c2      	strb	r2, [r0, r3]
 8012732:	782a      	ldrb	r2, [r5, #0]
 8012734:	4b0e      	ldr	r3, [pc, #56]	; (8012770 <__submore+0x78>)
 8012736:	54c2      	strb	r2, [r0, r3]
 8012738:	18c0      	adds	r0, r0, r3
 801273a:	6020      	str	r0, [r4, #0]
 801273c:	2000      	movs	r0, #0
 801273e:	e7eb      	b.n	8012718 <__submore+0x20>
 8012740:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8012742:	0029      	movs	r1, r5
 8012744:	0073      	lsls	r3, r6, #1
 8012746:	001a      	movs	r2, r3
 8012748:	9301      	str	r3, [sp, #4]
 801274a:	f7fe fccd 	bl	80110e8 <_realloc_r>
 801274e:	1e05      	subs	r5, r0, #0
 8012750:	d0e0      	beq.n	8012714 <__submore+0x1c>
 8012752:	1987      	adds	r7, r0, r6
 8012754:	0001      	movs	r1, r0
 8012756:	0032      	movs	r2, r6
 8012758:	0038      	movs	r0, r7
 801275a:	f7f9 fe6c 	bl	800c436 <memcpy>
 801275e:	9b01      	ldr	r3, [sp, #4]
 8012760:	6027      	str	r7, [r4, #0]
 8012762:	6325      	str	r5, [r4, #48]	; 0x30
 8012764:	6363      	str	r3, [r4, #52]	; 0x34
 8012766:	e7e9      	b.n	801273c <__submore+0x44>
 8012768:	000003ff 	.word	0x000003ff
 801276c:	000003fe 	.word	0x000003fe
 8012770:	000003fd 	.word	0x000003fd

08012774 <__swsetup_r>:
 8012774:	4b30      	ldr	r3, [pc, #192]	; (8012838 <__swsetup_r+0xc4>)
 8012776:	b570      	push	{r4, r5, r6, lr}
 8012778:	0005      	movs	r5, r0
 801277a:	6818      	ldr	r0, [r3, #0]
 801277c:	000c      	movs	r4, r1
 801277e:	2800      	cmp	r0, #0
 8012780:	d004      	beq.n	801278c <__swsetup_r+0x18>
 8012782:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012784:	2b00      	cmp	r3, #0
 8012786:	d101      	bne.n	801278c <__swsetup_r+0x18>
 8012788:	f7f9 fc2a 	bl	800bfe0 <__sinit>
 801278c:	230c      	movs	r3, #12
 801278e:	5ee2      	ldrsh	r2, [r4, r3]
 8012790:	b293      	uxth	r3, r2
 8012792:	0711      	lsls	r1, r2, #28
 8012794:	d423      	bmi.n	80127de <__swsetup_r+0x6a>
 8012796:	06d9      	lsls	r1, r3, #27
 8012798:	d407      	bmi.n	80127aa <__swsetup_r+0x36>
 801279a:	2309      	movs	r3, #9
 801279c:	2001      	movs	r0, #1
 801279e:	602b      	str	r3, [r5, #0]
 80127a0:	3337      	adds	r3, #55	; 0x37
 80127a2:	4313      	orrs	r3, r2
 80127a4:	81a3      	strh	r3, [r4, #12]
 80127a6:	4240      	negs	r0, r0
 80127a8:	bd70      	pop	{r4, r5, r6, pc}
 80127aa:	075b      	lsls	r3, r3, #29
 80127ac:	d513      	bpl.n	80127d6 <__swsetup_r+0x62>
 80127ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80127b0:	2900      	cmp	r1, #0
 80127b2:	d008      	beq.n	80127c6 <__swsetup_r+0x52>
 80127b4:	0023      	movs	r3, r4
 80127b6:	3340      	adds	r3, #64	; 0x40
 80127b8:	4299      	cmp	r1, r3
 80127ba:	d002      	beq.n	80127c2 <__swsetup_r+0x4e>
 80127bc:	0028      	movs	r0, r5
 80127be:	f7f9 feb5 	bl	800c52c <_free_r>
 80127c2:	2300      	movs	r3, #0
 80127c4:	6323      	str	r3, [r4, #48]	; 0x30
 80127c6:	2224      	movs	r2, #36	; 0x24
 80127c8:	89a3      	ldrh	r3, [r4, #12]
 80127ca:	4393      	bics	r3, r2
 80127cc:	81a3      	strh	r3, [r4, #12]
 80127ce:	2300      	movs	r3, #0
 80127d0:	6063      	str	r3, [r4, #4]
 80127d2:	6923      	ldr	r3, [r4, #16]
 80127d4:	6023      	str	r3, [r4, #0]
 80127d6:	2308      	movs	r3, #8
 80127d8:	89a2      	ldrh	r2, [r4, #12]
 80127da:	4313      	orrs	r3, r2
 80127dc:	81a3      	strh	r3, [r4, #12]
 80127de:	6923      	ldr	r3, [r4, #16]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d10b      	bne.n	80127fc <__swsetup_r+0x88>
 80127e4:	21a0      	movs	r1, #160	; 0xa0
 80127e6:	2280      	movs	r2, #128	; 0x80
 80127e8:	89a3      	ldrh	r3, [r4, #12]
 80127ea:	0089      	lsls	r1, r1, #2
 80127ec:	0092      	lsls	r2, r2, #2
 80127ee:	400b      	ands	r3, r1
 80127f0:	4293      	cmp	r3, r2
 80127f2:	d003      	beq.n	80127fc <__swsetup_r+0x88>
 80127f4:	0021      	movs	r1, r4
 80127f6:	0028      	movs	r0, r5
 80127f8:	f000 f8e8 	bl	80129cc <__smakebuf_r>
 80127fc:	220c      	movs	r2, #12
 80127fe:	5ea3      	ldrsh	r3, [r4, r2]
 8012800:	2001      	movs	r0, #1
 8012802:	001a      	movs	r2, r3
 8012804:	b299      	uxth	r1, r3
 8012806:	4002      	ands	r2, r0
 8012808:	4203      	tst	r3, r0
 801280a:	d00f      	beq.n	801282c <__swsetup_r+0xb8>
 801280c:	2200      	movs	r2, #0
 801280e:	60a2      	str	r2, [r4, #8]
 8012810:	6962      	ldr	r2, [r4, #20]
 8012812:	4252      	negs	r2, r2
 8012814:	61a2      	str	r2, [r4, #24]
 8012816:	2000      	movs	r0, #0
 8012818:	6922      	ldr	r2, [r4, #16]
 801281a:	4282      	cmp	r2, r0
 801281c:	d1c4      	bne.n	80127a8 <__swsetup_r+0x34>
 801281e:	0609      	lsls	r1, r1, #24
 8012820:	d5c2      	bpl.n	80127a8 <__swsetup_r+0x34>
 8012822:	2240      	movs	r2, #64	; 0x40
 8012824:	4313      	orrs	r3, r2
 8012826:	81a3      	strh	r3, [r4, #12]
 8012828:	3801      	subs	r0, #1
 801282a:	e7bd      	b.n	80127a8 <__swsetup_r+0x34>
 801282c:	0788      	lsls	r0, r1, #30
 801282e:	d400      	bmi.n	8012832 <__swsetup_r+0xbe>
 8012830:	6962      	ldr	r2, [r4, #20]
 8012832:	60a2      	str	r2, [r4, #8]
 8012834:	e7ef      	b.n	8012816 <__swsetup_r+0xa2>
 8012836:	46c0      	nop			; (mov r8, r8)
 8012838:	200006d0 	.word	0x200006d0

0801283c <__fputwc>:
 801283c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801283e:	b085      	sub	sp, #20
 8012840:	000e      	movs	r6, r1
 8012842:	0015      	movs	r5, r2
 8012844:	9001      	str	r0, [sp, #4]
 8012846:	f7f9 fd55 	bl	800c2f4 <__locale_mb_cur_max>
 801284a:	0004      	movs	r4, r0
 801284c:	2801      	cmp	r0, #1
 801284e:	d119      	bne.n	8012884 <__fputwc+0x48>
 8012850:	1e73      	subs	r3, r6, #1
 8012852:	2bfe      	cmp	r3, #254	; 0xfe
 8012854:	d816      	bhi.n	8012884 <__fputwc+0x48>
 8012856:	ab02      	add	r3, sp, #8
 8012858:	711e      	strb	r6, [r3, #4]
 801285a:	2700      	movs	r7, #0
 801285c:	42a7      	cmp	r7, r4
 801285e:	d020      	beq.n	80128a2 <__fputwc+0x66>
 8012860:	ab03      	add	r3, sp, #12
 8012862:	5dd9      	ldrb	r1, [r3, r7]
 8012864:	68ab      	ldr	r3, [r5, #8]
 8012866:	3b01      	subs	r3, #1
 8012868:	60ab      	str	r3, [r5, #8]
 801286a:	2b00      	cmp	r3, #0
 801286c:	da04      	bge.n	8012878 <__fputwc+0x3c>
 801286e:	69aa      	ldr	r2, [r5, #24]
 8012870:	4293      	cmp	r3, r2
 8012872:	db19      	blt.n	80128a8 <__fputwc+0x6c>
 8012874:	290a      	cmp	r1, #10
 8012876:	d017      	beq.n	80128a8 <__fputwc+0x6c>
 8012878:	682b      	ldr	r3, [r5, #0]
 801287a:	1c5a      	adds	r2, r3, #1
 801287c:	602a      	str	r2, [r5, #0]
 801287e:	7019      	strb	r1, [r3, #0]
 8012880:	3701      	adds	r7, #1
 8012882:	e7eb      	b.n	801285c <__fputwc+0x20>
 8012884:	002b      	movs	r3, r5
 8012886:	0032      	movs	r2, r6
 8012888:	9801      	ldr	r0, [sp, #4]
 801288a:	335c      	adds	r3, #92	; 0x5c
 801288c:	a903      	add	r1, sp, #12
 801288e:	f000 f857 	bl	8012940 <_wcrtomb_r>
 8012892:	0004      	movs	r4, r0
 8012894:	1c43      	adds	r3, r0, #1
 8012896:	d1e0      	bne.n	801285a <__fputwc+0x1e>
 8012898:	2340      	movs	r3, #64	; 0x40
 801289a:	0006      	movs	r6, r0
 801289c:	89aa      	ldrh	r2, [r5, #12]
 801289e:	4313      	orrs	r3, r2
 80128a0:	81ab      	strh	r3, [r5, #12]
 80128a2:	0030      	movs	r0, r6
 80128a4:	b005      	add	sp, #20
 80128a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128a8:	002a      	movs	r2, r5
 80128aa:	9801      	ldr	r0, [sp, #4]
 80128ac:	f000 f8cc 	bl	8012a48 <__swbuf_r>
 80128b0:	1c43      	adds	r3, r0, #1
 80128b2:	d1e5      	bne.n	8012880 <__fputwc+0x44>
 80128b4:	0006      	movs	r6, r0
 80128b6:	e7f4      	b.n	80128a2 <__fputwc+0x66>

080128b8 <_fputwc_r>:
 80128b8:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80128ba:	b570      	push	{r4, r5, r6, lr}
 80128bc:	0005      	movs	r5, r0
 80128be:	000e      	movs	r6, r1
 80128c0:	0014      	movs	r4, r2
 80128c2:	07db      	lsls	r3, r3, #31
 80128c4:	d405      	bmi.n	80128d2 <_fputwc_r+0x1a>
 80128c6:	8993      	ldrh	r3, [r2, #12]
 80128c8:	059b      	lsls	r3, r3, #22
 80128ca:	d402      	bmi.n	80128d2 <_fputwc_r+0x1a>
 80128cc:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80128ce:	f7f9 fda5 	bl	800c41c <__retarget_lock_acquire_recursive>
 80128d2:	230c      	movs	r3, #12
 80128d4:	5ee2      	ldrsh	r2, [r4, r3]
 80128d6:	2380      	movs	r3, #128	; 0x80
 80128d8:	019b      	lsls	r3, r3, #6
 80128da:	421a      	tst	r2, r3
 80128dc:	d104      	bne.n	80128e8 <_fputwc_r+0x30>
 80128de:	431a      	orrs	r2, r3
 80128e0:	81a2      	strh	r2, [r4, #12]
 80128e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80128e4:	4313      	orrs	r3, r2
 80128e6:	6663      	str	r3, [r4, #100]	; 0x64
 80128e8:	0028      	movs	r0, r5
 80128ea:	0022      	movs	r2, r4
 80128ec:	0031      	movs	r1, r6
 80128ee:	f7ff ffa5 	bl	801283c <__fputwc>
 80128f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80128f4:	0005      	movs	r5, r0
 80128f6:	07db      	lsls	r3, r3, #31
 80128f8:	d405      	bmi.n	8012906 <_fputwc_r+0x4e>
 80128fa:	89a3      	ldrh	r3, [r4, #12]
 80128fc:	059b      	lsls	r3, r3, #22
 80128fe:	d402      	bmi.n	8012906 <_fputwc_r+0x4e>
 8012900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012902:	f7f9 fd8c 	bl	800c41e <__retarget_lock_release_recursive>
 8012906:	0028      	movs	r0, r5
 8012908:	bd70      	pop	{r4, r5, r6, pc}

0801290a <memmove>:
 801290a:	b510      	push	{r4, lr}
 801290c:	4288      	cmp	r0, r1
 801290e:	d902      	bls.n	8012916 <memmove+0xc>
 8012910:	188b      	adds	r3, r1, r2
 8012912:	4298      	cmp	r0, r3
 8012914:	d303      	bcc.n	801291e <memmove+0x14>
 8012916:	2300      	movs	r3, #0
 8012918:	e007      	b.n	801292a <memmove+0x20>
 801291a:	5c8b      	ldrb	r3, [r1, r2]
 801291c:	5483      	strb	r3, [r0, r2]
 801291e:	3a01      	subs	r2, #1
 8012920:	d2fb      	bcs.n	801291a <memmove+0x10>
 8012922:	bd10      	pop	{r4, pc}
 8012924:	5ccc      	ldrb	r4, [r1, r3]
 8012926:	54c4      	strb	r4, [r0, r3]
 8012928:	3301      	adds	r3, #1
 801292a:	429a      	cmp	r2, r3
 801292c:	d1fa      	bne.n	8012924 <memmove+0x1a>
 801292e:	e7f8      	b.n	8012922 <memmove+0x18>

08012930 <abort>:
 8012930:	2006      	movs	r0, #6
 8012932:	b510      	push	{r4, lr}
 8012934:	f000 f906 	bl	8012b44 <raise>
 8012938:	2001      	movs	r0, #1
 801293a:	f7f1 fb13 	bl	8003f64 <_exit>
	...

08012940 <_wcrtomb_r>:
 8012940:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8012942:	001d      	movs	r5, r3
 8012944:	4b09      	ldr	r3, [pc, #36]	; (801296c <_wcrtomb_r+0x2c>)
 8012946:	0004      	movs	r4, r0
 8012948:	33e0      	adds	r3, #224	; 0xe0
 801294a:	681e      	ldr	r6, [r3, #0]
 801294c:	002b      	movs	r3, r5
 801294e:	2900      	cmp	r1, #0
 8012950:	d101      	bne.n	8012956 <_wcrtomb_r+0x16>
 8012952:	000a      	movs	r2, r1
 8012954:	a901      	add	r1, sp, #4
 8012956:	0020      	movs	r0, r4
 8012958:	47b0      	blx	r6
 801295a:	1c43      	adds	r3, r0, #1
 801295c:	d103      	bne.n	8012966 <_wcrtomb_r+0x26>
 801295e:	2300      	movs	r3, #0
 8012960:	602b      	str	r3, [r5, #0]
 8012962:	338a      	adds	r3, #138	; 0x8a
 8012964:	6023      	str	r3, [r4, #0]
 8012966:	b004      	add	sp, #16
 8012968:	bd70      	pop	{r4, r5, r6, pc}
 801296a:	46c0      	nop			; (mov r8, r8)
 801296c:	20000444 	.word	0x20000444

08012970 <__swhatbuf_r>:
 8012970:	b570      	push	{r4, r5, r6, lr}
 8012972:	000e      	movs	r6, r1
 8012974:	001d      	movs	r5, r3
 8012976:	230e      	movs	r3, #14
 8012978:	5ec9      	ldrsh	r1, [r1, r3]
 801297a:	0014      	movs	r4, r2
 801297c:	b096      	sub	sp, #88	; 0x58
 801297e:	2900      	cmp	r1, #0
 8012980:	da09      	bge.n	8012996 <__swhatbuf_r+0x26>
 8012982:	89b2      	ldrh	r2, [r6, #12]
 8012984:	2380      	movs	r3, #128	; 0x80
 8012986:	0011      	movs	r1, r2
 8012988:	4019      	ands	r1, r3
 801298a:	421a      	tst	r2, r3
 801298c:	d018      	beq.n	80129c0 <__swhatbuf_r+0x50>
 801298e:	2100      	movs	r1, #0
 8012990:	3b40      	subs	r3, #64	; 0x40
 8012992:	0008      	movs	r0, r1
 8012994:	e010      	b.n	80129b8 <__swhatbuf_r+0x48>
 8012996:	466a      	mov	r2, sp
 8012998:	f000 f8de 	bl	8012b58 <_fstat_r>
 801299c:	2800      	cmp	r0, #0
 801299e:	dbf0      	blt.n	8012982 <__swhatbuf_r+0x12>
 80129a0:	23f0      	movs	r3, #240	; 0xf0
 80129a2:	9901      	ldr	r1, [sp, #4]
 80129a4:	021b      	lsls	r3, r3, #8
 80129a6:	4019      	ands	r1, r3
 80129a8:	4b07      	ldr	r3, [pc, #28]	; (80129c8 <__swhatbuf_r+0x58>)
 80129aa:	2080      	movs	r0, #128	; 0x80
 80129ac:	18c9      	adds	r1, r1, r3
 80129ae:	424b      	negs	r3, r1
 80129b0:	4159      	adcs	r1, r3
 80129b2:	2380      	movs	r3, #128	; 0x80
 80129b4:	0100      	lsls	r0, r0, #4
 80129b6:	00db      	lsls	r3, r3, #3
 80129b8:	6029      	str	r1, [r5, #0]
 80129ba:	6023      	str	r3, [r4, #0]
 80129bc:	b016      	add	sp, #88	; 0x58
 80129be:	bd70      	pop	{r4, r5, r6, pc}
 80129c0:	2380      	movs	r3, #128	; 0x80
 80129c2:	00db      	lsls	r3, r3, #3
 80129c4:	e7e5      	b.n	8012992 <__swhatbuf_r+0x22>
 80129c6:	46c0      	nop			; (mov r8, r8)
 80129c8:	ffffe000 	.word	0xffffe000

080129cc <__smakebuf_r>:
 80129cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80129ce:	2602      	movs	r6, #2
 80129d0:	898b      	ldrh	r3, [r1, #12]
 80129d2:	0005      	movs	r5, r0
 80129d4:	000c      	movs	r4, r1
 80129d6:	4233      	tst	r3, r6
 80129d8:	d006      	beq.n	80129e8 <__smakebuf_r+0x1c>
 80129da:	0023      	movs	r3, r4
 80129dc:	3343      	adds	r3, #67	; 0x43
 80129de:	6023      	str	r3, [r4, #0]
 80129e0:	6123      	str	r3, [r4, #16]
 80129e2:	2301      	movs	r3, #1
 80129e4:	6163      	str	r3, [r4, #20]
 80129e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80129e8:	466a      	mov	r2, sp
 80129ea:	ab01      	add	r3, sp, #4
 80129ec:	f7ff ffc0 	bl	8012970 <__swhatbuf_r>
 80129f0:	9900      	ldr	r1, [sp, #0]
 80129f2:	0007      	movs	r7, r0
 80129f4:	0028      	movs	r0, r5
 80129f6:	f7f8 f8df 	bl	800abb8 <_malloc_r>
 80129fa:	2800      	cmp	r0, #0
 80129fc:	d108      	bne.n	8012a10 <__smakebuf_r+0x44>
 80129fe:	220c      	movs	r2, #12
 8012a00:	5ea3      	ldrsh	r3, [r4, r2]
 8012a02:	059a      	lsls	r2, r3, #22
 8012a04:	d4ef      	bmi.n	80129e6 <__smakebuf_r+0x1a>
 8012a06:	2203      	movs	r2, #3
 8012a08:	4393      	bics	r3, r2
 8012a0a:	431e      	orrs	r6, r3
 8012a0c:	81a6      	strh	r6, [r4, #12]
 8012a0e:	e7e4      	b.n	80129da <__smakebuf_r+0xe>
 8012a10:	2380      	movs	r3, #128	; 0x80
 8012a12:	89a2      	ldrh	r2, [r4, #12]
 8012a14:	6020      	str	r0, [r4, #0]
 8012a16:	4313      	orrs	r3, r2
 8012a18:	81a3      	strh	r3, [r4, #12]
 8012a1a:	9b00      	ldr	r3, [sp, #0]
 8012a1c:	6120      	str	r0, [r4, #16]
 8012a1e:	6163      	str	r3, [r4, #20]
 8012a20:	9b01      	ldr	r3, [sp, #4]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d00c      	beq.n	8012a40 <__smakebuf_r+0x74>
 8012a26:	0028      	movs	r0, r5
 8012a28:	230e      	movs	r3, #14
 8012a2a:	5ee1      	ldrsh	r1, [r4, r3]
 8012a2c:	f000 f8a6 	bl	8012b7c <_isatty_r>
 8012a30:	2800      	cmp	r0, #0
 8012a32:	d005      	beq.n	8012a40 <__smakebuf_r+0x74>
 8012a34:	2303      	movs	r3, #3
 8012a36:	89a2      	ldrh	r2, [r4, #12]
 8012a38:	439a      	bics	r2, r3
 8012a3a:	3b02      	subs	r3, #2
 8012a3c:	4313      	orrs	r3, r2
 8012a3e:	81a3      	strh	r3, [r4, #12]
 8012a40:	89a3      	ldrh	r3, [r4, #12]
 8012a42:	433b      	orrs	r3, r7
 8012a44:	81a3      	strh	r3, [r4, #12]
 8012a46:	e7ce      	b.n	80129e6 <__smakebuf_r+0x1a>

08012a48 <__swbuf_r>:
 8012a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a4a:	0006      	movs	r6, r0
 8012a4c:	000d      	movs	r5, r1
 8012a4e:	0014      	movs	r4, r2
 8012a50:	2800      	cmp	r0, #0
 8012a52:	d004      	beq.n	8012a5e <__swbuf_r+0x16>
 8012a54:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d101      	bne.n	8012a5e <__swbuf_r+0x16>
 8012a5a:	f7f9 fac1 	bl	800bfe0 <__sinit>
 8012a5e:	69a3      	ldr	r3, [r4, #24]
 8012a60:	60a3      	str	r3, [r4, #8]
 8012a62:	89a3      	ldrh	r3, [r4, #12]
 8012a64:	071b      	lsls	r3, r3, #28
 8012a66:	d52e      	bpl.n	8012ac6 <__swbuf_r+0x7e>
 8012a68:	6923      	ldr	r3, [r4, #16]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d02b      	beq.n	8012ac6 <__swbuf_r+0x7e>
 8012a6e:	230c      	movs	r3, #12
 8012a70:	5ee2      	ldrsh	r2, [r4, r3]
 8012a72:	2380      	movs	r3, #128	; 0x80
 8012a74:	019b      	lsls	r3, r3, #6
 8012a76:	b2ef      	uxtb	r7, r5
 8012a78:	b2ed      	uxtb	r5, r5
 8012a7a:	421a      	tst	r2, r3
 8012a7c:	d02c      	beq.n	8012ad8 <__swbuf_r+0x90>
 8012a7e:	6923      	ldr	r3, [r4, #16]
 8012a80:	6820      	ldr	r0, [r4, #0]
 8012a82:	1ac0      	subs	r0, r0, r3
 8012a84:	6963      	ldr	r3, [r4, #20]
 8012a86:	4283      	cmp	r3, r0
 8012a88:	dc05      	bgt.n	8012a96 <__swbuf_r+0x4e>
 8012a8a:	0021      	movs	r1, r4
 8012a8c:	0030      	movs	r0, r6
 8012a8e:	f7fd fb39 	bl	8010104 <_fflush_r>
 8012a92:	2800      	cmp	r0, #0
 8012a94:	d11d      	bne.n	8012ad2 <__swbuf_r+0x8a>
 8012a96:	68a3      	ldr	r3, [r4, #8]
 8012a98:	3001      	adds	r0, #1
 8012a9a:	3b01      	subs	r3, #1
 8012a9c:	60a3      	str	r3, [r4, #8]
 8012a9e:	6823      	ldr	r3, [r4, #0]
 8012aa0:	1c5a      	adds	r2, r3, #1
 8012aa2:	6022      	str	r2, [r4, #0]
 8012aa4:	701f      	strb	r7, [r3, #0]
 8012aa6:	6963      	ldr	r3, [r4, #20]
 8012aa8:	4283      	cmp	r3, r0
 8012aaa:	d004      	beq.n	8012ab6 <__swbuf_r+0x6e>
 8012aac:	89a3      	ldrh	r3, [r4, #12]
 8012aae:	07db      	lsls	r3, r3, #31
 8012ab0:	d507      	bpl.n	8012ac2 <__swbuf_r+0x7a>
 8012ab2:	2d0a      	cmp	r5, #10
 8012ab4:	d105      	bne.n	8012ac2 <__swbuf_r+0x7a>
 8012ab6:	0021      	movs	r1, r4
 8012ab8:	0030      	movs	r0, r6
 8012aba:	f7fd fb23 	bl	8010104 <_fflush_r>
 8012abe:	2800      	cmp	r0, #0
 8012ac0:	d107      	bne.n	8012ad2 <__swbuf_r+0x8a>
 8012ac2:	0028      	movs	r0, r5
 8012ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ac6:	0021      	movs	r1, r4
 8012ac8:	0030      	movs	r0, r6
 8012aca:	f7ff fe53 	bl	8012774 <__swsetup_r>
 8012ace:	2800      	cmp	r0, #0
 8012ad0:	d0cd      	beq.n	8012a6e <__swbuf_r+0x26>
 8012ad2:	2501      	movs	r5, #1
 8012ad4:	426d      	negs	r5, r5
 8012ad6:	e7f4      	b.n	8012ac2 <__swbuf_r+0x7a>
 8012ad8:	4313      	orrs	r3, r2
 8012ada:	81a3      	strh	r3, [r4, #12]
 8012adc:	4a02      	ldr	r2, [pc, #8]	; (8012ae8 <__swbuf_r+0xa0>)
 8012ade:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012ae0:	4013      	ands	r3, r2
 8012ae2:	6663      	str	r3, [r4, #100]	; 0x64
 8012ae4:	e7cb      	b.n	8012a7e <__swbuf_r+0x36>
 8012ae6:	46c0      	nop			; (mov r8, r8)
 8012ae8:	ffffdfff 	.word	0xffffdfff

08012aec <_raise_r>:
 8012aec:	b570      	push	{r4, r5, r6, lr}
 8012aee:	0004      	movs	r4, r0
 8012af0:	000d      	movs	r5, r1
 8012af2:	291f      	cmp	r1, #31
 8012af4:	d904      	bls.n	8012b00 <_raise_r+0x14>
 8012af6:	2316      	movs	r3, #22
 8012af8:	6003      	str	r3, [r0, #0]
 8012afa:	2001      	movs	r0, #1
 8012afc:	4240      	negs	r0, r0
 8012afe:	bd70      	pop	{r4, r5, r6, pc}
 8012b00:	0003      	movs	r3, r0
 8012b02:	33fc      	adds	r3, #252	; 0xfc
 8012b04:	69db      	ldr	r3, [r3, #28]
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d004      	beq.n	8012b14 <_raise_r+0x28>
 8012b0a:	008a      	lsls	r2, r1, #2
 8012b0c:	189b      	adds	r3, r3, r2
 8012b0e:	681a      	ldr	r2, [r3, #0]
 8012b10:	2a00      	cmp	r2, #0
 8012b12:	d108      	bne.n	8012b26 <_raise_r+0x3a>
 8012b14:	0020      	movs	r0, r4
 8012b16:	f000 f855 	bl	8012bc4 <_getpid_r>
 8012b1a:	002a      	movs	r2, r5
 8012b1c:	0001      	movs	r1, r0
 8012b1e:	0020      	movs	r0, r4
 8012b20:	f000 f83e 	bl	8012ba0 <_kill_r>
 8012b24:	e7eb      	b.n	8012afe <_raise_r+0x12>
 8012b26:	2000      	movs	r0, #0
 8012b28:	2a01      	cmp	r2, #1
 8012b2a:	d0e8      	beq.n	8012afe <_raise_r+0x12>
 8012b2c:	1c51      	adds	r1, r2, #1
 8012b2e:	d103      	bne.n	8012b38 <_raise_r+0x4c>
 8012b30:	2316      	movs	r3, #22
 8012b32:	3001      	adds	r0, #1
 8012b34:	6023      	str	r3, [r4, #0]
 8012b36:	e7e2      	b.n	8012afe <_raise_r+0x12>
 8012b38:	2400      	movs	r4, #0
 8012b3a:	0028      	movs	r0, r5
 8012b3c:	601c      	str	r4, [r3, #0]
 8012b3e:	4790      	blx	r2
 8012b40:	0020      	movs	r0, r4
 8012b42:	e7dc      	b.n	8012afe <_raise_r+0x12>

08012b44 <raise>:
 8012b44:	b510      	push	{r4, lr}
 8012b46:	4b03      	ldr	r3, [pc, #12]	; (8012b54 <raise+0x10>)
 8012b48:	0001      	movs	r1, r0
 8012b4a:	6818      	ldr	r0, [r3, #0]
 8012b4c:	f7ff ffce 	bl	8012aec <_raise_r>
 8012b50:	bd10      	pop	{r4, pc}
 8012b52:	46c0      	nop			; (mov r8, r8)
 8012b54:	200006d0 	.word	0x200006d0

08012b58 <_fstat_r>:
 8012b58:	2300      	movs	r3, #0
 8012b5a:	b570      	push	{r4, r5, r6, lr}
 8012b5c:	4d06      	ldr	r5, [pc, #24]	; (8012b78 <_fstat_r+0x20>)
 8012b5e:	0004      	movs	r4, r0
 8012b60:	0008      	movs	r0, r1
 8012b62:	0011      	movs	r1, r2
 8012b64:	602b      	str	r3, [r5, #0]
 8012b66:	f7f1 fa4c 	bl	8004002 <_fstat>
 8012b6a:	1c43      	adds	r3, r0, #1
 8012b6c:	d103      	bne.n	8012b76 <_fstat_r+0x1e>
 8012b6e:	682b      	ldr	r3, [r5, #0]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d000      	beq.n	8012b76 <_fstat_r+0x1e>
 8012b74:	6023      	str	r3, [r4, #0]
 8012b76:	bd70      	pop	{r4, r5, r6, pc}
 8012b78:	20000da8 	.word	0x20000da8

08012b7c <_isatty_r>:
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	b570      	push	{r4, r5, r6, lr}
 8012b80:	4d06      	ldr	r5, [pc, #24]	; (8012b9c <_isatty_r+0x20>)
 8012b82:	0004      	movs	r4, r0
 8012b84:	0008      	movs	r0, r1
 8012b86:	602b      	str	r3, [r5, #0]
 8012b88:	f7f1 fa49 	bl	800401e <_isatty>
 8012b8c:	1c43      	adds	r3, r0, #1
 8012b8e:	d103      	bne.n	8012b98 <_isatty_r+0x1c>
 8012b90:	682b      	ldr	r3, [r5, #0]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d000      	beq.n	8012b98 <_isatty_r+0x1c>
 8012b96:	6023      	str	r3, [r4, #0]
 8012b98:	bd70      	pop	{r4, r5, r6, pc}
 8012b9a:	46c0      	nop			; (mov r8, r8)
 8012b9c:	20000da8 	.word	0x20000da8

08012ba0 <_kill_r>:
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	b570      	push	{r4, r5, r6, lr}
 8012ba4:	4d06      	ldr	r5, [pc, #24]	; (8012bc0 <_kill_r+0x20>)
 8012ba6:	0004      	movs	r4, r0
 8012ba8:	0008      	movs	r0, r1
 8012baa:	0011      	movs	r1, r2
 8012bac:	602b      	str	r3, [r5, #0]
 8012bae:	f7f1 f9c9 	bl	8003f44 <_kill>
 8012bb2:	1c43      	adds	r3, r0, #1
 8012bb4:	d103      	bne.n	8012bbe <_kill_r+0x1e>
 8012bb6:	682b      	ldr	r3, [r5, #0]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d000      	beq.n	8012bbe <_kill_r+0x1e>
 8012bbc:	6023      	str	r3, [r4, #0]
 8012bbe:	bd70      	pop	{r4, r5, r6, pc}
 8012bc0:	20000da8 	.word	0x20000da8

08012bc4 <_getpid_r>:
 8012bc4:	b510      	push	{r4, lr}
 8012bc6:	f7f1 f9b7 	bl	8003f38 <_getpid>
 8012bca:	bd10      	pop	{r4, pc}

08012bcc <round>:
 8012bcc:	b570      	push	{r4, r5, r6, lr}
 8012bce:	004a      	lsls	r2, r1, #1
 8012bd0:	000d      	movs	r5, r1
 8012bd2:	4920      	ldr	r1, [pc, #128]	; (8012c54 <round+0x88>)
 8012bd4:	0d52      	lsrs	r2, r2, #21
 8012bd6:	1851      	adds	r1, r2, r1
 8012bd8:	0006      	movs	r6, r0
 8012bda:	2913      	cmp	r1, #19
 8012bdc:	dc18      	bgt.n	8012c10 <round+0x44>
 8012bde:	2900      	cmp	r1, #0
 8012be0:	da09      	bge.n	8012bf6 <round+0x2a>
 8012be2:	0feb      	lsrs	r3, r5, #31
 8012be4:	2200      	movs	r2, #0
 8012be6:	07db      	lsls	r3, r3, #31
 8012be8:	3101      	adds	r1, #1
 8012bea:	d101      	bne.n	8012bf0 <round+0x24>
 8012bec:	491a      	ldr	r1, [pc, #104]	; (8012c58 <round+0x8c>)
 8012bee:	430b      	orrs	r3, r1
 8012bf0:	0019      	movs	r1, r3
 8012bf2:	0010      	movs	r0, r2
 8012bf4:	e017      	b.n	8012c26 <round+0x5a>
 8012bf6:	4c19      	ldr	r4, [pc, #100]	; (8012c5c <round+0x90>)
 8012bf8:	410c      	asrs	r4, r1
 8012bfa:	0022      	movs	r2, r4
 8012bfc:	402a      	ands	r2, r5
 8012bfe:	4302      	orrs	r2, r0
 8012c00:	d013      	beq.n	8012c2a <round+0x5e>
 8012c02:	2280      	movs	r2, #128	; 0x80
 8012c04:	0312      	lsls	r2, r2, #12
 8012c06:	410a      	asrs	r2, r1
 8012c08:	1953      	adds	r3, r2, r5
 8012c0a:	43a3      	bics	r3, r4
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	e7ef      	b.n	8012bf0 <round+0x24>
 8012c10:	2933      	cmp	r1, #51	; 0x33
 8012c12:	dd0d      	ble.n	8012c30 <round+0x64>
 8012c14:	2380      	movs	r3, #128	; 0x80
 8012c16:	00db      	lsls	r3, r3, #3
 8012c18:	4299      	cmp	r1, r3
 8012c1a:	d106      	bne.n	8012c2a <round+0x5e>
 8012c1c:	0002      	movs	r2, r0
 8012c1e:	002b      	movs	r3, r5
 8012c20:	0029      	movs	r1, r5
 8012c22:	f7ed fdc9 	bl	80007b8 <__aeabi_dadd>
 8012c26:	0006      	movs	r6, r0
 8012c28:	000d      	movs	r5, r1
 8012c2a:	0030      	movs	r0, r6
 8012c2c:	0029      	movs	r1, r5
 8012c2e:	bd70      	pop	{r4, r5, r6, pc}
 8012c30:	4c0b      	ldr	r4, [pc, #44]	; (8012c60 <round+0x94>)
 8012c32:	1912      	adds	r2, r2, r4
 8012c34:	2401      	movs	r4, #1
 8012c36:	4264      	negs	r4, r4
 8012c38:	40d4      	lsrs	r4, r2
 8012c3a:	4220      	tst	r0, r4
 8012c3c:	d0f5      	beq.n	8012c2a <round+0x5e>
 8012c3e:	2233      	movs	r2, #51	; 0x33
 8012c40:	1a51      	subs	r1, r2, r1
 8012c42:	3a32      	subs	r2, #50	; 0x32
 8012c44:	408a      	lsls	r2, r1
 8012c46:	1812      	adds	r2, r2, r0
 8012c48:	4282      	cmp	r2, r0
 8012c4a:	4180      	sbcs	r0, r0
 8012c4c:	4240      	negs	r0, r0
 8012c4e:	182b      	adds	r3, r5, r0
 8012c50:	43a2      	bics	r2, r4
 8012c52:	e7cd      	b.n	8012bf0 <round+0x24>
 8012c54:	fffffc01 	.word	0xfffffc01
 8012c58:	3ff00000 	.word	0x3ff00000
 8012c5c:	000fffff 	.word	0x000fffff
 8012c60:	fffffbed 	.word	0xfffffbed

08012c64 <_init>:
 8012c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c66:	46c0      	nop			; (mov r8, r8)
 8012c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c6a:	bc08      	pop	{r3}
 8012c6c:	469e      	mov	lr, r3
 8012c6e:	4770      	bx	lr

08012c70 <_fini>:
 8012c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c72:	46c0      	nop			; (mov r8, r8)
 8012c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c76:	bc08      	pop	{r3}
 8012c78:	469e      	mov	lr, r3
 8012c7a:	4770      	bx	lr
