Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jun  2 15:54:22 2022
| Host         : DESKTOP-KQS266E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: UART_RX_Comp/r_RX_DV_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_TX_Comp/r_TX_Done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.771        0.000                      0                  111        0.208        0.000                      0                  111        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.771        0.000                      0                  111        0.208        0.000                      0                  111        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.966ns (25.841%)  route 2.772ns (74.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.747     8.281    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.275    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[10]/C
                         clock pessimism              0.242    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.053    UART_TX_Comp/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.966ns (25.841%)  route 2.772ns (74.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.747     8.281    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.275    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[11]/C
                         clock pessimism              0.242    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.053    UART_TX_Comp/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.966ns (25.841%)  route 2.772ns (74.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.747     8.281    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.275    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[12]/C
                         clock pessimism              0.242    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.053    UART_TX_Comp/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.966ns (25.841%)  route 2.772ns (74.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.747     8.281    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.275    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[13]/C
                         clock pessimism              0.242    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.053    UART_TX_Comp/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.977%)  route 2.615ns (73.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.589     8.124    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.509    14.276    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[1]/C
                         clock pessimism              0.267    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    14.079    UART_TX_Comp/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.977%)  route 2.615ns (73.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.589     8.124    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.509    14.276    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[2]/C
                         clock pessimism              0.267    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    14.079    UART_TX_Comp/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.977%)  route 2.615ns (73.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.589     8.124    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.509    14.276    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
                         clock pessimism              0.267    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    14.079    UART_TX_Comp/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.977%)  route 2.615ns (73.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.589     8.124    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.509    14.276    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[4]/C
                         clock pessimism              0.267    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    14.079    UART_TX_Comp/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 UART_TX_Comp/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.966ns (26.977%)  route 2.615ns (73.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     4.543    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.419     4.962 r  UART_TX_Comp/r_Clk_Count_reg[3]/Q
                         net (fo=2, routed)           0.875     5.837    UART_TX_Comp/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I0_O)        0.299     6.136 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=2, routed)           0.825     6.961    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.085 f  UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=9, routed)           0.326     7.410    UART_TX_Comp/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  UART_TX_Comp/r_Clk_Count[13]_i_1__0/O
                         net (fo=13, routed)          0.589     8.124    UART_TX_Comp/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.509    14.276    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[5]/C
                         clock pessimism              0.267    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    14.079    UART_TX_Comp/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 UART_RX_Comp/r_Clk_Count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Comp/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.946%)  route 3.125ns (79.054%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.621     4.538    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDSE                                         r  UART_RX_Comp/r_Clk_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDSE (Prop_fdse_C_Q)         0.456     4.994 f  UART_RX_Comp/r_Clk_Count_reg[6]/Q
                         net (fo=5, routed)           1.048     6.041    UART_RX_Comp/r_Clk_Count_reg_n_0_[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.165 r  UART_RX_Comp/r_Bit_Index[2]_i_5/O
                         net (fo=2, routed)           0.890     7.056    UART_RX_Comp/r_Bit_Index[2]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.180 r  UART_RX_Comp/r_Bit_Index[2]_i_3/O
                         net (fo=21, routed)          1.187     8.367    UART_RX_Comp/r_Bit_Index[2]_i_3_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I4_O)        0.124     8.491 r  UART_RX_Comp/r_Clk_Count[13]_i_2__0/O
                         net (fo=1, routed)           0.000     8.491    UART_RX_Comp/r_Clk_Count[13]_i_2__0_n_0
    SLICE_X6Y61          FDSE                                         r  UART_RX_Comp/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    14.271    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDSE                                         r  UART_RX_Comp/r_Clk_Count_reg[13]/C
                         clock pessimism              0.241    14.512    
                         clock uncertainty           -0.035    14.477    
    SLICE_X6Y61          FDSE (Setup_fdse_C_D)        0.079    14.556    UART_RX_Comp/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.013%)  route 0.172ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.568    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  UART_RX_Comp/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Comp/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.172     1.882    UART_TX_Comp/D[3]
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     1.924    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[3]/C
                         clock pessimism             -0.321     1.603    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.070     1.673    UART_TX_Comp/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Comp/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.567    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  UART_RX_Comp/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.731 r  UART_RX_Comp/r_Bit_Index_reg[2]/Q
                         net (fo=11, routed)          0.105     1.837    UART_RX_Comp/r_Bit_Index[2]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  UART_RX_Comp/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    UART_RX_Comp/r_SM_Main[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  UART_RX_Comp/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.925    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  UART_RX_Comp/r_SM_Main_reg[0]/C
                         clock pessimism             -0.345     1.580    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091     1.671    UART_RX_Comp/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.568    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  UART_RX_Comp/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Comp/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.178     1.887    UART_TX_Comp/D[1]
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     1.924    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[1]/C
                         clock pessimism             -0.321     1.603    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.070     1.673    UART_TX_Comp/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.383%)  route 0.184ns (56.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.568    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  UART_RX_Comp/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Comp/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.184     1.893    UART_TX_Comp/D[6]
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     1.924    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[6]/C
                         clock pessimism             -0.321     1.603    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.072     1.675    UART_TX_Comp/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.567    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/Q
                         net (fo=22, routed)          0.156     1.864    UART_TX_Comp/FSM_onehot_r_SM_Main_reg_n_0_[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.048     1.912 r  UART_TX_Comp/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    UART_TX_Comp/r_Bit_Index[1]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  UART_TX_Comp/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.925    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  UART_TX_Comp/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.345     1.580    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.107     1.687    UART_TX_Comp/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Comp/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.707%)  route 0.102ns (29.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.568    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  UART_RX_Comp/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.148     1.716 r  UART_RX_Comp/r_SM_Main_reg[2]/Q
                         net (fo=10, routed)          0.102     1.818    UART_RX_Comp/r_SM_Main_reg_n_0_[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.098     1.916 r  UART_RX_Comp/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    UART_RX_Comp/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  UART_RX_Comp/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     1.926    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  UART_RX_Comp/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.358     1.568    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.689    UART_RX_Comp/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.842%)  route 0.188ns (57.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.568    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  UART_RX_Comp/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_RX_Comp/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.188     1.897    UART_TX_Comp/D[2]
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     1.924    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  UART_TX_Comp/r_TX_Data_reg[2]/C
                         clock pessimism             -0.321     1.603    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.066     1.669    UART_TX_Comp/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UART_RX_Comp/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Comp/r_RX_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.590     1.566    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  UART_RX_Comp/r_RX_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.128     1.694 r  UART_RX_Comp/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.119     1.814    UART_RX_Comp/r_RX_Data_R
    SLICE_X4Y57          FDRE                                         r  UART_RX_Comp/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.860     1.924    UART_RX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  UART_RX_Comp/r_RX_Data_reg/C
                         clock pessimism             -0.358     1.566    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.017     1.583    UART_RX_Comp/r_RX_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.449%)  route 0.156ns (45.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.567    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/Q
                         net (fo=22, routed)          0.156     1.864    UART_TX_Comp/FSM_onehot_r_SM_Main_reg_n_0_[2]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.909 r  UART_TX_Comp/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART_TX_Comp/r_Bit_Index[0]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  UART_TX_Comp/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.925    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  UART_TX_Comp/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.345     1.580    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.091     1.671    UART_TX_Comp/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Comp/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.290%)  route 0.157ns (45.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.567    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  UART_TX_Comp/FSM_onehot_r_SM_Main_reg[2]/Q
                         net (fo=22, routed)          0.157     1.865    UART_TX_Comp/FSM_onehot_r_SM_Main_reg_n_0_[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  UART_TX_Comp/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    UART_TX_Comp/r_Clk_Count[0]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.925    UART_TX_Comp/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  UART_TX_Comp/r_Clk_Count_reg[0]/C
                         clock pessimism             -0.345     1.580    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.092     1.672    UART_TX_Comp/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59    UART_RX_Comp/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59    UART_RX_Comp/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60    UART_RX_Comp/r_Bit_Index_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59    UART_RX_Comp/r_Clk_Count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    UART_RX_Comp/r_Clk_Count_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    UART_RX_Comp/r_Clk_Count_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61    UART_RX_Comp/r_Clk_Count_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    UART_RX_Comp/r_Clk_Count_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59    UART_RX_Comp/r_Clk_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59    UART_RX_Comp/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59    UART_RX_Comp/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60    UART_RX_Comp/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59    UART_RX_Comp/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    UART_RX_Comp/r_Clk_Count_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    UART_RX_Comp/r_Clk_Count_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61    UART_RX_Comp/r_Clk_Count_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    UART_RX_Comp/r_Clk_Count_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    UART_RX_Comp/r_Clk_Count_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    UART_RX_Comp/r_Clk_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y58    UART_RX_Comp/r_RX_Byte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    UART_RX_Comp/r_RX_Byte_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    UART_RX_Comp/r_RX_Byte_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    UART_RX_Comp/r_RX_Byte_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y58    UART_RX_Comp/r_RX_Byte_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    UART_RX_Comp/r_RX_Byte_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    UART_TX_Comp/FSM_onehot_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    UART_TX_Comp/FSM_onehot_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    UART_TX_Comp/FSM_onehot_r_SM_Main_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    UART_TX_Comp/r_Clk_Count_reg[10]/C



