Verilator Tree Dump (format 0x3900) from <e114> to <e158>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5ea790 <e114#> {c1ai}  ArithmeticLeftShiftRegister_PosEdge_4Bit  L0 [1ps]
    1:2: VAR 0xaaaaab5ebd30 <e108> {c2al} @dt=0@  clock INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0xaaaaab5ebc50 <e18> {c2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0xaaaaab5ec080 <e23> {c3al} @dt=0@  reset INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0xaaaaab5ebfa0 <e22> {c3al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0xaaaaab5ed180 <e45> {c4ar} @dt=0@  D INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0xaaaaab5ecca0 <e44> {c4al} @dt=this@(nw0)  logic kwd=logic
    1:2:1:1: RANGE 0xaaaaab5ecd80 <e42> {c4al}
    1:2:1:1:2: CONST 0xaaaaab5ece40 <e34> {c4am} @dt=0xaaaaab5ec430@(G/swu32/2)  ?32?sh3
    1:2:1:1:3: CONST 0xaaaaab5ecf80 <e35> {c4ao} @dt=0xaaaaab5ec7d0@(G/swu32/1)  ?32?sh0
    1:2: VAR 0xaaaaab5ee090 <e71> {c5aw} @dt=0@  Q OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0xaaaaab5edc70 <e70> {c5am} @dt=this@(nw1)  logic kwd=logic
    1:2:1:1: RANGE 0xaaaaab5edd50 <e68> {c5aq}
    1:2:1:1:2: CONST 0xaaaaab5ede10 <e66> {c5ar} @dt=0xaaaaab5ec430@(G/swu32/2)  ?32?sh3
    1:2:1:1:3: CONST 0xaaaaab5edf50 <e67> {c5at} @dt=0xaaaaab5ec7d0@(G/swu32/1)  ?32?sh0
    1:2: ALWAYS 0xaaaaab5f6ce0 <e107> {c7af}
    1:2:1: SENTREE 0xaaaaab5ee5c0 <e116#> {c7am}
    1:2:1:1: SENITEM 0xaaaaab5ee500 <e73> {c7ao} [POS]
    1:2:1:1:1: VARREF 0xaaaaab5f3820 <e136#> {c7aw} @dt=0@  clock [RV] <- VAR 0xaaaaab5ebd30 <e108> {c2al} @dt=0@  clock INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0xaaaaab5ee720 <e118#> {c8af}
    1:2:2:1: IF 0xaaaaab5f6ab0 <e101> {c9aj}
    1:2:2:1:1: VARREF 0xaaaaab5f3940 <e139#> {c9an} @dt=0@  reset [RV] <- VAR 0xaaaaab5ec080 <e23> {c3al} @dt=0@  reset INPUT [VSTATIC]  PORT
    1:2:2:1:2: ASSIGN 0xaaaaab5f61a0 <e84> {c10ap} @dt=0@
    1:2:2:1:2:1: CONST 0xaaaaab5f5ee0 <e85> {c10ar} @dt=0xaaaaab5f6020@(G/w4)  4'h0
    1:2:2:1:2:2: VARREF 0xaaaaab5f3a60 <e142#> {c10an} @dt=0@  Q [LV] => VAR 0xaaaaab5ee090 <e71> {c5aw} @dt=0@  Q OUTPUT [VSTATIC]  PORT
    1:2:2:1:3: ASSIGN 0xaaaaab5f69f0 <e98> {c12ap} @dt=0@
    1:2:2:1:3:1: SHIFTL 0xaaaaab5f6930 <e99> {c12at} @dt=0@
    1:2:2:1:3:1:1: VARREF 0xaaaaab5f3b80 <e145#> {c12ar} @dt=0@  Q [RV] <- VAR 0xaaaaab5ee090 <e71> {c5aw} @dt=0@  Q OUTPUT [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab5f66c0 <e97> {c12aw} @dt=0xaaaaab5ec7d0@(G/swu32/1)  ?32?sh1
    1:2:2:1:3:2: VARREF 0xaaaaab5f3ca0 <e148#> {c12an} @dt=0@  Q [LV] => VAR 0xaaaaab5ee090 <e71> {c5aw} @dt=0@  Q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f6020 <e82> {c10ar} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab5ec7d0 <e31> {c4ao} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab5ec430 <e26> {c4am} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec430 <e26> {c4am} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec7d0 <e31> {c4ao} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f6020 <e82> {c10ar} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
