// Seed: 2297244396
module module_0 #(
    parameter id_1 = 32'd57
) (
    _id_1
);
  inout wire _id_1;
  logic [-1  *  id_1  ==  1 'b0 : ""] id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd67,
    parameter id_5 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  output tri1 id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_5 = -1;
  wire id_6;
  assign id_3 = -1 ** (id_6);
  wire id_7;
  ;
  assign id_3 = id_1;
  defparam id_5.id_5 = id_5;
  assign id_2 = id_6;
  wire id_8;
  parameter id_9 = id_5;
  module_0 modCall_1 (id_5);
  bit id_10;
  ;
  logic id_11 = 1;
  always id_10 = 1 != -1;
endmodule
