strict digraph "" {
	node [label="\N"];
	"Leaf_620:AL"	 [def_var="['Addr_freshed_ptr']",
		label="Leaf_620:AL"];
	"620:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c251290>",
		clk_sens=False,
		fillcolor=gold,
		label="620:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Add_rd_pl1', 'Add_rd']"];
	"621:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c251190>",
		fillcolor=springgreen,
		label="621:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"620:AL" -> "621:IF"	 [cond="[]",
		lineno=None];
	"624:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2cffd0>",
		fillcolor=cadetblue,
		label="624:BS
Addr_freshed_ptr = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2cffd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"624:BS" -> "Leaf_620:AL"	 [cond="[]",
		lineno=None];
	"621:IF" -> "624:BS"	 [cond="['Add_rd_pl1', 'Add_rd']",
		label="!((Add_rd_pl1 == Add_rd))",
		lineno=621];
	"622:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2cfe90>",
		fillcolor=cadetblue,
		label="622:BS
Addr_freshed_ptr = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2cfe90>]",
		style=filled,
		typ=BlockingSubstitution];
	"621:IF" -> "622:BS"	 [cond="['Add_rd_pl1', 'Add_rd']",
		label="(Add_rd_pl1 == Add_rd)",
		lineno=621];
	"622:BS" -> "Leaf_620:AL"	 [cond="[]",
		lineno=None];
}
