ARM GAS  /tmp/ccsnFh1z.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_InitTick:
  25              	.LVL0:
  26              	.LFB66:
  27              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  24:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/ccsnFh1z.s 			page 2


  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 43 1 is_stmt 0 view .LVU1
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  40 0004 0146     		mov	r1, r0
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  41              		.loc 1 44 3 is_stmt 1 view .LVU2
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  42              		.loc 1 45 3 view .LVU3
  43              	.LVL1:
  46:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  44              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  45              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  49:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM6 IRQ priority */
  50:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
  46              		.loc 1 50 3 view .LVU6
  47 0006 0022     		movs	r2, #0
  48 0008 3620     		movs	r0, #54
  49              	.LVL2:
  50              		.loc 1 50 3 is_stmt 0 view .LVU7
  51 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  52              	.LVL3:
  51:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  52:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM6 global Interrupt */
  53:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM6_IRQn);
  53              		.loc 1 53 3 is_stmt 1 view .LVU8
  54 000e 3620     		movs	r0, #54
  55 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  56              	.LVL4:
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  55:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  56:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  57              		.loc 1 56 3 view .LVU9
  58              	.LBB2:
  59              		.loc 1 56 3 view .LVU10
ARM GAS  /tmp/ccsnFh1z.s 			page 3


  60              		.loc 1 56 3 view .LVU11
  61 0014 154B     		ldr	r3, .L6
  62 0016 DA69     		ldr	r2, [r3, #28]
  63 0018 42F01002 		orr	r2, r2, #16
  64 001c DA61     		str	r2, [r3, #28]
  65              		.loc 1 56 3 view .LVU12
  66 001e DB69     		ldr	r3, [r3, #28]
  67 0020 03F01003 		and	r3, r3, #16
  68 0024 0193     		str	r3, [sp, #4]
  69              		.loc 1 56 3 view .LVU13
  70 0026 019B     		ldr	r3, [sp, #4]
  71              	.LBE2:
  72              		.loc 1 56 3 view .LVU14
  57:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  58:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  59:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  73              		.loc 1 59 3 view .LVU15
  74 0028 02A9     		add	r1, sp, #8
  75 002a 03A8     		add	r0, sp, #12
  76 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  77              	.LVL5:
  60:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  78              		.loc 1 62 3 view .LVU16
  79              		.loc 1 62 18 is_stmt 0 view .LVU17
  80 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  81              	.LVL6:
  82              		.loc 1 62 14 view .LVU18
  83 0034 4300     		lsls	r3, r0, #1
  84              	.LVL7:
  63:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  85              		.loc 1 65 3 is_stmt 1 view .LVU19
  86              		.loc 1 65 46 is_stmt 0 view .LVU20
  87 0036 0E48     		ldr	r0, .L6+4
  88 0038 A0FB0323 		umull	r2, r3, r0, r3
  89              	.LVL8:
  90              		.loc 1 65 46 view .LVU21
  91 003c 9B0C     		lsrs	r3, r3, #18
  92              		.loc 1 65 20 view .LVU22
  93 003e 013B     		subs	r3, r3, #1
  94              	.LVL9:
  66:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  67:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  68:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
  95              		.loc 1 68 3 is_stmt 1 view .LVU23
  96              		.loc 1 68 18 is_stmt 0 view .LVU24
  97 0040 0C48     		ldr	r0, .L6+8
  98 0042 0D4A     		ldr	r2, .L6+12
  99 0044 0260     		str	r2, [r0]
  69:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  71:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
ARM GAS  /tmp/ccsnFh1z.s 			page 4


  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000 / 1000) - 1;
 100              		.loc 1 76 3 is_stmt 1 view .LVU25
 101              		.loc 1 76 21 is_stmt 0 view .LVU26
 102 0046 40F2E732 		movw	r2, #999
 103 004a C260     		str	r2, [r0, #12]
  77:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 104              		.loc 1 77 3 is_stmt 1 view .LVU27
 105              		.loc 1 77 24 is_stmt 0 view .LVU28
 106 004c 4360     		str	r3, [r0, #4]
  78:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 107              		.loc 1 78 3 is_stmt 1 view .LVU29
 108              		.loc 1 78 28 is_stmt 0 view .LVU30
 109 004e 0023     		movs	r3, #0
 110              	.LVL10:
 111              		.loc 1 78 28 view .LVU31
 112 0050 0361     		str	r3, [r0, #16]
  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 113              		.loc 1 79 3 is_stmt 1 view .LVU32
 114              		.loc 1 79 26 is_stmt 0 view .LVU33
 115 0052 8360     		str	r3, [r0, #8]
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 116              		.loc 1 80 3 is_stmt 1 view .LVU34
 117              		.loc 1 80 6 is_stmt 0 view .LVU35
 118 0054 FFF7FEFF 		bl	HAL_TIM_Base_Init
 119              	.LVL11:
 120              		.loc 1 80 5 view .LVU36
 121 0058 18B1     		cbz	r0, .L5
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim6);
  84:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  85:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  86:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  87:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
 122              		.loc 1 87 10 view .LVU37
 123 005a 0120     		movs	r0, #1
 124              	.L2:
  88:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 125              		.loc 1 88 1 view .LVU38
 126 005c 09B0     		add	sp, sp, #36
 127              	.LCFI2:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 4
 130              		@ sp needed
 131 005e 5DF804FB 		ldr	pc, [sp], #4
 132              	.L5:
 133              	.LCFI3:
 134              		.cfi_restore_state
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 135              		.loc 1 83 5 is_stmt 1 view .LVU39
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 136              		.loc 1 83 12 is_stmt 0 view .LVU40
 137 0062 0448     		ldr	r0, .L6+8
 138 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 139              	.LVL12:
ARM GAS  /tmp/ccsnFh1z.s 			page 5


 140 0068 F8E7     		b	.L2
 141              	.L7:
 142 006a 00BF     		.align	2
 143              	.L6:
 144 006c 00100240 		.word	1073876992
 145 0070 83DE1B43 		.word	1125899907
 146 0074 00000000 		.word	htim6
 147 0078 00100040 		.word	1073745920
 148              		.cfi_endproc
 149              	.LFE66:
 151              		.section	.text.HAL_SuspendTick,"ax",%progbits
 152              		.align	1
 153              		.global	HAL_SuspendTick
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu softvfp
 159              	HAL_SuspendTick:
 160              	.LFB67:
  89:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  90:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  94:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  95:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  96:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  97:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 161              		.loc 1 97 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
  98:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
  99:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 166              		.loc 1 99 3 view .LVU42
 167 0000 034B     		ldr	r3, .L9
 168 0002 1A68     		ldr	r2, [r3]
 169 0004 D368     		ldr	r3, [r2, #12]
 170 0006 23F00103 		bic	r3, r3, #1
 171 000a D360     		str	r3, [r2, #12]
 100:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 172              		.loc 1 100 1 is_stmt 0 view .LVU43
 173 000c 7047     		bx	lr
 174              	.L10:
 175 000e 00BF     		.align	2
 176              	.L9:
 177 0010 00000000 		.word	htim6
 178              		.cfi_endproc
 179              	.LFE67:
 181              		.section	.text.HAL_ResumeTick,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_ResumeTick
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu softvfp
ARM GAS  /tmp/ccsnFh1z.s 			page 6


 189              	HAL_ResumeTick:
 190              	.LFB68:
 101:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 102:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 105:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 106:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 107:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 108:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 109:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 191              		.loc 1 109 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 110:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 111:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 196              		.loc 1 111 3 view .LVU45
 197 0000 034B     		ldr	r3, .L12
 198 0002 1A68     		ldr	r2, [r3]
 199 0004 D368     		ldr	r3, [r2, #12]
 200 0006 43F00103 		orr	r3, r3, #1
 201 000a D360     		str	r3, [r2, #12]
 112:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 202              		.loc 1 112 1 is_stmt 0 view .LVU46
 203 000c 7047     		bx	lr
 204              	.L13:
 205 000e 00BF     		.align	2
 206              	.L12:
 207 0010 00000000 		.word	htim6
 208              		.cfi_endproc
 209              	.LFE68:
 211              		.comm	htim6,64,4
 212              		.text
 213              	.Letext0:
 214              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 215              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 216              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 217              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 218              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 219              		.file 7 "/usr/include/newlib/sys/_types.h"
 220              		.file 8 "/usr/include/newlib/sys/reent.h"
 221              		.file 9 "/usr/include/newlib/sys/lock.h"
 222              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 223              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 224              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 225              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 226              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 227              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccsnFh1z.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_tim.c
     /tmp/ccsnFh1z.s:16     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccsnFh1z.s:24     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccsnFh1z.s:144    .text.HAL_InitTick:000000000000006c $d
                            *COM*:0000000000000040 htim6
     /tmp/ccsnFh1z.s:152    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccsnFh1z.s:159    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccsnFh1z.s:177    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccsnFh1z.s:182    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccsnFh1z.s:189    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccsnFh1z.s:207    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
