lbl_802D96A0:
/* 802D96A0 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 802D96A4 00000004  7C 08 02 A6 */	mflr r0
/* 802D96A8 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 802D96AC 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 802D96B0 00000010  48 08 8B 2D */	bl func_803621DC
/* 802D96B4 00000014  7C 7D 1B 78 */	mr r29, r3
/* 802D96B8 00000018  7C 9F 23 78 */	mr r31, r4
/* 802D96BC 0000001C  7F A0 EB 78 */	mr r0, r29
/* 802D96C0 00000020  7C 1E 03 78 */	mr r30, r0
/* 802D96C4 00000024  4B FF 7D B9 */	bl func_802D147C
/* 802D96C8 00000028  3C 60 80 3D */	lis r3, 0x803d
/* 802D96CC 0000002C  38 03 C3 28 */	addi r0, r3, -15576
/* 802D96D0 00000030  90 1E 00 00 */	stw r0, 0(r30)
/* 802D96D4 00000034  38 00 00 00 */	li r0, 0
/* 802D96D8 00000038  98 1E 00 18 */	stb r0, 0x18(r30)
/* 802D96DC 0000003C  3C 60 80 3D */	lis r3, 0x803d
/* 802D96E0 00000040  38 03 C4 38 */	addi r0, r3, -15304
/* 802D96E4 00000044  90 1D 00 00 */	stw r0, 0(r29)
/* 802D96E8 00000048  38 7D 00 E4 */	addi r3, r29, 0xe4
/* 802D96EC 0000004C  7F A4 EB 78 */	mr r4, r29
/* 802D96F0 00000050  48 00 27 0D */	bl func_802DBDFC
/* 802D96F4 00000054  7F A3 EB 78 */	mr r3, r29
/* 802D96F8 00000058  48 00 00 ED */	bl func_802D97E4
/* 802D96FC 0000005C  7F A3 EB 78 */	mr r3, r29
/* 802D9700 00000060  7F E4 FB 78 */	mr r4, r31
/* 802D9704 00000064  81 9D 00 00 */	lwz r12, 0(r29)
/* 802D9708 00000068  81 8C 00 20 */	lwz r12, 0x20(r12)
/* 802D970C 0000006C  7D 89 03 A6 */	mtctr r12
/* 802D9710 00000070  4E 80 04 21 */	bctrl 
/* 802D9714 00000074  98 7D 00 18 */	stb r3, 0x18(r29)
/* 802D9718 00000078  88 1D 00 18 */	lbz r0, 0x18(r29)
/* 802D971C 0000007C  28 00 00 00 */	cmplwi r0, 0
/* 802D9720 00000080  41 82 00 0C */	beq lbl_802D972C
/* 802D9724 00000084  7F A3 EB 78 */	mr r3, r29
/* 802D9728 00000088  48 00 00 08 */	b lbl_802D9730
lbl_802D972C:
/* 802D972C 00000000  7F A3 EB 78 */	mr r3, r29
lbl_802D9730:
/* 802D9730 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 802D9734 00000004  48 08 8A F5 */	bl func_80362228
/* 802D9738 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 802D973C 0000000C  7C 08 03 A6 */	mtlr r0
/* 802D9740 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 802D9744 00000014  4E 80 00 20 */	blr 
