# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../audio_dma.gen/sources_1/bd/main/ipshared/ec67/hdl" --include "../../../../audio_dma.gen/sources_1/bd/main/ipshared/ee60/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_processing_system7_0_0/sim/main_processing_system7_0_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_xlconcat_0_0/sim/main_xlconcat_0_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_d_axi_i2s_audio_0_0/src/fifo_32/sim/fifo_32.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_d_axi_i2s_audio_0_0/src/fifo_4/sim/fifo_4.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_xbar_0/sim/main_xbar_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_xlconstant_0_0/sim/main_xlconstant_0_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_xbar_1/sim/main_xbar_1.v" \
"../../../../audio_dma.ip_user_files/bd/main/ipshared/60f2/hdl/slave_fir_v1_0_S00_CTL.v" \
"../../../../audio_dma.ip_user_files/bd/main/ipshared/60f2/hdl/slave_fir_v1_0_S01_DATA.v" \
"../../../../audio_dma.ip_user_files/bd/main/ipshared/60f2/hdl/slave_fir_v1_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_slave_fir_0_0/sim/main_slave_fir_0_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_auto_us_0/sim/main_auto_us_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_auto_us_1/sim/main_auto_us_1.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_auto_pc_0/sim/main_auto_pc_0.v" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_auto_pc_1/sim/main_auto_pc_1.v" \
"../../../../audio_dma.ip_user_files/bd/main/sim/main.v" \
"../../../../audio_dma.gen/sources_1/bd/main/hdl/main_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
