Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:18:01 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs/post_route_timing.rpt
| Design       : or1200_sprs
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
sr_reg[9]/C                    sr_reg[9]/D                    8.328         
sr_reg[3]/C                    sr_reg[3]/D                    8.431         
sr_reg[4]/C                    sr_reg[4]/D                    8.431         
sr_reg[8]/C                    sr_reg[8]/D                    8.471         
sr_reg[1]/C                    sr_reg[1]/D                    8.664         
sr_reg[11]/C                   sr_reg[11]/D                   8.680         
sr_reg[5]/C                    sr_reg[5]/D                    8.700         
sr_reg[6]/C                    sr_reg[6]/D                    8.733         
sr_reg[0]/C                    sr_reg[0]/D                    8.752         
sr_reg[14]/C                   sr_reg[14]/D                   8.777         
sr_reg[2]/C                    sr_reg[2]/D                    8.777         
sr_reg[15]/C                   sr_reg[15]/D                   8.801         
sr_reg[12]/C                   sr_reg[12]/D                   8.848         
sr_reg[13]/C                   sr_reg[13]/D                   8.848         
sr_reg[10]/C                   sr_reg[10]/D                   9.100         
sr_reg[7]/C                    sr_reg[7]/D                    9.115         



