# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FlipFlopResgistrador_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Cristhian/Documents/CEFET/3\ Semestre/LSD/I\ -\ Flip\ Flop\ de\ Registrador\ 06_06 {C:/Users/Cristhian/Documents/CEFET/3 Semestre/LSD/I - Flip Flop de Registrador 06_06/FlipFlopRegistrador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FlipFlopResgistrador
# 
# Top level modules:
# 	FlipFlopResgistrador
# 
vsim work.FlipFlopResgistrador
# vsim work.FlipFlopResgistrador 
# Loading work.FlipFlopResgistrador
wave create -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 100ps -step 1 -repeat forever -starttime 0ps -endtime 1000ps sim:/FlipFlopResgistrador/clock
wave create -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 300ps -step 1 -repeat forever -starttime 0ps -endtime 1000ps sim:/FlipFlopResgistrador/reset
wave create -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 25ps -step 1 -repeat forever -starttime 0ps -endtime 1000ps sim:/FlipFlopResgistrador/in
add wave -position end  sim:/FlipFlopResgistrador/q3
add wave -position end  sim:/FlipFlopResgistrador/q2
add wave -position end  sim:/FlipFlopResgistrador/q1
add wave -position end  sim:/FlipFlopResgistrador/q0
run
run
