// Seed: 3071798630
`timescale 1 ps / 1ps
module module_0 (
    input id_2,
    output logic id_3
    , id_4,
    input id_5
);
  logic id_6;
endmodule
