Microchip MPLAB XC8 Compiler V2.41

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.41\pic\dat\20230208172133_en.msgs \
  -cn -h+dist/default/production\UartTester.X.production.sym \
  --cmf=dist/default/production\UartTester.X.production.cmf -z -Q16F887 \
  -oC:\Users\WMGWW\AppData\Local\Temp\xcAs2cs.\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/production/UartTester.X.production.map \
  --md=C:\Users\WMGWW\AppData\Local\Temp\xcAs2cs.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k \
  C:\Users\WMGWW\AppData\Local\Temp\xcAs2cs.\driver_tmp_12.o \
  dist/default/production\UartTester.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\WMGWW\AppData\Local\Temp\xcAs2cs.\driver_tmp_12.o
                end_init                              0        0        3        0       0
                config                             2007     2007        2        0       4
                idloc                              2000     2000        4        0       5
dist/default/production\UartTester.X.production.o
                cinit                               7F3      7F3        D      FE6       0
                config                             2007     2007        2        0       4
                idloc                              2000     2000        4        0       5
                text3                               788      788       10      F10       0
                text2                               7CC      7CC       27      F98       0
                text1                               798      798       18      F30       0
                maintext                            7B0      7B0       1C      F60       0
                cstackCOMMON                         70       70        5       70       1
                clrtext                             780      780        8      F00       0
                bssBANK0                             20       20       10       20       1
                strings                               3        3       1C        6       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7F3      7F3        D         0
                text3                               788      788       10         0
                text2                               7CC      7CC       27         0
                text1                               798      798       18         0
                maintext                            7B0      7B0       1C         0
                clrtext                             780      780        8         0

        CLASS   STRCODE        

        CLASS   STRING         
                strings                               3        3       1C         0

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        5         1

        CLASS   BANK0          
                bssBANK0                             20       20       10         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          
                idloc                              2000     2000        4         5

        CLASS   EEDATA         

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                strings                        000003  00001C  00001F         6       0  STRING      2
                bssBANK0                       000020  000010  000030        20       1  BANK0       1
                cstackCOMMON                   000070  000005  000075        70       1  COMMON      1
                clrtext                        000780  000008  000788       F00       0  CODE        2
                text3                          000788  000010  000798       F10       0  CODE        2
                text1                          000798  000018  0007B0       F30       0  CODE        2
                maintext                       0007B0  00001C  0007CC       F60       0  CODE        2
                text2                          0007CC  000027  0007F3       F98       0  CODE        2
                cinit                          0007F3  00000D  000800       FE6       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0030-006F             40           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             001F-077F            761           2
                         0800-1FFF            800
        COMMON           0075-007D              9           1
        CONST            001F-077F            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            001F-077F            100           2
                         0800-1FFF            100
        RAM              0030-006F             40           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STRCODE          001F-077F            761           2
                         0800-1FFF           1800
        STRING           001F-077F            100           2
                         0800-1FFF            100

                                  Symbol Table

_BAUDCTLbits             (abs)        0187
_EEADR                   (abs)        010D
_EECON1bits              (abs)        018C
_EECON2                  (abs)        018D
_EEDAT                   (abs)        010C
_INTCONbits              (abs)        000B
_OSCCONbits              (abs)        008F
_PIR1bits                (abs)        000C
_PIR2bits                (abs)        000D
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_SPBRGH                  (abs)        009A
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
__H__absolute__          __absolute__ 0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0003
__Hfunctab               functab      0000
__Hidloc                 idloc        2004
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        0800
__Hspace_1               (abs)        0075
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__L__absolute__          __absolute__ 0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__Lcinit                 cinit        07F3
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        0800
__S1                     (abs)        0075
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of__initialization cinit        07FC
__end_of__stringtab      strings      0009
__end_of_enviocadena     text2        07F3
__end_of_enviocaracter   text3        0798
__end_of_main            maintext     07CC
__end_of_setup           text1        07B0
__initialization         cinit        07F3
__pbssBANK0              bssBANK0     0020
__pcstackCOMMON          cstackCOMMON 0070
__pmaintext              maintext     07B0
__pstrings               strings      0003
__ptext1                 text1        0798
__ptext2                 text2        07CC
__ptext3                 text3        0788
__stringbase             strings      0008
__stringtab              strings      0003
_enviocadena             text2        07CC
_enviocaracter           text3        0788
_main                    maintext     07B0
_setup                   text1        0798
btemp                    (abs)        007E
clear_ram0               clrtext      0780
end_of_initialization    cinit        07FC
enviocadena@cadena       cstackCOMMON 0071
enviocaracter@a          cstackCOMMON 0070
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07F3
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
D:/Universidad/Semestre2_2023/Digital-2/UartTester.X/UART.c
		_enviocadena   		CODE           	07CC	0000	39
		_enviocaracter 		CODE           	0788	0000	16

D:/Universidad/Semestre2_2023/Digital-2/UartTester.X/UART.c estimated size: 55

D:/Universidad/Semestre2_2023/Digital-2/UartTester.X/UartTester.c
		_main          		CODE           	07B0	0000	28
		_setup         		CODE           	0798	0000	24

D:/Universidad/Semestre2_2023/Digital-2/UartTester.X/UartTester.c estimated size: 52

shared
		__stringtab    		STRING         	0003	0000	6
		__initialization		CODE           	07F3	0000	9

shared estimated size: 15

