0.7
2020.2
Nov 18 2020
09:20:35
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/project_1_step1/project_1_step1.sim/sim_1/impl/func/xsim/testbench_func_impl.v,1647810355,verilog,,/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/testbench.v,,fpadd_single;glbl,,,,,,,,
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/testbench.v,1647632786,verilog,,,,testbench,,,,,,,,
