{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701732363225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701732363226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 18:26:03 2023 " "Processing started: Mon Dec  4 18:26:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701732363226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732363226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732363226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701732363331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701732363331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367751 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-sim " "Found design unit 1: alu_tb-sim" {  } { { "alu_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367752 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-IO_WRAP " "Found design unit 1: memory-IO_WRAP" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367752 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-bhv " "Found design unit 1: reg32-bhv" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367752 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-tb_architecture " "Found design unit 1: memory_tb-tb_architecture" {  } { { "Memory_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "Memory_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-bhv " "Found design unit 1: mux2to1-bhv" {  } { { "Combitnational_Logic/mux2to1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux2to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "Combitnational_Logic/mux2to1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/mux4o1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/mux4o1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-bhv " "Found design unit 1: mux4to1-bhv" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-sync_read " "Found design unit 1: registerfile-sync_read" {  } { { "registerfile.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/registerfile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367754 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/registerfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367754 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Combitnational_Logic/ZeroExtend.vhd " "Can't analyze file -- file Combitnational_Logic/ZeroExtend.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701732367754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/SignExtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/SignExtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "Combitnational_Logic/SignExtend.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367754 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "Combitnational_Logic/SignExtend.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/ShiftLeft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/ShiftLeft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-Behavioral " "Found design unit 1: ShiftLeft-Behavioral" {  } { { "Combitnational_Logic/ShiftLeft.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ShiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367754 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "Combitnational_Logic/ShiftLeft.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/Concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/Concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Concat-Behavioral " "Found design unit 1: Concat-Behavioral" {  } { { "Combitnational_Logic/Concat.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/Concat.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Concat " "Found entity 1: Concat" {  } { { "Combitnational_Logic/Concat.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/Concat.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/ALUControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/ALUControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-rtl " "Found design unit 1: ALUControl-rtl" {  } { { "Combitnational_Logic/ALUControl.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ALUControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367755 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "Combitnational_Logic/ALUControl.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ALUControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-rtl " "Found design unit 1: CONTROLLER-rtl" {  } { { "Controller.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367755 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "Controller.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bhv " "Found design unit 1: top_level-bhv" {  } { { "top_level.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-tb_arch " "Found design unit 1: top_level_tb-tb_arch" {  } { { "top_level_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GCD-bhv " "Found design unit 1: GCD-bhv" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""} { "Info" "ISGN_ENTITY_NAME" "1 GCD " "Found entity 1: GCD" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GCD " "Elaborating entity \"GCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701732367783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:CPU " "Elaborating entity \"top_level\" for hierarchy \"top_level:CPU\"" {  } { { "GCD.vhd" "CPU" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER top_level:CPU\|CONTROLLER:CTRL " "Elaborating entity \"CONTROLLER\" for hierarchy \"top_level:CPU\|CONTROLLER:CTRL\"" {  } { { "top_level.vhd" "CTRL" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top_level:CPU\|datapath:DATA " "Elaborating entity \"datapath\" for hierarchy \"top_level:CPU\|datapath:DATA\"" {  } { { "top_level.vhd" "DATA" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 top_level:CPU\|datapath:DATA\|reg32:PROGRAM_COUNTER " "Elaborating entity \"reg32\" for hierarchy \"top_level:CPU\|datapath:DATA\|reg32:PROGRAM_COUNTER\"" {  } { { "datapath.vhd" "PROGRAM_COUNTER" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 top_level:CPU\|datapath:DATA\|mux2to1:MUX_TO_MEMORY " "Elaborating entity \"mux2to1\" for hierarchy \"top_level:CPU\|datapath:DATA\|mux2to1:MUX_TO_MEMORY\"" {  } { { "datapath.vhd" "MUX_TO_MEMORY" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory top_level:CPU\|datapath:DATA\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\"" {  } { { "datapath.vhd" "MEMORY" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "InPort0_out Memory.vhd(25) " "Verilog HDL or VHDL warning at Memory.vhd(25): object \"InPort0_out\" assigned a value but never read" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "InPort1_out Memory.vhd(26) " "Verilog HDL or VHDL warning at Memory.vhd(26): object \"InPort1_out\" assigned a value but never read" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataIn Memory.vhd(84) " "VHDL Process Statement warning at Memory.vhd(84): signal \"DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutPortin Memory.vhd(78) " "VHDL Process Statement warning at Memory.vhd(78): inferring latch(es) for signal or variable \"OutPortin\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[0\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[0\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[1\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[1\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[2\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[2\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[3\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[3\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[4\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[4\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[5\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[5\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367793 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[6\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[6\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[7\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[7\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[8\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[8\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[9\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[9\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[10\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[10\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[11\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[11\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[12\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[12\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[13\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[13\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[14\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[14\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[15\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[15\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[16\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[16\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[17\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[17\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[18\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[18\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[19\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[19\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[20\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[20\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[21\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[21\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[22\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[22\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[23\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[23\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[24\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[24\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[25\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[25\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[26\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[26\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[27\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[27\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[28\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[28\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[29\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[29\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[30\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[30\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[31\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[31\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux " "Elaborating entity \"mux4to1\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\"" {  } { { "Memory.vhd" "U_4to1Mux" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux4o1.vhd(20) " "VHDL Process Statement warning at mux4o1.vhd(20): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux4o1.vhd(20) " "Inferred latch for \"output\[0\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux4o1.vhd(20) " "Inferred latch for \"output\[1\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux4o1.vhd(20) " "Inferred latch for \"output\[2\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux4o1.vhd(20) " "Inferred latch for \"output\[3\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367794 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux4o1.vhd(20) " "Inferred latch for \"output\[4\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux4o1.vhd(20) " "Inferred latch for \"output\[5\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux4o1.vhd(20) " "Inferred latch for \"output\[6\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux4o1.vhd(20) " "Inferred latch for \"output\[7\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux4o1.vhd(20) " "Inferred latch for \"output\[8\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] mux4o1.vhd(20) " "Inferred latch for \"output\[9\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] mux4o1.vhd(20) " "Inferred latch for \"output\[10\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] mux4o1.vhd(20) " "Inferred latch for \"output\[11\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] mux4o1.vhd(20) " "Inferred latch for \"output\[12\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] mux4o1.vhd(20) " "Inferred latch for \"output\[13\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] mux4o1.vhd(20) " "Inferred latch for \"output\[14\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] mux4o1.vhd(20) " "Inferred latch for \"output\[15\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] mux4o1.vhd(20) " "Inferred latch for \"output\[16\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] mux4o1.vhd(20) " "Inferred latch for \"output\[17\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] mux4o1.vhd(20) " "Inferred latch for \"output\[18\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] mux4o1.vhd(20) " "Inferred latch for \"output\[19\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] mux4o1.vhd(20) " "Inferred latch for \"output\[20\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] mux4o1.vhd(20) " "Inferred latch for \"output\[21\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] mux4o1.vhd(20) " "Inferred latch for \"output\[22\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] mux4o1.vhd(20) " "Inferred latch for \"output\[23\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] mux4o1.vhd(20) " "Inferred latch for \"output\[24\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] mux4o1.vhd(20) " "Inferred latch for \"output\[25\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] mux4o1.vhd(20) " "Inferred latch for \"output\[26\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] mux4o1.vhd(20) " "Inferred latch for \"output\[27\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] mux4o1.vhd(20) " "Inferred latch for \"output\[28\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] mux4o1.vhd(20) " "Inferred latch for \"output\[29\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] mux4o1.vhd(20) " "Inferred latch for \"output\[30\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] mux4o1.vhd(20) " "Inferred latch for \"output\[31\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367795 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM " "Elaborating entity \"Ram\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\"" {  } { { "Memory.vhd" "U_RAM" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "Ram.vhd" "altsyncram_component" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Test.mif " "Parameter \"init_file\" = \"Test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732367822 ""}  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701732367822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17r3 " "Found entity 1: altsyncram_17r3" {  } { { "db/altsyncram_17r3.tdf" "" { Text "/home/diamond/DD_Labs/MIPS/db/altsyncram_17r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732367843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732367843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17r3 top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_17r3:auto_generated " "Elaborating entity \"altsyncram_17r3\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_17r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diamond/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 top_level:CPU\|datapath:DATA\|mux2to1:IR_MUX_TO_REGISTER_FILE " "Elaborating entity \"mux2to1\" for hierarchy \"top_level:CPU\|datapath:DATA\|mux2to1:IR_MUX_TO_REGISTER_FILE\"" {  } { { "datapath.vhd" "IR_MUX_TO_REGISTER_FILE" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile top_level:CPU\|datapath:DATA\|registerfile:REGISTER_FILE " "Elaborating entity \"registerfile\" for hierarchy \"top_level:CPU\|datapath:DATA\|registerfile:REGISTER_FILE\"" {  } { { "datapath.vhd" "REGISTER_FILE" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend top_level:CPU\|datapath:DATA\|SignExtend:SIGN_EXTEND " "Elaborating entity \"SignExtend\" for hierarchy \"top_level:CPU\|datapath:DATA\|SignExtend:SIGN_EXTEND\"" {  } { { "datapath.vhd" "SIGN_EXTEND" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isSigned SignExtend.vhd(16) " "VHDL Process Statement warning at SignExtend.vhd(16): signal \"isSigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Combitnational_Logic/SignExtend.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/SignExtend.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701732367851 "|GCD|top_level:CPU|datapath:DATA|SignExtend:SIGN_EXTEND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft top_level:CPU\|datapath:DATA\|ShiftLeft:SHIFTLEFT_TO_MUX " "Elaborating entity \"ShiftLeft\" for hierarchy \"top_level:CPU\|datapath:DATA\|ShiftLeft:SHIFTLEFT_TO_MUX\"" {  } { { "datapath.vhd" "SHIFTLEFT_TO_MUX" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top_level:CPU\|datapath:DATA\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"top_level:CPU\|datapath:DATA\|alu:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concat top_level:CPU\|datapath:DATA\|Concat:CONCAT_TO_MUX " "Elaborating entity \"Concat\" for hierarchy \"top_level:CPU\|datapath:DATA\|Concat:CONCAT_TO_MUX\"" {  } { { "datapath.vhd" "CONCAT_TO_MUX" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl top_level:CPU\|datapath:DATA\|ALUControl:ALU_CONTROL " "Elaborating entity \"ALUControl\" for hierarchy \"top_level:CPU\|datapath:DATA\|ALUControl:ALU_CONTROL\"" {  } { { "datapath.vhd" "ALU_CONTROL" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:U_LED5 " "Elaborating entity \"decoder\" for hierarchy \"decoder:U_LED5\"" {  } { { "GCD.vhd" "U_LED5" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732367856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701732368239 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_level:CPU\|datapath:DATA\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_level:CPU\|datapath:DATA\|alu:ALU\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701732368969 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top_level:CPU\|datapath:DATA\|alu:ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_level:CPU\|datapath:DATA\|alu:ALU\|Mult1\"" {  } { { "alu.vhd" "Mult1" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701732368969 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701732368969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732368985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732368985 ""}  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701732368985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/diamond/DD_Labs/MIPS/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732369004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732369004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1\"" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732369007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701732369007 ""}  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701732369007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "/home/diamond/DD_Labs/MIPS/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701732369026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732369026 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701732369332 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701732369332 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701732369340 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701732369340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSG0\[7\] VCC " "Pin \"SSG0\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732370270 "|GCD|SSG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG1\[7\] VCC " "Pin \"SSG1\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732370270 "|GCD|SSG1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG2\[7\] VCC " "Pin \"SSG2\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732370270 "|GCD|SSG2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG3\[7\] VCC " "Pin \"SSG3\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732370270 "|GCD|SSG3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG4\[7\] VCC " "Pin \"SSG4\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732370270 "|GCD|SSG4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG5\[7\] VCC " "Pin \"SSG5\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701732370270 "|GCD|SSG5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701732370270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701732370365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701732372989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701732373154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701732373154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701732373295 "|GCD|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701732373295 "|GCD|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701732373295 "|GCD|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701732373295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4252 " "Implemented 4252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701732373295 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701732373295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4142 " "Implemented 4142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701732373295 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701732373295 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701732373295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701732373295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701732373305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 18:26:13 2023 " "Processing ended: Mon Dec  4 18:26:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701732373305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701732373305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701732373305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701732373305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701732374233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701732374233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 18:26:14 2023 " "Processing started: Mon Dec  4 18:26:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701732374233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701732374233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701732374233 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701732374250 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1701732374250 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1701732374250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701732374315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701732374315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701732374325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701732374353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701732374353 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701732374497 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701732374500 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701732374543 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diamond/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701732374549 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701732374549 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701732374549 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701732374549 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701732374549 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701732374549 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701732374550 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701732374754 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 62 " "No exact pin location assignment(s) for 1 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701732374885 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701732375392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701732375394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701732375395 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701732375417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701732375417 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701732375418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[2\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[2\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[3\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[3\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[0\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[0\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[1\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[1\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[4\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[4\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[5\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[5\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[6\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[6\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[7\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[7\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[8\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[8\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[9\] " "Destination node top_level:CPU\|datapath:DATA\|reg32:ALU_OUT_REG\|output\[9\]" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701732375599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701732375599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701732375599 ""}  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 6235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701732375599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|OutPortin\[17\]~10  " "Automatically promoted node top_level:CPU\|datapath:DATA\|memory:MEMORY\|OutPortin\[17\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701732375599 ""}  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 0 { 0 ""} 0 2680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701732375599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701732375994 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701732375997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701732375998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701732376002 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701732376008 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701732376014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701732376016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701732376020 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701732376020 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701732376028 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701732376028 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701732376028 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701732376029 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701732376029 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701732376029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701732376258 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701732376262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701732377129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701732377519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701732377547 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701732382714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701732382714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701732383331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/diamond/DD_Labs/MIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701732385522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701732385522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701732391592 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701732391592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701732391594 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701732391755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701732391774 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1701732391774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701732392601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701732392603 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1701732392603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701732393432 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701732394081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diamond/DD_Labs/MIPS/output_files/MIPS.fit.smsg " "Generated suppressed messages file /home/diamond/DD_Labs/MIPS/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701732394543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1567 " "Peak virtual memory: 1567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701732394965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 18:26:34 2023 " "Processing ended: Mon Dec  4 18:26:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701732394965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701732394965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701732394965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701732394965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701732395423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701732395423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 18:26:35 2023 " "Processing started: Mon Dec  4 18:26:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701732395423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701732395423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701732395423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701732395559 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701732396481 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701732396512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701732397088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 18:26:37 2023 " "Processing ended: Mon Dec  4 18:26:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701732397088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701732397088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701732397088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701732397088 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701732397662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701732398012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701732398012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 18:26:37 2023 " "Processing started: Mon Dec  4 18:26:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701732398012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701732398012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701732398012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701732398031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701732398112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701732398112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732398147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732398147 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701732398374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701732398419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732398420 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701732398429 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " "create_clock -period 1.000 -name top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701732398429 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732398429 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701732398438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732398438 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701732398439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701732398443 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701732398455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701732398461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.654 " "Worst-case setup slack is -12.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.654          -10195.836 clock  " "  -12.654          -10195.836 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -5.551 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "   -0.451              -5.551 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732398461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.571 " "Worst-case hold slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571              -3.518 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "   -0.571              -3.518 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 clock  " "    0.004               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732398467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701732398467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701732398468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1674.370 clock  " "   -3.000           -1674.370 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "    0.339               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732398468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732398468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701732398481 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732398481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701732398483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701732398500 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1701732398500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701732399376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732399471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701732399493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.457 " "Worst-case setup slack is -11.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.457           -9178.390 clock  " "  -11.457           -9178.390 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418              -5.267 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "   -0.418              -5.267 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732399493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.408 " "Worst-case hold slack is -0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -2.436 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "   -0.408              -2.436 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.020 clock  " "   -0.010              -0.020 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732399499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701732399500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701732399500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1673.434 clock  " "   -3.000           -1673.434 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "    0.427               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732399501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701732399517 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732399517 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701732399518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732399626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701732399632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.770 " "Worst-case setup slack is -5.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.770           -4375.831 clock  " "   -5.770           -4375.831 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "    0.107               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732399632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.503 clock  " "   -0.191              -0.503 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.841 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "   -0.141              -0.841 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732399640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701732399641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701732399641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1419.290 clock  " "   -3.000           -1419.290 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ  " "    0.283               0.000 top_level:CPU\|CONTROLLER:CTRL\|state.MEMORY_ACCESS_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701732399642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701732399642 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701732399655 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701732399655 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701732400231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701732400233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701732400256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 18:26:40 2023 " "Processing ended: Mon Dec  4 18:26:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701732400256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701732400256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701732400256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701732400256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701732400693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701732400693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 18:26:40 2023 " "Processing started: Mon Dec  4 18:26:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701732400693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701732400693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701732400693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701732400859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vho /home/diamond/DD_Labs/MIPS/simulation/modelsim/ simulation " "Generated file MIPS.vho in folder \"/home/diamond/DD_Labs/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701732401226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701732401246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 18:26:41 2023 " "Processing ended: Mon Dec  4 18:26:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701732401246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701732401246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701732401246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701732401246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 164 s " "Quartus Prime Full Compilation was successful. 0 errors, 164 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701732401322 ""}
