# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Entrega03_.srcs/sources_1/new/fsm_mealy.vhd" \
"../../../../Entrega03_.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
