$comment
	File created using the following command:
		vcd file RCA4.msim.vcd -direction
$end
$date
	Fri Apr 04 17:47:37 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RCA4_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Cout~output_o $end
$var wire 1 1 S[3]~output_o $end
$var wire 1 2 S[2]~output_o $end
$var wire 1 3 S[1]~output_o $end
$var wire 1 4 S[0]~output_o $end
$var wire 1 5 B[3]~input_o $end
$var wire 1 6 B[2]~input_o $end
$var wire 1 7 A[2]~input_o $end
$var wire 1 8 inst2|OR1~1_combout $end
$var wire 1 9 A[3]~input_o $end
$var wire 1 : inst2|OR1~0_combout $end
$var wire 1 ; inst3|OR1~0_combout $end
$var wire 1 < inst3|XOR2~combout $end
$var wire 1 = B[1]~input_o $end
$var wire 1 > A[1]~input_o $end
$var wire 1 ? A[0]~input_o $end
$var wire 1 @ inst|OR1~0_combout $end
$var wire 1 A inst1|OR1~0_combout $end
$var wire 1 B inst2|XOR2~0_combout $end
$var wire 1 C Cin~input_o $end
$var wire 1 D inst|OR1~1_combout $end
$var wire 1 E inst1|XOR2~combout $end
$var wire 1 F B[0]~input_o $end
$var wire 1 G inst|XOR2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b0 "
0#
0$
1(
1'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
13
14
05
06
07
08
09
0:
0;
0<
0=
1>
1?
0@
0A
0B
0C
0D
1E
0F
1G
$end
#70000
b1 !
b1000 "
b1010 "
1=
15
0>
0)
1<
11
1%
#140000
b1001 !
b1101 !
b1011 "
b1111 !
b11 "
b1 "
1F
0=
05
1>
17
19
1)
1@
0G
1B
1A
04
12
0(
1&
0E
18
03
0'
0B
02
0&
0<
1;
01
10
0%
1$
#210000
b1110 !
b101 "
b1010 !
b100 "
b1100 "
0F
16
15
0?
07
0)
0@
1<
0A
11
1%
1E
08
13
1'
1B
12
1&
0<
01
0%
#280000
b10 !
b0 !
b1000 "
b0 "
06
05
0>
09
1)
0B
0;
0E
02
00
03
0&
0$
0'
#1000000
