Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a553cc64d70b4c4c904577c499d15841 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ov7670_top_behav xil_defaultlib.ov7670_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.debounce
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.clock_clock_clk_wiz
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.VGA_Dispay
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.frame_buffer_bindec
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.frame_buffer_bindec_0
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_mux__pa...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_generic...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_top
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_v8_4_4_...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.frame_buffer
Compiling module xil_defaultlib.ov7670_capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.ov7670_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ov7670_top_behav
