INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'mem_ahmes' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'mem_ahmes'...
WARNING:sim - A core named 'mem_ahmes' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'mem_ahmes'...
Delivering associated files for 'mem_ahmes'...
Delivering EJava files for 'mem_ahmes'...
Generating implementation netlist for 'mem_ahmes'...
INFO:sim - Pre-processing HDL files for 'mem_ahmes'...
Running synthesis for 'mem_ahmes'
Running ngcbuild...
Writing VHO instantiation template for 'mem_ahmes'...
Writing VHDL behavioral simulation model for 'mem_ahmes'...
WARNING:sim - Overwriting existing file D:/Documentos/Escola/UFRGS/Nono
   semestre/INF01058-Digital-Systems/Ahmes processor/ISE
   Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes/doc/blk_mem_gen_v7_3_vinfo.
   html with file from view xilinx_documentation
Delivered 1 file into directory D:/Documentos/Escola/UFRGS/Nono
semestre/INF01058-Digital-Systems/Ahmes processor/ISE
Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mem_ahmes'...
Generating metadata file...
Regenerating ISE project file for 'mem_ahmes'...
Generating ISE project...
XCO file found: mem_ahmes.xco
XMDF file found: mem_ahmes_xmdf.tcl
Adding D:/Documentos/Escola/UFRGS/Nono semestre/INF01058-Digital-Systems/Ahmes
processor/ISE Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.asy -view all
-origin_type imported
Adding D:/Documentos/Escola/UFRGS/Nono semestre/INF01058-Digital-Systems/Ahmes
processor/ISE Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.ngc -view all
-origin_type created
Checking file "D:/Documentos/Escola/UFRGS/Nono
semestre/INF01058-Digital-Systems/Ahmes processor/ISE
Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.ngc" for project device match
...
File "D:/Documentos/Escola/UFRGS/Nono semestre/INF01058-Digital-Systems/Ahmes
processor/ISE Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.ngc" device
information matches project device.
Adding D:/Documentos/Escola/UFRGS/Nono semestre/INF01058-Digital-Systems/Ahmes
processor/ISE Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.sym -view all
-origin_type imported
Adding D:/Documentos/Escola/UFRGS/Nono semestre/INF01058-Digital-Systems/Ahmes
processor/ISE Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "D:/Documentos/Escola/UFRGS/Nono
   semestre/INF01058-Digital-Systems/Ahmes processor/ISE
   Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Documentos/Escola/UFRGS/Nono semestre/INF01058-Digital-Systems/Ahmes
processor/ISE Implementation/Ahmes/ipcore_dir/tmp/_cg/mem_ahmes.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem_ahmes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem_ahmes'.
