###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:53 2012
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin I0/U_3/U_1/eopFound_reg/CLK 
Endpoint:   I0/U_3/U_1/eopFound_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Setup                         0.449
+ Phase Shift                   7.000
= Required Time                 7.401
- Arrival Time                  3.473
= Slack Time                    3.928
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | rst ^          |          | 0.161 |       |   1.100 |    5.028 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC   | 0.445 | 0.301 |   1.401 |    5.329 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1    | 0.818 | 0.787 |   2.187 |    6.115 | 
     | I0/FE_OFC2_nrst         | A v -> Y ^     | INVX8    | 1.034 | 0.788 |   2.975 |    6.903 | 
     | I0/U_3/U_1/U39          | S ^ -> Y v     | MUX2X1   | 0.183 | 0.497 |   3.472 |    7.400 | 
     | I0/U_3/U_1/eopFound_reg | D v            | DFFPOSX1 | 0.183 | 0.000 |   3.473 |    7.401 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | clk ^          |          | 0.161 |       |   0.100 |   -3.828 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC   | 0.069 | 0.136 |   0.236 |   -3.692 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8    | 0.393 | 0.314 |   0.549 |   -3.378 | 
     | nclk__L2_I0             | A v -> Y ^     | INVX8    | 0.266 | 0.274 |   0.824 |   -3.104 | 
     | I0/U_3/U_1/eopFound_reg | CLK ^          | DFFPOSX1 | 0.277 | 0.025 |   0.849 |   -3.079 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                      0.006
+ Phase Shift                   7.000
= Required Time                 7.837
- Arrival Time                  3.854
= Slack Time                    3.983
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.083 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.383 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.170 | 
     | I0/FE_OFC3_nrst           | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.830 | 
     | I0/FE_OFC5_nrst           | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.818 | 
     | I0/U_4/\tsrDataReg_reg[7] | S ^            | DFFSR  | 0.692 | 0.019 |   3.854 |    7.837 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -3.883 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.747 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -3.433 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.811 |   -3.172 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.285 | 0.032 |   0.843 |   -3.140 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/U_1/part2/cur_EGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_EGDE_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
- Setup                         0.138
+ Phase Shift                   7.000
= Required Time                 7.703
- Arrival Time                  3.683
= Slack Time                    4.021
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | rst ^          |         | 0.161 |       |   1.100 |    5.121 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC  | 0.445 | 0.301 |   1.401 |    5.421 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1   | 0.818 | 0.787 |   2.187 |    6.208 | 
     | I0/FE_OFC3_nrst           | A v -> Y ^     | INVX8   | 0.949 | 0.660 |   2.847 |    6.868 | 
     | I0/U_1/part2/U14          | A ^ -> Y v     | INVX1   | 0.396 | 0.439 |   3.286 |    7.307 | 
     | I0/U_1/part2/U13          | A v -> Y v     | OR2X1   | 0.161 | 0.258 |   3.545 |    7.565 | 
     | I0/U_1/part2/U11          | B v -> Y ^     | OAI21X1 | 0.175 | 0.138 |   3.682 |    7.703 | 
     | I0/U_1/part2/cur_EGDE_reg | D ^            | DFFSR   | 0.175 | 0.000 |   3.683 |    7.703 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -3.921 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.785 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.471 | 
     | nclk__L2_I6               | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -3.190 | 
     | I0/U_1/part2/cur_EGDE_reg | CLK ^          | DFFSR  | 0.278 | 0.010 |   0.841 |   -3.180 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.842
- Recovery                     -0.013
+ Phase Shift                   7.000
= Required Time                 7.855
- Arrival Time                  3.781
= Slack Time                    4.074
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.174 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.474 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.261 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.049 | 
     | I0/FE_OFC4_nrst           | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.852 | 
     | I0/U_4/\tsrDataReg_reg[6] | S ^            | DFFSR  | 0.621 | 0.002 |   3.781 |    7.855 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -3.974 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.838 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -3.524 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.811 |   -3.263 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.284 | 0.031 |   0.842 |   -3.232 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/U_4/\tsrDummyReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDummyReg_reg[0] /S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
- Recovery                     -0.013
+ Phase Shift                   7.000
= Required Time                 7.857
- Arrival Time                  3.782
= Slack Time                    4.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | rst ^          |        | 0.161 |       |   1.100 |    5.175 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.475 | 
     | I0/FE_OFC1_nrst            | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.262 | 
     | I0/FE_OFC2_nrst            | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.050 | 
     | I0/FE_OFC4_nrst            | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.854 | 
     | I0/U_4/\tsrDummyReg_reg[0] | S ^            | DFFSR  | 0.621 | 0.003 |   3.782 |    7.857 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |   -3.975 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.839 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.525 | 
     | nclk__L2_I7                | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -3.264 | 
     | I0/U_4/\tsrDummyReg_reg[0] | CLK ^          | DFFSR  | 0.285 | 0.033 |   0.844 |   -3.231 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin I0/U_6/\sd_reg[3] /CLK 
Endpoint:   I0/U_6/\sd_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 8.001
- Arrival Time                  3.853
= Slack Time                    4.148
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.248 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.549 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.335 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.995 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.983 | 
     | I0/U_6/\sd_reg[3] | R ^            | DFFSR  | 0.691 | 0.018 |   3.853 |    8.001 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.048 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.913 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.599 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.339 | 
     | I0/U_6/\sd_reg[3] | CLK ^          | DFFSR  | 0.315 | 0.055 |   0.865 |   -3.284 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/U_6/\sd_reg[1] /CLK 
Endpoint:   I0/U_6/\sd_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.993
- Arrival Time                  3.844
= Slack Time                    4.148
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.249 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.549 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.336 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.996 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.983 | 
     | I0/U_6/\sd_reg[1] | R ^            | DFFSR  | 0.689 | 0.009 |   3.844 |    7.993 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.048 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.913 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.599 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.339 | 
     | I0/U_6/\sd_reg[1] | CLK ^          | DFFSR  | 0.315 | 0.046 |   0.856 |   -3.293 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/U_6/\count1_reg[6] /CLK 
Endpoint:   I0/U_6/\count1_reg[6] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.992
- Arrival Time                  3.844
= Slack Time                    4.149
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.249 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.549 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.336 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.996 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.984 | 
     | I0/U_6/\count1_reg[6] | R ^            | DFFSR  | 0.689 | 0.009 |   3.844 |    7.992 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.049 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.913 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.599 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.339 | 
     | I0/U_6/\count1_reg[6] | CLK ^          | DFFSR  | 0.315 | 0.046 |   0.856 |   -3.293 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/U_6/\sd_reg[2] /CLK 
Endpoint:   I0/U_6/\sd_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.999
- Arrival Time                  3.850
= Slack Time                    4.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.250 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.550 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.337 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.997 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.984 | 
     | I0/U_6/\sd_reg[2] | R ^            | DFFSR  | 0.691 | 0.015 |   3.850 |    7.999 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.050 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.914 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.600 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.340 | 
     | I0/U_6/\sd_reg[2] | CLK ^          | DFFSR  | 0.315 | 0.053 |   0.863 |   -3.287 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/U_6/\count2_reg[2] /CLK 
Endpoint:   I0/U_6/\count2_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.995
- Arrival Time                  3.845
= Slack Time                    4.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.250 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.550 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.337 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.997 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.985 | 
     | I0/U_6/\count2_reg[2] | R ^            | DFFSR  | 0.690 | 0.010 |   3.845 |    7.995 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.050 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.914 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.600 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.340 | 
     | I0/U_6/\count2_reg[2] | CLK ^          | DFFSR  | 0.315 | 0.048 |   0.858 |   -3.292 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/U_6/\count2_reg[1] /CLK 
Endpoint:   I0/U_6/\count2_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.998
- Arrival Time                  3.848
= Slack Time                    4.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.250 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.551 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.337 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.998 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.985 | 
     | I0/U_6/\count2_reg[1] | R ^            | DFFSR  | 0.690 | 0.013 |   3.848 |    7.998 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.050 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.915 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.601 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.341 | 
     | I0/U_6/\count2_reg[1] | CLK ^          | DFFSR  | 0.315 | 0.052 |   0.862 |   -3.289 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/U_6/\count2_reg[4] /CLK 
Endpoint:   I0/U_6/\count2_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.993
- Arrival Time                  3.842
= Slack Time                    4.151
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.251 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.552 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.338 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    6.999 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.686 | 0.988 |   3.835 |    7.986 | 
     | I0/U_6/\count2_reg[4] | R ^            | DFFSR  | 0.689 | 0.007 |   3.842 |    7.993 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.051 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.916 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.602 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.342 | 
     | I0/U_6/\count2_reg[4] | CLK ^          | DFFSR  | 0.315 | 0.047 |   0.856 |   -3.295 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/U_1/part2/cur_FEGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_FEGDE_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.834
- Setup                         0.121
+ Phase Shift                   7.000
= Required Time                 7.713
- Arrival Time                  3.552
= Slack Time                    4.161
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                |         |       |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                            | rst v          |         | 0.162 |       |   1.116 |    5.278 | 
     | U7                         | YPAD v -> DI v | PADINC  | 0.380 | 0.305 |   1.422 |    5.583 | 
     | I0/FE_OFC1_nrst            | A v -> Y ^     | INVX1   | 0.760 | 0.686 |   2.107 |    6.269 | 
     | I0/FE_OFC2_nrst            | A ^ -> Y v     | INVX8   | 1.031 | 0.773 |   2.880 |    7.041 | 
     | I0/U_1/part2/U12           | C v -> Y ^     | NAND3X1 | 0.327 | 0.540 |   3.420 |    7.582 | 
     | I0/U_1/part2/U8            | A ^ -> Y v     | INVX1   | 0.138 | 0.131 |   3.551 |    7.713 | 
     | I0/U_1/part2/cur_FEGDE_reg | D v            | DFFSR   | 0.138 | 0.000 |   3.552 |    7.713 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |   -4.062 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.926 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.612 | 
     | nclk__L2_I5                | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.339 | 
     | I0/U_1/part2/cur_FEGDE_reg | CLK ^          | DFFSR  | 0.261 | 0.011 |   0.834 |   -3.328 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin I0/U_4/load2_reg/CLK 
Endpoint:   I0/U_4/load2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 7.983
- Arrival Time                  3.784
= Slack Time                    4.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | rst ^          |        | 0.161 |       |   1.100 |    5.299 | 
     | U7               | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.599 | 
     | I0/FE_OFC1_nrst  | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.386 | 
     | I0/FE_OFC2_nrst  | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.174 | 
     | I0/FE_OFC4_nrst  | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.978 | 
     | I0/U_4/load2_reg | R ^            | DFFSR  | 0.621 | 0.005 |   3.784 |    7.983 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |   -4.099 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.963 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -3.649 | 
     | nclk__L2_I7      | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.811 |   -3.388 | 
     | I0/U_4/load2_reg | CLK ^          | DFFSR  | 0.285 | 0.032 |   0.843 |   -3.356 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/U_4/load_reg/CLK 
Endpoint:   I0/U_4/load_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst               (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 7.984
- Arrival Time                  3.782
= Slack Time                    4.202
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | rst ^          |        | 0.161 |       |   1.100 |    5.302 | 
     | U7              | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.602 | 
     | I0/FE_OFC1_nrst | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.389 | 
     | I0/FE_OFC2_nrst | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.177 | 
     | I0/FE_OFC4_nrst | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.981 | 
     | I0/U_4/load_reg | R ^            | DFFSR  | 0.621 | 0.003 |   3.782 |    7.984 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | clk ^          |        | 0.161 |       |   0.100 |   -4.102 | 
     | U6              | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.966 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.652 | 
     | nclk__L2_I7     | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -3.391 | 
     | I0/U_4/load_reg | CLK ^          | DFFSR  | 0.285 | 0.033 |   0.843 |   -3.358 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/U_6/\count2_reg[0] /CLK 
Endpoint:   I0/U_6/\count2_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Recovery                     -0.142
+ Phase Shift                   7.000
= Required Time                 8.003
- Arrival Time                  3.793
= Slack Time                    4.210
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.310 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.611 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.397 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.185 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.989 | 
     | I0/U_6/\count2_reg[0] | R ^            | DFFSR  | 0.621 | 0.014 |   3.793 |    8.003 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.110 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.975 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.661 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.401 | 
     | I0/U_6/\count2_reg[0] | CLK ^          | DFFSR  | 0.315 | 0.052 |   0.862 |   -3.349 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/U_6/\count3_reg[2] /CLK 
Endpoint:   I0/U_6/\count3_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Recovery                     -0.142
+ Phase Shift                   7.000
= Required Time                 8.005
- Arrival Time                  3.792
= Slack Time                    4.213
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.313 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.613 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.400 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.188 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.992 | 
     | I0/U_6/\count3_reg[2] | R ^            | DFFSR  | 0.621 | 0.013 |   3.792 |    8.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.113 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.977 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.663 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.403 | 
     | I0/U_6/\count3_reg[2] | CLK ^          | DFFSR  | 0.315 | 0.054 |   0.863 |   -3.350 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/U_6/\count3_reg[1] /CLK 
Endpoint:   I0/U_6/\count3_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Recovery                     -0.142
+ Phase Shift                   7.000
= Required Time                 8.005
- Arrival Time                  3.792
= Slack Time                    4.213
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.313 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    5.614 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.400 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.188 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.992 | 
     | I0/U_6/\count3_reg[1] | R ^            | DFFSR  | 0.621 | 0.013 |   3.792 |    8.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.113 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.978 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.664 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.404 | 
     | I0/U_6/\count3_reg[1] | CLK ^          | DFFSR  | 0.315 | 0.054 |   0.864 |   -3.350 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/U_6/\count3_reg[0] /CLK 
Endpoint:   I0/U_6/\count3_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.864
- Recovery                     -0.142
+ Phase Shift                   7.000
= Required Time                 8.006
- Arrival Time                  3.791
= Slack Time                    4.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.315 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    5.615 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.402 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.190 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.994 | 
     | I0/U_6/\count3_reg[0] | R ^            | DFFSR  | 0.621 | 0.012 |   3.791 |    8.006 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.115 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.979 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.665 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.405 | 
     | I0/U_6/\count3_reg[0] | CLK ^          | DFFSR  | 0.315 | 0.054 |   0.864 |   -3.351 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/U_4/load1_reg/CLK 
Endpoint:   I0/U_4/load1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Recovery                     -0.142
+ Phase Shift                   7.000
= Required Time                 8.006
- Arrival Time                  3.788
= Slack Time                    4.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | rst ^          |        | 0.161 |       |   1.100 |    5.319 | 
     | U7               | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    5.619 | 
     | I0/FE_OFC1_nrst  | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.406 | 
     | I0/FE_OFC2_nrst  | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.194 | 
     | I0/FE_OFC4_nrst  | A ^ -> Y ^     | BUFX2  | 0.621 | 0.804 |   3.779 |    7.998 | 
     | I0/U_4/load1_reg | R ^            | DFFSR  | 0.621 | 0.009 |   3.788 |    8.006 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |   -4.119 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -3.983 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.669 | 
     | nclk__L2_I4      | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.409 | 
     | I0/U_4/load1_reg | CLK ^          | DFFSR  | 0.315 | 0.055 |   0.865 |   -3.354 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/U_1/part2/cur_EOP_reg/CLK 
Endpoint:   I0/U_1/part2/cur_EOP_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.842
- Setup                         0.134
+ Phase Shift                   7.000
= Required Time                 7.708
- Arrival Time                  3.429
= Slack Time                    4.279
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst v          |        | 0.162 |       |   1.116 |    5.395 | 
     | U7                       | YPAD v -> DI v | PADINC | 0.380 | 0.305 |   1.421 |    5.701 | 
     | I0/FE_OFC1_nrst          | A v -> Y ^     | INVX1  | 0.760 | 0.686 |   2.107 |    6.386 | 
     | I0/FE_OFC3_nrst          | A ^ -> Y v     | INVX8  | 0.934 | 0.627 |   2.734 |    7.013 | 
     | I0/U_1/part2/U14         | A v -> Y ^     | INVX1  | 0.381 | 0.460 |   3.194 |    7.473 | 
     | I0/U_1/part2/U9          | A ^ -> Y v     | NOR2X1 | 0.199 | 0.235 |   3.429 |    7.708 | 
     | I0/U_1/part2/cur_EOP_reg | D v            | DFFSR  | 0.199 | 0.000 |   3.429 |    7.708 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -4.179 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.044 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.730 | 
     | nclk__L2_I6              | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -3.449 | 
     | I0/U_1/part2/cur_EOP_reg | CLK ^          | DFFSR  | 0.278 | 0.012 |   0.842 |   -3.437 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/U_1/part3/data0_buf0_reg/CLK 
Endpoint:   I0/U_1/part3/data0_buf0_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                     -0.041
+ Phase Shift                   7.000
= Required Time                 7.898
- Arrival Time                  3.526
= Slack Time                    4.372
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                             | rst ^          |         | 0.161 |       |   1.100 |    5.472 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC  | 0.445 | 0.301 |   1.401 |    5.772 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1   | 0.818 | 0.787 |   2.187 |    6.559 | 
     | I0/FE_OFC2_nrst             | A v -> Y ^     | INVX8   | 1.034 | 0.788 |   2.975 |    7.347 | 
     | I0/U_1/part3/U11            | A ^ -> Y v     | INVX1   | 0.332 | 0.336 |   3.311 |    7.683 | 
     | I0/U_1/part3/U10            | B v -> Y ^     | OAI21X1 | 0.340 | 0.214 |   3.526 |    7.897 | 
     | I0/U_1/part3/data0_buf0_reg | S ^            | DFFSR   | 0.340 | 0.001 |   3.526 |    7.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -4.272 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.136 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -3.822 | 
     | nclk__L2_I0                 | A v -> Y ^     | INVX8  | 0.266 | 0.274 |   0.824 |   -3.548 | 
     | I0/U_1/part3/data0_buf0_reg | CLK ^          | DFFSR  | 0.278 | 0.033 |   0.857 |   -3.515 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.840
- Recovery                      0.029
+ Phase Shift                   7.000
= Required Time                 7.810
- Arrival Time                  3.088
= Slack Time                    4.722
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.823 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.123 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.910 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.697 | 
     | I0/U_4/\tsrDataReg_reg[5] | S ^            | DFFSR  | 1.072 | 0.113 |   3.088 |    7.810 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.622 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.487 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.173 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -3.912 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.284 | 0.029 |   0.840 |   -3.883 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/U_3/U_1/computerLock_reg/CLK 
Endpoint:   I0/U_3/U_1/computerLock_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.813
- Arrival Time                  3.086
= Slack Time                    4.727
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | rst ^          |        | 0.161 |       |   1.100 |    5.827 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    6.128 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.914 | 
     | I0/FE_OFC2_nrst             | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.702 | 
     | I0/U_3/U_1/computerLock_reg | S ^            | DFFSR  | 1.072 | 0.111 |   3.086 |    7.813 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -4.627 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.492 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.178 | 
     | nclk__L2_I6                 | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -3.897 | 
     | I0/U_3/U_1/computerLock_reg | CLK ^          | DFFSR  | 0.278 | 0.013 |   0.843 |   -3.884 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/U_3/U_0/computerDataPlusOutput_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataPlusOutput_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.813
- Arrival Time                  3.085
= Slack Time                    4.728
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | rst ^          |        | 0.161 |       |   1.100 |    5.828 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.129 | 
     | I0/FE_OFC1_nrst                       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.915 | 
     | I0/FE_OFC2_nrst                       | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.703 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | S ^            | DFFSR  | 1.072 | 0.110 |   3.085 |    7.813 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -4.628 | 
     | U6                                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.492 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.179 | 
     | nclk__L2_I6                           | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -3.898 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | CLK ^          | DFFSR  | 0.278 | 0.013 |   0.843 |   -3.885 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[0] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
- Recovery                      0.029
+ Phase Shift                   7.000
= Required Time                 7.814
- Arrival Time                  3.086
= Slack Time                    4.728
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.828 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.129 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.915 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.703 | 
     | I0/U_4/\tsrDataReg_reg[0] | S ^            | DFFSR  | 1.072 | 0.111 |   3.086 |    7.814 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.628 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.492 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.179 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.811 |   -3.918 | 
     | I0/U_4/\tsrDataReg_reg[0] | CLK ^          | DFFSR  | 0.285 | 0.033 |   0.844 |   -3.884 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
- Recovery                      0.029
+ Phase Shift                   7.000
= Required Time                 7.815
- Arrival Time                  3.084
= Slack Time                    4.731
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.831 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.132 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.918 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.706 | 
     | I0/U_4/\tsrDataReg_reg[1] | S ^            | DFFSR  | 1.072 | 0.109 |   3.084 |    7.815 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.631 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.496 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.182 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -3.921 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.285 | 0.034 |   0.845 |   -3.887 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/U_2/U_0/fifoEmptyReg_reg/CLK 
Endpoint:   I0/U_2/U_0/fifoEmptyReg_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.826
- Recovery                      0.031
+ Phase Shift                   7.000
= Required Time                 7.794
- Arrival Time                  3.057
= Slack Time                    4.737
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | rst ^          |        | 0.161 |       |   1.100 |    5.837 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.138 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.924 | 
     | I0/FE_OFC3_nrst             | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.585 | 
     | I0/U_2/U_0/fifoEmptyReg_reg | S ^            | DFFSR  | 1.086 | 0.210 |   3.057 |    7.794 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -4.637 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.502 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.188 | 
     | nclk__L2_I5                 | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.914 | 
     | I0/U_2/U_0/fifoEmptyReg_reg | CLK ^          | DFFSR  | 0.260 | 0.003 |   0.826 |   -3.911 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/U_3/U_1/lockc_reg/CLK 
Endpoint:   I0/U_3/U_1/lockc_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.827
- Arrival Time                  3.084
= Slack Time                    4.742
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    5.842 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.143 | 
     | I0/FE_OFC1_nrst      | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.929 | 
     | I0/FE_OFC2_nrst      | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.717 | 
     | I0/U_3/U_1/lockc_reg | S ^            | DFFSR  | 1.072 | 0.109 |   3.084 |    7.827 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -4.642 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.507 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.193 | 
     | nclk__L2_I0          | A v -> Y ^     | INVX8  | 0.266 | 0.274 |   0.824 |   -3.918 | 
     | I0/U_3/U_1/lockc_reg | CLK ^          | DFFSR  | 0.278 | 0.033 |   0.857 |   -3.885 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/U_1/part2/d2_reg/CLK 
Endpoint:   I0/U_1/part2/d2_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Recovery                      0.031
+ Phase Shift                   7.000
= Required Time                 7.826
- Arrival Time                  3.072
= Slack Time                    4.754
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | rst ^          |        | 0.161 |       |   1.100 |    5.854 | 
     | U7                  | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.154 | 
     | I0/FE_OFC1_nrst     | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.941 | 
     | I0/FE_OFC2_nrst     | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.729 | 
     | I0/U_1/part2/d2_reg | S ^            | DFFSR  | 1.071 | 0.097 |   3.072 |    7.826 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.161 |       |   0.100 |   -4.654 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.518 | 
     | nclk__L1_I0         | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.204 | 
     | nclk__L2_I0         | A v -> Y ^     | INVX8  | 0.266 | 0.274 |   0.824 |   -3.930 | 
     | I0/U_1/part2/d2_reg | CLK ^          | DFFSR  | 0.278 | 0.032 |   0.856 |   -3.898 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/U_1/part2/d1_reg/CLK 
Endpoint:   I0/U_1/part2/d1_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.031
+ Phase Shift                   7.000
= Required Time                 7.826
- Arrival Time                  3.067
= Slack Time                    4.759
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | rst ^          |        | 0.161 |       |   1.100 |    5.859 | 
     | U7                  | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.160 | 
     | I0/FE_OFC1_nrst     | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.946 | 
     | I0/FE_OFC2_nrst     | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.734 | 
     | I0/U_1/part2/d1_reg | S ^            | DFFSR  | 1.071 | 0.092 |   3.067 |    7.826 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.161 |       |   0.100 |   -4.659 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.524 | 
     | nclk__L1_I0         | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.210 | 
     | nclk__L2_I0         | A v -> Y ^     | INVX8  | 0.266 | 0.274 |   0.824 |   -3.935 | 
     | I0/U_1/part2/d1_reg | CLK ^          | DFFSR  | 0.278 | 0.033 |   0.857 |   -3.903 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                      0.028
+ Phase Shift                   7.000
= Required Time                 7.842
- Arrival Time                  3.082
= Slack Time                    4.760
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.860 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.161 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.947 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.735 | 
     | I0/U_4/\tsrDataReg_reg[2] | S ^            | DFFSR  | 1.072 | 0.107 |   3.082 |    7.842 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.660 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.525 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.211 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -3.935 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |   -3.890 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusSync2_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusSync2_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Recovery                      0.027
+ Phase Shift                   7.000
= Required Time                 7.831
- Arrival Time                  3.066
= Slack Time                    4.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | rst ^          |        | 0.161 |       |   1.100 |    5.865 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.165 | 
     | I0/FE_OFC1_nrst                 | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.952 | 
     | I0/FE_OFC3_nrst                 | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.612 | 
     | I0/U_3/U_4/usbDataPlusSync2_reg | S ^            | DFFSR  | 1.091 | 0.219 |   3.066 |    7.831 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.161 |       |   0.100 |   -4.665 | 
     | U6                              | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.529 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.215 | 
     | nclk__L2_I6                     | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.830 |   -3.934 | 
     | I0/U_3/U_4/usbDataPlusSync2_reg | CLK ^          | DFFSR  | 0.280 | 0.027 |   0.858 |   -3.907 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                      0.028
+ Phase Shift                   7.000
= Required Time                 7.842
- Arrival Time                  3.077
= Slack Time                    4.766
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.866 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.166 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.953 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.740 | 
     | I0/U_4/\tsrDataReg_reg[3] | S ^            | DFFSR  | 1.072 | 0.102 |   3.077 |    7.842 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.665 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.530 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.216 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -3.940 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |   -3.895 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[4] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                     -0.035
+ Phase Shift                   7.000
= Required Time                 7.878
- Arrival Time                  3.109
= Slack Time                    4.768
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.868 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.169 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.955 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.616 | 
     | I0/U_3/U_4/\cntr_reg[4] | R ^            | DFFSR  | 1.087 | 0.262 |   3.109 |    7.878 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -4.668 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.533 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.219 | 
     | nclk__L2_I5             | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.945 | 
     | I0/U_3/U_4/\cntr_reg[4] | CLK ^          | DFFSR  | 0.264 | 0.020 |   0.843 |   -3.926 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/U_6/\count1_reg[2] /CLK 
Endpoint:   I0/U_6/\count1_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                     -0.035
+ Phase Shift                   7.000
= Required Time                 7.878
- Arrival Time                  3.109
= Slack Time                    4.769
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.869 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    6.169 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.956 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.616 | 
     | I0/U_6/\count1_reg[2] | R ^            | DFFSR  | 1.087 | 0.262 |   3.109 |    7.878 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.669 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.533 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.219 | 
     | nclk__L2_I5           | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.946 | 
     | I0/U_6/\count1_reg[2] | CLK ^          | DFFSR  | 0.264 | 0.020 |   0.843 |   -3.926 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[0] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
- Recovery                     -0.035
+ Phase Shift                   7.000
= Required Time                 7.880
- Arrival Time                  3.108
= Slack Time                    4.771
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.871 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.172 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.958 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.619 | 
     | I0/U_3/U_4/\cntr_reg[0] | R ^            | DFFSR  | 1.087 | 0.261 |   3.108 |    7.880 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -4.671 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.536 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.222 | 
     | nclk__L2_I5             | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.948 | 
     | I0/U_3/U_4/\cntr_reg[0] | CLK ^          | DFFSR  | 0.264 | 0.022 |   0.845 |   -3.927 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                      0.028
+ Phase Shift                   7.000
= Required Time                 7.842
- Arrival Time                  3.069
= Slack Time                    4.774
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.874 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.174 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.961 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.749 | 
     | I0/U_4/\tsrDataReg_reg[4] | S ^            | DFFSR  | 1.071 | 0.093 |   3.069 |    7.842 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.674 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.538 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.224 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.276 | 0.276 |   0.825 |   -3.948 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.293 | 0.045 |   0.870 |   -3.903 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[1] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
- Recovery                     -0.034
+ Phase Shift                   7.000
= Required Time                 7.880
- Arrival Time                  3.101
= Slack Time                    4.779
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.879 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.180 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.966 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.626 | 
     | I0/U_3/U_4/\cntr_reg[1] | R ^            | DFFSR  | 1.089 | 0.254 |   3.101 |    7.880 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -4.679 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.543 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.229 | 
     | nclk__L2_I5             | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.956 | 
     | I0/U_3/U_4/\cntr_reg[1] | CLK ^          | DFFSR  | 0.265 | 0.023 |   0.845 |   -3.933 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusSync_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusSync_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.027
+ Phase Shift                   7.000
= Required Time                 7.830
- Arrival Time                  3.051
= Slack Time                    4.779
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.879 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.180 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.967 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.627 | 
     | I0/U_3/U_4/usbDataPlusSync_reg | S ^            | DFFSR  | 1.089 | 0.203 |   3.051 |    7.830 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.679 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.544 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.230 | 
     | nclk__L2_I6                    | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -3.949 | 
     | I0/U_3/U_4/usbDataPlusSync_reg | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.857 |   -3.922 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/U_6/\count1_reg[3] /CLK 
Endpoint:   I0/U_6/\count1_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                     -0.047
+ Phase Shift                   7.000
= Required Time                 7.890
- Arrival Time                  3.111
= Slack Time                    4.780
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.880 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    6.180 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.967 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.627 | 
     | I0/U_6/\count1_reg[3] | R ^            | DFFSR  | 1.087 | 0.263 |   3.111 |    7.890 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.680 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.544 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.230 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.970 | 
     | I0/U_6/\count1_reg[3] | CLK ^          | DFFSR  | 0.311 | 0.034 |   0.843 |   -3.936 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/U_6/\count1_reg[4] /CLK 
Endpoint:   I0/U_6/\count1_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
- Recovery                     -0.047
+ Phase Shift                   7.000
= Required Time                 7.894
- Arrival Time                  3.113
= Slack Time                    4.781
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.881 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.181 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.968 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.628 | 
     | I0/U_6/\count1_reg[4] | R ^            | DFFSR  | 1.086 | 0.266 |   3.113 |    7.894 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.681 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.545 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.231 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.971 | 
     | I0/U_6/\count1_reg[4] | CLK ^          | DFFSR  | 0.313 | 0.037 |   0.847 |   -3.934 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/U_6/\count1_reg[5] /CLK 
Endpoint:   I0/U_6/\count1_reg[5] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.850
- Recovery                     -0.047
+ Phase Shift                   7.000
= Required Time                 7.898
- Arrival Time                  3.115
= Slack Time                    4.783
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.883 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.184 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.970 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.630 | 
     | I0/U_6/\count1_reg[5] | R ^            | DFFSR  | 1.086 | 0.268 |   3.115 |    7.898 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.683 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.547 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.233 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.973 | 
     | I0/U_6/\count1_reg[5] | CLK ^          | DFFSR  | 0.314 | 0.041 |   0.851 |   -3.932 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusOutputReg_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusOutputReg_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.027
+ Phase Shift                   7.000
= Required Time                 7.830
- Arrival Time                  3.046
= Slack Time                    4.784
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | rst ^          |        | 0.161 |       |   1.100 |    5.884 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.185 | 
     | I0/FE_OFC1_nrst                     | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.971 | 
     | I0/FE_OFC3_nrst                     | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.632 | 
     | I0/U_3/U_4/usbDataPlusOutputReg_reg | S ^            | DFFSR  | 1.088 | 0.198 |   3.046 |    7.830 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -4.684 | 
     | U6                                  | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.549 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.235 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.273 | 0.281 |   0.831 |   -3.954 | 
     | I0/U_3/U_4/usbDataPlusOutputReg_reg | CLK ^          | DFFSR  | 0.279 | 0.027 |   0.857 |   -3.927 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[2] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.846
- Recovery                     -0.034
+ Phase Shift                   7.000
= Required Time                 7.880
- Arrival Time                  3.094
= Slack Time                    4.785
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.885 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.186 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.972 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.633 | 
     | I0/U_3/U_4/\cntr_reg[2] | R ^            | DFFSR  | 1.089 | 0.247 |   3.094 |    7.880 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -4.685 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.550 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.236 | 
     | nclk__L2_I5             | A v -> Y ^     | INVX8  | 0.259 | 0.273 |   0.823 |   -3.962 | 
     | I0/U_3/U_4/\cntr_reg[2] | CLK ^          | DFFSR  | 0.265 | 0.023 |   0.846 |   -3.940 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/U_6/\count2_reg[3] /CLK 
Endpoint:   I0/U_6/\count2_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.855
- Recovery                     -0.048
+ Phase Shift                   7.000
= Required Time                 7.903
- Arrival Time                  3.116
= Slack Time                    4.787
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.887 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.187 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.974 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.634 | 
     | I0/U_6/\count2_reg[3] | R ^            | DFFSR  | 1.085 | 0.269 |   3.116 |    7.903 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.687 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.551 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.237 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.977 | 
     | I0/U_6/\count2_reg[3] | CLK ^          | DFFSR  | 0.315 | 0.046 |   0.855 |   -3.932 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/U_0/dr1_reg/CLK 
Endpoint:   I0/U_0/dr1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.815
- Recovery                     -0.040
+ Phase Shift                   7.000
= Required Time                 7.855
- Arrival Time                  3.061
= Slack Time                    4.794
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | rst ^          |        | 0.161 |       |   1.100 |    5.894 | 
     | U7              | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.195 | 
     | I0/FE_OFC1_nrst | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.981 | 
     | I0/FE_OFC3_nrst | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.641 | 
     | I0/U_0/dr1_reg  | R ^            | DFFSR  | 1.086 | 0.214 |   3.061 |    7.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                |                |        |       |       |  Time   |   Time   | 
     |----------------+----------------+--------+-------+-------+---------+----------| 
     |                | clk ^          |        | 0.161 |       |   0.100 |   -4.694 | 
     | U6             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.558 | 
     | nclk__L1_I0    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.244 | 
     | nclk__L2_I4    | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.984 | 
     | I0/U_0/dr1_reg | CLK ^          | DFFSR  | 0.279 | 0.005 |   0.815 |   -3.979 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/U_3/U_1/eopIn2_reg/CLK 
Endpoint:   I0/U_3/U_1/eopIn2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
- Recovery                     -0.045
+ Phase Shift                   7.000
= Required Time                 7.888
- Arrival Time                  3.090
= Slack Time                    4.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.898 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    6.198 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.985 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.773 | 
     | I0/U_3/U_1/eopIn2_reg | R ^            | DFFSR  | 1.072 | 0.115 |   3.090 |    7.888 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.698 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.562 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.248 | 
     | nclk__L2_I0           | A v -> Y ^     | INVX8  | 0.266 | 0.274 |   0.824 |   -3.974 | 
     | I0/U_3/U_1/eopIn2_reg | CLK ^          | DFFSR  | 0.276 | 0.019 |   0.843 |   -3.955 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[0][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.831
- Recovery                     -0.041
+ Phase Shift                   7.000
= Required Time                 7.872
- Arrival Time                  3.069
= Slack Time                    4.803
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.903 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.401 |    6.204 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.990 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 0.949 | 0.660 |   2.847 |    7.651 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | R ^            | DFFSR  | 1.086 | 0.221 |   3.069 |    7.872 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.703 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.568 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.549 |   -4.254 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.260 | 0.261 |   0.810 |   -3.993 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | CLK ^          | DFFSR  | 0.281 | 0.020 |   0.831 |   -3.973 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[2][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.815
- Recovery                     -0.047
+ Phase Shift                   7.000
= Required Time                 7.862
- Arrival Time                  3.059
= Slack Time                    4.804
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.904 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.445 | 0.301 |   1.400 |    6.204 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.818 | 0.787 |   2.187 |    6.991 | 
     | I0/FE_OFC2_nrst                | A v -> Y ^     | INVX8  | 1.034 | 0.788 |   2.975 |    7.779 | 
     | I0/U_2/U_0/\gregData_reg[2][6] | R ^            | DFFSR  | 1.069 | 0.084 |   3.059 |    7.862 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.704 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.069 | 0.136 |   0.236 |   -4.568 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.393 | 0.314 |   0.550 |   -4.254 | 
     | nclk__L2_I4                    | A v -> Y ^     | INVX8  | 0.266 | 0.260 |   0.810 |   -3.994 | 
     | I0/U_2/U_0/\gregData_reg[2][6] | CLK ^          | DFFSR  | 0.279 | 0.005 |   0.815 |   -3.989 | 
     +-----------------------------------------------------------------------------------------------+ 

