{
    "CompileProcesses": [
        "cgproc.36700.json"
    ],
    "stat": {
        "CodeGen(%)": 21.937400564953403,
        "ru_self_cgstart": {
            "ru_nivcsw": 52,
            "ru_stime_sec": 0.030193000000000001,
            "ru_utime_sec": 0.048085000000000003,
            "ru_majflt": 0,
            "ru_maxrss_kb": 53524,
            "ru_nvcsw": 303,
            "ru_minflt": 13204
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0
        },
        "nMops": 715,
        "mop/quad": 2.0784883720930232,
        "nQuads": 344,
        "mopSpeed": 52912.010656404957,
        "outputSizePerQuad": 324.0,
        "totalObjSize": 111590,
        "ru_childs_end": {
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.002751,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 15392,
            "ru_nvcsw": 8,
            "ru_minflt": 585
        },
        "Frontend(%)": 78.062599435046593,
        "ru_self_end": {
            "ru_nivcsw": 69,
            "ru_stime_sec": 0.039515000000000002,
            "ru_utime_sec": 0.061598,
            "ru_majflt": 0,
            "ru_maxrss_kb": 59264,
            "ru_nvcsw": 415,
            "ru_minflt": 15538
        },
        "quadSpeed": 25456.967364759865
    },
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "Misc": {
        "archive_dir": "archive.8",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/alu_ctl_block/simv.daidir",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/alu_ctl_block",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/alu_ctl_block/csrc",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir"
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7205,
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "ALUctlBlock_v": {
            "ADbdM_d": {
                "mod": "ALUctlBlock_v",
                "bytes": 17365,
                "out": "ADbdM_d.o",
                "archive": "archive.8/_36700_archive_1.a",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91377
    },
    "NameTable": {
        "ALUctlBlock_v": [
            "ALUctlBlock_v",
            "ADbdM",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "ALUctlBlock_v",
        "ALUctlBlock_v"
    ]
}