# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Memory Access & Writeback Stage
Write a SV program for Data memory>

### Name of file:
<MA.sv
memory_access.sv
muxwb.sv
WB.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<MA.png memaccess.png WBMUX.png WB.png>)