// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/06/2017 10:35:07"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_module_display (
	clk,
	hex_4,
	hex_3,
	hex_2,
	hex_1,
	hex_0);
input 	clk;
output 	[6:0] hex_4;
output 	[6:0] hex_3;
output 	[6:0] hex_2;
output 	[6:0] hex_1;
output 	[6:0] hex_0;

// Design Ports Information
// hex_4[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_4[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_4[2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_4[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_4[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_4[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_4[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[3]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[4]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[5]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_3[6]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[1]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[4]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[5]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_2[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[5]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_1[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex_0[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("KPN_Modules_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \hex_4[0]~output_o ;
wire \hex_4[1]~output_o ;
wire \hex_4[2]~output_o ;
wire \hex_4[3]~output_o ;
wire \hex_4[4]~output_o ;
wire \hex_4[5]~output_o ;
wire \hex_4[6]~output_o ;
wire \hex_3[0]~output_o ;
wire \hex_3[1]~output_o ;
wire \hex_3[2]~output_o ;
wire \hex_3[3]~output_o ;
wire \hex_3[4]~output_o ;
wire \hex_3[5]~output_o ;
wire \hex_3[6]~output_o ;
wire \hex_2[0]~output_o ;
wire \hex_2[1]~output_o ;
wire \hex_2[2]~output_o ;
wire \hex_2[3]~output_o ;
wire \hex_2[4]~output_o ;
wire \hex_2[5]~output_o ;
wire \hex_2[6]~output_o ;
wire \hex_1[0]~output_o ;
wire \hex_1[1]~output_o ;
wire \hex_1[2]~output_o ;
wire \hex_1[3]~output_o ;
wire \hex_1[4]~output_o ;
wire \hex_1[5]~output_o ;
wire \hex_1[6]~output_o ;
wire \hex_0[0]~output_o ;
wire \hex_0[1]~output_o ;
wire \hex_0[2]~output_o ;
wire \hex_0[3]~output_o ;
wire \hex_0[4]~output_o ;
wire \hex_0[5]~output_o ;
wire \hex_0[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \clk_inst|Add0~0_combout ;
wire \clk_inst|Add0~1 ;
wire \clk_inst|Add0~2_combout ;
wire \clk_inst|Add0~3 ;
wire \clk_inst|Add0~4_combout ;
wire \clk_inst|Add0~39 ;
wire \clk_inst|Add0~40_combout ;
wire \clk_inst|divcounter~5_combout ;
wire \clk_inst|Add0~41 ;
wire \clk_inst|Add0~42_combout ;
wire \clk_inst|divcounter~4_combout ;
wire \clk_inst|Add0~43 ;
wire \clk_inst|Add0~44_combout ;
wire \clk_inst|divcounter~3_combout ;
wire \clk_inst|Add0~45 ;
wire \clk_inst|Add0~46_combout ;
wire \clk_inst|divcounter~2_combout ;
wire \clk_inst|Add0~47 ;
wire \clk_inst|Add0~48_combout ;
wire \clk_inst|divcounter~1_combout ;
wire \clk_inst|Add0~49 ;
wire \clk_inst|Add0~50_combout ;
wire \clk_inst|Equal0~6_combout ;
wire \clk_inst|Equal0~9_combout ;
wire \clk_inst|Add0~5 ;
wire \clk_inst|Add0~6_combout ;
wire \clk_inst|Add0~7 ;
wire \clk_inst|Add0~8_combout ;
wire \clk_inst|Add0~9 ;
wire \clk_inst|Add0~10_combout ;
wire \clk_inst|Add0~11 ;
wire \clk_inst|Add0~12_combout ;
wire \clk_inst|Add0~13 ;
wire \clk_inst|Add0~14_combout ;
wire \clk_inst|Add0~15 ;
wire \clk_inst|Add0~16_combout ;
wire \clk_inst|divcounter~11_combout ;
wire \clk_inst|Add0~17 ;
wire \clk_inst|Add0~18_combout ;
wire \clk_inst|Add0~19 ;
wire \clk_inst|Add0~20_combout ;
wire \clk_inst|Add0~21 ;
wire \clk_inst|Add0~22_combout ;
wire \clk_inst|Add0~23 ;
wire \clk_inst|Add0~24_combout ;
wire \clk_inst|Add0~25 ;
wire \clk_inst|Add0~26_combout ;
wire \clk_inst|divcounter~10_combout ;
wire \clk_inst|Add0~27 ;
wire \clk_inst|Add0~28_combout ;
wire \clk_inst|divcounter~9_combout ;
wire \clk_inst|Equal0~1_combout ;
wire \clk_inst|Add0~29 ;
wire \clk_inst|Add0~30_combout ;
wire \clk_inst|divcounter~8_combout ;
wire \clk_inst|Add0~31 ;
wire \clk_inst|Add0~32_combout ;
wire \clk_inst|divcounter~7_combout ;
wire \clk_inst|Add0~33 ;
wire \clk_inst|Add0~34_combout ;
wire \clk_inst|Equal0~0_combout ;
wire \clk_inst|Equal0~2_combout ;
wire \clk_inst|Equal0~3_combout ;
wire \clk_inst|Equal0~4_combout ;
wire \clk_inst|Add0~35 ;
wire \clk_inst|Add0~36_combout ;
wire \clk_inst|divcounter~6_combout ;
wire \clk_inst|Add0~37 ;
wire \clk_inst|Add0~38_combout ;
wire \clk_inst|Equal0~5_combout ;
wire \clk_inst|Equal0~7_combout ;
wire \clk_inst|Equal0~8_combout ;
wire \clk_inst|Add0~51 ;
wire \clk_inst|Add0~52_combout ;
wire \clk_inst|divcounter~0_combout ;
wire \clk_inst|divcounter[26]~clkctrl_outclk ;
wire \queue_1_inst|r_ptr_reg[0]~0_combout ;
wire \queue_1_inst|Add0~4_combout ;
wire \queue_1_inst|Add0~3_combout ;
wire \queue_1_inst|Add0~2_combout ;
wire \queue_1_inst|Equal0~0_combout ;
wire \queue_1_inst|Add0~0_combout ;
wire \queue_1_inst|Add0~1_combout ;
wire \queue_1_inst|empty_reg~0_combout ;
wire \queue_1_inst|empty_reg~q ;
wire \queue_1_inst|output_1~4_combout ;
wire \queue_1_inst|output_1~5_combout ;
wire \fifo_1_inst|r_ptr_reg[0]~0_combout ;
wire \fifo_1_inst|Add1~0_combout ;
wire \fifo_1_inst|r_ptr_reg[1]~feeder_combout ;
wire \fifo_1_inst|Add1~1_combout ;
wire \fifo_1_inst|r_ptr_reg[2]~feeder_combout ;
wire \fifo_1_inst|Add1~2_combout ;
wire \fifo_1_inst|r_ptr_reg[3]~feeder_combout ;
wire \fifo_1_inst|Add1~3_combout ;
wire \fifo_1_inst|Add1~4_combout ;
wire \fifo_1_inst|r_ptr_reg[4]~feeder_combout ;
wire \fifo_1_inst|r_ptr_reg[0]~_wirecell_combout ;
wire \queue_1_inst|array_reg~1_combout ;
wire \queue_1_inst|output_1~7_combout ;
wire \queue_1_inst|array_reg~0_combout ;
wire \queue_1_inst|output_1~6_combout ;
wire \~GND~combout ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ;
wire \display_inst|hex_3[0]~0_combout ;
wire \display_inst|hex_3[1]~1_combout ;
wire \display_inst|hex_3[2]~2_combout ;
wire \display_inst|hex_3[3]~3_combout ;
wire \display_inst|hex_3[4]~4_combout ;
wire \display_inst|hex_3[5]~5_combout ;
wire \display_inst|hex_3[6]~6_combout ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ;
wire \display_inst|hex_2[0]~0_combout ;
wire \display_inst|hex_2[1]~1_combout ;
wire \display_inst|hex_2[2]~2_combout ;
wire \display_inst|hex_2[3]~3_combout ;
wire \display_inst|hex_2[4]~4_combout ;
wire \display_inst|hex_2[5]~5_combout ;
wire \display_inst|hex_2[6]~6_combout ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ;
wire \display_inst|hex_1[0]~0_combout ;
wire \display_inst|hex_1[1]~1_combout ;
wire \display_inst|hex_1[2]~2_combout ;
wire \display_inst|hex_1[3]~3_combout ;
wire \display_inst|hex_1[4]~4_combout ;
wire \display_inst|hex_1[5]~5_combout ;
wire \display_inst|hex_1[6]~6_combout ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ;
wire \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \display_inst|hex_0[0]~0_combout ;
wire \display_inst|hex_0[1]~1_combout ;
wire \display_inst|hex_0[2]~2_combout ;
wire \display_inst|hex_0[3]~3_combout ;
wire \display_inst|hex_0[4]~4_combout ;
wire \display_inst|hex_0[5]~5_combout ;
wire \display_inst|hex_0[6]~6_combout ;
wire [26:0] \clk_inst|divcounter ;
wire [4:0] \queue_1_inst|r_ptr_reg ;
wire [4:0] \fifo_1_inst|r_ptr_reg ;
wire [15:0] \queue_1_inst|output_1 ;

wire [35:0] \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  = \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \hex_4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[0]~output .bus_hold = "false";
defparam \hex_4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \hex_4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[1]~output .bus_hold = "false";
defparam \hex_4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y91_N2
cycloneiv_io_obuf \hex_4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[2]~output .bus_hold = "false";
defparam \hex_4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N16
cycloneiv_io_obuf \hex_4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[3]~output .bus_hold = "false";
defparam \hex_4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N9
cycloneiv_io_obuf \hex_4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[4]~output .bus_hold = "false";
defparam \hex_4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N23
cycloneiv_io_obuf \hex_4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[5]~output .bus_hold = "false";
defparam \hex_4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N2
cycloneiv_io_obuf \hex_4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_4[6]~output .bus_hold = "false";
defparam \hex_4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N16
cycloneiv_io_obuf \hex_3[0]~output (
	.i(\display_inst|hex_3[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[0]~output .bus_hold = "false";
defparam \hex_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N23
cycloneiv_io_obuf \hex_3[1]~output (
	.i(\display_inst|hex_3[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[1]~output .bus_hold = "false";
defparam \hex_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N9
cycloneiv_io_obuf \hex_3[2]~output (
	.i(\display_inst|hex_3[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[2]~output .bus_hold = "false";
defparam \hex_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y91_N2
cycloneiv_io_obuf \hex_3[3]~output (
	.i(\display_inst|hex_3[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[3]~output .bus_hold = "false";
defparam \hex_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y91_N9
cycloneiv_io_obuf \hex_3[4]~output (
	.i(\display_inst|hex_3[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[4]~output .bus_hold = "false";
defparam \hex_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N2
cycloneiv_io_obuf \hex_3[5]~output (
	.i(\display_inst|hex_3[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[5]~output .bus_hold = "false";
defparam \hex_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N2
cycloneiv_io_obuf \hex_3[6]~output (
	.i(!\display_inst|hex_3[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_3[6]~output .bus_hold = "false";
defparam \hex_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y91_N16
cycloneiv_io_obuf \hex_2[0]~output (
	.i(\display_inst|hex_2[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[0]~output .bus_hold = "false";
defparam \hex_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y91_N2
cycloneiv_io_obuf \hex_2[1]~output (
	.i(\display_inst|hex_2[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[1]~output .bus_hold = "false";
defparam \hex_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y91_N23
cycloneiv_io_obuf \hex_2[2]~output (
	.i(\display_inst|hex_2[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[2]~output .bus_hold = "false";
defparam \hex_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y17_N2
cycloneiv_io_obuf \hex_2[3]~output (
	.i(\display_inst|hex_2[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[3]~output .bus_hold = "false";
defparam \hex_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y91_N9
cycloneiv_io_obuf \hex_2[4]~output (
	.i(\display_inst|hex_2[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[4]~output .bus_hold = "false";
defparam \hex_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y91_N9
cycloneiv_io_obuf \hex_2[5]~output (
	.i(\display_inst|hex_2[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[5]~output .bus_hold = "false";
defparam \hex_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N16
cycloneiv_io_obuf \hex_2[6]~output (
	.i(!\display_inst|hex_2[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_2[6]~output .bus_hold = "false";
defparam \hex_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \hex_1[0]~output (
	.i(\display_inst|hex_1[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[0]~output .bus_hold = "false";
defparam \hex_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N16
cycloneiv_io_obuf \hex_1[1]~output (
	.i(\display_inst|hex_1[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[1]~output .bus_hold = "false";
defparam \hex_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N2
cycloneiv_io_obuf \hex_1[2]~output (
	.i(\display_inst|hex_1[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[2]~output .bus_hold = "false";
defparam \hex_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \hex_1[3]~output (
	.i(\display_inst|hex_1[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[3]~output .bus_hold = "false";
defparam \hex_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \hex_1[4]~output (
	.i(\display_inst|hex_1[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[4]~output .bus_hold = "false";
defparam \hex_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y91_N16
cycloneiv_io_obuf \hex_1[5]~output (
	.i(\display_inst|hex_1[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[5]~output .bus_hold = "false";
defparam \hex_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N23
cycloneiv_io_obuf \hex_1[6]~output (
	.i(!\display_inst|hex_1[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_1[6]~output .bus_hold = "false";
defparam \hex_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N2
cycloneiv_io_obuf \hex_0[0]~output (
	.i(\display_inst|hex_0[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[0]~output .bus_hold = "false";
defparam \hex_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N9
cycloneiv_io_obuf \hex_0[1]~output (
	.i(\display_inst|hex_0[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[1]~output .bus_hold = "false";
defparam \hex_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N2
cycloneiv_io_obuf \hex_0[2]~output (
	.i(\display_inst|hex_0[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[2]~output .bus_hold = "false";
defparam \hex_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N16
cycloneiv_io_obuf \hex_0[3]~output (
	.i(\display_inst|hex_0[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[3]~output .bus_hold = "false";
defparam \hex_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \hex_0[4]~output (
	.i(\display_inst|hex_0[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[4]~output .bus_hold = "false";
defparam \hex_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N23
cycloneiv_io_obuf \hex_0[5]~output (
	.i(\display_inst|hex_0[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[5]~output .bus_hold = "false";
defparam \hex_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \hex_0[6]~output (
	.i(!\display_inst|hex_0[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex_0[6]~output .bus_hold = "false";
defparam \hex_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N6
cycloneiv_lcell_comb \clk_inst|Add0~0 (
// Equation(s):
// \clk_inst|Add0~0_combout  = \clk_inst|divcounter [0] $ (VCC)
// \clk_inst|Add0~1  = CARRY(\clk_inst|divcounter [0])

	.dataa(\clk_inst|divcounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_inst|Add0~0_combout ),
	.cout(\clk_inst|Add0~1 ));
// synopsys translate_off
defparam \clk_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \clk_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y45_N7
dffeas \clk_inst|divcounter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[0] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N8
cycloneiv_lcell_comb \clk_inst|Add0~2 (
// Equation(s):
// \clk_inst|Add0~2_combout  = (\clk_inst|divcounter [1] & (!\clk_inst|Add0~1 )) # (!\clk_inst|divcounter [1] & ((\clk_inst|Add0~1 ) # (GND)))
// \clk_inst|Add0~3  = CARRY((!\clk_inst|Add0~1 ) # (!\clk_inst|divcounter [1]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~1 ),
	.combout(\clk_inst|Add0~2_combout ),
	.cout(\clk_inst|Add0~3 ));
// synopsys translate_off
defparam \clk_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N9
dffeas \clk_inst|divcounter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[1] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N10
cycloneiv_lcell_comb \clk_inst|Add0~4 (
// Equation(s):
// \clk_inst|Add0~4_combout  = (\clk_inst|divcounter [2] & (\clk_inst|Add0~3  $ (GND))) # (!\clk_inst|divcounter [2] & (!\clk_inst|Add0~3  & VCC))
// \clk_inst|Add0~5  = CARRY((\clk_inst|divcounter [2] & !\clk_inst|Add0~3 ))

	.dataa(\clk_inst|divcounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~3 ),
	.combout(\clk_inst|Add0~4_combout ),
	.cout(\clk_inst|Add0~5 ));
// synopsys translate_off
defparam \clk_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \clk_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N11
dffeas \clk_inst|divcounter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[2] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N12
cycloneiv_lcell_comb \clk_inst|Add0~38 (
// Equation(s):
// \clk_inst|Add0~38_combout  = (\clk_inst|divcounter [19] & (!\clk_inst|Add0~37 )) # (!\clk_inst|divcounter [19] & ((\clk_inst|Add0~37 ) # (GND)))
// \clk_inst|Add0~39  = CARRY((!\clk_inst|Add0~37 ) # (!\clk_inst|divcounter [19]))

	.dataa(\clk_inst|divcounter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~37 ),
	.combout(\clk_inst|Add0~38_combout ),
	.cout(\clk_inst|Add0~39 ));
// synopsys translate_off
defparam \clk_inst|Add0~38 .lut_mask = 16'h5A5F;
defparam \clk_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N14
cycloneiv_lcell_comb \clk_inst|Add0~40 (
// Equation(s):
// \clk_inst|Add0~40_combout  = (\clk_inst|divcounter [20] & (\clk_inst|Add0~39  $ (GND))) # (!\clk_inst|divcounter [20] & (!\clk_inst|Add0~39  & VCC))
// \clk_inst|Add0~41  = CARRY((\clk_inst|divcounter [20] & !\clk_inst|Add0~39 ))

	.dataa(\clk_inst|divcounter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~39 ),
	.combout(\clk_inst|Add0~40_combout ),
	.cout(\clk_inst|Add0~41 ));
// synopsys translate_off
defparam \clk_inst|Add0~40 .lut_mask = 16'hA50A;
defparam \clk_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N8
cycloneiv_lcell_comb \clk_inst|divcounter~5 (
// Equation(s):
// \clk_inst|divcounter~5_combout  = (!\clk_inst|Equal0~8_combout  & \clk_inst|Add0~40_combout )

	.dataa(\clk_inst|Equal0~8_combout ),
	.datab(gnd),
	.datac(\clk_inst|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_inst|divcounter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~5 .lut_mask = 16'h5050;
defparam \clk_inst|divcounter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N9
dffeas \clk_inst|divcounter[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[20] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N16
cycloneiv_lcell_comb \clk_inst|Add0~42 (
// Equation(s):
// \clk_inst|Add0~42_combout  = (\clk_inst|divcounter [21] & (!\clk_inst|Add0~41 )) # (!\clk_inst|divcounter [21] & ((\clk_inst|Add0~41 ) # (GND)))
// \clk_inst|Add0~43  = CARRY((!\clk_inst|Add0~41 ) # (!\clk_inst|divcounter [21]))

	.dataa(\clk_inst|divcounter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~41 ),
	.combout(\clk_inst|Add0~42_combout ),
	.cout(\clk_inst|Add0~43 ));
// synopsys translate_off
defparam \clk_inst|Add0~42 .lut_mask = 16'h5A5F;
defparam \clk_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N2
cycloneiv_lcell_comb \clk_inst|divcounter~4 (
// Equation(s):
// \clk_inst|divcounter~4_combout  = (!\clk_inst|Equal0~8_combout  & \clk_inst|Add0~42_combout )

	.dataa(\clk_inst|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~4 .lut_mask = 16'h5500;
defparam \clk_inst|divcounter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N3
dffeas \clk_inst|divcounter[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[21] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N18
cycloneiv_lcell_comb \clk_inst|Add0~44 (
// Equation(s):
// \clk_inst|Add0~44_combout  = (\clk_inst|divcounter [22] & (\clk_inst|Add0~43  $ (GND))) # (!\clk_inst|divcounter [22] & (!\clk_inst|Add0~43  & VCC))
// \clk_inst|Add0~45  = CARRY((\clk_inst|divcounter [22] & !\clk_inst|Add0~43 ))

	.dataa(\clk_inst|divcounter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~43 ),
	.combout(\clk_inst|Add0~44_combout ),
	.cout(\clk_inst|Add0~45 ));
// synopsys translate_off
defparam \clk_inst|Add0~44 .lut_mask = 16'hA50A;
defparam \clk_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y44_N4
cycloneiv_lcell_comb \clk_inst|divcounter~3 (
// Equation(s):
// \clk_inst|divcounter~3_combout  = (!\clk_inst|Equal0~8_combout  & \clk_inst|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_inst|Equal0~8_combout ),
	.datad(\clk_inst|Add0~44_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~3 .lut_mask = 16'h0F00;
defparam \clk_inst|divcounter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y44_N5
dffeas \clk_inst|divcounter[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[22] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N20
cycloneiv_lcell_comb \clk_inst|Add0~46 (
// Equation(s):
// \clk_inst|Add0~46_combout  = (\clk_inst|divcounter [23] & (!\clk_inst|Add0~45 )) # (!\clk_inst|divcounter [23] & ((\clk_inst|Add0~45 ) # (GND)))
// \clk_inst|Add0~47  = CARRY((!\clk_inst|Add0~45 ) # (!\clk_inst|divcounter [23]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~45 ),
	.combout(\clk_inst|Add0~46_combout ),
	.cout(\clk_inst|Add0~47 ));
// synopsys translate_off
defparam \clk_inst|Add0~46 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N28
cycloneiv_lcell_comb \clk_inst|divcounter~2 (
// Equation(s):
// \clk_inst|divcounter~2_combout  = (!\clk_inst|Equal0~8_combout  & \clk_inst|Add0~46_combout )

	.dataa(\clk_inst|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_inst|Add0~46_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~2 .lut_mask = 16'h5500;
defparam \clk_inst|divcounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y44_N29
dffeas \clk_inst|divcounter[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[23] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N22
cycloneiv_lcell_comb \clk_inst|Add0~48 (
// Equation(s):
// \clk_inst|Add0~48_combout  = (\clk_inst|divcounter [24] & (\clk_inst|Add0~47  $ (GND))) # (!\clk_inst|divcounter [24] & (!\clk_inst|Add0~47  & VCC))
// \clk_inst|Add0~49  = CARRY((\clk_inst|divcounter [24] & !\clk_inst|Add0~47 ))

	.dataa(\clk_inst|divcounter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~47 ),
	.combout(\clk_inst|Add0~48_combout ),
	.cout(\clk_inst|Add0~49 ));
// synopsys translate_off
defparam \clk_inst|Add0~48 .lut_mask = 16'hA50A;
defparam \clk_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N16
cycloneiv_lcell_comb \clk_inst|divcounter~1 (
// Equation(s):
// \clk_inst|divcounter~1_combout  = (!\clk_inst|Equal0~8_combout  & \clk_inst|Add0~48_combout )

	.dataa(\clk_inst|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~1 .lut_mask = 16'h5500;
defparam \clk_inst|divcounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N17
dffeas \clk_inst|divcounter[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[24] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N24
cycloneiv_lcell_comb \clk_inst|Add0~50 (
// Equation(s):
// \clk_inst|Add0~50_combout  = (\clk_inst|divcounter [25] & (!\clk_inst|Add0~49 )) # (!\clk_inst|divcounter [25] & ((\clk_inst|Add0~49 ) # (GND)))
// \clk_inst|Add0~51  = CARRY((!\clk_inst|Add0~49 ) # (!\clk_inst|divcounter [25]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~49 ),
	.combout(\clk_inst|Add0~50_combout ),
	.cout(\clk_inst|Add0~51 ));
// synopsys translate_off
defparam \clk_inst|Add0~50 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y44_N25
dffeas \clk_inst|divcounter[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[25] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N24
cycloneiv_lcell_comb \clk_inst|Equal0~6 (
// Equation(s):
// \clk_inst|Equal0~6_combout  = (\clk_inst|divcounter [22] & (\clk_inst|divcounter [20] & (\clk_inst|divcounter [23] & \clk_inst|divcounter [21])))

	.dataa(\clk_inst|divcounter [22]),
	.datab(\clk_inst|divcounter [20]),
	.datac(\clk_inst|divcounter [23]),
	.datad(\clk_inst|divcounter [21]),
	.cin(gnd),
	.combout(\clk_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~6 .lut_mask = 16'h8000;
defparam \clk_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N26
cycloneiv_lcell_comb \clk_inst|Equal0~9 (
// Equation(s):
// \clk_inst|Equal0~9_combout  = (\clk_inst|divcounter [26] & (\clk_inst|divcounter [24] & (!\clk_inst|divcounter [25] & \clk_inst|Equal0~6_combout )))

	.dataa(\clk_inst|divcounter [26]),
	.datab(\clk_inst|divcounter [24]),
	.datac(\clk_inst|divcounter [25]),
	.datad(\clk_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\clk_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~9 .lut_mask = 16'h0800;
defparam \clk_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N12
cycloneiv_lcell_comb \clk_inst|Add0~6 (
// Equation(s):
// \clk_inst|Add0~6_combout  = (\clk_inst|divcounter [3] & (!\clk_inst|Add0~5 )) # (!\clk_inst|divcounter [3] & ((\clk_inst|Add0~5 ) # (GND)))
// \clk_inst|Add0~7  = CARRY((!\clk_inst|Add0~5 ) # (!\clk_inst|divcounter [3]))

	.dataa(\clk_inst|divcounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~5 ),
	.combout(\clk_inst|Add0~6_combout ),
	.cout(\clk_inst|Add0~7 ));
// synopsys translate_off
defparam \clk_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \clk_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N13
dffeas \clk_inst|divcounter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[3] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N14
cycloneiv_lcell_comb \clk_inst|Add0~8 (
// Equation(s):
// \clk_inst|Add0~8_combout  = (\clk_inst|divcounter [4] & (\clk_inst|Add0~7  $ (GND))) # (!\clk_inst|divcounter [4] & (!\clk_inst|Add0~7  & VCC))
// \clk_inst|Add0~9  = CARRY((\clk_inst|divcounter [4] & !\clk_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~7 ),
	.combout(\clk_inst|Add0~8_combout ),
	.cout(\clk_inst|Add0~9 ));
// synopsys translate_off
defparam \clk_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \clk_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N15
dffeas \clk_inst|divcounter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[4] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N16
cycloneiv_lcell_comb \clk_inst|Add0~10 (
// Equation(s):
// \clk_inst|Add0~10_combout  = (\clk_inst|divcounter [5] & (!\clk_inst|Add0~9 )) # (!\clk_inst|divcounter [5] & ((\clk_inst|Add0~9 ) # (GND)))
// \clk_inst|Add0~11  = CARRY((!\clk_inst|Add0~9 ) # (!\clk_inst|divcounter [5]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~9 ),
	.combout(\clk_inst|Add0~10_combout ),
	.cout(\clk_inst|Add0~11 ));
// synopsys translate_off
defparam \clk_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N17
dffeas \clk_inst|divcounter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[5] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N18
cycloneiv_lcell_comb \clk_inst|Add0~12 (
// Equation(s):
// \clk_inst|Add0~12_combout  = (\clk_inst|divcounter [6] & (\clk_inst|Add0~11  $ (GND))) # (!\clk_inst|divcounter [6] & (!\clk_inst|Add0~11  & VCC))
// \clk_inst|Add0~13  = CARRY((\clk_inst|divcounter [6] & !\clk_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~11 ),
	.combout(\clk_inst|Add0~12_combout ),
	.cout(\clk_inst|Add0~13 ));
// synopsys translate_off
defparam \clk_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \clk_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N19
dffeas \clk_inst|divcounter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[6] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N20
cycloneiv_lcell_comb \clk_inst|Add0~14 (
// Equation(s):
// \clk_inst|Add0~14_combout  = (\clk_inst|divcounter [7] & (!\clk_inst|Add0~13 )) # (!\clk_inst|divcounter [7] & ((\clk_inst|Add0~13 ) # (GND)))
// \clk_inst|Add0~15  = CARRY((!\clk_inst|Add0~13 ) # (!\clk_inst|divcounter [7]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~13 ),
	.combout(\clk_inst|Add0~14_combout ),
	.cout(\clk_inst|Add0~15 ));
// synopsys translate_off
defparam \clk_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N21
dffeas \clk_inst|divcounter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[7] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N22
cycloneiv_lcell_comb \clk_inst|Add0~16 (
// Equation(s):
// \clk_inst|Add0~16_combout  = (\clk_inst|divcounter [8] & (\clk_inst|Add0~15  $ (GND))) # (!\clk_inst|divcounter [8] & (!\clk_inst|Add0~15  & VCC))
// \clk_inst|Add0~17  = CARRY((\clk_inst|divcounter [8] & !\clk_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~15 ),
	.combout(\clk_inst|Add0~16_combout ),
	.cout(\clk_inst|Add0~17 ));
// synopsys translate_off
defparam \clk_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \clk_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N0
cycloneiv_lcell_comb \clk_inst|divcounter~11 (
// Equation(s):
// \clk_inst|divcounter~11_combout  = (\clk_inst|Add0~16_combout  & (((!\clk_inst|Equal0~5_combout ) # (!\clk_inst|Equal0~9_combout )) # (!\clk_inst|Equal0~4_combout )))

	.dataa(\clk_inst|Equal0~4_combout ),
	.datab(\clk_inst|Equal0~9_combout ),
	.datac(\clk_inst|Add0~16_combout ),
	.datad(\clk_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~11_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~11 .lut_mask = 16'h70F0;
defparam \clk_inst|divcounter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N1
dffeas \clk_inst|divcounter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[8] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N24
cycloneiv_lcell_comb \clk_inst|Add0~18 (
// Equation(s):
// \clk_inst|Add0~18_combout  = (\clk_inst|divcounter [9] & (!\clk_inst|Add0~17 )) # (!\clk_inst|divcounter [9] & ((\clk_inst|Add0~17 ) # (GND)))
// \clk_inst|Add0~19  = CARRY((!\clk_inst|Add0~17 ) # (!\clk_inst|divcounter [9]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~17 ),
	.combout(\clk_inst|Add0~18_combout ),
	.cout(\clk_inst|Add0~19 ));
// synopsys translate_off
defparam \clk_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N25
dffeas \clk_inst|divcounter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[9] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N26
cycloneiv_lcell_comb \clk_inst|Add0~20 (
// Equation(s):
// \clk_inst|Add0~20_combout  = (\clk_inst|divcounter [10] & (\clk_inst|Add0~19  $ (GND))) # (!\clk_inst|divcounter [10] & (!\clk_inst|Add0~19  & VCC))
// \clk_inst|Add0~21  = CARRY((\clk_inst|divcounter [10] & !\clk_inst|Add0~19 ))

	.dataa(\clk_inst|divcounter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~19 ),
	.combout(\clk_inst|Add0~20_combout ),
	.cout(\clk_inst|Add0~21 ));
// synopsys translate_off
defparam \clk_inst|Add0~20 .lut_mask = 16'hA50A;
defparam \clk_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N27
dffeas \clk_inst|divcounter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[10] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N28
cycloneiv_lcell_comb \clk_inst|Add0~22 (
// Equation(s):
// \clk_inst|Add0~22_combout  = (\clk_inst|divcounter [11] & (!\clk_inst|Add0~21 )) # (!\clk_inst|divcounter [11] & ((\clk_inst|Add0~21 ) # (GND)))
// \clk_inst|Add0~23  = CARRY((!\clk_inst|Add0~21 ) # (!\clk_inst|divcounter [11]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~21 ),
	.combout(\clk_inst|Add0~22_combout ),
	.cout(\clk_inst|Add0~23 ));
// synopsys translate_off
defparam \clk_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N29
dffeas \clk_inst|divcounter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[11] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N30
cycloneiv_lcell_comb \clk_inst|Add0~24 (
// Equation(s):
// \clk_inst|Add0~24_combout  = (\clk_inst|divcounter [12] & (\clk_inst|Add0~23  $ (GND))) # (!\clk_inst|divcounter [12] & (!\clk_inst|Add0~23  & VCC))
// \clk_inst|Add0~25  = CARRY((\clk_inst|divcounter [12] & !\clk_inst|Add0~23 ))

	.dataa(\clk_inst|divcounter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~23 ),
	.combout(\clk_inst|Add0~24_combout ),
	.cout(\clk_inst|Add0~25 ));
// synopsys translate_off
defparam \clk_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \clk_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y45_N31
dffeas \clk_inst|divcounter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[12] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N0
cycloneiv_lcell_comb \clk_inst|Add0~26 (
// Equation(s):
// \clk_inst|Add0~26_combout  = (\clk_inst|divcounter [13] & (!\clk_inst|Add0~25 )) # (!\clk_inst|divcounter [13] & ((\clk_inst|Add0~25 ) # (GND)))
// \clk_inst|Add0~27  = CARRY((!\clk_inst|Add0~25 ) # (!\clk_inst|divcounter [13]))

	.dataa(\clk_inst|divcounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~25 ),
	.combout(\clk_inst|Add0~26_combout ),
	.cout(\clk_inst|Add0~27 ));
// synopsys translate_off
defparam \clk_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \clk_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N14
cycloneiv_lcell_comb \clk_inst|divcounter~10 (
// Equation(s):
// \clk_inst|divcounter~10_combout  = (\clk_inst|Add0~26_combout  & (((!\clk_inst|Equal0~5_combout ) # (!\clk_inst|Equal0~9_combout )) # (!\clk_inst|Equal0~4_combout )))

	.dataa(\clk_inst|Equal0~4_combout ),
	.datab(\clk_inst|Equal0~9_combout ),
	.datac(\clk_inst|Add0~26_combout ),
	.datad(\clk_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~10_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~10 .lut_mask = 16'h70F0;
defparam \clk_inst|divcounter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N15
dffeas \clk_inst|divcounter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[13] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N2
cycloneiv_lcell_comb \clk_inst|Add0~28 (
// Equation(s):
// \clk_inst|Add0~28_combout  = (\clk_inst|divcounter [14] & (\clk_inst|Add0~27  $ (GND))) # (!\clk_inst|divcounter [14] & (!\clk_inst|Add0~27  & VCC))
// \clk_inst|Add0~29  = CARRY((\clk_inst|divcounter [14] & !\clk_inst|Add0~27 ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~27 ),
	.combout(\clk_inst|Add0~28_combout ),
	.cout(\clk_inst|Add0~29 ));
// synopsys translate_off
defparam \clk_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \clk_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N28
cycloneiv_lcell_comb \clk_inst|divcounter~9 (
// Equation(s):
// \clk_inst|divcounter~9_combout  = (\clk_inst|Add0~28_combout  & (((!\clk_inst|Equal0~5_combout ) # (!\clk_inst|Equal0~4_combout )) # (!\clk_inst|Equal0~9_combout )))

	.dataa(\clk_inst|Add0~28_combout ),
	.datab(\clk_inst|Equal0~9_combout ),
	.datac(\clk_inst|Equal0~4_combout ),
	.datad(\clk_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~9 .lut_mask = 16'h2AAA;
defparam \clk_inst|divcounter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N29
dffeas \clk_inst|divcounter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[14] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N12
cycloneiv_lcell_comb \clk_inst|Equal0~1 (
// Equation(s):
// \clk_inst|Equal0~1_combout  = (!\clk_inst|divcounter [12] & (\clk_inst|divcounter [13] & (!\clk_inst|divcounter [11] & \clk_inst|divcounter [14])))

	.dataa(\clk_inst|divcounter [12]),
	.datab(\clk_inst|divcounter [13]),
	.datac(\clk_inst|divcounter [11]),
	.datad(\clk_inst|divcounter [14]),
	.cin(gnd),
	.combout(\clk_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~1 .lut_mask = 16'h0400;
defparam \clk_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N4
cycloneiv_lcell_comb \clk_inst|Add0~30 (
// Equation(s):
// \clk_inst|Add0~30_combout  = (\clk_inst|divcounter [15] & (!\clk_inst|Add0~29 )) # (!\clk_inst|divcounter [15] & ((\clk_inst|Add0~29 ) # (GND)))
// \clk_inst|Add0~31  = CARRY((!\clk_inst|Add0~29 ) # (!\clk_inst|divcounter [15]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~29 ),
	.combout(\clk_inst|Add0~30_combout ),
	.cout(\clk_inst|Add0~31 ));
// synopsys translate_off
defparam \clk_inst|Add0~30 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N22
cycloneiv_lcell_comb \clk_inst|divcounter~8 (
// Equation(s):
// \clk_inst|divcounter~8_combout  = (\clk_inst|Add0~30_combout  & (((!\clk_inst|Equal0~5_combout ) # (!\clk_inst|Equal0~9_combout )) # (!\clk_inst|Equal0~4_combout )))

	.dataa(\clk_inst|Equal0~4_combout ),
	.datab(\clk_inst|Equal0~9_combout ),
	.datac(\clk_inst|Add0~30_combout ),
	.datad(\clk_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~8 .lut_mask = 16'h70F0;
defparam \clk_inst|divcounter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N23
dffeas \clk_inst|divcounter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[15] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N6
cycloneiv_lcell_comb \clk_inst|Add0~32 (
// Equation(s):
// \clk_inst|Add0~32_combout  = (\clk_inst|divcounter [16] & (\clk_inst|Add0~31  $ (GND))) # (!\clk_inst|divcounter [16] & (!\clk_inst|Add0~31  & VCC))
// \clk_inst|Add0~33  = CARRY((\clk_inst|divcounter [16] & !\clk_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~31 ),
	.combout(\clk_inst|Add0~32_combout ),
	.cout(\clk_inst|Add0~33 ));
// synopsys translate_off
defparam \clk_inst|Add0~32 .lut_mask = 16'hC30C;
defparam \clk_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N20
cycloneiv_lcell_comb \clk_inst|divcounter~7 (
// Equation(s):
// \clk_inst|divcounter~7_combout  = (\clk_inst|Add0~32_combout  & (((!\clk_inst|Equal0~4_combout ) # (!\clk_inst|Equal0~5_combout )) # (!\clk_inst|Equal0~9_combout )))

	.dataa(\clk_inst|Equal0~9_combout ),
	.datab(\clk_inst|Equal0~5_combout ),
	.datac(\clk_inst|Equal0~4_combout ),
	.datad(\clk_inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~7 .lut_mask = 16'h7F00;
defparam \clk_inst|divcounter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N21
dffeas \clk_inst|divcounter[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[16] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N8
cycloneiv_lcell_comb \clk_inst|Add0~34 (
// Equation(s):
// \clk_inst|Add0~34_combout  = (\clk_inst|divcounter [17] & (!\clk_inst|Add0~33 )) # (!\clk_inst|divcounter [17] & ((\clk_inst|Add0~33 ) # (GND)))
// \clk_inst|Add0~35  = CARRY((!\clk_inst|Add0~33 ) # (!\clk_inst|divcounter [17]))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~33 ),
	.combout(\clk_inst|Add0~34_combout ),
	.cout(\clk_inst|Add0~35 ));
// synopsys translate_off
defparam \clk_inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \clk_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y44_N9
dffeas \clk_inst|divcounter[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[17] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N18
cycloneiv_lcell_comb \clk_inst|Equal0~0 (
// Equation(s):
// \clk_inst|Equal0~0_combout  = (\clk_inst|divcounter [15] & (\clk_inst|divcounter [16] & (!\clk_inst|divcounter [17] & \clk_inst|divcounter [18])))

	.dataa(\clk_inst|divcounter [15]),
	.datab(\clk_inst|divcounter [16]),
	.datac(\clk_inst|divcounter [17]),
	.datad(\clk_inst|divcounter [18]),
	.cin(gnd),
	.combout(\clk_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~0 .lut_mask = 16'h0800;
defparam \clk_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N4
cycloneiv_lcell_comb \clk_inst|Equal0~2 (
// Equation(s):
// \clk_inst|Equal0~2_combout  = (!\clk_inst|divcounter [10] & (!\clk_inst|divcounter [9] & (\clk_inst|divcounter [7] & !\clk_inst|divcounter [8])))

	.dataa(\clk_inst|divcounter [10]),
	.datab(\clk_inst|divcounter [9]),
	.datac(\clk_inst|divcounter [7]),
	.datad(\clk_inst|divcounter [8]),
	.cin(gnd),
	.combout(\clk_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~2 .lut_mask = 16'h0010;
defparam \clk_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N2
cycloneiv_lcell_comb \clk_inst|Equal0~3 (
// Equation(s):
// \clk_inst|Equal0~3_combout  = (\clk_inst|divcounter [3] & (\clk_inst|divcounter [5] & (\clk_inst|divcounter [4] & \clk_inst|divcounter [6])))

	.dataa(\clk_inst|divcounter [3]),
	.datab(\clk_inst|divcounter [5]),
	.datac(\clk_inst|divcounter [4]),
	.datad(\clk_inst|divcounter [6]),
	.cin(gnd),
	.combout(\clk_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~3 .lut_mask = 16'h8000;
defparam \clk_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N10
cycloneiv_lcell_comb \clk_inst|Equal0~4 (
// Equation(s):
// \clk_inst|Equal0~4_combout  = (\clk_inst|Equal0~1_combout  & (\clk_inst|Equal0~0_combout  & (\clk_inst|Equal0~2_combout  & \clk_inst|Equal0~3_combout )))

	.dataa(\clk_inst|Equal0~1_combout ),
	.datab(\clk_inst|Equal0~0_combout ),
	.datac(\clk_inst|Equal0~2_combout ),
	.datad(\clk_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\clk_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \clk_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N10
cycloneiv_lcell_comb \clk_inst|Add0~36 (
// Equation(s):
// \clk_inst|Add0~36_combout  = (\clk_inst|divcounter [18] & (\clk_inst|Add0~35  $ (GND))) # (!\clk_inst|divcounter [18] & (!\clk_inst|Add0~35  & VCC))
// \clk_inst|Add0~37  = CARRY((\clk_inst|divcounter [18] & !\clk_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_inst|Add0~35 ),
	.combout(\clk_inst|Add0~36_combout ),
	.cout(\clk_inst|Add0~37 ));
// synopsys translate_off
defparam \clk_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \clk_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N6
cycloneiv_lcell_comb \clk_inst|divcounter~6 (
// Equation(s):
// \clk_inst|divcounter~6_combout  = (\clk_inst|Add0~36_combout  & (((!\clk_inst|Equal0~5_combout ) # (!\clk_inst|Equal0~9_combout )) # (!\clk_inst|Equal0~4_combout )))

	.dataa(\clk_inst|Equal0~4_combout ),
	.datab(\clk_inst|Equal0~9_combout ),
	.datac(\clk_inst|Add0~36_combout ),
	.datad(\clk_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clk_inst|divcounter~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~6 .lut_mask = 16'h70F0;
defparam \clk_inst|divcounter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y44_N7
dffeas \clk_inst|divcounter[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[18] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y44_N13
dffeas \clk_inst|divcounter[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[19] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y45_N0
cycloneiv_lcell_comb \clk_inst|Equal0~5 (
// Equation(s):
// \clk_inst|Equal0~5_combout  = (\clk_inst|divcounter [2] & (\clk_inst|divcounter [0] & (!\clk_inst|divcounter [19] & \clk_inst|divcounter [1])))

	.dataa(\clk_inst|divcounter [2]),
	.datab(\clk_inst|divcounter [0]),
	.datac(\clk_inst|divcounter [19]),
	.datad(\clk_inst|divcounter [1]),
	.cin(gnd),
	.combout(\clk_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~5 .lut_mask = 16'h0800;
defparam \clk_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N30
cycloneiv_lcell_comb \clk_inst|Equal0~7 (
// Equation(s):
// \clk_inst|Equal0~7_combout  = (\clk_inst|divcounter [24] & (!\clk_inst|divcounter [25] & \clk_inst|Equal0~6_combout ))

	.dataa(gnd),
	.datab(\clk_inst|divcounter [24]),
	.datac(\clk_inst|divcounter [25]),
	.datad(\clk_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\clk_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~7 .lut_mask = 16'h0C00;
defparam \clk_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y44_N4
cycloneiv_lcell_comb \clk_inst|Equal0~8 (
// Equation(s):
// \clk_inst|Equal0~8_combout  = (\clk_inst|divcounter [26] & (\clk_inst|Equal0~5_combout  & (\clk_inst|Equal0~7_combout  & \clk_inst|Equal0~4_combout )))

	.dataa(\clk_inst|divcounter [26]),
	.datab(\clk_inst|Equal0~5_combout ),
	.datac(\clk_inst|Equal0~7_combout ),
	.datad(\clk_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clk_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Equal0~8 .lut_mask = 16'h8000;
defparam \clk_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N26
cycloneiv_lcell_comb \clk_inst|Add0~52 (
// Equation(s):
// \clk_inst|Add0~52_combout  = \clk_inst|divcounter [26] $ (!\clk_inst|Add0~51 )

	.dataa(\clk_inst|divcounter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk_inst|Add0~51 ),
	.combout(\clk_inst|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|Add0~52 .lut_mask = 16'hA5A5;
defparam \clk_inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y44_N30
cycloneiv_lcell_comb \clk_inst|divcounter~0 (
// Equation(s):
// \clk_inst|divcounter~0_combout  = (!\clk_inst|Equal0~8_combout  & \clk_inst|Add0~52_combout )

	.dataa(\clk_inst|Equal0~8_combout ),
	.datab(gnd),
	.datac(\clk_inst|Add0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_inst|divcounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_inst|divcounter~0 .lut_mask = 16'h5050;
defparam \clk_inst|divcounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y44_N31
dffeas \clk_inst|divcounter[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_inst|divcounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_inst|divcounter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_inst|divcounter[26] .is_wysiwyg = "true";
defparam \clk_inst|divcounter[26] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneiv_clkctrl \clk_inst|divcounter[26]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_inst|divcounter [26]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_inst|divcounter[26]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_inst|divcounter[26]~clkctrl .clock_type = "global clock";
defparam \clk_inst|divcounter[26]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N26
cycloneiv_lcell_comb \queue_1_inst|r_ptr_reg[0]~0 (
// Equation(s):
// \queue_1_inst|r_ptr_reg[0]~0_combout  = !\queue_1_inst|r_ptr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\queue_1_inst|r_ptr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|r_ptr_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \queue_1_inst|r_ptr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N6
cycloneiv_lcell_comb \queue_1_inst|Add0~4 (
// Equation(s):
// \queue_1_inst|Add0~4_combout  = \queue_1_inst|r_ptr_reg [0] $ (\queue_1_inst|r_ptr_reg [1])

	.dataa(\queue_1_inst|r_ptr_reg [0]),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\queue_1_inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|Add0~4 .lut_mask = 16'h5A5A;
defparam \queue_1_inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N7
dffeas \queue_1_inst|r_ptr_reg[1] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\queue_1_inst|empty_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|r_ptr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|r_ptr_reg[1] .is_wysiwyg = "true";
defparam \queue_1_inst|r_ptr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N20
cycloneiv_lcell_comb \queue_1_inst|Add0~3 (
// Equation(s):
// \queue_1_inst|Add0~3_combout  = \queue_1_inst|r_ptr_reg [2] $ (((\queue_1_inst|r_ptr_reg [0] & \queue_1_inst|r_ptr_reg [1])))

	.dataa(\queue_1_inst|r_ptr_reg [0]),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [2]),
	.datad(\queue_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\queue_1_inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|Add0~3 .lut_mask = 16'h5AF0;
defparam \queue_1_inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N21
dffeas \queue_1_inst|r_ptr_reg[2] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\queue_1_inst|empty_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|r_ptr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|r_ptr_reg[2] .is_wysiwyg = "true";
defparam \queue_1_inst|r_ptr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N30
cycloneiv_lcell_comb \queue_1_inst|Add0~2 (
// Equation(s):
// \queue_1_inst|Add0~2_combout  = \queue_1_inst|r_ptr_reg [3] $ (((\queue_1_inst|r_ptr_reg [0] & (\queue_1_inst|r_ptr_reg [2] & \queue_1_inst|r_ptr_reg [1]))))

	.dataa(\queue_1_inst|r_ptr_reg [0]),
	.datab(\queue_1_inst|r_ptr_reg [2]),
	.datac(\queue_1_inst|r_ptr_reg [3]),
	.datad(\queue_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\queue_1_inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|Add0~2 .lut_mask = 16'h78F0;
defparam \queue_1_inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N31
dffeas \queue_1_inst|r_ptr_reg[3] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\queue_1_inst|empty_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|r_ptr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|r_ptr_reg[3] .is_wysiwyg = "true";
defparam \queue_1_inst|r_ptr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N10
cycloneiv_lcell_comb \queue_1_inst|Equal0~0 (
// Equation(s):
// \queue_1_inst|Equal0~0_combout  = (!\queue_1_inst|r_ptr_reg [3] & (\queue_1_inst|r_ptr_reg [2] & (!\queue_1_inst|r_ptr_reg [0] & !\queue_1_inst|r_ptr_reg [1])))

	.dataa(\queue_1_inst|r_ptr_reg [3]),
	.datab(\queue_1_inst|r_ptr_reg [2]),
	.datac(\queue_1_inst|r_ptr_reg [0]),
	.datad(\queue_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\queue_1_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|Equal0~0 .lut_mask = 16'h0004;
defparam \queue_1_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N0
cycloneiv_lcell_comb \queue_1_inst|Add0~0 (
// Equation(s):
// \queue_1_inst|Add0~0_combout  = (\queue_1_inst|r_ptr_reg [1] & (\queue_1_inst|r_ptr_reg [0] & (\queue_1_inst|r_ptr_reg [3] & \queue_1_inst|r_ptr_reg [2])))

	.dataa(\queue_1_inst|r_ptr_reg [1]),
	.datab(\queue_1_inst|r_ptr_reg [0]),
	.datac(\queue_1_inst|r_ptr_reg [3]),
	.datad(\queue_1_inst|r_ptr_reg [2]),
	.cin(gnd),
	.combout(\queue_1_inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|Add0~0 .lut_mask = 16'h8000;
defparam \queue_1_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N4
cycloneiv_lcell_comb \queue_1_inst|Add0~1 (
// Equation(s):
// \queue_1_inst|Add0~1_combout  = \queue_1_inst|r_ptr_reg [4] $ (\queue_1_inst|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [4]),
	.datad(\queue_1_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\queue_1_inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|Add0~1 .lut_mask = 16'h0FF0;
defparam \queue_1_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N5
dffeas \queue_1_inst|r_ptr_reg[4] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\queue_1_inst|empty_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|r_ptr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|r_ptr_reg[4] .is_wysiwyg = "true";
defparam \queue_1_inst|r_ptr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N14
cycloneiv_lcell_comb \queue_1_inst|empty_reg~0 (
// Equation(s):
// \queue_1_inst|empty_reg~0_combout  = (\queue_1_inst|empty_reg~q ) # ((\queue_1_inst|Equal0~0_combout  & (\queue_1_inst|r_ptr_reg [4] $ (!\queue_1_inst|Add0~0_combout ))))

	.dataa(\queue_1_inst|Equal0~0_combout ),
	.datab(\queue_1_inst|r_ptr_reg [4]),
	.datac(\queue_1_inst|empty_reg~q ),
	.datad(\queue_1_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\queue_1_inst|empty_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|empty_reg~0 .lut_mask = 16'hF8F2;
defparam \queue_1_inst|empty_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N15
dffeas \queue_1_inst|empty_reg (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|empty_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|empty_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|empty_reg .is_wysiwyg = "true";
defparam \queue_1_inst|empty_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y86_N27
dffeas \queue_1_inst|r_ptr_reg[0] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|r_ptr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\queue_1_inst|empty_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|r_ptr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|r_ptr_reg[0] .is_wysiwyg = "true";
defparam \queue_1_inst|r_ptr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N12
cycloneiv_lcell_comb \queue_1_inst|output_1~4 (
// Equation(s):
// \queue_1_inst|output_1~4_combout  = (!\queue_1_inst|r_ptr_reg [4] & !\queue_1_inst|empty_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [4]),
	.datad(\queue_1_inst|empty_reg~q ),
	.cin(gnd),
	.combout(\queue_1_inst|output_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|output_1~4 .lut_mask = 16'h000F;
defparam \queue_1_inst|output_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N8
cycloneiv_lcell_comb \queue_1_inst|output_1~5 (
// Equation(s):
// \queue_1_inst|output_1~5_combout  = (\queue_1_inst|r_ptr_reg [0] & (!\queue_1_inst|r_ptr_reg [2] & (!\queue_1_inst|r_ptr_reg [3] & \queue_1_inst|output_1~4_combout )))

	.dataa(\queue_1_inst|r_ptr_reg [0]),
	.datab(\queue_1_inst|r_ptr_reg [2]),
	.datac(\queue_1_inst|r_ptr_reg [3]),
	.datad(\queue_1_inst|output_1~4_combout ),
	.cin(gnd),
	.combout(\queue_1_inst|output_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|output_1~5 .lut_mask = 16'h0200;
defparam \queue_1_inst|output_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N9
dffeas \queue_1_inst|output_1[0] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|output_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|output_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|output_1[0] .is_wysiwyg = "true";
defparam \queue_1_inst|output_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N26
cycloneiv_lcell_comb \fifo_1_inst|r_ptr_reg[0]~0 (
// Equation(s):
// \fifo_1_inst|r_ptr_reg[0]~0_combout  = !\fifo_1_inst|r_ptr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_1_inst|r_ptr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_1_inst|r_ptr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \fifo_1_inst|r_ptr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y86_N27
dffeas \fifo_1_inst|r_ptr_reg[0] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\fifo_1_inst|r_ptr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1_inst|r_ptr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[0] .is_wysiwyg = "true";
defparam \fifo_1_inst|r_ptr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N28
cycloneiv_lcell_comb \fifo_1_inst|Add1~0 (
// Equation(s):
// \fifo_1_inst|Add1~0_combout  = \fifo_1_inst|r_ptr_reg [0] $ (\fifo_1_inst|r_ptr_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_1_inst|r_ptr_reg [0]),
	.datad(\fifo_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\fifo_1_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \fifo_1_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N8
cycloneiv_lcell_comb \fifo_1_inst|r_ptr_reg[1]~feeder (
// Equation(s):
// \fifo_1_inst|r_ptr_reg[1]~feeder_combout  = \fifo_1_inst|Add1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_1_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\fifo_1_inst|r_ptr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \fifo_1_inst|r_ptr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y86_N9
dffeas \fifo_1_inst|r_ptr_reg[1] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\fifo_1_inst|r_ptr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1_inst|r_ptr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[1] .is_wysiwyg = "true";
defparam \fifo_1_inst|r_ptr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N18
cycloneiv_lcell_comb \fifo_1_inst|Add1~1 (
// Equation(s):
// \fifo_1_inst|Add1~1_combout  = \fifo_1_inst|r_ptr_reg [2] $ (((\fifo_1_inst|r_ptr_reg [0] & \fifo_1_inst|r_ptr_reg [1])))

	.dataa(\fifo_1_inst|r_ptr_reg [0]),
	.datab(gnd),
	.datac(\fifo_1_inst|r_ptr_reg [2]),
	.datad(\fifo_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\fifo_1_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|Add1~1 .lut_mask = 16'h5AF0;
defparam \fifo_1_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N30
cycloneiv_lcell_comb \fifo_1_inst|r_ptr_reg[2]~feeder (
// Equation(s):
// \fifo_1_inst|r_ptr_reg[2]~feeder_combout  = \fifo_1_inst|Add1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_1_inst|Add1~1_combout ),
	.cin(gnd),
	.combout(\fifo_1_inst|r_ptr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo_1_inst|r_ptr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y86_N31
dffeas \fifo_1_inst|r_ptr_reg[2] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\fifo_1_inst|r_ptr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1_inst|r_ptr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[2] .is_wysiwyg = "true";
defparam \fifo_1_inst|r_ptr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N16
cycloneiv_lcell_comb \fifo_1_inst|Add1~2 (
// Equation(s):
// \fifo_1_inst|Add1~2_combout  = \fifo_1_inst|r_ptr_reg [3] $ (((\fifo_1_inst|r_ptr_reg [2] & (\fifo_1_inst|r_ptr_reg [1] & \fifo_1_inst|r_ptr_reg [0]))))

	.dataa(\fifo_1_inst|r_ptr_reg [2]),
	.datab(\fifo_1_inst|r_ptr_reg [1]),
	.datac(\fifo_1_inst|r_ptr_reg [3]),
	.datad(\fifo_1_inst|r_ptr_reg [0]),
	.cin(gnd),
	.combout(\fifo_1_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|Add1~2 .lut_mask = 16'h78F0;
defparam \fifo_1_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N4
cycloneiv_lcell_comb \fifo_1_inst|r_ptr_reg[3]~feeder (
// Equation(s):
// \fifo_1_inst|r_ptr_reg[3]~feeder_combout  = \fifo_1_inst|Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_1_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\fifo_1_inst|r_ptr_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \fifo_1_inst|r_ptr_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y86_N5
dffeas \fifo_1_inst|r_ptr_reg[3] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\fifo_1_inst|r_ptr_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1_inst|r_ptr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[3] .is_wysiwyg = "true";
defparam \fifo_1_inst|r_ptr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N6
cycloneiv_lcell_comb \fifo_1_inst|Add1~3 (
// Equation(s):
// \fifo_1_inst|Add1~3_combout  = (\fifo_1_inst|r_ptr_reg [0] & (\fifo_1_inst|r_ptr_reg [1] & (\fifo_1_inst|r_ptr_reg [2] & \fifo_1_inst|r_ptr_reg [3])))

	.dataa(\fifo_1_inst|r_ptr_reg [0]),
	.datab(\fifo_1_inst|r_ptr_reg [1]),
	.datac(\fifo_1_inst|r_ptr_reg [2]),
	.datad(\fifo_1_inst|r_ptr_reg [3]),
	.cin(gnd),
	.combout(\fifo_1_inst|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|Add1~3 .lut_mask = 16'h8000;
defparam \fifo_1_inst|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N24
cycloneiv_lcell_comb \fifo_1_inst|Add1~4 (
// Equation(s):
// \fifo_1_inst|Add1~4_combout  = \fifo_1_inst|r_ptr_reg [4] $ (\fifo_1_inst|Add1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_1_inst|r_ptr_reg [4]),
	.datad(\fifo_1_inst|Add1~3_combout ),
	.cin(gnd),
	.combout(\fifo_1_inst|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|Add1~4 .lut_mask = 16'h0FF0;
defparam \fifo_1_inst|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N22
cycloneiv_lcell_comb \fifo_1_inst|r_ptr_reg[4]~feeder (
// Equation(s):
// \fifo_1_inst|r_ptr_reg[4]~feeder_combout  = \fifo_1_inst|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo_1_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\fifo_1_inst|r_ptr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \fifo_1_inst|r_ptr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y86_N23
dffeas \fifo_1_inst|r_ptr_reg[4] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\fifo_1_inst|r_ptr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1_inst|r_ptr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[4] .is_wysiwyg = "true";
defparam \fifo_1_inst|r_ptr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N10
cycloneiv_lcell_comb \fifo_1_inst|r_ptr_reg[0]~_wirecell (
// Equation(s):
// \fifo_1_inst|r_ptr_reg[0]~_wirecell_combout  = !\fifo_1_inst|r_ptr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo_1_inst|r_ptr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo_1_inst|r_ptr_reg[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \fifo_1_inst|r_ptr_reg[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \fifo_1_inst|r_ptr_reg[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N18
cycloneiv_lcell_comb \queue_1_inst|array_reg~1 (
// Equation(s):
// \queue_1_inst|array_reg~1_combout  = (\queue_1_inst|r_ptr_reg [3]) # ((\queue_1_inst|r_ptr_reg [2]) # (\queue_1_inst|r_ptr_reg [0] $ (\queue_1_inst|r_ptr_reg [1])))

	.dataa(\queue_1_inst|r_ptr_reg [3]),
	.datab(\queue_1_inst|r_ptr_reg [2]),
	.datac(\queue_1_inst|r_ptr_reg [0]),
	.datad(\queue_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\queue_1_inst|array_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|array_reg~1 .lut_mask = 16'hEFFE;
defparam \queue_1_inst|array_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N16
cycloneiv_lcell_comb \queue_1_inst|output_1~7 (
// Equation(s):
// \queue_1_inst|output_1~7_combout  = (!\queue_1_inst|empty_reg~q  & (!\queue_1_inst|r_ptr_reg [4] & !\queue_1_inst|array_reg~1_combout ))

	.dataa(\queue_1_inst|empty_reg~q ),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [4]),
	.datad(\queue_1_inst|array_reg~1_combout ),
	.cin(gnd),
	.combout(\queue_1_inst|output_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|output_1~7 .lut_mask = 16'h0005;
defparam \queue_1_inst|output_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N17
dffeas \queue_1_inst|output_1[1] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|output_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|output_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|output_1[1] .is_wysiwyg = "true";
defparam \queue_1_inst|output_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N28
cycloneiv_lcell_comb \queue_1_inst|array_reg~0 (
// Equation(s):
// \queue_1_inst|array_reg~0_combout  = (\queue_1_inst|r_ptr_reg [2]) # ((\queue_1_inst|r_ptr_reg [3]) # ((\queue_1_inst|r_ptr_reg [0] & \queue_1_inst|r_ptr_reg [1])))

	.dataa(\queue_1_inst|r_ptr_reg [0]),
	.datab(\queue_1_inst|r_ptr_reg [2]),
	.datac(\queue_1_inst|r_ptr_reg [3]),
	.datad(\queue_1_inst|r_ptr_reg [1]),
	.cin(gnd),
	.combout(\queue_1_inst|array_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|array_reg~0 .lut_mask = 16'hFEFC;
defparam \queue_1_inst|array_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N22
cycloneiv_lcell_comb \queue_1_inst|output_1~6 (
// Equation(s):
// \queue_1_inst|output_1~6_combout  = (!\queue_1_inst|empty_reg~q  & (!\queue_1_inst|r_ptr_reg [4] & !\queue_1_inst|array_reg~0_combout ))

	.dataa(\queue_1_inst|empty_reg~q ),
	.datab(gnd),
	.datac(\queue_1_inst|r_ptr_reg [4]),
	.datad(\queue_1_inst|array_reg~0_combout ),
	.cin(gnd),
	.combout(\queue_1_inst|output_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \queue_1_inst|output_1~6 .lut_mask = 16'h0005;
defparam \queue_1_inst|output_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y86_N23
dffeas \queue_1_inst|output_1[2] (
	.clk(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.d(\queue_1_inst|output_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queue_1_inst|output_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \queue_1_inst|output_1[2] .is_wysiwyg = "true";
defparam \queue_1_inst|output_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y86_N24
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y86_N0
cycloneiv_ram_block \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_inst|divcounter[26]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\queue_1_inst|output_1 [2],\queue_1_inst|output_1 [1],\queue_1_inst|output_1 [0]}),
	.portaaddr({\fifo_1_inst|r_ptr_reg [4],\fifo_1_inst|r_ptr_reg [3],\fifo_1_inst|r_ptr_reg [2],\fifo_1_inst|r_ptr_reg [1],\fifo_1_inst|r_ptr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\fifo_1_inst|Add1~4_combout ,\fifo_1_inst|Add1~2_combout ,\fifo_1_inst|Add1~1_combout ,\fifo_1_inst|Add1~0_combout ,\fifo_1_inst|r_ptr_reg[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0|altsyncram_vpb1:auto_generated|ALTSYNCRAM";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N24
cycloneiv_lcell_comb \display_inst|hex_3[0]~0 (
// Equation(s):
// \display_inst|hex_3[0]~0_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[0]~0 .lut_mask = 16'h0104;
defparam \display_inst|hex_3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N6
cycloneiv_lcell_comb \display_inst|hex_3[1]~1 (
// Equation(s):
// \display_inst|hex_3[1]~1_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[1]~1 .lut_mask = 16'h0408;
defparam \display_inst|hex_3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N0
cycloneiv_lcell_comb \display_inst|hex_3[2]~2 (
// Equation(s):
// \display_inst|hex_3[2]~2_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & 
// !\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[2]~2 .lut_mask = 16'h0002;
defparam \display_inst|hex_3[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N18
cycloneiv_lcell_comb \display_inst|hex_3[3]~3 (
// Equation(s):
// \display_inst|hex_3[3]~3_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  $ 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 
// ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[3]~3 .lut_mask = 16'h1904;
defparam \display_inst|hex_3[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N4
cycloneiv_lcell_comb \display_inst|hex_3[4]~4 (
// Equation(s):
// \display_inst|hex_3[4]~4_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & (((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 )))) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 )) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & 
// ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 )))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[4]~4 .lut_mask = 16'h1F04;
defparam \display_inst|hex_3[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N2
cycloneiv_lcell_comb \display_inst|hex_3[5]~5 (
// Equation(s):
// \display_inst|hex_3[5]~5_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ) # 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[5]~5 .lut_mask = 16'h0302;
defparam \display_inst|hex_3[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y90_N16
cycloneiv_lcell_comb \display_inst|hex_3[6]~6 (
// Equation(s):
// \display_inst|hex_3[6]~6_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15  & ((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14  $ ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 
// ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\display_inst|hex_3[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_3[6]~6 .lut_mask = 16'h161E;
defparam \display_inst|hex_3[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y87_N8
cycloneiv_lcell_comb \display_inst|hex_2[0]~0 (
// Equation(s):
// \display_inst|hex_2[0]~0_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[0]~0 .lut_mask = 16'h0102;
defparam \display_inst|hex_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y87_N2
cycloneiv_lcell_comb \display_inst|hex_2[1]~1 (
// Equation(s):
// \display_inst|hex_2[1]~1_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[1]~1 .lut_mask = 16'h0220;
defparam \display_inst|hex_2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y87_N12
cycloneiv_lcell_comb \display_inst|hex_2[2]~2 (
// Equation(s):
// \display_inst|hex_2[2]~2_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  & 
// !\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[2]~2 .lut_mask = 16'h0010;
defparam \display_inst|hex_2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y86_N20
cycloneiv_lcell_comb \display_inst|hex_2[3]~3 (
// Equation(s):
// \display_inst|hex_2[3]~3_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  $ 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[3]~3 .lut_mask = 16'h1902;
defparam \display_inst|hex_2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y87_N18
cycloneiv_lcell_comb \display_inst|hex_2[4]~4 (
// Equation(s):
// \display_inst|hex_2[4]~4_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  & (((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 )))) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 )) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & 
// ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 )))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[4]~4 .lut_mask = 16'h3702;
defparam \display_inst|hex_2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y87_N16
cycloneiv_lcell_comb \display_inst|hex_2[5]~5 (
// Equation(s):
// \display_inst|hex_2[5]~5_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ) # 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[5]~5 .lut_mask = 16'h1110;
defparam \display_inst|hex_2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y87_N14
cycloneiv_lcell_comb \display_inst|hex_2[6]~6 (
// Equation(s):
// \display_inst|hex_2[6]~6_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  & ((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11  $ ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\display_inst|hex_2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_2[6]~6 .lut_mask = 16'h1636;
defparam \display_inst|hex_2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N24
cycloneiv_lcell_comb \display_inst|hex_1[0]~0 (
// Equation(s):
// \display_inst|hex_1[0]~0_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[0]~0 .lut_mask = 16'h0014;
defparam \display_inst|hex_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N6
cycloneiv_lcell_comb \display_inst|hex_1[1]~1 (
// Equation(s):
// \display_inst|hex_1[1]~1_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[1]~1 .lut_mask = 16'h0440;
defparam \display_inst|hex_1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N8
cycloneiv_lcell_comb \display_inst|hex_1[2]~2 (
// Equation(s):
// \display_inst|hex_1[2]~2_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4  & 
// \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[2]~2 .lut_mask = 16'h0100;
defparam \display_inst|hex_1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N22
cycloneiv_lcell_comb \display_inst|hex_1[3]~3 (
// Equation(s):
// \display_inst|hex_1[3]~3_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4  $ 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4  & !\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[3]~3 .lut_mask = 16'h4034;
defparam \display_inst|hex_1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N16
cycloneiv_lcell_comb \display_inst|hex_1[4]~4 (
// Equation(s):
// \display_inst|hex_1[4]~4_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 )) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & 
// ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 )))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[4]~4 .lut_mask = 16'h5074;
defparam \display_inst|hex_1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N18
cycloneiv_lcell_comb \display_inst|hex_1[5]~5 (
// Equation(s):
// \display_inst|hex_1[5]~5_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ) # 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[5]~5 .lut_mask = 16'h1110;
defparam \display_inst|hex_1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y90_N4
cycloneiv_lcell_comb \display_inst|hex_1[6]~6 (
// Equation(s):
// \display_inst|hex_1[6]~6_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  & ((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7  $ (((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 )))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\display_inst|hex_1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_1[6]~6 .lut_mask = 16'h1566;
defparam \display_inst|hex_1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N24
cycloneiv_lcell_comb \display_inst|hex_0[0]~0 (
// Equation(s):
// \display_inst|hex_0[0]~0_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[0]~0 .lut_mask = 16'h0102;
defparam \display_inst|hex_0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N10
cycloneiv_lcell_comb \display_inst|hex_0[1]~1 (
// Equation(s):
// \display_inst|hex_0[1]~1_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  $ 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[1]~1 .lut_mask = 16'h0208;
defparam \display_inst|hex_0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N0
cycloneiv_lcell_comb \display_inst|hex_0[2]~2 (
// Equation(s):
// \display_inst|hex_0[2]~2_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & 
// !\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[2]~2 .lut_mask = 16'h0004;
defparam \display_inst|hex_0[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N6
cycloneiv_lcell_comb \display_inst|hex_0[3]~3 (
// Equation(s):
// \display_inst|hex_0[3]~3_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  $ 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  & 
// ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[3]~3 .lut_mask = 16'h1902;
defparam \display_inst|hex_0[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N12
cycloneiv_lcell_comb \display_inst|hex_0[4]~4 (
// Equation(s):
// \display_inst|hex_0[4]~4_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  & (((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 )) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & 
// ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[4]~4 .lut_mask = 16'h1F02;
defparam \display_inst|hex_0[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N14
cycloneiv_lcell_comb \display_inst|hex_0[5]~5 (
// Equation(s):
// \display_inst|hex_0[5]~5_combout  = (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ) # 
// (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[5]~5 .lut_mask = 16'h0504;
defparam \display_inst|hex_0[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y87_N4
cycloneiv_lcell_comb \display_inst|hex_0[6]~6 (
// Equation(s):
// \display_inst|hex_0[6]~6_combout  = (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3  & ((!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 )))) # (!\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2  & (\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1  $ ((\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\display_inst|hex_0[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_inst|hex_0[6]~6 .lut_mask = 16'h161E;
defparam \display_inst|hex_0[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign hex_4[0] = \hex_4[0]~output_o ;

assign hex_4[1] = \hex_4[1]~output_o ;

assign hex_4[2] = \hex_4[2]~output_o ;

assign hex_4[3] = \hex_4[3]~output_o ;

assign hex_4[4] = \hex_4[4]~output_o ;

assign hex_4[5] = \hex_4[5]~output_o ;

assign hex_4[6] = \hex_4[6]~output_o ;

assign hex_3[0] = \hex_3[0]~output_o ;

assign hex_3[1] = \hex_3[1]~output_o ;

assign hex_3[2] = \hex_3[2]~output_o ;

assign hex_3[3] = \hex_3[3]~output_o ;

assign hex_3[4] = \hex_3[4]~output_o ;

assign hex_3[5] = \hex_3[5]~output_o ;

assign hex_3[6] = \hex_3[6]~output_o ;

assign hex_2[0] = \hex_2[0]~output_o ;

assign hex_2[1] = \hex_2[1]~output_o ;

assign hex_2[2] = \hex_2[2]~output_o ;

assign hex_2[3] = \hex_2[3]~output_o ;

assign hex_2[4] = \hex_2[4]~output_o ;

assign hex_2[5] = \hex_2[5]~output_o ;

assign hex_2[6] = \hex_2[6]~output_o ;

assign hex_1[0] = \hex_1[0]~output_o ;

assign hex_1[1] = \hex_1[1]~output_o ;

assign hex_1[2] = \hex_1[2]~output_o ;

assign hex_1[3] = \hex_1[3]~output_o ;

assign hex_1[4] = \hex_1[4]~output_o ;

assign hex_1[5] = \hex_1[5]~output_o ;

assign hex_1[6] = \hex_1[6]~output_o ;

assign hex_0[0] = \hex_0[0]~output_o ;

assign hex_0[1] = \hex_0[1]~output_o ;

assign hex_0[2] = \hex_0[2]~output_o ;

assign hex_0[3] = \hex_0[3]~output_o ;

assign hex_0[4] = \hex_0[4]~output_o ;

assign hex_0[5] = \hex_0[5]~output_o ;

assign hex_0[6] = \hex_0[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
