<stg><name>streamBnRelu_l0</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %rep_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rep)

]]></Node>
<StgValue><ssdm name="rep_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="416" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i416* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %rep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %shl_ln244 = shl i32 %rep_read, 7

]]></Node>
<StgValue><ssdm name="shl_ln244"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %shl_ln244_1 = shl i32 %rep_read, 5

]]></Node>
<StgValue><ssdm name="shl_ln244_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %add_ln244 = add i32 %shl_ln244_1, %shl_ln244

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
entry:7  %tmp_s = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln244, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="40" op_0_bw="39">
<![CDATA[
entry:8  %p_shl = zext i39 %tmp_s to i40

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
entry:9  %tmp_1 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %add_ln244, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="40" op_0_bw="37">
<![CDATA[
entry:10  %p_shl2 = zext i37 %tmp_1 to i40

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:11  %bound = add i40 %p_shl2, %p_shl

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %.preheader202.0.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
.preheader202.0.i:0  %indvar_flatten = phi i40 [ 0, %entry ], [ %add_ln244_1, %hls_label_23 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader202.0.i:1  %icmp_ln244 = icmp eq i40 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader202.0.i:2  %add_ln244_1 = add i40 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader202.0.i:3  br i1 %icmp_ln244, label %.exit, label %hls_label_23

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="416" op_0_bw="416" op_1_bw="416">
<![CDATA[
hls_label_23:2  %tmp_V = call i416 @_ssdm_op_Read.ap_fifo.volatile.i416P(i416* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="416">
<![CDATA[
hls_label_23:3  %trunc_ln647 = trunc i416 %tmp_V to i26

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:4  %invec_1_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 26, i32 51)

]]></Node>
<StgValue><ssdm name="invec_1_V"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:5  %invec_2_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 52, i32 77)

]]></Node>
<StgValue><ssdm name="invec_2_V"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:6  %invec_3_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 78, i32 103)

]]></Node>
<StgValue><ssdm name="invec_3_V"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:7  %invec_4_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 104, i32 129)

]]></Node>
<StgValue><ssdm name="invec_4_V"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:8  %invec_5_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 130, i32 155)

]]></Node>
<StgValue><ssdm name="invec_5_V"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:9  %invec_6_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 156, i32 181)

]]></Node>
<StgValue><ssdm name="invec_6_V"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:10  %invec_7_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 182, i32 207)

]]></Node>
<StgValue><ssdm name="invec_7_V"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:11  %invec_8_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 208, i32 233)

]]></Node>
<StgValue><ssdm name="invec_8_V"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:12  %invec_9_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 234, i32 259)

]]></Node>
<StgValue><ssdm name="invec_9_V"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:13  %invec_10_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 260, i32 285)

]]></Node>
<StgValue><ssdm name="invec_10_V"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:14  %invec_11_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 286, i32 311)

]]></Node>
<StgValue><ssdm name="invec_11_V"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:15  %invec_12_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 312, i32 337)

]]></Node>
<StgValue><ssdm name="invec_12_V"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:16  %invec_13_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 338, i32 363)

]]></Node>
<StgValue><ssdm name="invec_13_V"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:17  %invec_14_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 364, i32 389)

]]></Node>
<StgValue><ssdm name="invec_14_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:18  %invec_15_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 390, i32 415)

]]></Node>
<StgValue><ssdm name="invec_15_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:19  %p_0_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647, i15 2771, i32 4029751)

]]></Node>
<StgValue><ssdm name="p_0_0_i"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:20  %p_0_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V, i15 2708, i32 27400351)

]]></Node>
<StgValue><ssdm name="p_0_0_1_i"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:21  %p_0_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V, i15 4066, i32 386728028)

]]></Node>
<StgValue><ssdm name="p_0_0_2_i"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:22  %p_0_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V, i15 3465, i32 5840738)

]]></Node>
<StgValue><ssdm name="p_0_0_3_i"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:23  %p_0_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V, i15 9627, i32 31260899)

]]></Node>
<StgValue><ssdm name="p_0_0_4_i"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:24  %p_0_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V, i15 6176, i32 10858272)

]]></Node>
<StgValue><ssdm name="p_0_0_5_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:25  %p_0_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V, i15 4545, i32 317009887)

]]></Node>
<StgValue><ssdm name="p_0_0_6_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:26  %p_0_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V, i15 3146, i32 8681909)

]]></Node>
<StgValue><ssdm name="p_0_0_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:19  %p_0_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647, i15 2771, i32 4029751)

]]></Node>
<StgValue><ssdm name="p_0_0_i"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:20  %p_0_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V, i15 2708, i32 27400351)

]]></Node>
<StgValue><ssdm name="p_0_0_1_i"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:21  %p_0_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V, i15 4066, i32 386728028)

]]></Node>
<StgValue><ssdm name="p_0_0_2_i"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:22  %p_0_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V, i15 3465, i32 5840738)

]]></Node>
<StgValue><ssdm name="p_0_0_3_i"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:23  %p_0_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V, i15 9627, i32 31260899)

]]></Node>
<StgValue><ssdm name="p_0_0_4_i"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:24  %p_0_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V, i15 6176, i32 10858272)

]]></Node>
<StgValue><ssdm name="p_0_0_5_i"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:25  %p_0_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V, i15 4545, i32 317009887)

]]></Node>
<StgValue><ssdm name="p_0_0_6_i"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:26  %p_0_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V, i15 3146, i32 8681909)

]]></Node>
<StgValue><ssdm name="p_0_0_7_i"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:27  %p_0_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V, i15 2794, i32 14158238)

]]></Node>
<StgValue><ssdm name="p_0_0_8_i"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:28  %p_0_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V, i15 4854, i32 5037430)

]]></Node>
<StgValue><ssdm name="p_0_0_9_i"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:29  %p_0_0_i_91 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V, i15 6149, i32 49363086)

]]></Node>
<StgValue><ssdm name="p_0_0_i_91"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:30  %p_0_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V, i15 4856, i32 1108476795)

]]></Node>
<StgValue><ssdm name="p_0_0_10_i"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:31  %p_0_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V, i15 4120, i32 -620003337)

]]></Node>
<StgValue><ssdm name="p_0_0_11_i"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:32  %p_0_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V, i15 3048, i32 308602580)

]]></Node>
<StgValue><ssdm name="p_0_0_12_i"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:33  %p_0_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V, i15 6660, i32 107216489)

]]></Node>
<StgValue><ssdm name="p_0_0_13_i"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:34  %p_0_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V, i15 5800, i32 92858484)

]]></Node>
<StgValue><ssdm name="p_0_0_14_i"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="416" op_0_bw="416" op_1_bw="416" op_2_bw="416">
<![CDATA[
hls_label_23:35  %tmp_V_1 = call i416 @_ssdm_op_Read.ap_fifo.volatile.i416P(i416* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="416">
<![CDATA[
hls_label_23:36  %trunc_ln647_3 = trunc i416 %tmp_V_1 to i26

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:37  %invec_1_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 26, i32 51)

]]></Node>
<StgValue><ssdm name="invec_1_V_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:38  %invec_2_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 52, i32 77)

]]></Node>
<StgValue><ssdm name="invec_2_V_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:39  %invec_3_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 78, i32 103)

]]></Node>
<StgValue><ssdm name="invec_3_V_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:40  %invec_4_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 104, i32 129)

]]></Node>
<StgValue><ssdm name="invec_4_V_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:41  %invec_5_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 130, i32 155)

]]></Node>
<StgValue><ssdm name="invec_5_V_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:42  %invec_6_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 156, i32 181)

]]></Node>
<StgValue><ssdm name="invec_6_V_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:43  %invec_7_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 182, i32 207)

]]></Node>
<StgValue><ssdm name="invec_7_V_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:44  %invec_8_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 208, i32 233)

]]></Node>
<StgValue><ssdm name="invec_8_V_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:45  %invec_9_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 234, i32 259)

]]></Node>
<StgValue><ssdm name="invec_9_V_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:46  %invec_10_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 260, i32 285)

]]></Node>
<StgValue><ssdm name="invec_10_V_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:47  %invec_11_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 286, i32 311)

]]></Node>
<StgValue><ssdm name="invec_11_V_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:48  %invec_12_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 312, i32 337)

]]></Node>
<StgValue><ssdm name="invec_12_V_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:49  %invec_13_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 338, i32 363)

]]></Node>
<StgValue><ssdm name="invec_13_V_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:50  %invec_14_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 364, i32 389)

]]></Node>
<StgValue><ssdm name="invec_14_V_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_23:51  %invec_15_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 390, i32 415)

]]></Node>
<StgValue><ssdm name="invec_15_V_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:27  %p_0_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V, i15 2794, i32 14158238)

]]></Node>
<StgValue><ssdm name="p_0_0_8_i"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:28  %p_0_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V, i15 4854, i32 5037430)

]]></Node>
<StgValue><ssdm name="p_0_0_9_i"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:29  %p_0_0_i_91 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V, i15 6149, i32 49363086)

]]></Node>
<StgValue><ssdm name="p_0_0_i_91"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:30  %p_0_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V, i15 4856, i32 1108476795)

]]></Node>
<StgValue><ssdm name="p_0_0_10_i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:31  %p_0_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V, i15 4120, i32 -620003337)

]]></Node>
<StgValue><ssdm name="p_0_0_11_i"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:32  %p_0_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V, i15 3048, i32 308602580)

]]></Node>
<StgValue><ssdm name="p_0_0_12_i"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:33  %p_0_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V, i15 6660, i32 107216489)

]]></Node>
<StgValue><ssdm name="p_0_0_13_i"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:34  %p_0_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V, i15 5800, i32 92858484)

]]></Node>
<StgValue><ssdm name="p_0_0_14_i"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:52  %p_013_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647_3, i15 2771, i32 4029751)

]]></Node>
<StgValue><ssdm name="p_013_0_i"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:53  %p_013_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V_1, i15 2708, i32 27400351)

]]></Node>
<StgValue><ssdm name="p_013_0_1_i"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:54  %p_013_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V_1, i15 4066, i32 386728028)

]]></Node>
<StgValue><ssdm name="p_013_0_2_i"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:55  %p_013_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V_1, i15 3465, i32 5840738)

]]></Node>
<StgValue><ssdm name="p_013_0_3_i"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:56  %p_013_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V_1, i15 9627, i32 31260899)

]]></Node>
<StgValue><ssdm name="p_013_0_4_i"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:57  %p_013_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V_1, i15 6176, i32 10858272)

]]></Node>
<StgValue><ssdm name="p_013_0_5_i"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:58  %p_013_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V_1, i15 4545, i32 317009887)

]]></Node>
<StgValue><ssdm name="p_013_0_6_i"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:59  %p_013_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V_1, i15 3146, i32 8681909)

]]></Node>
<StgValue><ssdm name="p_013_0_7_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:52  %p_013_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647_3, i15 2771, i32 4029751)

]]></Node>
<StgValue><ssdm name="p_013_0_i"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:53  %p_013_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V_1, i15 2708, i32 27400351)

]]></Node>
<StgValue><ssdm name="p_013_0_1_i"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:54  %p_013_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V_1, i15 4066, i32 386728028)

]]></Node>
<StgValue><ssdm name="p_013_0_2_i"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:55  %p_013_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V_1, i15 3465, i32 5840738)

]]></Node>
<StgValue><ssdm name="p_013_0_3_i"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:56  %p_013_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V_1, i15 9627, i32 31260899)

]]></Node>
<StgValue><ssdm name="p_013_0_4_i"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:57  %p_013_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V_1, i15 6176, i32 10858272)

]]></Node>
<StgValue><ssdm name="p_013_0_5_i"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:58  %p_013_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V_1, i15 4545, i32 317009887)

]]></Node>
<StgValue><ssdm name="p_013_0_6_i"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:59  %p_013_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V_1, i15 3146, i32 8681909)

]]></Node>
<StgValue><ssdm name="p_013_0_7_i"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:60  %p_013_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V_1, i15 2794, i32 14158238)

]]></Node>
<StgValue><ssdm name="p_013_0_8_i"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:61  %p_013_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V_1, i15 4854, i32 5037430)

]]></Node>
<StgValue><ssdm name="p_013_0_9_i"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:62  %p_013_0_i_92 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V_1, i15 6149, i32 49363086)

]]></Node>
<StgValue><ssdm name="p_013_0_i_92"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:63  %p_013_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V_1, i15 4856, i32 1108476795)

]]></Node>
<StgValue><ssdm name="p_013_0_10_i"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:64  %p_013_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V_1, i15 4120, i32 -620003337)

]]></Node>
<StgValue><ssdm name="p_013_0_11_i"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:65  %p_013_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V_1, i15 3048, i32 308602580)

]]></Node>
<StgValue><ssdm name="p_013_0_12_i"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:66  %p_013_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V_1, i15 6660, i32 107216489)

]]></Node>
<StgValue><ssdm name="p_013_0_13_i"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:67  %p_013_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V_1, i15 5800, i32 92858484)

]]></Node>
<StgValue><ssdm name="p_013_0_14_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:60  %p_013_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V_1, i15 2794, i32 14158238)

]]></Node>
<StgValue><ssdm name="p_013_0_8_i"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:61  %p_013_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V_1, i15 4854, i32 5037430)

]]></Node>
<StgValue><ssdm name="p_013_0_9_i"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:62  %p_013_0_i_92 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V_1, i15 6149, i32 49363086)

]]></Node>
<StgValue><ssdm name="p_013_0_i_92"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:63  %p_013_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V_1, i15 4856, i32 1108476795)

]]></Node>
<StgValue><ssdm name="p_013_0_10_i"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:64  %p_013_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V_1, i15 4120, i32 -620003337)

]]></Node>
<StgValue><ssdm name="p_013_0_11_i"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:65  %p_013_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V_1, i15 3048, i32 308602580)

]]></Node>
<StgValue><ssdm name="p_013_0_12_i"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:66  %p_013_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V_1, i15 6660, i32 107216489)

]]></Node>
<StgValue><ssdm name="p_013_0_13_i"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="15" op_3_bw="32">
<![CDATA[
hls_label_23:67  %p_013_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V_1, i15 5800, i32 92858484)

]]></Node>
<StgValue><ssdm name="p_013_0_14_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_23:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50022)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_23:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln248"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="128" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="4" op_20_bw="4" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="4" op_26_bw="4" op_27_bw="4" op_28_bw="4" op_29_bw="4" op_30_bw="4" op_31_bw="4" op_32_bw="4">
<![CDATA[
hls_label_23:68  %tmp_V_2 = call i128 @_ssdm_op_BitConcatenate.i128.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %p_013_0_14_i, i4 %p_013_0_13_i, i4 %p_013_0_12_i, i4 %p_013_0_11_i, i4 %p_013_0_10_i, i4 %p_013_0_i_92, i4 %p_013_0_9_i, i4 %p_013_0_8_i, i4 %p_013_0_7_i, i4 %p_013_0_6_i, i4 %p_013_0_5_i, i4 %p_013_0_4_i, i4 %p_013_0_3_i, i4 %p_013_0_2_i, i4 %p_013_0_1_i, i4 %p_013_0_i, i4 %p_0_0_14_i, i4 %p_0_0_13_i, i4 %p_0_0_12_i, i4 %p_0_0_11_i, i4 %p_0_0_10_i, i4 %p_0_0_i_91, i4 %p_0_0_9_i, i4 %p_0_0_8_i, i4 %p_0_0_7_i, i4 %p_0_0_6_i, i4 %p_0_0_5_i, i4 %p_0_0_4_i, i4 %p_0_0_3_i, i4 %p_0_0_2_i, i4 %p_0_0_1_i, i4 %p_0_0_i)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_23:69  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_2)

]]></Node>
<StgValue><ssdm name="write_ln272"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_23:70  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50022, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
hls_label_23:71  br label %.preheader202.0.i

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln291"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
