
oledtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d68  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001e20  08001e20  00011e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e60  08001e60  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001e60  08001e60  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e60  08001e60  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e60  08001e60  00011e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e64  08001e64  00011e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001e74  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001e74  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000077cf  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000187b  00000000  00000000  00027803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00029080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  00029770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013743  00000000  00000000  00029d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e34  00000000  00000000  0003d4cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00077924  00000000  00000000  000462ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bdc23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016b4  00000000  00000000  000bdc78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08001e08 	.word	0x08001e08

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08001e08 	.word	0x08001e08

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b086      	sub	sp, #24
 800021c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	0018      	movs	r0, r3
 8000222:	2314      	movs	r3, #20
 8000224:	001a      	movs	r2, r3
 8000226:	2100      	movs	r1, #0
 8000228:	f001 fde6 	bl	8001df8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800022c:	4b14      	ldr	r3, [pc, #80]	; (8000280 <MX_GPIO_Init+0x68>)
 800022e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000230:	4b13      	ldr	r3, [pc, #76]	; (8000280 <MX_GPIO_Init+0x68>)
 8000232:	2101      	movs	r1, #1
 8000234:	430a      	orrs	r2, r1
 8000236:	635a      	str	r2, [r3, #52]	; 0x34
 8000238:	4b11      	ldr	r3, [pc, #68]	; (8000280 <MX_GPIO_Init+0x68>)
 800023a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800023c:	2201      	movs	r2, #1
 800023e:	4013      	ands	r3, r2
 8000240:	603b      	str	r3, [r7, #0]
 8000242:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8000244:	23a0      	movs	r3, #160	; 0xa0
 8000246:	05db      	lsls	r3, r3, #23
 8000248:	2200      	movs	r2, #0
 800024a:	2138      	movs	r1, #56	; 0x38
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fc29 	bl	8000aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	2238      	movs	r2, #56	; 0x38
 8000256:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000258:	1d3b      	adds	r3, r7, #4
 800025a:	2201      	movs	r2, #1
 800025c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	2200      	movs	r2, #0
 8000262:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	2200      	movs	r2, #0
 8000268:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800026a:	1d3a      	adds	r2, r7, #4
 800026c:	23a0      	movs	r3, #160	; 0xa0
 800026e:	05db      	lsls	r3, r3, #23
 8000270:	0011      	movs	r1, r2
 8000272:	0018      	movs	r0, r3
 8000274:	f000 fab2 	bl	80007dc <HAL_GPIO_Init>

}
 8000278:	46c0      	nop			; (mov r8, r8)
 800027a:	46bd      	mov	sp, r7
 800027c:	b006      	add	sp, #24
 800027e:	bd80      	pop	{r7, pc}
 8000280:	40021000 	.word	0x40021000

08000284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000288:	f000 f94a 	bl	8000520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028c:	f000 f809 	bl	80002a2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000290:	f7ff ffc2 	bl	8000218 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000294:	f000 f852 	bl	800033c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();//OLEDÂàùÂßãÂå?
 8000298:	f001 fcfd 	bl	8001c96 <OLED_Init>
	OLED_Clear(); //OLEDÊ∏ÖÂ±è
 800029c:	f001 fcc4 	bl	8001c28 <OLED_Clear>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a0:	e7fe      	b.n	80002a0 <main+0x1c>

080002a2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a2:	b590      	push	{r4, r7, lr}
 80002a4:	b093      	sub	sp, #76	; 0x4c
 80002a6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a8:	2414      	movs	r4, #20
 80002aa:	193b      	adds	r3, r7, r4
 80002ac:	0018      	movs	r0, r3
 80002ae:	2334      	movs	r3, #52	; 0x34
 80002b0:	001a      	movs	r2, r3
 80002b2:	2100      	movs	r1, #0
 80002b4:	f001 fda0 	bl	8001df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	0018      	movs	r0, r3
 80002bc:	2310      	movs	r3, #16
 80002be:	001a      	movs	r2, r3
 80002c0:	2100      	movs	r1, #0
 80002c2:	f001 fd99 	bl	8001df8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002c6:	2380      	movs	r3, #128	; 0x80
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	0018      	movs	r0, r3
 80002cc:	f000 fc08 	bl	8000ae0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002d0:	193b      	adds	r3, r7, r4
 80002d2:	2202      	movs	r2, #2
 80002d4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d6:	193b      	adds	r3, r7, r4
 80002d8:	2280      	movs	r2, #128	; 0x80
 80002da:	0052      	lsls	r2, r2, #1
 80002dc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002de:	193b      	adds	r3, r7, r4
 80002e0:	2200      	movs	r2, #0
 80002e2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	2240      	movs	r2, #64	; 0x40
 80002e8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	2200      	movs	r2, #0
 80002ee:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	0018      	movs	r0, r3
 80002f4:	f000 fc34 	bl	8000b60 <HAL_RCC_OscConfig>
 80002f8:	1e03      	subs	r3, r0, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002fc:	f000 f819 	bl	8000332 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2207      	movs	r2, #7
 8000304:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2200      	movs	r2, #0
 800030a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030c:	1d3b      	adds	r3, r7, #4
 800030e:	2200      	movs	r2, #0
 8000310:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2200      	movs	r2, #0
 8000316:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2100      	movs	r1, #0
 800031c:	0018      	movs	r0, r3
 800031e:	f000 ff35 	bl	800118c <HAL_RCC_ClockConfig>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d001      	beq.n	800032a <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000326:	f000 f804 	bl	8000332 <Error_Handler>
  }
}
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b013      	add	sp, #76	; 0x4c
 8000330:	bd90      	pop	{r4, r7, pc}

08000332 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000332:	b580      	push	{r7, lr}
 8000334:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000336:	b672      	cpsid	i
}
 8000338:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800033a:	e7fe      	b.n	800033a <Error_Handler+0x8>

0800033c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000340:	4b1b      	ldr	r3, [pc, #108]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000342:	4a1c      	ldr	r2, [pc, #112]	; (80003b4 <MX_SPI1_Init+0x78>)
 8000344:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000346:	4b1a      	ldr	r3, [pc, #104]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000348:	2282      	movs	r2, #130	; 0x82
 800034a:	0052      	lsls	r2, r2, #1
 800034c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800034e:	4b18      	ldr	r3, [pc, #96]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000350:	2200      	movs	r2, #0
 8000352:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000354:	4b16      	ldr	r3, [pc, #88]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000356:	22e0      	movs	r2, #224	; 0xe0
 8000358:	00d2      	lsls	r2, r2, #3
 800035a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800035c:	4b14      	ldr	r3, [pc, #80]	; (80003b0 <MX_SPI1_Init+0x74>)
 800035e:	2200      	movs	r2, #0
 8000360:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000362:	4b13      	ldr	r3, [pc, #76]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000364:	2200      	movs	r2, #0
 8000366:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000368:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <MX_SPI1_Init+0x74>)
 800036a:	2280      	movs	r2, #128	; 0x80
 800036c:	0092      	lsls	r2, r2, #2
 800036e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000370:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000376:	4b0e      	ldr	r3, [pc, #56]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000378:	2200      	movs	r2, #0
 800037a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800037c:	4b0c      	ldr	r3, [pc, #48]	; (80003b0 <MX_SPI1_Init+0x74>)
 800037e:	2200      	movs	r2, #0
 8000380:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000382:	4b0b      	ldr	r3, [pc, #44]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000384:	2200      	movs	r2, #0
 8000386:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000388:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <MX_SPI1_Init+0x74>)
 800038a:	2207      	movs	r2, #7
 800038c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800038e:	4b08      	ldr	r3, [pc, #32]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <MX_SPI1_Init+0x74>)
 8000396:	2208      	movs	r2, #8
 8000398:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800039a:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <MX_SPI1_Init+0x74>)
 800039c:	0018      	movs	r0, r3
 800039e:	f001 f87f 	bl	80014a0 <HAL_SPI_Init>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80003a6:	f7ff ffc4 	bl	8000332 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000028 	.word	0x20000028
 80003b4:	40013000 	.word	0x40013000

080003b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80003b8:	b590      	push	{r4, r7, lr}
 80003ba:	b08b      	sub	sp, #44	; 0x2c
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c0:	2414      	movs	r4, #20
 80003c2:	193b      	adds	r3, r7, r4
 80003c4:	0018      	movs	r0, r3
 80003c6:	2314      	movs	r3, #20
 80003c8:	001a      	movs	r2, r3
 80003ca:	2100      	movs	r1, #0
 80003cc:	f001 fd14 	bl	8001df8 <memset>
  if(spiHandle->Instance==SPI1)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a1b      	ldr	r2, [pc, #108]	; (8000444 <HAL_SPI_MspInit+0x8c>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d130      	bne.n	800043c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003da:	4b1b      	ldr	r3, [pc, #108]	; (8000448 <HAL_SPI_MspInit+0x90>)
 80003dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003de:	4b1a      	ldr	r3, [pc, #104]	; (8000448 <HAL_SPI_MspInit+0x90>)
 80003e0:	2180      	movs	r1, #128	; 0x80
 80003e2:	0149      	lsls	r1, r1, #5
 80003e4:	430a      	orrs	r2, r1
 80003e6:	641a      	str	r2, [r3, #64]	; 0x40
 80003e8:	4b17      	ldr	r3, [pc, #92]	; (8000448 <HAL_SPI_MspInit+0x90>)
 80003ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003ec:	2380      	movs	r3, #128	; 0x80
 80003ee:	015b      	lsls	r3, r3, #5
 80003f0:	4013      	ands	r3, r2
 80003f2:	613b      	str	r3, [r7, #16]
 80003f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f6:	4b14      	ldr	r3, [pc, #80]	; (8000448 <HAL_SPI_MspInit+0x90>)
 80003f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003fa:	4b13      	ldr	r3, [pc, #76]	; (8000448 <HAL_SPI_MspInit+0x90>)
 80003fc:	2101      	movs	r1, #1
 80003fe:	430a      	orrs	r2, r1
 8000400:	635a      	str	r2, [r3, #52]	; 0x34
 8000402:	4b11      	ldr	r3, [pc, #68]	; (8000448 <HAL_SPI_MspInit+0x90>)
 8000404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000406:	2201      	movs	r2, #1
 8000408:	4013      	ands	r3, r2
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin|GPIO_PIN_6;
 800040e:	0021      	movs	r1, r4
 8000410:	187b      	adds	r3, r7, r1
 8000412:	2246      	movs	r2, #70	; 0x46
 8000414:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000416:	187b      	adds	r3, r7, r1
 8000418:	2202      	movs	r2, #2
 800041a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041c:	187b      	adds	r3, r7, r1
 800041e:	2200      	movs	r2, #0
 8000420:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000422:	187b      	adds	r3, r7, r1
 8000424:	2200      	movs	r2, #0
 8000426:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000428:	187b      	adds	r3, r7, r1
 800042a:	2200      	movs	r2, #0
 800042c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042e:	187a      	adds	r2, r7, r1
 8000430:	23a0      	movs	r3, #160	; 0xa0
 8000432:	05db      	lsls	r3, r3, #23
 8000434:	0011      	movs	r1, r2
 8000436:	0018      	movs	r0, r3
 8000438:	f000 f9d0 	bl	80007dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800043c:	46c0      	nop			; (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	b00b      	add	sp, #44	; 0x2c
 8000442:	bd90      	pop	{r4, r7, pc}
 8000444:	40013000 	.word	0x40013000
 8000448:	40021000 	.word	0x40021000

0800044c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <HAL_MspInit+0x44>)
 8000454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000456:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <HAL_MspInit+0x44>)
 8000458:	2101      	movs	r1, #1
 800045a:	430a      	orrs	r2, r1
 800045c:	641a      	str	r2, [r3, #64]	; 0x40
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_MspInit+0x44>)
 8000460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000462:	2201      	movs	r2, #1
 8000464:	4013      	ands	r3, r2
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046a:	4b09      	ldr	r3, [pc, #36]	; (8000490 <HAL_MspInit+0x44>)
 800046c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800046e:	4b08      	ldr	r3, [pc, #32]	; (8000490 <HAL_MspInit+0x44>)
 8000470:	2180      	movs	r1, #128	; 0x80
 8000472:	0549      	lsls	r1, r1, #21
 8000474:	430a      	orrs	r2, r1
 8000476:	63da      	str	r2, [r3, #60]	; 0x3c
 8000478:	4b05      	ldr	r3, [pc, #20]	; (8000490 <HAL_MspInit+0x44>)
 800047a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800047c:	2380      	movs	r3, #128	; 0x80
 800047e:	055b      	lsls	r3, r3, #21
 8000480:	4013      	ands	r3, r2
 8000482:	603b      	str	r3, [r7, #0]
 8000484:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	b002      	add	sp, #8
 800048c:	bd80      	pop	{r7, pc}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	40021000 	.word	0x40021000

08000494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000498:	e7fe      	b.n	8000498 <NMI_Handler+0x4>

0800049a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800049e:	e7fe      	b.n	800049e <HardFault_Handler+0x4>

080004a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004a4:	46c0      	nop			; (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}

080004aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004aa:	b580      	push	{r7, lr}
 80004ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b8:	f000 f89c 	bl	80005f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004bc:	46c0      	nop			; (mov r8, r8)
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
	...

080004c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004c4:	480d      	ldr	r0, [pc, #52]	; (80004fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80004c8:	f000 f825 	bl	8000516 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004cc:	480c      	ldr	r0, [pc, #48]	; (8000500 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ce:	490d      	ldr	r1, [pc, #52]	; (8000504 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <LoopForever+0xe>)
  movs r3, #0
 80004d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004d4:	e002      	b.n	80004dc <LoopCopyDataInit>

080004d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004da:	3304      	adds	r3, #4

080004dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004e0:	d3f9      	bcc.n	80004d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004e2:	4a0a      	ldr	r2, [pc, #40]	; (800050c <LoopForever+0x12>)
  ldr r4, =_ebss
 80004e4:	4c0a      	ldr	r4, [pc, #40]	; (8000510 <LoopForever+0x16>)
  movs r3, #0
 80004e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004e8:	e001      	b.n	80004ee <LoopFillZerobss>

080004ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ec:	3204      	adds	r2, #4

080004ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004f0:	d3fb      	bcc.n	80004ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004f2:	f001 fc5d 	bl	8001db0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80004f6:	f7ff fec5 	bl	8000284 <main>

080004fa <LoopForever>:

LoopForever:
  b LoopForever
 80004fa:	e7fe      	b.n	80004fa <LoopForever>
  ldr   r0, =_estack
 80004fc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000504:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000508:	08001e68 	.word	0x08001e68
  ldr r2, =_sbss
 800050c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000510:	20000090 	.word	0x20000090

08000514 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000514:	e7fe      	b.n	8000514 <ADC1_IRQHandler>

08000516 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000516:	b580      	push	{r7, lr}
 8000518:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000526:	1dfb      	adds	r3, r7, #7
 8000528:	2200      	movs	r2, #0
 800052a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800052c:	4b0b      	ldr	r3, [pc, #44]	; (800055c <HAL_Init+0x3c>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <HAL_Init+0x3c>)
 8000532:	2180      	movs	r1, #128	; 0x80
 8000534:	0049      	lsls	r1, r1, #1
 8000536:	430a      	orrs	r2, r1
 8000538:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800053a:	2003      	movs	r0, #3
 800053c:	f000 f810 	bl	8000560 <HAL_InitTick>
 8000540:	1e03      	subs	r3, r0, #0
 8000542:	d003      	beq.n	800054c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000544:	1dfb      	adds	r3, r7, #7
 8000546:	2201      	movs	r2, #1
 8000548:	701a      	strb	r2, [r3, #0]
 800054a:	e001      	b.n	8000550 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800054c:	f7ff ff7e 	bl	800044c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000550:	1dfb      	adds	r3, r7, #7
 8000552:	781b      	ldrb	r3, [r3, #0]
}
 8000554:	0018      	movs	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	b002      	add	sp, #8
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40022000 	.word	0x40022000

08000560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000560:	b590      	push	{r4, r7, lr}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000568:	230f      	movs	r3, #15
 800056a:	18fb      	adds	r3, r7, r3
 800056c:	2200      	movs	r2, #0
 800056e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000570:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <HAL_InitTick+0x88>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d02b      	beq.n	80005d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000578:	4b1c      	ldr	r3, [pc, #112]	; (80005ec <HAL_InitTick+0x8c>)
 800057a:	681c      	ldr	r4, [r3, #0]
 800057c:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <HAL_InitTick+0x88>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	0019      	movs	r1, r3
 8000582:	23fa      	movs	r3, #250	; 0xfa
 8000584:	0098      	lsls	r0, r3, #2
 8000586:	f7ff fdbb 	bl	8000100 <__udivsi3>
 800058a:	0003      	movs	r3, r0
 800058c:	0019      	movs	r1, r3
 800058e:	0020      	movs	r0, r4
 8000590:	f7ff fdb6 	bl	8000100 <__udivsi3>
 8000594:	0003      	movs	r3, r0
 8000596:	0018      	movs	r0, r3
 8000598:	f000 f913 	bl	80007c2 <HAL_SYSTICK_Config>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d112      	bne.n	80005c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2b03      	cmp	r3, #3
 80005a4:	d80a      	bhi.n	80005bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a6:	6879      	ldr	r1, [r7, #4]
 80005a8:	2301      	movs	r3, #1
 80005aa:	425b      	negs	r3, r3
 80005ac:	2200      	movs	r2, #0
 80005ae:	0018      	movs	r0, r3
 80005b0:	f000 f8f2 	bl	8000798 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <HAL_InitTick+0x90>)
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	e00d      	b.n	80005d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80005bc:	230f      	movs	r3, #15
 80005be:	18fb      	adds	r3, r7, r3
 80005c0:	2201      	movs	r2, #1
 80005c2:	701a      	strb	r2, [r3, #0]
 80005c4:	e008      	b.n	80005d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005c6:	230f      	movs	r3, #15
 80005c8:	18fb      	adds	r3, r7, r3
 80005ca:	2201      	movs	r2, #1
 80005cc:	701a      	strb	r2, [r3, #0]
 80005ce:	e003      	b.n	80005d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005d0:	230f      	movs	r3, #15
 80005d2:	18fb      	adds	r3, r7, r3
 80005d4:	2201      	movs	r2, #1
 80005d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80005d8:	230f      	movs	r3, #15
 80005da:	18fb      	adds	r3, r7, r3
 80005dc:	781b      	ldrb	r3, [r3, #0]
}
 80005de:	0018      	movs	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b005      	add	sp, #20
 80005e4:	bd90      	pop	{r4, r7, pc}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	20000008 	.word	0x20000008
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000004 	.word	0x20000004

080005f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005f8:	4b05      	ldr	r3, [pc, #20]	; (8000610 <HAL_IncTick+0x1c>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	001a      	movs	r2, r3
 80005fe:	4b05      	ldr	r3, [pc, #20]	; (8000614 <HAL_IncTick+0x20>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	18d2      	adds	r2, r2, r3
 8000604:	4b03      	ldr	r3, [pc, #12]	; (8000614 <HAL_IncTick+0x20>)
 8000606:	601a      	str	r2, [r3, #0]
}
 8000608:	46c0      	nop			; (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	20000008 	.word	0x20000008
 8000614:	2000008c 	.word	0x2000008c

08000618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  return uwTick;
 800061c:	4b02      	ldr	r3, [pc, #8]	; (8000628 <HAL_GetTick+0x10>)
 800061e:	681b      	ldr	r3, [r3, #0]
}
 8000620:	0018      	movs	r0, r3
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	2000008c 	.word	0x2000008c

0800062c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000634:	f7ff fff0 	bl	8000618 <HAL_GetTick>
 8000638:	0003      	movs	r3, r0
 800063a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	3301      	adds	r3, #1
 8000644:	d005      	beq.n	8000652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000646:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <HAL_Delay+0x44>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	001a      	movs	r2, r3
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	189b      	adds	r3, r3, r2
 8000650:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	f7ff ffe0 	bl	8000618 <HAL_GetTick>
 8000658:	0002      	movs	r2, r0
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	1ad3      	subs	r3, r2, r3
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	429a      	cmp	r2, r3
 8000662:	d8f7      	bhi.n	8000654 <HAL_Delay+0x28>
  {
  }
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	46bd      	mov	sp, r7
 800066a:	b004      	add	sp, #16
 800066c:	bd80      	pop	{r7, pc}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	20000008 	.word	0x20000008

08000674 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	0002      	movs	r2, r0
 800067c:	6039      	str	r1, [r7, #0]
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000682:	1dfb      	adds	r3, r7, #7
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b7f      	cmp	r3, #127	; 0x7f
 8000688:	d828      	bhi.n	80006dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800068a:	4a2f      	ldr	r2, [pc, #188]	; (8000748 <__NVIC_SetPriority+0xd4>)
 800068c:	1dfb      	adds	r3, r7, #7
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b25b      	sxtb	r3, r3
 8000692:	089b      	lsrs	r3, r3, #2
 8000694:	33c0      	adds	r3, #192	; 0xc0
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	589b      	ldr	r3, [r3, r2]
 800069a:	1dfa      	adds	r2, r7, #7
 800069c:	7812      	ldrb	r2, [r2, #0]
 800069e:	0011      	movs	r1, r2
 80006a0:	2203      	movs	r2, #3
 80006a2:	400a      	ands	r2, r1
 80006a4:	00d2      	lsls	r2, r2, #3
 80006a6:	21ff      	movs	r1, #255	; 0xff
 80006a8:	4091      	lsls	r1, r2
 80006aa:	000a      	movs	r2, r1
 80006ac:	43d2      	mvns	r2, r2
 80006ae:	401a      	ands	r2, r3
 80006b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	019b      	lsls	r3, r3, #6
 80006b6:	22ff      	movs	r2, #255	; 0xff
 80006b8:	401a      	ands	r2, r3
 80006ba:	1dfb      	adds	r3, r7, #7
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	0018      	movs	r0, r3
 80006c0:	2303      	movs	r3, #3
 80006c2:	4003      	ands	r3, r0
 80006c4:	00db      	lsls	r3, r3, #3
 80006c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006c8:	481f      	ldr	r0, [pc, #124]	; (8000748 <__NVIC_SetPriority+0xd4>)
 80006ca:	1dfb      	adds	r3, r7, #7
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	b25b      	sxtb	r3, r3
 80006d0:	089b      	lsrs	r3, r3, #2
 80006d2:	430a      	orrs	r2, r1
 80006d4:	33c0      	adds	r3, #192	; 0xc0
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006da:	e031      	b.n	8000740 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006dc:	4a1b      	ldr	r2, [pc, #108]	; (800074c <__NVIC_SetPriority+0xd8>)
 80006de:	1dfb      	adds	r3, r7, #7
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	0019      	movs	r1, r3
 80006e4:	230f      	movs	r3, #15
 80006e6:	400b      	ands	r3, r1
 80006e8:	3b08      	subs	r3, #8
 80006ea:	089b      	lsrs	r3, r3, #2
 80006ec:	3306      	adds	r3, #6
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	18d3      	adds	r3, r2, r3
 80006f2:	3304      	adds	r3, #4
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	1dfa      	adds	r2, r7, #7
 80006f8:	7812      	ldrb	r2, [r2, #0]
 80006fa:	0011      	movs	r1, r2
 80006fc:	2203      	movs	r2, #3
 80006fe:	400a      	ands	r2, r1
 8000700:	00d2      	lsls	r2, r2, #3
 8000702:	21ff      	movs	r1, #255	; 0xff
 8000704:	4091      	lsls	r1, r2
 8000706:	000a      	movs	r2, r1
 8000708:	43d2      	mvns	r2, r2
 800070a:	401a      	ands	r2, r3
 800070c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	019b      	lsls	r3, r3, #6
 8000712:	22ff      	movs	r2, #255	; 0xff
 8000714:	401a      	ands	r2, r3
 8000716:	1dfb      	adds	r3, r7, #7
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	0018      	movs	r0, r3
 800071c:	2303      	movs	r3, #3
 800071e:	4003      	ands	r3, r0
 8000720:	00db      	lsls	r3, r3, #3
 8000722:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000724:	4809      	ldr	r0, [pc, #36]	; (800074c <__NVIC_SetPriority+0xd8>)
 8000726:	1dfb      	adds	r3, r7, #7
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	001c      	movs	r4, r3
 800072c:	230f      	movs	r3, #15
 800072e:	4023      	ands	r3, r4
 8000730:	3b08      	subs	r3, #8
 8000732:	089b      	lsrs	r3, r3, #2
 8000734:	430a      	orrs	r2, r1
 8000736:	3306      	adds	r3, #6
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	18c3      	adds	r3, r0, r3
 800073c:	3304      	adds	r3, #4
 800073e:	601a      	str	r2, [r3, #0]
}
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	b003      	add	sp, #12
 8000746:	bd90      	pop	{r4, r7, pc}
 8000748:	e000e100 	.word	0xe000e100
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	1e5a      	subs	r2, r3, #1
 800075c:	2380      	movs	r3, #128	; 0x80
 800075e:	045b      	lsls	r3, r3, #17
 8000760:	429a      	cmp	r2, r3
 8000762:	d301      	bcc.n	8000768 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000764:	2301      	movs	r3, #1
 8000766:	e010      	b.n	800078a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000768:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <SysTick_Config+0x44>)
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	3a01      	subs	r2, #1
 800076e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000770:	2301      	movs	r3, #1
 8000772:	425b      	negs	r3, r3
 8000774:	2103      	movs	r1, #3
 8000776:	0018      	movs	r0, r3
 8000778:	f7ff ff7c 	bl	8000674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <SysTick_Config+0x44>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000782:	4b04      	ldr	r3, [pc, #16]	; (8000794 <SysTick_Config+0x44>)
 8000784:	2207      	movs	r2, #7
 8000786:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000788:	2300      	movs	r3, #0
}
 800078a:	0018      	movs	r0, r3
 800078c:	46bd      	mov	sp, r7
 800078e:	b002      	add	sp, #8
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	e000e010 	.word	0xe000e010

08000798 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	60b9      	str	r1, [r7, #8]
 80007a0:	607a      	str	r2, [r7, #4]
 80007a2:	210f      	movs	r1, #15
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	1c02      	adds	r2, r0, #0
 80007a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	b25b      	sxtb	r3, r3
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f7ff ff5d 	bl	8000674 <__NVIC_SetPriority>
}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	b004      	add	sp, #16
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b082      	sub	sp, #8
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	0018      	movs	r0, r3
 80007ce:	f7ff ffbf 	bl	8000750 <SysTick_Config>
 80007d2:	0003      	movs	r3, r0
}
 80007d4:	0018      	movs	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	b002      	add	sp, #8
 80007da:	bd80      	pop	{r7, pc}

080007dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ea:	e147      	b.n	8000a7c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2101      	movs	r1, #1
 80007f2:	697a      	ldr	r2, [r7, #20]
 80007f4:	4091      	lsls	r1, r2
 80007f6:	000a      	movs	r2, r1
 80007f8:	4013      	ands	r3, r2
 80007fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d100      	bne.n	8000804 <HAL_GPIO_Init+0x28>
 8000802:	e138      	b.n	8000a76 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	2203      	movs	r2, #3
 800080a:	4013      	ands	r3, r2
 800080c:	2b01      	cmp	r3, #1
 800080e:	d005      	beq.n	800081c <HAL_GPIO_Init+0x40>
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	2203      	movs	r2, #3
 8000816:	4013      	ands	r3, r2
 8000818:	2b02      	cmp	r3, #2
 800081a:	d130      	bne.n	800087e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	2203      	movs	r2, #3
 8000828:	409a      	lsls	r2, r3
 800082a:	0013      	movs	r3, r2
 800082c:	43da      	mvns	r2, r3
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	4013      	ands	r3, r2
 8000832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	68da      	ldr	r2, [r3, #12]
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	409a      	lsls	r2, r3
 800083e:	0013      	movs	r3, r2
 8000840:	693a      	ldr	r2, [r7, #16]
 8000842:	4313      	orrs	r3, r2
 8000844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	693a      	ldr	r2, [r7, #16]
 800084a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000852:	2201      	movs	r2, #1
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	409a      	lsls	r2, r3
 8000858:	0013      	movs	r3, r2
 800085a:	43da      	mvns	r2, r3
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	4013      	ands	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	091b      	lsrs	r3, r3, #4
 8000868:	2201      	movs	r2, #1
 800086a:	401a      	ands	r2, r3
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	409a      	lsls	r2, r3
 8000870:	0013      	movs	r3, r2
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	4313      	orrs	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	2203      	movs	r2, #3
 8000884:	4013      	ands	r3, r2
 8000886:	2b03      	cmp	r3, #3
 8000888:	d017      	beq.n	80008ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	68db      	ldr	r3, [r3, #12]
 800088e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	2203      	movs	r2, #3
 8000896:	409a      	lsls	r2, r3
 8000898:	0013      	movs	r3, r2
 800089a:	43da      	mvns	r2, r3
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	4013      	ands	r3, r2
 80008a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	689a      	ldr	r2, [r3, #8]
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	409a      	lsls	r2, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	2203      	movs	r2, #3
 80008c0:	4013      	ands	r3, r2
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d123      	bne.n	800090e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	08da      	lsrs	r2, r3, #3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	3208      	adds	r2, #8
 80008ce:	0092      	lsls	r2, r2, #2
 80008d0:	58d3      	ldr	r3, [r2, r3]
 80008d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	2207      	movs	r2, #7
 80008d8:	4013      	ands	r3, r2
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	220f      	movs	r2, #15
 80008de:	409a      	lsls	r2, r3
 80008e0:	0013      	movs	r3, r2
 80008e2:	43da      	mvns	r2, r3
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	4013      	ands	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	691a      	ldr	r2, [r3, #16]
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	2107      	movs	r1, #7
 80008f2:	400b      	ands	r3, r1
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	409a      	lsls	r2, r3
 80008f8:	0013      	movs	r3, r2
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	08da      	lsrs	r2, r3, #3
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3208      	adds	r2, #8
 8000908:	0092      	lsls	r2, r2, #2
 800090a:	6939      	ldr	r1, [r7, #16]
 800090c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	2203      	movs	r2, #3
 800091a:	409a      	lsls	r2, r3
 800091c:	0013      	movs	r3, r2
 800091e:	43da      	mvns	r2, r3
 8000920:	693b      	ldr	r3, [r7, #16]
 8000922:	4013      	ands	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	2203      	movs	r2, #3
 800092c:	401a      	ands	r2, r3
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	005b      	lsls	r3, r3, #1
 8000932:	409a      	lsls	r2, r3
 8000934:	0013      	movs	r3, r2
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	23c0      	movs	r3, #192	; 0xc0
 8000948:	029b      	lsls	r3, r3, #10
 800094a:	4013      	ands	r3, r2
 800094c:	d100      	bne.n	8000950 <HAL_GPIO_Init+0x174>
 800094e:	e092      	b.n	8000a76 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000950:	4a50      	ldr	r2, [pc, #320]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	089b      	lsrs	r3, r3, #2
 8000956:	3318      	adds	r3, #24
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	589b      	ldr	r3, [r3, r2]
 800095c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	2203      	movs	r2, #3
 8000962:	4013      	ands	r3, r2
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	220f      	movs	r2, #15
 8000968:	409a      	lsls	r2, r3
 800096a:	0013      	movs	r3, r2
 800096c:	43da      	mvns	r2, r3
 800096e:	693b      	ldr	r3, [r7, #16]
 8000970:	4013      	ands	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000974:	687a      	ldr	r2, [r7, #4]
 8000976:	23a0      	movs	r3, #160	; 0xa0
 8000978:	05db      	lsls	r3, r3, #23
 800097a:	429a      	cmp	r2, r3
 800097c:	d013      	beq.n	80009a6 <HAL_GPIO_Init+0x1ca>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a45      	ldr	r2, [pc, #276]	; (8000a98 <HAL_GPIO_Init+0x2bc>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d00d      	beq.n	80009a2 <HAL_GPIO_Init+0x1c6>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a44      	ldr	r2, [pc, #272]	; (8000a9c <HAL_GPIO_Init+0x2c0>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d007      	beq.n	800099e <HAL_GPIO_Init+0x1c2>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4a43      	ldr	r2, [pc, #268]	; (8000aa0 <HAL_GPIO_Init+0x2c4>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d101      	bne.n	800099a <HAL_GPIO_Init+0x1be>
 8000996:	2303      	movs	r3, #3
 8000998:	e006      	b.n	80009a8 <HAL_GPIO_Init+0x1cc>
 800099a:	2305      	movs	r3, #5
 800099c:	e004      	b.n	80009a8 <HAL_GPIO_Init+0x1cc>
 800099e:	2302      	movs	r3, #2
 80009a0:	e002      	b.n	80009a8 <HAL_GPIO_Init+0x1cc>
 80009a2:	2301      	movs	r3, #1
 80009a4:	e000      	b.n	80009a8 <HAL_GPIO_Init+0x1cc>
 80009a6:	2300      	movs	r3, #0
 80009a8:	697a      	ldr	r2, [r7, #20]
 80009aa:	2103      	movs	r1, #3
 80009ac:	400a      	ands	r2, r1
 80009ae:	00d2      	lsls	r2, r2, #3
 80009b0:	4093      	lsls	r3, r2
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80009b8:	4936      	ldr	r1, [pc, #216]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	089b      	lsrs	r3, r3, #2
 80009be:	3318      	adds	r3, #24
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80009c6:	4a33      	ldr	r2, [pc, #204]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 80009c8:	2380      	movs	r3, #128	; 0x80
 80009ca:	58d3      	ldr	r3, [r2, r3]
 80009cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	43da      	mvns	r2, r3
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	4013      	ands	r3, r2
 80009d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	685a      	ldr	r2, [r3, #4]
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	025b      	lsls	r3, r3, #9
 80009e0:	4013      	ands	r3, r2
 80009e2:	d003      	beq.n	80009ec <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009ec:	4929      	ldr	r1, [pc, #164]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 80009ee:	2280      	movs	r2, #128	; 0x80
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80009f4:	4a27      	ldr	r2, [pc, #156]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 80009f6:	2384      	movs	r3, #132	; 0x84
 80009f8:	58d3      	ldr	r3, [r2, r3]
 80009fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	43da      	mvns	r2, r3
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	4013      	ands	r3, r2
 8000a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	685a      	ldr	r2, [r3, #4]
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	029b      	lsls	r3, r3, #10
 8000a0e:	4013      	ands	r3, r2
 8000a10:	d003      	beq.n	8000a1a <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4313      	orrs	r3, r2
 8000a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a1a:	491e      	ldr	r1, [pc, #120]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 8000a1c:	2284      	movs	r2, #132	; 0x84
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a22:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	43da      	mvns	r2, r3
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	4013      	ands	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685a      	ldr	r2, [r3, #4]
 8000a36:	2380      	movs	r3, #128	; 0x80
 8000a38:	035b      	lsls	r3, r3, #13
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	d003      	beq.n	8000a46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a46:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	43da      	mvns	r2, r3
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685a      	ldr	r2, [r3, #4]
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	039b      	lsls	r3, r3, #14
 8000a64:	4013      	ands	r3, r2
 8000a66:	d003      	beq.n	8000a70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a70:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <HAL_GPIO_Init+0x2b8>)
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	40da      	lsrs	r2, r3
 8000a84:	1e13      	subs	r3, r2, #0
 8000a86:	d000      	beq.n	8000a8a <HAL_GPIO_Init+0x2ae>
 8000a88:	e6b0      	b.n	80007ec <HAL_GPIO_Init+0x10>
  }
}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	46c0      	nop			; (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	b006      	add	sp, #24
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40021800 	.word	0x40021800
 8000a98:	50000400 	.word	0x50000400
 8000a9c:	50000800 	.word	0x50000800
 8000aa0:	50000c00 	.word	0x50000c00

08000aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	0008      	movs	r0, r1
 8000aae:	0011      	movs	r1, r2
 8000ab0:	1cbb      	adds	r3, r7, #2
 8000ab2:	1c02      	adds	r2, r0, #0
 8000ab4:	801a      	strh	r2, [r3, #0]
 8000ab6:	1c7b      	adds	r3, r7, #1
 8000ab8:	1c0a      	adds	r2, r1, #0
 8000aba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000abc:	1c7b      	adds	r3, r7, #1
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d004      	beq.n	8000ace <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ac4:	1cbb      	adds	r3, r7, #2
 8000ac6:	881a      	ldrh	r2, [r3, #0]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000acc:	e003      	b.n	8000ad6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ace:	1cbb      	adds	r3, r7, #2
 8000ad0:	881a      	ldrh	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ad6:	46c0      	nop			; (mov r8, r8)
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b002      	add	sp, #8
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ae8:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a19      	ldr	r2, [pc, #100]	; (8000b54 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000aee:	4013      	ands	r3, r2
 8000af0:	0019      	movs	r1, r3
 8000af2:	4b17      	ldr	r3, [pc, #92]	; (8000b50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	430a      	orrs	r2, r1
 8000af8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000afa:	687a      	ldr	r2, [r7, #4]
 8000afc:	2380      	movs	r3, #128	; 0x80
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d11f      	bne.n	8000b44 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000b04:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	0013      	movs	r3, r2
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	189b      	adds	r3, r3, r2
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	4912      	ldr	r1, [pc, #72]	; (8000b5c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000b12:	0018      	movs	r0, r3
 8000b14:	f7ff faf4 	bl	8000100 <__udivsi3>
 8000b18:	0003      	movs	r3, r0
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b1e:	e008      	b.n	8000b32 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d003      	beq.n	8000b2e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	e001      	b.n	8000b32 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e009      	b.n	8000b46 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b32:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000b34:	695a      	ldr	r2, [r3, #20]
 8000b36:	2380      	movs	r3, #128	; 0x80
 8000b38:	00db      	lsls	r3, r3, #3
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d0ed      	beq.n	8000b20 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	0018      	movs	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b004      	add	sp, #16
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	40007000 	.word	0x40007000
 8000b54:	fffff9ff 	.word	0xfffff9ff
 8000b58:	20000000 	.word	0x20000000
 8000b5c:	000f4240 	.word	0x000f4240

08000b60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d101      	bne.n	8000b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e2f9      	b.n	8001166 <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2201      	movs	r2, #1
 8000b78:	4013      	ands	r3, r2
 8000b7a:	d100      	bne.n	8000b7e <HAL_RCC_OscConfig+0x1e>
 8000b7c:	e07c      	b.n	8000c78 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b7e:	4bc3      	ldr	r3, [pc, #780]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	2238      	movs	r2, #56	; 0x38
 8000b84:	4013      	ands	r3, r2
 8000b86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b88:	4bc0      	ldr	r3, [pc, #768]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	4013      	ands	r3, r2
 8000b90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	2b10      	cmp	r3, #16
 8000b96:	d102      	bne.n	8000b9e <HAL_RCC_OscConfig+0x3e>
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	d002      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	2b08      	cmp	r3, #8
 8000ba2:	d10b      	bne.n	8000bbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba4:	4bb9      	ldr	r3, [pc, #740]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	2380      	movs	r3, #128	; 0x80
 8000baa:	029b      	lsls	r3, r3, #10
 8000bac:	4013      	ands	r3, r2
 8000bae:	d062      	beq.n	8000c76 <HAL_RCC_OscConfig+0x116>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d15e      	bne.n	8000c76 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e2d4      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	685a      	ldr	r2, [r3, #4]
 8000bc0:	2380      	movs	r3, #128	; 0x80
 8000bc2:	025b      	lsls	r3, r3, #9
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d107      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x78>
 8000bc8:	4bb0      	ldr	r3, [pc, #704]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	4baf      	ldr	r3, [pc, #700]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000bce:	2180      	movs	r1, #128	; 0x80
 8000bd0:	0249      	lsls	r1, r1, #9
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	e020      	b.n	8000c1a <HAL_RCC_OscConfig+0xba>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685a      	ldr	r2, [r3, #4]
 8000bdc:	23a0      	movs	r3, #160	; 0xa0
 8000bde:	02db      	lsls	r3, r3, #11
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d10e      	bne.n	8000c02 <HAL_RCC_OscConfig+0xa2>
 8000be4:	4ba9      	ldr	r3, [pc, #676]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4ba8      	ldr	r3, [pc, #672]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000bea:	2180      	movs	r1, #128	; 0x80
 8000bec:	02c9      	lsls	r1, r1, #11
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	4ba6      	ldr	r3, [pc, #664]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	4ba5      	ldr	r3, [pc, #660]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	0249      	lsls	r1, r1, #9
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	e00b      	b.n	8000c1a <HAL_RCC_OscConfig+0xba>
 8000c02:	4ba2      	ldr	r3, [pc, #648]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	4ba1      	ldr	r3, [pc, #644]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c08:	49a1      	ldr	r1, [pc, #644]	; (8000e90 <HAL_RCC_OscConfig+0x330>)
 8000c0a:	400a      	ands	r2, r1
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	4b9f      	ldr	r3, [pc, #636]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	4b9e      	ldr	r3, [pc, #632]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c14:	499f      	ldr	r1, [pc, #636]	; (8000e94 <HAL_RCC_OscConfig+0x334>)
 8000c16:	400a      	ands	r2, r1
 8000c18:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d014      	beq.n	8000c4c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c22:	f7ff fcf9 	bl	8000618 <HAL_GetTick>
 8000c26:	0003      	movs	r3, r0
 8000c28:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c2a:	e008      	b.n	8000c3e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c2c:	f7ff fcf4 	bl	8000618 <HAL_GetTick>
 8000c30:	0002      	movs	r2, r0
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	2b64      	cmp	r3, #100	; 0x64
 8000c38:	d901      	bls.n	8000c3e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	e293      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c3e:	4b93      	ldr	r3, [pc, #588]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	2380      	movs	r3, #128	; 0x80
 8000c44:	029b      	lsls	r3, r3, #10
 8000c46:	4013      	ands	r3, r2
 8000c48:	d0f0      	beq.n	8000c2c <HAL_RCC_OscConfig+0xcc>
 8000c4a:	e015      	b.n	8000c78 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c4c:	f7ff fce4 	bl	8000618 <HAL_GetTick>
 8000c50:	0003      	movs	r3, r0
 8000c52:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c54:	e008      	b.n	8000c68 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c56:	f7ff fcdf 	bl	8000618 <HAL_GetTick>
 8000c5a:	0002      	movs	r2, r0
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	2b64      	cmp	r3, #100	; 0x64
 8000c62:	d901      	bls.n	8000c68 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000c64:	2303      	movs	r3, #3
 8000c66:	e27e      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c68:	4b88      	ldr	r3, [pc, #544]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	2380      	movs	r3, #128	; 0x80
 8000c6e:	029b      	lsls	r3, r3, #10
 8000c70:	4013      	ands	r3, r2
 8000c72:	d1f0      	bne.n	8000c56 <HAL_RCC_OscConfig+0xf6>
 8000c74:	e000      	b.n	8000c78 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c76:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2202      	movs	r2, #2
 8000c7e:	4013      	ands	r3, r2
 8000c80:	d100      	bne.n	8000c84 <HAL_RCC_OscConfig+0x124>
 8000c82:	e099      	b.n	8000db8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c84:	4b81      	ldr	r3, [pc, #516]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	2238      	movs	r2, #56	; 0x38
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c8e:	4b7f      	ldr	r3, [pc, #508]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	2203      	movs	r2, #3
 8000c94:	4013      	ands	r3, r2
 8000c96:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	2b10      	cmp	r3, #16
 8000c9c:	d102      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x144>
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d002      	beq.n	8000caa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d135      	bne.n	8000d16 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000caa:	4b78      	ldr	r3, [pc, #480]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	2380      	movs	r3, #128	; 0x80
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	d005      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x162>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d101      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e251      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cc2:	4b72      	ldr	r3, [pc, #456]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	4a74      	ldr	r2, [pc, #464]	; (8000e98 <HAL_RCC_OscConfig+0x338>)
 8000cc8:	4013      	ands	r3, r2
 8000cca:	0019      	movs	r1, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	021a      	lsls	r2, r3, #8
 8000cd2:	4b6e      	ldr	r3, [pc, #440]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d112      	bne.n	8000d04 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000cde:	4b6b      	ldr	r3, [pc, #428]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a6e      	ldr	r2, [pc, #440]	; (8000e9c <HAL_RCC_OscConfig+0x33c>)
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	0019      	movs	r1, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	691a      	ldr	r2, [r3, #16]
 8000cec:	4b67      	ldr	r3, [pc, #412]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000cf2:	4b66      	ldr	r3, [pc, #408]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	0adb      	lsrs	r3, r3, #11
 8000cf8:	2207      	movs	r2, #7
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	4a68      	ldr	r2, [pc, #416]	; (8000ea0 <HAL_RCC_OscConfig+0x340>)
 8000cfe:	40da      	lsrs	r2, r3
 8000d00:	4b68      	ldr	r3, [pc, #416]	; (8000ea4 <HAL_RCC_OscConfig+0x344>)
 8000d02:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d04:	4b68      	ldr	r3, [pc, #416]	; (8000ea8 <HAL_RCC_OscConfig+0x348>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff fc29 	bl	8000560 <HAL_InitTick>
 8000d0e:	1e03      	subs	r3, r0, #0
 8000d10:	d051      	beq.n	8000db6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000d12:	2301      	movs	r3, #1
 8000d14:	e227      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d030      	beq.n	8000d80 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d1e:	4b5b      	ldr	r3, [pc, #364]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a5e      	ldr	r2, [pc, #376]	; (8000e9c <HAL_RCC_OscConfig+0x33c>)
 8000d24:	4013      	ands	r3, r2
 8000d26:	0019      	movs	r1, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	691a      	ldr	r2, [r3, #16]
 8000d2c:	4b57      	ldr	r3, [pc, #348]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000d32:	4b56      	ldr	r3, [pc, #344]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	4b55      	ldr	r3, [pc, #340]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d38:	2180      	movs	r1, #128	; 0x80
 8000d3a:	0049      	lsls	r1, r1, #1
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d40:	f7ff fc6a 	bl	8000618 <HAL_GetTick>
 8000d44:	0003      	movs	r3, r0
 8000d46:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d48:	e008      	b.n	8000d5c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d4a:	f7ff fc65 	bl	8000618 <HAL_GetTick>
 8000d4e:	0002      	movs	r2, r0
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d901      	bls.n	8000d5c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	e204      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d5c:	4b4b      	ldr	r3, [pc, #300]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	4013      	ands	r3, r2
 8000d66:	d0f0      	beq.n	8000d4a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d68:	4b48      	ldr	r3, [pc, #288]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	4a4a      	ldr	r2, [pc, #296]	; (8000e98 <HAL_RCC_OscConfig+0x338>)
 8000d6e:	4013      	ands	r3, r2
 8000d70:	0019      	movs	r1, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	695b      	ldr	r3, [r3, #20]
 8000d76:	021a      	lsls	r2, r3, #8
 8000d78:	4b44      	ldr	r3, [pc, #272]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	e01b      	b.n	8000db8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000d80:	4b42      	ldr	r3, [pc, #264]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b41      	ldr	r3, [pc, #260]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000d86:	4949      	ldr	r1, [pc, #292]	; (8000eac <HAL_RCC_OscConfig+0x34c>)
 8000d88:	400a      	ands	r2, r1
 8000d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fc44 	bl	8000618 <HAL_GetTick>
 8000d90:	0003      	movs	r3, r0
 8000d92:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d94:	e008      	b.n	8000da8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d96:	f7ff fc3f 	bl	8000618 <HAL_GetTick>
 8000d9a:	0002      	movs	r2, r0
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e1de      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	4013      	ands	r3, r2
 8000db2:	d1f0      	bne.n	8000d96 <HAL_RCC_OscConfig+0x236>
 8000db4:	e000      	b.n	8000db8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000db6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2208      	movs	r2, #8
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	d047      	beq.n	8000e52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000dc2:	4b32      	ldr	r3, [pc, #200]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	2238      	movs	r2, #56	; 0x38
 8000dc8:	4013      	ands	r3, r2
 8000dca:	2b18      	cmp	r3, #24
 8000dcc:	d10a      	bne.n	8000de4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000dce:	4b2f      	ldr	r3, [pc, #188]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	d03c      	beq.n	8000e52 <HAL_RCC_OscConfig+0x2f2>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d138      	bne.n	8000e52 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e1c0      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d019      	beq.n	8000e20 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000dec:	4b27      	ldr	r3, [pc, #156]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000dee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000df0:	4b26      	ldr	r3, [pc, #152]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000df2:	2101      	movs	r1, #1
 8000df4:	430a      	orrs	r2, r1
 8000df6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000df8:	f7ff fc0e 	bl	8000618 <HAL_GetTick>
 8000dfc:	0003      	movs	r3, r0
 8000dfe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e00:	e008      	b.n	8000e14 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e02:	f7ff fc09 	bl	8000618 <HAL_GetTick>
 8000e06:	0002      	movs	r2, r0
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d901      	bls.n	8000e14 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000e10:	2303      	movs	r3, #3
 8000e12:	e1a8      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e14:	4b1d      	ldr	r3, [pc, #116]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000e16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e18:	2202      	movs	r2, #2
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d0f1      	beq.n	8000e02 <HAL_RCC_OscConfig+0x2a2>
 8000e1e:	e018      	b.n	8000e52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000e20:	4b1a      	ldr	r3, [pc, #104]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000e22:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e24:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000e26:	2101      	movs	r1, #1
 8000e28:	438a      	bics	r2, r1
 8000e2a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e2c:	f7ff fbf4 	bl	8000618 <HAL_GetTick>
 8000e30:	0003      	movs	r3, r0
 8000e32:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e34:	e008      	b.n	8000e48 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e36:	f7ff fbef 	bl	8000618 <HAL_GetTick>
 8000e3a:	0002      	movs	r2, r0
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d901      	bls.n	8000e48 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000e44:	2303      	movs	r3, #3
 8000e46:	e18e      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e48:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d1f1      	bne.n	8000e36 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2204      	movs	r2, #4
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d100      	bne.n	8000e5e <HAL_RCC_OscConfig+0x2fe>
 8000e5c:	e0c6      	b.n	8000fec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e5e:	231f      	movs	r3, #31
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000e66:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	2238      	movs	r2, #56	; 0x38
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	2b20      	cmp	r3, #32
 8000e70:	d11e      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_RCC_OscConfig+0x32c>)
 8000e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e76:	2202      	movs	r2, #2
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d100      	bne.n	8000e7e <HAL_RCC_OscConfig+0x31e>
 8000e7c:	e0b6      	b.n	8000fec <HAL_RCC_OscConfig+0x48c>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d000      	beq.n	8000e88 <HAL_RCC_OscConfig+0x328>
 8000e86:	e0b1      	b.n	8000fec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	e16c      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	fffeffff 	.word	0xfffeffff
 8000e94:	fffbffff 	.word	0xfffbffff
 8000e98:	ffff80ff 	.word	0xffff80ff
 8000e9c:	ffffc7ff 	.word	0xffffc7ff
 8000ea0:	00f42400 	.word	0x00f42400
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	20000004 	.word	0x20000004
 8000eac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000eb0:	4baf      	ldr	r3, [pc, #700]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000eb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000eb4:	2380      	movs	r3, #128	; 0x80
 8000eb6:	055b      	lsls	r3, r3, #21
 8000eb8:	4013      	ands	r3, r2
 8000eba:	d101      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x360>
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e000      	b.n	8000ec2 <HAL_RCC_OscConfig+0x362>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d011      	beq.n	8000eea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	4baa      	ldr	r3, [pc, #680]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000ec8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000eca:	4ba9      	ldr	r3, [pc, #676]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000ecc:	2180      	movs	r1, #128	; 0x80
 8000ece:	0549      	lsls	r1, r1, #21
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ed4:	4ba6      	ldr	r3, [pc, #664]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000ed6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ed8:	2380      	movs	r3, #128	; 0x80
 8000eda:	055b      	lsls	r3, r3, #21
 8000edc:	4013      	ands	r3, r2
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000ee2:	231f      	movs	r3, #31
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eea:	4ba2      	ldr	r3, [pc, #648]	; (8001174 <HAL_RCC_OscConfig+0x614>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	2380      	movs	r3, #128	; 0x80
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	d11a      	bne.n	8000f2c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ef6:	4b9f      	ldr	r3, [pc, #636]	; (8001174 <HAL_RCC_OscConfig+0x614>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b9e      	ldr	r3, [pc, #632]	; (8001174 <HAL_RCC_OscConfig+0x614>)
 8000efc:	2180      	movs	r1, #128	; 0x80
 8000efe:	0049      	lsls	r1, r1, #1
 8000f00:	430a      	orrs	r2, r1
 8000f02:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000f04:	f7ff fb88 	bl	8000618 <HAL_GetTick>
 8000f08:	0003      	movs	r3, r0
 8000f0a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f0c:	e008      	b.n	8000f20 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f0e:	f7ff fb83 	bl	8000618 <HAL_GetTick>
 8000f12:	0002      	movs	r2, r0
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e122      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f20:	4b94      	ldr	r3, [pc, #592]	; (8001174 <HAL_RCC_OscConfig+0x614>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	2380      	movs	r3, #128	; 0x80
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	4013      	ands	r3, r2
 8000f2a:	d0f0      	beq.n	8000f0e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d106      	bne.n	8000f42 <HAL_RCC_OscConfig+0x3e2>
 8000f34:	4b8e      	ldr	r3, [pc, #568]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f38:	4b8d      	ldr	r3, [pc, #564]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f40:	e01c      	b.n	8000f7c <HAL_RCC_OscConfig+0x41c>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	2b05      	cmp	r3, #5
 8000f48:	d10c      	bne.n	8000f64 <HAL_RCC_OscConfig+0x404>
 8000f4a:	4b89      	ldr	r3, [pc, #548]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f4e:	4b88      	ldr	r3, [pc, #544]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f50:	2104      	movs	r1, #4
 8000f52:	430a      	orrs	r2, r1
 8000f54:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f56:	4b86      	ldr	r3, [pc, #536]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f5a:	4b85      	ldr	r3, [pc, #532]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f62:	e00b      	b.n	8000f7c <HAL_RCC_OscConfig+0x41c>
 8000f64:	4b82      	ldr	r3, [pc, #520]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f68:	4b81      	ldr	r3, [pc, #516]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	438a      	bics	r2, r1
 8000f6e:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f70:	4b7f      	ldr	r3, [pc, #508]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f74:	4b7e      	ldr	r3, [pc, #504]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000f76:	2104      	movs	r1, #4
 8000f78:	438a      	bics	r2, r1
 8000f7a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d014      	beq.n	8000fae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f84:	f7ff fb48 	bl	8000618 <HAL_GetTick>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f8c:	e009      	b.n	8000fa2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f8e:	f7ff fb43 	bl	8000618 <HAL_GetTick>
 8000f92:	0002      	movs	r2, r0
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	4a77      	ldr	r2, [pc, #476]	; (8001178 <HAL_RCC_OscConfig+0x618>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e0e1      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fa2:	4b73      	ldr	r3, [pc, #460]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	4013      	ands	r3, r2
 8000faa:	d0f0      	beq.n	8000f8e <HAL_RCC_OscConfig+0x42e>
 8000fac:	e013      	b.n	8000fd6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fae:	f7ff fb33 	bl	8000618 <HAL_GetTick>
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fb6:	e009      	b.n	8000fcc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fb8:	f7ff fb2e 	bl	8000618 <HAL_GetTick>
 8000fbc:	0002      	movs	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	4a6d      	ldr	r2, [pc, #436]	; (8001178 <HAL_RCC_OscConfig+0x618>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e0cc      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fcc:	4b68      	ldr	r3, [pc, #416]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fd0:	2202      	movs	r2, #2
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	d1f0      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000fd6:	231f      	movs	r3, #31
 8000fd8:	18fb      	adds	r3, r7, r3
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d105      	bne.n	8000fec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000fe0:	4b63      	ldr	r3, [pc, #396]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000fe2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fe4:	4b62      	ldr	r3, [pc, #392]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000fe6:	4965      	ldr	r1, [pc, #404]	; (800117c <HAL_RCC_OscConfig+0x61c>)
 8000fe8:	400a      	ands	r2, r1
 8000fea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	69db      	ldr	r3, [r3, #28]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d100      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x496>
 8000ff4:	e0b6      	b.n	8001164 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ff6:	4b5e      	ldr	r3, [pc, #376]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	2238      	movs	r2, #56	; 0x38
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	2b10      	cmp	r3, #16
 8001000:	d100      	bne.n	8001004 <HAL_RCC_OscConfig+0x4a4>
 8001002:	e07e      	b.n	8001102 <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	69db      	ldr	r3, [r3, #28]
 8001008:	2b02      	cmp	r3, #2
 800100a:	d153      	bne.n	80010b4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800100c:	4b58      	ldr	r3, [pc, #352]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b57      	ldr	r3, [pc, #348]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001012:	495b      	ldr	r1, [pc, #364]	; (8001180 <HAL_RCC_OscConfig+0x620>)
 8001014:	400a      	ands	r2, r1
 8001016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001018:	f7ff fafe 	bl	8000618 <HAL_GetTick>
 800101c:	0003      	movs	r3, r0
 800101e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001022:	f7ff faf9 	bl	8000618 <HAL_GetTick>
 8001026:	0002      	movs	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e098      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001034:	4b4e      	ldr	r3, [pc, #312]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	049b      	lsls	r3, r3, #18
 800103c:	4013      	ands	r3, r2
 800103e:	d1f0      	bne.n	8001022 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001040:	4b4b      	ldr	r3, [pc, #300]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	4a4f      	ldr	r2, [pc, #316]	; (8001184 <HAL_RCC_OscConfig+0x624>)
 8001046:	4013      	ands	r3, r2
 8001048:	0019      	movs	r1, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a1a      	ldr	r2, [r3, #32]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001052:	431a      	orrs	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001058:	021b      	lsls	r3, r3, #8
 800105a:	431a      	orrs	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001060:	431a      	orrs	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	431a      	orrs	r2, r3
 8001068:	4b41      	ldr	r3, [pc, #260]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 800106a:	430a      	orrs	r2, r1
 800106c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800106e:	4b40      	ldr	r3, [pc, #256]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b3f      	ldr	r3, [pc, #252]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001074:	2180      	movs	r1, #128	; 0x80
 8001076:	0449      	lsls	r1, r1, #17
 8001078:	430a      	orrs	r2, r1
 800107a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800107c:	4b3c      	ldr	r3, [pc, #240]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 800107e:	68da      	ldr	r2, [r3, #12]
 8001080:	4b3b      	ldr	r3, [pc, #236]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001082:	2180      	movs	r1, #128	; 0x80
 8001084:	0549      	lsls	r1, r1, #21
 8001086:	430a      	orrs	r2, r1
 8001088:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800108a:	f7ff fac5 	bl	8000618 <HAL_GetTick>
 800108e:	0003      	movs	r3, r0
 8001090:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001094:	f7ff fac0 	bl	8000618 <HAL_GetTick>
 8001098:	0002      	movs	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e05f      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010a6:	4b32      	ldr	r3, [pc, #200]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	2380      	movs	r3, #128	; 0x80
 80010ac:	049b      	lsls	r3, r3, #18
 80010ae:	4013      	ands	r3, r2
 80010b0:	d0f0      	beq.n	8001094 <HAL_RCC_OscConfig+0x534>
 80010b2:	e057      	b.n	8001164 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010b4:	4b2e      	ldr	r3, [pc, #184]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b2d      	ldr	r3, [pc, #180]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010ba:	4931      	ldr	r1, [pc, #196]	; (8001180 <HAL_RCC_OscConfig+0x620>)
 80010bc:	400a      	ands	r2, r1
 80010be:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80010c0:	4b2b      	ldr	r3, [pc, #172]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010c2:	68da      	ldr	r2, [r3, #12]
 80010c4:	4b2a      	ldr	r3, [pc, #168]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010c6:	2103      	movs	r1, #3
 80010c8:	438a      	bics	r2, r1
 80010ca:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80010cc:	4b28      	ldr	r3, [pc, #160]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010ce:	68da      	ldr	r2, [r3, #12]
 80010d0:	4b27      	ldr	r3, [pc, #156]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010d2:	492d      	ldr	r1, [pc, #180]	; (8001188 <HAL_RCC_OscConfig+0x628>)
 80010d4:	400a      	ands	r2, r1
 80010d6:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d8:	f7ff fa9e 	bl	8000618 <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e2:	f7ff fa99 	bl	8000618 <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e038      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010f4:	4b1e      	ldr	r3, [pc, #120]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	2380      	movs	r3, #128	; 0x80
 80010fa:	049b      	lsls	r3, r3, #18
 80010fc:	4013      	ands	r3, r2
 80010fe:	d1f0      	bne.n	80010e2 <HAL_RCC_OscConfig+0x582>
 8001100:	e030      	b.n	8001164 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d101      	bne.n	800110e <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e02b      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800110e:	4b18      	ldr	r3, [pc, #96]	; (8001170 <HAL_RCC_OscConfig+0x610>)
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2203      	movs	r2, #3
 8001118:	401a      	ands	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	429a      	cmp	r2, r3
 8001120:	d11e      	bne.n	8001160 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	2270      	movs	r2, #112	; 0x70
 8001126:	401a      	ands	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800112c:	429a      	cmp	r2, r3
 800112e:	d117      	bne.n	8001160 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	23fe      	movs	r3, #254	; 0xfe
 8001134:	01db      	lsls	r3, r3, #7
 8001136:	401a      	ands	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800113c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800113e:	429a      	cmp	r2, r3
 8001140:	d10e      	bne.n	8001160 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	23f8      	movs	r3, #248	; 0xf8
 8001146:	039b      	lsls	r3, r3, #14
 8001148:	401a      	ands	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800114e:	429a      	cmp	r2, r3
 8001150:	d106      	bne.n	8001160 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	0f5b      	lsrs	r3, r3, #29
 8001156:	075a      	lsls	r2, r3, #29
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800115c:	429a      	cmp	r2, r3
 800115e:	d001      	beq.n	8001164 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	e000      	b.n	8001166 <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	0018      	movs	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	b008      	add	sp, #32
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	40021000 	.word	0x40021000
 8001174:	40007000 	.word	0x40007000
 8001178:	00001388 	.word	0x00001388
 800117c:	efffffff 	.word	0xefffffff
 8001180:	feffffff 	.word	0xfeffffff
 8001184:	1fc1808c 	.word	0x1fc1808c
 8001188:	effeffff 	.word	0xeffeffff

0800118c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d101      	bne.n	80011a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	e0e9      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011a0:	4b76      	ldr	r3, [pc, #472]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2207      	movs	r2, #7
 80011a6:	4013      	ands	r3, r2
 80011a8:	683a      	ldr	r2, [r7, #0]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d91e      	bls.n	80011ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ae:	4b73      	ldr	r3, [pc, #460]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2207      	movs	r2, #7
 80011b4:	4393      	bics	r3, r2
 80011b6:	0019      	movs	r1, r3
 80011b8:	4b70      	ldr	r3, [pc, #448]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	430a      	orrs	r2, r1
 80011be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80011c0:	f7ff fa2a 	bl	8000618 <HAL_GetTick>
 80011c4:	0003      	movs	r3, r0
 80011c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011c8:	e009      	b.n	80011de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ca:	f7ff fa25 	bl	8000618 <HAL_GetTick>
 80011ce:	0002      	movs	r2, r0
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	4a6a      	ldr	r2, [pc, #424]	; (8001380 <HAL_RCC_ClockConfig+0x1f4>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e0ca      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011de:	4b67      	ldr	r3, [pc, #412]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2207      	movs	r2, #7
 80011e4:	4013      	ands	r3, r2
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d1ee      	bne.n	80011ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2202      	movs	r2, #2
 80011f2:	4013      	ands	r3, r2
 80011f4:	d015      	beq.n	8001222 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2204      	movs	r2, #4
 80011fc:	4013      	ands	r3, r2
 80011fe:	d006      	beq.n	800120e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001200:	4b60      	ldr	r3, [pc, #384]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001202:	689a      	ldr	r2, [r3, #8]
 8001204:	4b5f      	ldr	r3, [pc, #380]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001206:	21e0      	movs	r1, #224	; 0xe0
 8001208:	01c9      	lsls	r1, r1, #7
 800120a:	430a      	orrs	r2, r1
 800120c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800120e:	4b5d      	ldr	r3, [pc, #372]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	4a5d      	ldr	r2, [pc, #372]	; (8001388 <HAL_RCC_ClockConfig+0x1fc>)
 8001214:	4013      	ands	r3, r2
 8001216:	0019      	movs	r1, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	4b59      	ldr	r3, [pc, #356]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 800121e:	430a      	orrs	r2, r1
 8001220:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2201      	movs	r2, #1
 8001228:	4013      	ands	r3, r2
 800122a:	d057      	beq.n	80012dc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d107      	bne.n	8001244 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	029b      	lsls	r3, r3, #10
 800123c:	4013      	ands	r3, r2
 800123e:	d12b      	bne.n	8001298 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e097      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b02      	cmp	r3, #2
 800124a:	d107      	bne.n	800125c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800124c:	4b4d      	ldr	r3, [pc, #308]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	049b      	lsls	r3, r3, #18
 8001254:	4013      	ands	r3, r2
 8001256:	d11f      	bne.n	8001298 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e08b      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d107      	bne.n	8001274 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001264:	4b47      	ldr	r3, [pc, #284]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	4013      	ands	r3, r2
 800126e:	d113      	bne.n	8001298 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e07f      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b03      	cmp	r3, #3
 800127a:	d106      	bne.n	800128a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800127c:	4b41      	ldr	r3, [pc, #260]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 800127e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001280:	2202      	movs	r2, #2
 8001282:	4013      	ands	r3, r2
 8001284:	d108      	bne.n	8001298 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e074      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800128a:	4b3e      	ldr	r3, [pc, #248]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 800128c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800128e:	2202      	movs	r2, #2
 8001290:	4013      	ands	r3, r2
 8001292:	d101      	bne.n	8001298 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e06d      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001298:	4b3a      	ldr	r3, [pc, #232]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	2207      	movs	r2, #7
 800129e:	4393      	bics	r3, r2
 80012a0:	0019      	movs	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	4b37      	ldr	r3, [pc, #220]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 80012a8:	430a      	orrs	r2, r1
 80012aa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012ac:	f7ff f9b4 	bl	8000618 <HAL_GetTick>
 80012b0:	0003      	movs	r3, r0
 80012b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012b4:	e009      	b.n	80012ca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012b6:	f7ff f9af 	bl	8000618 <HAL_GetTick>
 80012ba:	0002      	movs	r2, r0
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	4a2f      	ldr	r2, [pc, #188]	; (8001380 <HAL_RCC_ClockConfig+0x1f4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e054      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ca:	4b2e      	ldr	r3, [pc, #184]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	2238      	movs	r2, #56	; 0x38
 80012d0:	401a      	ands	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	429a      	cmp	r2, r3
 80012da:	d1ec      	bne.n	80012b6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012dc:	4b27      	ldr	r3, [pc, #156]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2207      	movs	r2, #7
 80012e2:	4013      	ands	r3, r2
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d21e      	bcs.n	8001328 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ea:	4b24      	ldr	r3, [pc, #144]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2207      	movs	r2, #7
 80012f0:	4393      	bics	r3, r2
 80012f2:	0019      	movs	r1, r3
 80012f4:	4b21      	ldr	r3, [pc, #132]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	430a      	orrs	r2, r1
 80012fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012fc:	f7ff f98c 	bl	8000618 <HAL_GetTick>
 8001300:	0003      	movs	r3, r0
 8001302:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001304:	e009      	b.n	800131a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001306:	f7ff f987 	bl	8000618 <HAL_GetTick>
 800130a:	0002      	movs	r2, r0
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	4a1b      	ldr	r2, [pc, #108]	; (8001380 <HAL_RCC_ClockConfig+0x1f4>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d901      	bls.n	800131a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e02c      	b.n	8001374 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800131a:	4b18      	ldr	r3, [pc, #96]	; (800137c <HAL_RCC_ClockConfig+0x1f0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2207      	movs	r2, #7
 8001320:	4013      	ands	r3, r2
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	429a      	cmp	r2, r3
 8001326:	d1ee      	bne.n	8001306 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2204      	movs	r2, #4
 800132e:	4013      	ands	r3, r2
 8001330:	d009      	beq.n	8001346 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001332:	4b14      	ldr	r3, [pc, #80]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	4a15      	ldr	r2, [pc, #84]	; (800138c <HAL_RCC_ClockConfig+0x200>)
 8001338:	4013      	ands	r3, r2
 800133a:	0019      	movs	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	68da      	ldr	r2, [r3, #12]
 8001340:	4b10      	ldr	r3, [pc, #64]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 8001342:	430a      	orrs	r2, r1
 8001344:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001346:	f000 f829 	bl	800139c <HAL_RCC_GetSysClockFreq>
 800134a:	0001      	movs	r1, r0
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <HAL_RCC_ClockConfig+0x1f8>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	220f      	movs	r2, #15
 8001354:	401a      	ands	r2, r3
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <HAL_RCC_ClockConfig+0x204>)
 8001358:	0092      	lsls	r2, r2, #2
 800135a:	58d3      	ldr	r3, [r2, r3]
 800135c:	221f      	movs	r2, #31
 800135e:	4013      	ands	r3, r2
 8001360:	000a      	movs	r2, r1
 8001362:	40da      	lsrs	r2, r3
 8001364:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_ClockConfig+0x208>)
 8001366:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001368:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <HAL_RCC_ClockConfig+0x20c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	0018      	movs	r0, r3
 800136e:	f7ff f8f7 	bl	8000560 <HAL_InitTick>
 8001372:	0003      	movs	r3, r0
}
 8001374:	0018      	movs	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	b004      	add	sp, #16
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40022000 	.word	0x40022000
 8001380:	00001388 	.word	0x00001388
 8001384:	40021000 	.word	0x40021000
 8001388:	fffff0ff 	.word	0xfffff0ff
 800138c:	ffff8fff 	.word	0xffff8fff
 8001390:	08001e20 	.word	0x08001e20
 8001394:	20000000 	.word	0x20000000
 8001398:	20000004 	.word	0x20000004

0800139c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013a2:	4b3c      	ldr	r3, [pc, #240]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	2238      	movs	r2, #56	; 0x38
 80013a8:	4013      	ands	r3, r2
 80013aa:	d10f      	bne.n	80013cc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80013ac:	4b39      	ldr	r3, [pc, #228]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	0adb      	lsrs	r3, r3, #11
 80013b2:	2207      	movs	r2, #7
 80013b4:	4013      	ands	r3, r2
 80013b6:	2201      	movs	r2, #1
 80013b8:	409a      	lsls	r2, r3
 80013ba:	0013      	movs	r3, r2
 80013bc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80013be:	6839      	ldr	r1, [r7, #0]
 80013c0:	4835      	ldr	r0, [pc, #212]	; (8001498 <HAL_RCC_GetSysClockFreq+0xfc>)
 80013c2:	f7fe fe9d 	bl	8000100 <__udivsi3>
 80013c6:	0003      	movs	r3, r0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	e05d      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013cc:	4b31      	ldr	r3, [pc, #196]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	2238      	movs	r2, #56	; 0x38
 80013d2:	4013      	ands	r3, r2
 80013d4:	2b08      	cmp	r3, #8
 80013d6:	d102      	bne.n	80013de <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80013d8:	4b30      	ldr	r3, [pc, #192]	; (800149c <HAL_RCC_GetSysClockFreq+0x100>)
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	e054      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013de:	4b2d      	ldr	r3, [pc, #180]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2238      	movs	r2, #56	; 0x38
 80013e4:	4013      	ands	r3, r2
 80013e6:	2b10      	cmp	r3, #16
 80013e8:	d138      	bne.n	800145c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80013ea:	4b2a      	ldr	r3, [pc, #168]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	2203      	movs	r2, #3
 80013f0:	4013      	ands	r3, r2
 80013f2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013f4:	4b27      	ldr	r3, [pc, #156]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	091b      	lsrs	r3, r3, #4
 80013fa:	2207      	movs	r2, #7
 80013fc:	4013      	ands	r3, r2
 80013fe:	3301      	adds	r3, #1
 8001400:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2b03      	cmp	r3, #3
 8001406:	d10d      	bne.n	8001424 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001408:	68b9      	ldr	r1, [r7, #8]
 800140a:	4824      	ldr	r0, [pc, #144]	; (800149c <HAL_RCC_GetSysClockFreq+0x100>)
 800140c:	f7fe fe78 	bl	8000100 <__udivsi3>
 8001410:	0003      	movs	r3, r0
 8001412:	0019      	movs	r1, r3
 8001414:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	0a1b      	lsrs	r3, r3, #8
 800141a:	227f      	movs	r2, #127	; 0x7f
 800141c:	4013      	ands	r3, r2
 800141e:	434b      	muls	r3, r1
 8001420:	617b      	str	r3, [r7, #20]
        break;
 8001422:	e00d      	b.n	8001440 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001424:	68b9      	ldr	r1, [r7, #8]
 8001426:	481c      	ldr	r0, [pc, #112]	; (8001498 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001428:	f7fe fe6a 	bl	8000100 <__udivsi3>
 800142c:	0003      	movs	r3, r0
 800142e:	0019      	movs	r1, r3
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	0a1b      	lsrs	r3, r3, #8
 8001436:	227f      	movs	r2, #127	; 0x7f
 8001438:	4013      	ands	r3, r2
 800143a:	434b      	muls	r3, r1
 800143c:	617b      	str	r3, [r7, #20]
        break;
 800143e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001440:	4b14      	ldr	r3, [pc, #80]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0f5b      	lsrs	r3, r3, #29
 8001446:	2207      	movs	r2, #7
 8001448:	4013      	ands	r3, r2
 800144a:	3301      	adds	r3, #1
 800144c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	6978      	ldr	r0, [r7, #20]
 8001452:	f7fe fe55 	bl	8000100 <__udivsi3>
 8001456:	0003      	movs	r3, r0
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	e015      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800145c:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	2238      	movs	r2, #56	; 0x38
 8001462:	4013      	ands	r3, r2
 8001464:	2b20      	cmp	r3, #32
 8001466:	d103      	bne.n	8001470 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	613b      	str	r3, [r7, #16]
 800146e:	e00b      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2238      	movs	r2, #56	; 0x38
 8001476:	4013      	ands	r3, r2
 8001478:	2b18      	cmp	r3, #24
 800147a:	d103      	bne.n	8001484 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800147c:	23fa      	movs	r3, #250	; 0xfa
 800147e:	01db      	lsls	r3, r3, #7
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	e001      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001484:	2300      	movs	r3, #0
 8001486:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001488:	693b      	ldr	r3, [r7, #16]
}
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	b006      	add	sp, #24
 8001490:	bd80      	pop	{r7, pc}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	40021000 	.word	0x40021000
 8001498:	00f42400 	.word	0x00f42400
 800149c:	007a1200 	.word	0x007a1200

080014a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e0a8      	b.n	8001604 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d109      	bne.n	80014ce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	2382      	movs	r3, #130	; 0x82
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d009      	beq.n	80014da <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	61da      	str	r2, [r3, #28]
 80014cc:	e005      	b.n	80014da <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	225d      	movs	r2, #93	; 0x5d
 80014e4:	5c9b      	ldrb	r3, [r3, r2]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d107      	bne.n	80014fc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	225c      	movs	r2, #92	; 0x5c
 80014f0:	2100      	movs	r1, #0
 80014f2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	0018      	movs	r0, r3
 80014f8:	f7fe ff5e 	bl	80003b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	225d      	movs	r2, #93	; 0x5d
 8001500:	2102      	movs	r1, #2
 8001502:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2140      	movs	r1, #64	; 0x40
 8001510:	438a      	bics	r2, r1
 8001512:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68da      	ldr	r2, [r3, #12]
 8001518:	23e0      	movs	r3, #224	; 0xe0
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	429a      	cmp	r2, r3
 800151e:	d902      	bls.n	8001526 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	e002      	b.n	800152c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	015b      	lsls	r3, r3, #5
 800152a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	23f0      	movs	r3, #240	; 0xf0
 8001532:	011b      	lsls	r3, r3, #4
 8001534:	429a      	cmp	r2, r3
 8001536:	d008      	beq.n	800154a <HAL_SPI_Init+0xaa>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	23e0      	movs	r3, #224	; 0xe0
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	429a      	cmp	r2, r3
 8001542:	d002      	beq.n	800154a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	2382      	movs	r3, #130	; 0x82
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	401a      	ands	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6899      	ldr	r1, [r3, #8]
 8001558:	2384      	movs	r3, #132	; 0x84
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	400b      	ands	r3, r1
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	2102      	movs	r1, #2
 8001566:	400b      	ands	r3, r1
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	2101      	movs	r1, #1
 8001570:	400b      	ands	r3, r1
 8001572:	431a      	orrs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6999      	ldr	r1, [r3, #24]
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	400b      	ands	r3, r1
 800157e:	431a      	orrs	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	2138      	movs	r1, #56	; 0x38
 8001586:	400b      	ands	r3, r1
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a1b      	ldr	r3, [r3, #32]
 800158e:	2180      	movs	r1, #128	; 0x80
 8001590:	400b      	ands	r3, r1
 8001592:	431a      	orrs	r2, r3
 8001594:	0011      	movs	r1, r2
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	019b      	lsls	r3, r3, #6
 800159e:	401a      	ands	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	0c1b      	lsrs	r3, r3, #16
 80015ae:	2204      	movs	r2, #4
 80015b0:	401a      	ands	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b6:	2110      	movs	r1, #16
 80015b8:	400b      	ands	r3, r1
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015c0:	2108      	movs	r1, #8
 80015c2:	400b      	ands	r3, r1
 80015c4:	431a      	orrs	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68d9      	ldr	r1, [r3, #12]
 80015ca:	23f0      	movs	r3, #240	; 0xf0
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	400b      	ands	r3, r1
 80015d0:	431a      	orrs	r2, r3
 80015d2:	0011      	movs	r1, r2
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	015b      	lsls	r3, r3, #5
 80015da:	401a      	ands	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	69da      	ldr	r2, [r3, #28]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4907      	ldr	r1, [pc, #28]	; (800160c <HAL_SPI_Init+0x16c>)
 80015f0:	400a      	ands	r2, r1
 80015f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	225d      	movs	r2, #93	; 0x5d
 80015fe:	2101      	movs	r1, #1
 8001600:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001602:	2300      	movs	r3, #0
}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	b004      	add	sp, #16
 800160a:	bd80      	pop	{r7, pc}
 800160c:	fffff7ff 	.word	0xfffff7ff

08001610 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	603b      	str	r3, [r7, #0]
 800161c:	1dbb      	adds	r3, r7, #6
 800161e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001620:	231f      	movs	r3, #31
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	225c      	movs	r2, #92	; 0x5c
 800162c:	5c9b      	ldrb	r3, [r3, r2]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_SPI_Transmit+0x26>
 8001632:	2302      	movs	r3, #2
 8001634:	e140      	b.n	80018b8 <HAL_SPI_Transmit+0x2a8>
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	225c      	movs	r2, #92	; 0x5c
 800163a:	2101      	movs	r1, #1
 800163c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800163e:	f7fe ffeb 	bl	8000618 <HAL_GetTick>
 8001642:	0003      	movs	r3, r0
 8001644:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001646:	2316      	movs	r3, #22
 8001648:	18fb      	adds	r3, r7, r3
 800164a:	1dba      	adds	r2, r7, #6
 800164c:	8812      	ldrh	r2, [r2, #0]
 800164e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	225d      	movs	r2, #93	; 0x5d
 8001654:	5c9b      	ldrb	r3, [r3, r2]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b01      	cmp	r3, #1
 800165a:	d004      	beq.n	8001666 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800165c:	231f      	movs	r3, #31
 800165e:	18fb      	adds	r3, r7, r3
 8001660:	2202      	movs	r2, #2
 8001662:	701a      	strb	r2, [r3, #0]
    goto error;
 8001664:	e11d      	b.n	80018a2 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_SPI_Transmit+0x64>
 800166c:	1dbb      	adds	r3, r7, #6
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d104      	bne.n	800167e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001674:	231f      	movs	r3, #31
 8001676:	18fb      	adds	r3, r7, r3
 8001678:	2201      	movs	r2, #1
 800167a:	701a      	strb	r2, [r3, #0]
    goto error;
 800167c:	e111      	b.n	80018a2 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	225d      	movs	r2, #93	; 0x5d
 8001682:	2103      	movs	r1, #3
 8001684:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2200      	movs	r2, #0
 800168a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	1dba      	adds	r2, r7, #6
 8001696:	8812      	ldrh	r2, [r2, #0]
 8001698:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	1dba      	adds	r2, r7, #6
 800169e:	8812      	ldrh	r2, [r2, #0]
 80016a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2200      	movs	r2, #0
 80016a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2244      	movs	r2, #68	; 0x44
 80016ac:	2100      	movs	r1, #0
 80016ae:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2246      	movs	r2, #70	; 0x46
 80016b4:	2100      	movs	r1, #0
 80016b6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2200      	movs	r2, #0
 80016bc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2200      	movs	r2, #0
 80016c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	2380      	movs	r3, #128	; 0x80
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d110      	bne.n	80016f2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2140      	movs	r1, #64	; 0x40
 80016dc:	438a      	bics	r2, r1
 80016de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2180      	movs	r1, #128	; 0x80
 80016ec:	01c9      	lsls	r1, r1, #7
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2240      	movs	r2, #64	; 0x40
 80016fa:	4013      	ands	r3, r2
 80016fc:	2b40      	cmp	r3, #64	; 0x40
 80016fe:	d007      	beq.n	8001710 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2140      	movs	r1, #64	; 0x40
 800170c:	430a      	orrs	r2, r1
 800170e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	68da      	ldr	r2, [r3, #12]
 8001714:	23e0      	movs	r3, #224	; 0xe0
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	429a      	cmp	r2, r3
 800171a:	d94e      	bls.n	80017ba <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d004      	beq.n	800172e <HAL_SPI_Transmit+0x11e>
 8001724:	2316      	movs	r3, #22
 8001726:	18fb      	adds	r3, r7, r3
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d13f      	bne.n	80017ae <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001732:	881a      	ldrh	r2, [r3, #0]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800173e:	1c9a      	adds	r2, r3, #2
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001748:	b29b      	uxth	r3, r3
 800174a:	3b01      	subs	r3, #1
 800174c:	b29a      	uxth	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001752:	e02c      	b.n	80017ae <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2202      	movs	r2, #2
 800175c:	4013      	ands	r3, r2
 800175e:	2b02      	cmp	r3, #2
 8001760:	d112      	bne.n	8001788 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001766:	881a      	ldrh	r2, [r3, #0]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001772:	1c9a      	adds	r2, r3, #2
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800177c:	b29b      	uxth	r3, r3
 800177e:	3b01      	subs	r3, #1
 8001780:	b29a      	uxth	r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001786:	e012      	b.n	80017ae <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001788:	f7fe ff46 	bl	8000618 <HAL_GetTick>
 800178c:	0002      	movs	r2, r0
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	429a      	cmp	r2, r3
 8001796:	d802      	bhi.n	800179e <HAL_SPI_Transmit+0x18e>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	d102      	bne.n	80017a4 <HAL_SPI_Transmit+0x194>
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d104      	bne.n	80017ae <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80017a4:	231f      	movs	r3, #31
 80017a6:	18fb      	adds	r3, r7, r3
 80017a8:	2203      	movs	r2, #3
 80017aa:	701a      	strb	r2, [r3, #0]
          goto error;
 80017ac:	e079      	b.n	80018a2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1cd      	bne.n	8001754 <HAL_SPI_Transmit+0x144>
 80017b8:	e04f      	b.n	800185a <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d004      	beq.n	80017cc <HAL_SPI_Transmit+0x1bc>
 80017c2:	2316      	movs	r3, #22
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d141      	bne.n	8001850 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	330c      	adds	r3, #12
 80017d6:	7812      	ldrb	r2, [r2, #0]
 80017d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017de:	1c5a      	adds	r2, r3, #1
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	3b01      	subs	r3, #1
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80017f2:	e02d      	b.n	8001850 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2202      	movs	r2, #2
 80017fc:	4013      	ands	r3, r2
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d113      	bne.n	800182a <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	330c      	adds	r3, #12
 800180c:	7812      	ldrb	r2, [r2, #0]
 800180e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001814:	1c5a      	adds	r2, r3, #1
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800181e:	b29b      	uxth	r3, r3
 8001820:	3b01      	subs	r3, #1
 8001822:	b29a      	uxth	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001828:	e012      	b.n	8001850 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800182a:	f7fe fef5 	bl	8000618 <HAL_GetTick>
 800182e:	0002      	movs	r2, r0
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d802      	bhi.n	8001840 <HAL_SPI_Transmit+0x230>
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	3301      	adds	r3, #1
 800183e:	d102      	bne.n	8001846 <HAL_SPI_Transmit+0x236>
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d104      	bne.n	8001850 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8001846:	231f      	movs	r3, #31
 8001848:	18fb      	adds	r3, r7, r3
 800184a:	2203      	movs	r2, #3
 800184c:	701a      	strb	r2, [r3, #0]
          goto error;
 800184e:	e028      	b.n	80018a2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001854:	b29b      	uxth	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1cc      	bne.n	80017f4 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	6839      	ldr	r1, [r7, #0]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	0018      	movs	r0, r3
 8001862:	f000 f95d 	bl	8001b20 <SPI_EndRxTxTransaction>
 8001866:	1e03      	subs	r3, r0, #0
 8001868:	d002      	beq.n	8001870 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2220      	movs	r2, #32
 800186e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d10a      	bne.n	800188e <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001878:	2300      	movs	r3, #0
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001892:	2b00      	cmp	r3, #0
 8001894:	d004      	beq.n	80018a0 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8001896:	231f      	movs	r3, #31
 8001898:	18fb      	adds	r3, r7, r3
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
 800189e:	e000      	b.n	80018a2 <HAL_SPI_Transmit+0x292>
  }

error:
 80018a0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	225d      	movs	r2, #93	; 0x5d
 80018a6:	2101      	movs	r1, #1
 80018a8:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	225c      	movs	r2, #92	; 0x5c
 80018ae:	2100      	movs	r1, #0
 80018b0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80018b2:	231f      	movs	r3, #31
 80018b4:	18fb      	adds	r3, r7, r3
 80018b6:	781b      	ldrb	r3, [r3, #0]
}
 80018b8:	0018      	movs	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	b008      	add	sp, #32
 80018be:	bd80      	pop	{r7, pc}

080018c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	1dfb      	adds	r3, r7, #7
 80018ce:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80018d0:	f7fe fea2 	bl	8000618 <HAL_GetTick>
 80018d4:	0002      	movs	r2, r0
 80018d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d8:	1a9b      	subs	r3, r3, r2
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	18d3      	adds	r3, r2, r3
 80018de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80018e0:	f7fe fe9a 	bl	8000618 <HAL_GetTick>
 80018e4:	0003      	movs	r3, r0
 80018e6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80018e8:	4b3a      	ldr	r3, [pc, #232]	; (80019d4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	015b      	lsls	r3, r3, #5
 80018ee:	0d1b      	lsrs	r3, r3, #20
 80018f0:	69fa      	ldr	r2, [r7, #28]
 80018f2:	4353      	muls	r3, r2
 80018f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80018f6:	e058      	b.n	80019aa <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	d055      	beq.n	80019aa <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80018fe:	f7fe fe8b 	bl	8000618 <HAL_GetTick>
 8001902:	0002      	movs	r2, r0
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	69fa      	ldr	r2, [r7, #28]
 800190a:	429a      	cmp	r2, r3
 800190c:	d902      	bls.n	8001914 <SPI_WaitFlagStateUntilTimeout+0x54>
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d142      	bne.n	800199a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	21e0      	movs	r1, #224	; 0xe0
 8001920:	438a      	bics	r2, r1
 8001922:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	685a      	ldr	r2, [r3, #4]
 8001928:	2382      	movs	r3, #130	; 0x82
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	429a      	cmp	r2, r3
 800192e:	d113      	bne.n	8001958 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	021b      	lsls	r3, r3, #8
 8001938:	429a      	cmp	r2, r3
 800193a:	d005      	beq.n	8001948 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	429a      	cmp	r2, r3
 8001946:	d107      	bne.n	8001958 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2140      	movs	r1, #64	; 0x40
 8001954:	438a      	bics	r2, r1
 8001956:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800195c:	2380      	movs	r3, #128	; 0x80
 800195e:	019b      	lsls	r3, r3, #6
 8001960:	429a      	cmp	r2, r3
 8001962:	d110      	bne.n	8001986 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	491a      	ldr	r1, [pc, #104]	; (80019d8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001970:	400a      	ands	r2, r1
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2180      	movs	r1, #128	; 0x80
 8001980:	0189      	lsls	r1, r1, #6
 8001982:	430a      	orrs	r2, r1
 8001984:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	225d      	movs	r2, #93	; 0x5d
 800198a:	2101      	movs	r1, #1
 800198c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	225c      	movs	r2, #92	; 0x5c
 8001992:	2100      	movs	r1, #0
 8001994:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e017      	b.n	80019ca <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d101      	bne.n	80019a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	68ba      	ldr	r2, [r7, #8]
 80019b2:	4013      	ands	r3, r2
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	425a      	negs	r2, r3
 80019ba:	4153      	adcs	r3, r2
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	001a      	movs	r2, r3
 80019c0:	1dfb      	adds	r3, r7, #7
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d197      	bne.n	80018f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	0018      	movs	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	b008      	add	sp, #32
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	20000000 	.word	0x20000000
 80019d8:	ffffdfff 	.word	0xffffdfff

080019dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
 80019e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80019ea:	2317      	movs	r3, #23
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80019f2:	f7fe fe11 	bl	8000618 <HAL_GetTick>
 80019f6:	0002      	movs	r2, r0
 80019f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	18d3      	adds	r3, r2, r3
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8001a02:	f7fe fe09 	bl	8000618 <HAL_GetTick>
 8001a06:	0003      	movs	r3, r0
 8001a08:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	330c      	adds	r3, #12
 8001a10:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001a12:	4b41      	ldr	r3, [pc, #260]	; (8001b18 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	0013      	movs	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	189b      	adds	r3, r3, r2
 8001a1c:	00da      	lsls	r2, r3, #3
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	0d1b      	lsrs	r3, r3, #20
 8001a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a24:	4353      	muls	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001a28:	e068      	b.n	8001afc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	23c0      	movs	r3, #192	; 0xc0
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d10a      	bne.n	8001a4a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d107      	bne.n	8001a4a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	2117      	movs	r1, #23
 8001a42:	187b      	adds	r3, r7, r1
 8001a44:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001a46:	187b      	adds	r3, r7, r1
 8001a48:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	d055      	beq.n	8001afc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001a50:	f7fe fde2 	bl	8000618 <HAL_GetTick>
 8001a54:	0002      	movs	r2, r0
 8001a56:	6a3b      	ldr	r3, [r7, #32]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d902      	bls.n	8001a66 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d142      	bne.n	8001aec <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	21e0      	movs	r1, #224	; 0xe0
 8001a72:	438a      	bics	r2, r1
 8001a74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	2382      	movs	r3, #130	; 0x82
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d113      	bne.n	8001aaa <SPI_WaitFifoStateUntilTimeout+0xce>
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	689a      	ldr	r2, [r3, #8]
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	021b      	lsls	r3, r3, #8
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d005      	beq.n	8001a9a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d107      	bne.n	8001aaa <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2140      	movs	r1, #64	; 0x40
 8001aa6:	438a      	bics	r2, r1
 8001aa8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	019b      	lsls	r3, r3, #6
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d110      	bne.n	8001ad8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4916      	ldr	r1, [pc, #88]	; (8001b1c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001ac2:	400a      	ands	r2, r1
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2180      	movs	r1, #128	; 0x80
 8001ad2:	0189      	lsls	r1, r1, #6
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	225d      	movs	r2, #93	; 0x5d
 8001adc:	2101      	movs	r1, #1
 8001ade:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	225c      	movs	r2, #92	; 0x5c
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e010      	b.n	8001b0e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001af2:	2300      	movs	r3, #0
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	4013      	ands	r3, r2
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d18e      	bne.n	8001a2a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	0018      	movs	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	b00a      	add	sp, #40	; 0x28
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	ffffdfff 	.word	0xffffdfff

08001b20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	23c0      	movs	r3, #192	; 0xc0
 8001b30:	0159      	lsls	r1, r3, #5
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	0013      	movs	r3, r2
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f7ff ff4e 	bl	80019dc <SPI_WaitFifoStateUntilTimeout>
 8001b40:	1e03      	subs	r3, r0, #0
 8001b42:	d007      	beq.n	8001b54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b48:	2220      	movs	r2, #32
 8001b4a:	431a      	orrs	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e027      	b.n	8001ba4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	68f8      	ldr	r0, [r7, #12]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	0013      	movs	r3, r2
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2180      	movs	r1, #128	; 0x80
 8001b62:	f7ff fead 	bl	80018c0 <SPI_WaitFlagStateUntilTimeout>
 8001b66:	1e03      	subs	r3, r0, #0
 8001b68:	d007      	beq.n	8001b7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b6e:	2220      	movs	r2, #32
 8001b70:	431a      	orrs	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e014      	b.n	8001ba4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	23c0      	movs	r3, #192	; 0xc0
 8001b7e:	00d9      	lsls	r1, r3, #3
 8001b80:	68f8      	ldr	r0, [r7, #12]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	0013      	movs	r3, r2
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f7ff ff27 	bl	80019dc <SPI_WaitFifoStateUntilTimeout>
 8001b8e:	1e03      	subs	r3, r0, #0
 8001b90:	d007      	beq.n	8001ba2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b96:	2220      	movs	r2, #32
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e000      	b.n	8001ba4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b004      	add	sp, #16
 8001baa:	bd80      	pop	{r7, pc}

08001bac <OLED_WR_Byte>:
//[7]0 1 2 3 ... 127 			   
//ÂêëSSD1306ÂÜôÂÖ•‰∏Ä‰∏™Â≠óËäÇ
//dat:Ë¶ÅÂÜôÂÖ•ÁöÑÊï∞ÊçÆ/ÂëΩ‰ª§
//cmd:Êï∞ÊçÆ/ÂëΩ‰ª§Ê†áÂøó 0ÔºåË°®Á§∫ÂëΩ‰ª§Ôºõ1ÔºåË°®Á§∫Êï∞ÊçÆ
void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{				  
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	1dfb      	adds	r3, r7, #7
 8001bb6:	701a      	strb	r2, [r3, #0]
 8001bb8:	1dbb      	adds	r3, r7, #6
 8001bba:	1c0a      	adds	r2, r1, #0
 8001bbc:	701a      	strb	r2, [r3, #0]
	if(cmd)
 8001bbe:	1dbb      	adds	r3, r7, #6
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d007      	beq.n	8001bd6 <OLED_WR_Byte+0x2a>
	{
		OLED_DC_Set();//ÂëΩ‰ª§/Êï∞ÊçÆÊ†áÂøó‰ΩçÁΩÆ‰∏∫1ÔºåÂàôË°®Á§∫‰º†ÈÄÅÁöÑÊòØÂëΩ‰ª§Â≠óËäÇ
 8001bc6:	23a0      	movs	r3, #160	; 0xa0
 8001bc8:	05db      	lsls	r3, r3, #23
 8001bca:	2201      	movs	r2, #1
 8001bcc:	2110      	movs	r1, #16
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7fe ff68 	bl	8000aa4 <HAL_GPIO_WritePin>
 8001bd4:	e006      	b.n	8001be4 <OLED_WR_Byte+0x38>
	}
	  
	else
	OLED_DC_Clr();//ÂëΩ‰ª§/Êï∞ÊçÆÊ†áÂøó‰ΩçÁΩÆ‰∏∫0ÔºåÂàôË°®Á§∫‰º†ÈÄÅÁöÑÊòØÊï∞ÊçÆÂ≠óËäÇ		  
 8001bd6:	23a0      	movs	r3, #160	; 0xa0
 8001bd8:	05db      	lsls	r3, r3, #23
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2110      	movs	r1, #16
 8001bde:	0018      	movs	r0, r3
 8001be0:	f7fe ff60 	bl	8000aa4 <HAL_GPIO_WritePin>
	  OLED_CS_Clr();//ÁâáÈÄâ‰ø°Âè∑‰∏∫‰ΩéÔºåË°®Á§∫ÈÄâ‰∏≠OLED
 8001be4:	23a0      	movs	r3, #160	; 0xa0
 8001be6:	05db      	lsls	r3, r3, #23
 8001be8:	2200      	movs	r2, #0
 8001bea:	2108      	movs	r1, #8
 8001bec:	0018      	movs	r0, r3
 8001bee:	f7fe ff59 	bl	8000aa4 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi1,&dat,1,1000);//oled.cÊñá‰ª∂ÂîØ‰∏Ä‰øÆÊîπÁöÑÂú∞ÊñπÔºåËøôÈáåÊòØÂà©Áî®‰∫ÜhalÂ∫ìÊèê‰æõÁöÑSPI‰º†ÈÄÅÂáΩÊï∞
 8001bf2:	23fa      	movs	r3, #250	; 0xfa
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	1df9      	adds	r1, r7, #7
 8001bf8:	480a      	ldr	r0, [pc, #40]	; (8001c24 <OLED_WR_Byte+0x78>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f7ff fd08 	bl	8001610 <HAL_SPI_Transmit>
	  OLED_CS_Set();
 8001c00:	23a0      	movs	r3, #160	; 0xa0
 8001c02:	05db      	lsls	r3, r3, #23
 8001c04:	2201      	movs	r2, #1
 8001c06:	2108      	movs	r1, #8
 8001c08:	0018      	movs	r0, r3
 8001c0a:	f7fe ff4b 	bl	8000aa4 <HAL_GPIO_WritePin>
	  OLED_DC_Set();	  
 8001c0e:	23a0      	movs	r3, #160	; 0xa0
 8001c10:	05db      	lsls	r3, r3, #23
 8001c12:	2201      	movs	r2, #1
 8001c14:	2110      	movs	r1, #16
 8001c16:	0018      	movs	r0, r3
 8001c18:	f7fe ff44 	bl	8000aa4 <HAL_GPIO_WritePin>
}
 8001c1c:	46c0      	nop			; (mov r8, r8)
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b002      	add	sp, #8
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000028 	.word	0x20000028

08001c28 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //ÂÖ≥Èó≠ÁîµËç∑Ê≥µ
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//Ê∏ÖÂ±èÂáΩÊï∞ÔºåÊ∏ÖÂÆåÂêéÊï¥‰∏™Â±èÂπïÈÉΩÊòØÈªëËâ≤ÁöÑÔºåÊ≤°Êúâ‰∏ÄÁÇπÂÖâ‰∫Æ
void OLED_Clear(void)  
{  
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8001c2e:	1dfb      	adds	r3, r7, #7
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
 8001c34:	e026      	b.n	8001c84 <OLED_Clear+0x5c>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //ËÆæÁΩÆÈ°µÂú∞ÂùÄ
 8001c36:	1dfb      	adds	r3, r7, #7
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	3b50      	subs	r3, #80	; 0x50
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2100      	movs	r1, #0
 8001c40:	0018      	movs	r0, r3
 8001c42:	f7ff ffb3 	bl	8001bac <OLED_WR_Byte>
		OLED_WR_Byte (0x02,OLED_CMD);      //ËÆæÁΩÆËµ∑ÂßãÂàó‰ΩéÂú∞ÂùÄ
 8001c46:	2100      	movs	r1, #0
 8001c48:	2002      	movs	r0, #2
 8001c4a:	f7ff ffaf 	bl	8001bac <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //ËÆæÁΩÆËµ∑ÂßãÂàóÈ´òÂú∞ÂùÄ   
 8001c4e:	2100      	movs	r1, #0
 8001c50:	2010      	movs	r0, #16
 8001c52:	f7ff ffab 	bl	8001bac <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(0,OLED_DATA); 
 8001c56:	1dbb      	adds	r3, r7, #6
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
 8001c5c:	e008      	b.n	8001c70 <OLED_Clear+0x48>
 8001c5e:	2101      	movs	r1, #1
 8001c60:	2000      	movs	r0, #0
 8001c62:	f7ff ffa3 	bl	8001bac <OLED_WR_Byte>
 8001c66:	1dbb      	adds	r3, r7, #6
 8001c68:	781a      	ldrb	r2, [r3, #0]
 8001c6a:	1dbb      	adds	r3, r7, #6
 8001c6c:	3201      	adds	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
 8001c70:	1dbb      	adds	r3, r7, #6
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	daf1      	bge.n	8001c5e <OLED_Clear+0x36>
	for(i=0;i<8;i++)  
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	781a      	ldrb	r2, [r3, #0]
 8001c7e:	1dfb      	adds	r3, r7, #7
 8001c80:	3201      	adds	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
 8001c84:	1dfb      	adds	r3, r7, #7
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b07      	cmp	r3, #7
 8001c8a:	d9d4      	bls.n	8001c36 <OLED_Clear+0xe>
	} //Êõ¥Êñ∞ÊòæÁ§∫
}
 8001c8c:	46c0      	nop			; (mov r8, r8)
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	46bd      	mov	sp, r7
 8001c92:	b002      	add	sp, #8
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <OLED_Init>:
} 


//ÂàùÂßãÂåñSSD1306					    
void OLED_Init(void)
{ 	
 8001c96:	b580      	push	{r7, lr}
 8001c98:	af00      	add	r7, sp, #0
	
	OLED_RST_Clr();
 8001c9a:	23a0      	movs	r3, #160	; 0xa0
 8001c9c:	05db      	lsls	r3, r3, #23
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2120      	movs	r1, #32
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	f7fe fefe 	bl	8000aa4 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001ca8:	20c8      	movs	r0, #200	; 0xc8
 8001caa:	f7fe fcbf 	bl	800062c <HAL_Delay>
	OLED_RST_Set(); 
 8001cae:	23a0      	movs	r3, #160	; 0xa0
 8001cb0:	05db      	lsls	r3, r3, #23
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	2120      	movs	r1, #32
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f7fe fef4 	bl	8000aa4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD);//--turn off oled panel
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	20ae      	movs	r0, #174	; 0xae
 8001cc0:	f7ff ff74 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//---set low column address
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f7ff ff70 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2010      	movs	r0, #16
 8001cd0:	f7ff ff6c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	2040      	movs	r0, #64	; 0x40
 8001cd8:	f7ff ff68 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD);//--set contrast control register
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2081      	movs	r0, #129	; 0x81
 8001ce0:	f7ff ff64 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xCF,OLED_CMD); // Set SEG Output Current Brightness
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	20cf      	movs	r0, #207	; 0xcf
 8001ce8:	f7ff ff60 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//--Set SEG/Column Mapping     0Xa0Â∑¶Âè≥ÂèçÁΩÆ 0Xa1Ê≠£Â∏∏
 8001cec:	2100      	movs	r1, #0
 8001cee:	20a1      	movs	r0, #161	; 0xa1
 8001cf0:	f7ff ff5c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Set COM/Row Scan Direction   0Xc0‰∏ä‰∏ãÂèçÁΩÆ 0Xc8Ê≠£Â∏∏
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	20c8      	movs	r0, #200	; 0xc8
 8001cf8:	f7ff ff58 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--set normal display
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	20a6      	movs	r0, #166	; 0xa6
 8001d00:	f7ff ff54 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 8001d04:	2100      	movs	r1, #0
 8001d06:	20a8      	movs	r0, #168	; 0xa8
 8001d08:	f7ff ff50 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x3f,OLED_CMD);//--1/64 duty
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	203f      	movs	r0, #63	; 0x3f
 8001d10:	f7ff ff4c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8001d14:	2100      	movs	r1, #0
 8001d16:	20d3      	movs	r0, #211	; 0xd3
 8001d18:	f7ff ff48 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//-not offset
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f7ff ff44 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xd5,OLED_CMD);//--set display clock divide ratio/oscillator frequency
 8001d24:	2100      	movs	r1, #0
 8001d26:	20d5      	movs	r0, #213	; 0xd5
 8001d28:	f7ff ff40 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x80,OLED_CMD);//--set divide ratio, Set Clock as 100 Frames/Sec
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	2080      	movs	r0, #128	; 0x80
 8001d30:	f7ff ff3c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD);//--set pre-charge period
 8001d34:	2100      	movs	r1, #0
 8001d36:	20d9      	movs	r0, #217	; 0xd9
 8001d38:	f7ff ff38 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	20f1      	movs	r0, #241	; 0xf1
 8001d40:	f7ff ff34 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD);//--set com pins hardware configuration
 8001d44:	2100      	movs	r1, #0
 8001d46:	20da      	movs	r0, #218	; 0xda
 8001d48:	f7ff ff30 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	2012      	movs	r0, #18
 8001d50:	f7ff ff2c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD);//--set vcomh
 8001d54:	2100      	movs	r1, #0
 8001d56:	20db      	movs	r0, #219	; 0xdb
 8001d58:	f7ff ff28 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//Set VCOM Deselect Level
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	2040      	movs	r0, #64	; 0x40
 8001d60:	f7ff ff24 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8001d64:	2100      	movs	r1, #0
 8001d66:	2020      	movs	r0, #32
 8001d68:	f7ff ff20 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	2002      	movs	r0, #2
 8001d70:	f7ff ff1c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD);//--set Charge Pump enable/disable
 8001d74:	2100      	movs	r1, #0
 8001d76:	208d      	movs	r0, #141	; 0x8d
 8001d78:	f7ff ff18 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//--set(0x10) disable
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	2014      	movs	r0, #20
 8001d80:	f7ff ff14 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xA4,OLED_CMD);// Disable Entire Display On (0xa4/0xa5)
 8001d84:	2100      	movs	r1, #0
 8001d86:	20a4      	movs	r0, #164	; 0xa4
 8001d88:	f7ff ff10 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);// Disable Inverse Display On (0xa6/a7) 
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	20a6      	movs	r0, #166	; 0xa6
 8001d90:	f7ff ff0c 	bl	8001bac <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD);//--turn on oled panel
 8001d94:	2100      	movs	r1, #0
 8001d96:	20af      	movs	r0, #175	; 0xaf
 8001d98:	f7ff ff08 	bl	8001bac <OLED_WR_Byte>
	
	OLED_WR_Byte(0xAF,OLED_CMD); /*display ON*/ 
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	20af      	movs	r0, #175	; 0xaf
 8001da0:	f7ff ff04 	bl	8001bac <OLED_WR_Byte>
	OLED_Clear();
 8001da4:	f7ff ff40 	bl	8001c28 <OLED_Clear>
}  
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <__libc_init_array>:
 8001db0:	b570      	push	{r4, r5, r6, lr}
 8001db2:	2600      	movs	r6, #0
 8001db4:	4d0c      	ldr	r5, [pc, #48]	; (8001de8 <__libc_init_array+0x38>)
 8001db6:	4c0d      	ldr	r4, [pc, #52]	; (8001dec <__libc_init_array+0x3c>)
 8001db8:	1b64      	subs	r4, r4, r5
 8001dba:	10a4      	asrs	r4, r4, #2
 8001dbc:	42a6      	cmp	r6, r4
 8001dbe:	d109      	bne.n	8001dd4 <__libc_init_array+0x24>
 8001dc0:	2600      	movs	r6, #0
 8001dc2:	f000 f821 	bl	8001e08 <_init>
 8001dc6:	4d0a      	ldr	r5, [pc, #40]	; (8001df0 <__libc_init_array+0x40>)
 8001dc8:	4c0a      	ldr	r4, [pc, #40]	; (8001df4 <__libc_init_array+0x44>)
 8001dca:	1b64      	subs	r4, r4, r5
 8001dcc:	10a4      	asrs	r4, r4, #2
 8001dce:	42a6      	cmp	r6, r4
 8001dd0:	d105      	bne.n	8001dde <__libc_init_array+0x2e>
 8001dd2:	bd70      	pop	{r4, r5, r6, pc}
 8001dd4:	00b3      	lsls	r3, r6, #2
 8001dd6:	58eb      	ldr	r3, [r5, r3]
 8001dd8:	4798      	blx	r3
 8001dda:	3601      	adds	r6, #1
 8001ddc:	e7ee      	b.n	8001dbc <__libc_init_array+0xc>
 8001dde:	00b3      	lsls	r3, r6, #2
 8001de0:	58eb      	ldr	r3, [r5, r3]
 8001de2:	4798      	blx	r3
 8001de4:	3601      	adds	r6, #1
 8001de6:	e7f2      	b.n	8001dce <__libc_init_array+0x1e>
 8001de8:	08001e60 	.word	0x08001e60
 8001dec:	08001e60 	.word	0x08001e60
 8001df0:	08001e60 	.word	0x08001e60
 8001df4:	08001e64 	.word	0x08001e64

08001df8 <memset>:
 8001df8:	0003      	movs	r3, r0
 8001dfa:	1882      	adds	r2, r0, r2
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d100      	bne.n	8001e02 <memset+0xa>
 8001e00:	4770      	bx	lr
 8001e02:	7019      	strb	r1, [r3, #0]
 8001e04:	3301      	adds	r3, #1
 8001e06:	e7f9      	b.n	8001dfc <memset+0x4>

08001e08 <_init>:
 8001e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e0a:	46c0      	nop			; (mov r8, r8)
 8001e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e0e:	bc08      	pop	{r3}
 8001e10:	469e      	mov	lr, r3
 8001e12:	4770      	bx	lr

08001e14 <_fini>:
 8001e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e1a:	bc08      	pop	{r3}
 8001e1c:	469e      	mov	lr, r3
 8001e1e:	4770      	bx	lr
