0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 1/Experiment 1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 1/Experiment 1.srcs/sim_1/new/Test_Bench.v,1755762907,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 1/Experiment 1.srcs/sources_1/new/Half_Adder.v,1755762311,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 1/Experiment 1.srcs/sources_1/new/Half_Subtractor.v,,Half_Adder,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 1/Experiment 1.srcs/sources_1/new/Half_Subtractor.v,1755762414,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 1/Experiment 1.srcs/sim_1/new/Test_Bench.v,,Half_Subtractor,,,,,,,,
