<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_lmb_bram_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_GPIO_Timer_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_GPIO_Timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_5_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_6_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_1_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_1_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_2_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_4_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_3_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_9_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_7_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ADC_counter_low_HZ_2_8_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ADC_counter_low_HZ_2_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="design_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_1_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_1_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_1_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_2_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_3_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_4_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_5_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_6_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_7_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_8_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_9_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_2_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_12_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_gpio_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_quad_spi_0_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/ADC_interface_debounced.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

