# FPGA-3-Stage-RISC-V-Pipeline
Aim

The objective of this project is to implement an FPGA-based RISC processor that performs the three primary stages of a pipeline: Fetch, Decode, and Execute.

Procedure

Create a Project: Set up a new project in Xilinx Vivado 2020.2.
Add Files: Add all the provided design files into the project.
Run Simulation: Execute the simulation to verify the functionality of the RISC processor.

Software and Hardware

Software: Xilinx Vivado 2020.2
Hardware: Artix-7 AC701 Evaluation Platform
