Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Feb 12 18:37:45 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab03_timing_summary_routed.rpt -pb Lab03_timing_summary_routed.pb -rpx Lab03_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab03
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFF2/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.987ns (52.003%)  route 3.680ns (47.997%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  DFF2/Q_reg_lopt_replica/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DFF2/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           3.680     4.136    lopt_2
    U22                  OBUF (Prop_obuf_I_O)         3.531     7.667 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.667    Q[2]
    U22                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 4.048ns (53.446%)  route 3.526ns (46.554%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE                         0.000     0.000 r  DFF3/Q_reg/C
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DFF3/Q_reg/Q
                         net (fo=1, routed)           3.526     4.044    Q_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     7.574 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.574    Q[3]
    U21                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF1/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 3.970ns (52.867%)  route 3.539ns (47.133%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  DFF1/Q_reg_lopt_replica/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DFF1/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           3.539     3.995    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         3.514     7.509 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.509    Q[1]
    T21                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF0/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 4.040ns (54.290%)  route 3.402ns (45.710%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE                         0.000     0.000 r  DFF0/Q_reg_lopt_replica/C
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DFF0/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           3.402     3.920    lopt
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.442 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.442    Q[0]
    T22                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.314ns (32.519%)  route 2.727ns (67.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.727     4.041    DFF0/reset_IBUF
    SLICE_X112Y100       FDCE                                         f  DFF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.314ns (32.519%)  route 2.727ns (67.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.727     4.041    DFF0/reset_IBUF
    SLICE_X112Y100       FDCE                                         f  DFF0/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.314ns (32.519%)  route 2.727ns (67.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.727     4.041    DFF1/reset_IBUF
    SLICE_X113Y100       FDCE                                         f  DFF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF1/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.314ns (32.519%)  route 2.727ns (67.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.727     4.041    DFF1/reset_IBUF
    SLICE_X113Y100       FDCE                                         f  DFF1/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.314ns (32.519%)  route 2.727ns (67.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.727     4.041    DFF2/reset_IBUF
    SLICE_X113Y100       FDCE                                         f  DFF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF2/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.314ns (32.519%)  route 2.727ns (67.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.727     4.041    DFF2/reset_IBUF
    SLICE_X113Y100       FDCE                                         f  DFF2/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DFF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  DFF2/Q_reg/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DFF2/Q_reg/Q
                         net (fo=1, routed)           0.056     0.197    DFF2/Q_OBUF[0]
    SLICE_X112Y100       LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  DFF2/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.242    DFF3/Q_reg_0
    SLICE_X112Y100       FDCE                                         r  DFF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DFF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.243ns (52.544%)  route 0.219ns (47.456%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE                         0.000     0.000 r  DFF0/Q_reg/C
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.148     0.148 r  DFF0/Q_reg/Q
                         net (fo=1, routed)           0.219     0.367    DFF0/Q_OBUF[0]
    SLICE_X113Y100       LUT3 (Prop_lut3_I0_O)        0.095     0.462 r  DFF0/Q_i_1/O
                         net (fo=2, routed)           0.000     0.462    DFF1/B
    SLICE_X113Y100       FDCE                                         r  DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DFF1/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.243ns (41.761%)  route 0.339ns (58.239%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE                         0.000     0.000 r  DFF0/Q_reg/C
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.148     0.148 r  DFF0/Q_reg/Q
                         net (fo=1, routed)           0.219     0.367    DFF0/Q_OBUF[0]
    SLICE_X113Y100       LUT3 (Prop_lut3_I0_O)        0.095     0.462 r  DFF0/Q_i_1/O
                         net (fo=2, routed)           0.119     0.582    DFF1/B
    SLICE_X113Y100       FDCE                                         r  DFF1/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.186ns (27.726%)  route 0.485ns (72.274%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  DFF1/Q_reg/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DFF1/Q_reg/Q
                         net (fo=1, routed)           0.158     0.299    DFF1/Q_OBUF[0]
    SLICE_X113Y100       LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  DFF1/Q_i_1__0/O
                         net (fo=2, routed)           0.327     0.671    DFF2/C
    SLICE_X113Y100       FDCE                                         r  DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DFF2/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.186ns (25.440%)  route 0.545ns (74.560%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  DFF1/Q_reg/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DFF1/Q_reg/Q
                         net (fo=1, routed)           0.158     0.299    DFF1/Q_OBUF[0]
    SLICE_X113Y100       LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  DFF1/Q_i_1__0/O
                         net (fo=2, routed)           0.387     0.731    DFF2/C
    SLICE_X113Y100       FDCE                                         r  DFF2/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            DFF0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.834ns  (logic 0.431ns (51.742%)  route 0.402ns (48.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    H18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 f  sel_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.734    DFF0/sel_IBUF
    SLICE_X113Y100       LUT2 (Prop_lut2_I1_O)        0.045     0.779 r  DFF0/Q_i_1__2/O
                         net (fo=2, routed)           0.055     0.834    DFF0/Q_i_1__2_n_0
    SLICE_X112Y100       FDCE                                         r  DFF0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            DFF0/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.431ns (48.255%)  route 0.463ns (51.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    H18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 f  sel_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.734    DFF0/sel_IBUF
    SLICE_X113Y100       LUT2 (Prop_lut2_I1_O)        0.045     0.779 r  DFF0/Q_i_1__2/O
                         net (fo=2, routed)           0.115     0.894    DFF0/Q_i_1__2_n_0
    SLICE_X112Y100       FDCE                                         r  DFF0/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.391ns (25.872%)  route 1.121ns (74.128%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.121     1.513    DFF0/reset_IBUF
    SLICE_X112Y100       FDCE                                         f  DFF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.391ns (25.872%)  route 1.121ns (74.128%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.121     1.513    DFF0/reset_IBUF
    SLICE_X112Y100       FDCE                                         f  DFF0/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.391ns (25.872%)  route 1.121ns (74.128%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H17                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.121     1.513    DFF1/reset_IBUF
    SLICE_X113Y100       FDCE                                         f  DFF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





