
mlx90640.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c1c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08005db0  08005db0  00006db0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006164  08006164  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006164  08006164  00007164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800616c  0800616c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800616c  0800616c  0000716c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006170  08006170  00007170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006174  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001d4  08006348  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08006348  000083a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a643  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020e4  00000000  00000000  00012847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  00014930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000084e  00000000  00000000  00015448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f759  00000000  00000000  00015c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d920  00000000  00000000  000353ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bf99a  00000000  00000000  00042d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001026a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ac8  00000000  00000000  001026ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001061b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d94 	.word	0x08005d94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08005d94 	.word	0x08005d94

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MLX90640_getDeviceId>:
		return -1;
	}
	return 0;
}

int MLX90640_getDeviceId(uint8_t slaveAddr, uint16_t* device_id) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
	// 4640 should be the Device ID Returned (?) i.e. hopefully some nonzero value
	return MLX90640_I2CRead(slaveAddr, 0x2407, 1, device_id);
 8000bb4:	79f8      	ldrb	r0, [r7, #7]
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	2201      	movs	r2, #1
 8000bba:	f242 4107 	movw	r1, #9223	@ 0x2407
 8000bbe:	f000 f805 	bl	8000bcc <MLX90640_I2CRead>
 8000bc2:	4603      	mov	r3, r0
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <MLX90640_I2CRead>:
	}
	printf("Scan Complete\r\n");
}

int MLX90640_I2CRead(uint8_t slaveAddr, uint16_t startAddress,
		uint16_t nMemAddressRead, uint16_t *data) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08c      	sub	sp, #48	@ 0x30
 8000bd0:	af04      	add	r7, sp, #16
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	73fb      	strb	r3, [r7, #15]
 8000bd8:	460b      	mov	r3, r1
 8000bda:	81bb      	strh	r3, [r7, #12]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	817b      	strh	r3, [r7, #10]
	uint8_t* pData = (uint8_t*) data;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	61bb      	str	r3, [r7, #24]
	int ack = HAL_I2C_Mem_Read(&hi2c1, (slaveAddr << 1), startAddress,
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	b299      	uxth	r1, r3
 8000bec:	897b      	ldrh	r3, [r7, #10]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	89ba      	ldrh	r2, [r7, #12]
 8000bf4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bf8:	9002      	str	r0, [sp, #8]
 8000bfa:	9301      	str	r3, [sp, #4]
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	9300      	str	r3, [sp, #0]
 8000c00:	2302      	movs	r3, #2
 8000c02:	4817      	ldr	r0, [pc, #92]	@ (8000c60 <MLX90640_I2CRead+0x94>)
 8000c04:	f000 feb8 	bl	8001978 <HAL_I2C_Mem_Read>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	617b      	str	r3, [r7, #20]
	I2C_MEMADD_SIZE_16BIT, pData, 2 * nMemAddressRead, 500);
	if (ack != HAL_OK) {
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d002      	beq.n	8000c18 <MLX90640_I2CRead+0x4c>
		return -1;
 8000c12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c16:	e01f      	b.n	8000c58 <MLX90640_I2CRead+0x8c>
	}

	// Perform Endian Conversion on the received data
	for (int k = 0; k < nMemAddressRead * 2; k += 2) {
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
 8000c1c:	e016      	b.n	8000c4c <MLX90640_I2CRead+0x80>
		uint8_t temp = pData[k+1];
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	3301      	adds	r3, #1
 8000c22:	69ba      	ldr	r2, [r7, #24]
 8000c24:	4413      	add	r3, r2
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	74fb      	strb	r3, [r7, #19]
		pData[k+1] = pData[k];
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	69ba      	ldr	r2, [r7, #24]
 8000c2e:	441a      	add	r2, r3
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	3301      	adds	r3, #1
 8000c34:	69b9      	ldr	r1, [r7, #24]
 8000c36:	440b      	add	r3, r1
 8000c38:	7812      	ldrb	r2, [r2, #0]
 8000c3a:	701a      	strb	r2, [r3, #0]
		pData[k] = temp;
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	4413      	add	r3, r2
 8000c42:	7cfa      	ldrb	r2, [r7, #19]
 8000c44:	701a      	strb	r2, [r3, #0]
	for (int k = 0; k < nMemAddressRead * 2; k += 2) {
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3302      	adds	r3, #2
 8000c4a:	61fb      	str	r3, [r7, #28]
 8000c4c:	897b      	ldrh	r3, [r7, #10]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	69fa      	ldr	r2, [r7, #28]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	dbe3      	blt.n	8000c1e <MLX90640_I2CRead+0x52>
	}

	return 0;
 8000c56:	2300      	movs	r3, #0

}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3720      	adds	r7, #32
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	200001f0 	.word	0x200001f0

08000c64 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA15 (JTDI)   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6a:	f107 030c 	add.w	r3, r7, #12
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	605a      	str	r2, [r3, #4]
 8000c74:	609a      	str	r2, [r3, #8]
 8000c76:	60da      	str	r2, [r3, #12]
 8000c78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	4a2e      	ldr	r2, [pc, #184]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000c80:	f043 0304 	orr.w	r3, r3, #4
 8000c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c86:	4b2c      	ldr	r3, [pc, #176]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	f003 0304 	and.w	r3, r3, #4
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c92:	4b29      	ldr	r3, [pc, #164]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c96:	4a28      	ldr	r2, [pc, #160]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c9e:	4b26      	ldr	r3, [pc, #152]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000caa:	4b23      	ldr	r3, [pc, #140]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cae:	4a22      	ldr	r2, [pc, #136]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000cb0:	f043 0302 	orr.w	r3, r3, #2
 8000cb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cb6:	4b20      	ldr	r3, [pc, #128]	@ (8000d38 <MX_GPIO_Init+0xd4>)
 8000cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cba:	f003 0302 	and.w	r3, r3, #2
 8000cbe:	603b      	str	r3, [r7, #0]
 8000cc0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	481d      	ldr	r0, [pc, #116]	@ (8000d3c <MX_GPIO_Init+0xd8>)
 8000cc8:	f000 fda2 	bl	8001810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : VCP_TX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000ccc:	2304      	movs	r3, #4
 8000cce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd8:	2303      	movs	r3, #3
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cdc:	2307      	movs	r3, #7
 8000cde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000ce0:	f107 030c 	add.w	r3, r7, #12
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cea:	f000 fc27 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000d00:	2303      	movs	r3, #3
 8000d02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d0e:	f000 fc15 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000d12:	2308      	movs	r3, #8
 8000d14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d16:	2301      	movs	r3, #1
 8000d18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000d22:	f107 030c 	add.w	r3, r7, #12
 8000d26:	4619      	mov	r1, r3
 8000d28:	4804      	ldr	r0, [pc, #16]	@ (8000d3c <MX_GPIO_Init+0xd8>)
 8000d2a:	f000 fc07 	bl	800153c <HAL_GPIO_Init>

}
 8000d2e:	bf00      	nop
 8000d30:	3720      	adds	r7, #32
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	48000400 	.word	0x48000400

08000d40 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d44:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d46:	4a1c      	ldr	r2, [pc, #112]	@ (8000db8 <MX_I2C1_Init+0x78>)
 8000d48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060112F;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dbc <MX_I2C1_Init+0x7c>)
 8000d4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d50:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d56:	4b17      	ldr	r3, [pc, #92]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d5c:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d62:	4b14      	ldr	r3, [pc, #80]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d68:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d6e:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d74:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d7a:	480e      	ldr	r0, [pc, #56]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d7c:	f000 fd60 	bl	8001840 <HAL_I2C_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d86:	f000 f8ff 	bl	8000f88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4809      	ldr	r0, [pc, #36]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000d8e:	f001 f97b 	bl	8002088 <HAL_I2CEx_ConfigAnalogFilter>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d98:	f000 f8f6 	bl	8000f88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_I2C1_Init+0x74>)
 8000da0:	f001 f9bd 	bl	800211e <HAL_I2CEx_ConfigDigitalFilter>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000daa:	f000 f8ed 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200001f0 	.word	0x200001f0
 8000db8:	40005400 	.word	0x40005400
 8000dbc:	0060112f 	.word	0x0060112f

08000dc0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b09e      	sub	sp, #120	@ 0x78
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	2254      	movs	r2, #84	@ 0x54
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f003 f86d 	bl	8003ec0 <memset>
  if(i2cHandle->Instance==I2C1)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a24      	ldr	r2, [pc, #144]	@ (8000e7c <HAL_I2C_MspInit+0xbc>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d141      	bne.n	8000e74 <HAL_I2C_MspInit+0xb4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000df0:	2340      	movs	r3, #64	@ 0x40
 8000df2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000df4:	2300      	movs	r3, #0
 8000df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f002 f84f 	bl	8002ea0 <HAL_RCCEx_PeriphCLKConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000e08:	f000 f8be 	bl	8000f88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <HAL_I2C_MspInit+0xc0>)
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e10:	4a1b      	ldr	r2, [pc, #108]	@ (8000e80 <HAL_I2C_MspInit+0xc0>)
 8000e12:	f043 0302 	orr.w	r3, r3, #2
 8000e16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e18:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <HAL_I2C_MspInit+0xc0>)
 8000e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1c:	f003 0302 	and.w	r3, r3, #2
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e24:	23c0      	movs	r3, #192	@ 0xc0
 8000e26:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e28:	2312      	movs	r3, #18
 8000e2a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e30:	2303      	movs	r3, #3
 8000e32:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e34:	2304      	movs	r3, #4
 8000e36:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e38:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4811      	ldr	r0, [pc, #68]	@ (8000e84 <HAL_I2C_MspInit+0xc4>)
 8000e40:	f000 fb7c 	bl	800153c <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB6);
 8000e44:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <HAL_I2C_MspInit+0xc8>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	4a0f      	ldr	r2, [pc, #60]	@ (8000e88 <HAL_I2C_MspInit+0xc8>)
 8000e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e4e:	6053      	str	r3, [r2, #4]

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 8000e50:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <HAL_I2C_MspInit+0xc8>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	4a0c      	ldr	r2, [pc, #48]	@ (8000e88 <HAL_I2C_MspInit+0xc8>)
 8000e56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e5a:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e5c:	4b08      	ldr	r3, [pc, #32]	@ (8000e80 <HAL_I2C_MspInit+0xc0>)
 8000e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e60:	4a07      	ldr	r2, [pc, #28]	@ (8000e80 <HAL_I2C_MspInit+0xc0>)
 8000e62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e66:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e68:	4b05      	ldr	r3, [pc, #20]	@ (8000e80 <HAL_I2C_MspInit+0xc0>)
 8000e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e74:	bf00      	nop
 8000e76:	3778      	adds	r7, #120	@ 0x78
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40005400 	.word	0x40005400
 8000e80:	40021000 	.word	0x40021000
 8000e84:	48000400 	.word	0x48000400
 8000e88:	40010000 	.word	0x40010000

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e90:	f000 f9d5 	bl	800123e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e94:	f000 f816 	bl	8000ec4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e98:	f7ff fee4 	bl	8000c64 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e9c:	f7ff ff50 	bl	8000d40 <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  status = MLX90640_getDeviceId(MLX_ADDR, &device_id);
 8000ea0:	4906      	ldr	r1, [pc, #24]	@ (8000ebc <main+0x30>)
 8000ea2:	2033      	movs	r0, #51	@ 0x33
 8000ea4:	f7ff fe80 	bl	8000ba8 <MLX90640_getDeviceId>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ec0 <main+0x34>)
 8000eac:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1000);
 8000eae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eb2:	f000 fa39 	bl	8001328 <HAL_Delay>
	  status = MLX90640_getDeviceId(MLX_ADDR, &device_id);
 8000eb6:	bf00      	nop
 8000eb8:	e7f2      	b.n	8000ea0 <main+0x14>
 8000eba:	bf00      	nop
 8000ebc:	20000248 	.word	0x20000248
 8000ec0:	20000244 	.word	0x20000244

08000ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b096      	sub	sp, #88	@ 0x58
 8000ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	2244      	movs	r2, #68	@ 0x44
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f002 fff4 	bl	8003ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed8:	463b      	mov	r3, r7
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]
 8000ee4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ee6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000eea:	f001 f983 	bl	80021f4 <HAL_PWREx_ControlVoltageScaling>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ef4:	f000 f848 	bl	8000f88 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ef8:	f001 f95e 	bl	80021b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000efc:	4b21      	ldr	r3, [pc, #132]	@ (8000f84 <SystemClock_Config+0xc0>)
 8000efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f02:	4a20      	ldr	r2, [pc, #128]	@ (8000f84 <SystemClock_Config+0xc0>)
 8000f04:	f023 0318 	bic.w	r3, r3, #24
 8000f08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000f0c:	2314      	movs	r3, #20
 8000f0e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f10:	2301      	movs	r3, #1
 8000f12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f14:	2301      	movs	r3, #1
 8000f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f1c:	2360      	movs	r3, #96	@ 0x60
 8000f1e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f20:	2302      	movs	r3, #2
 8000f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f24:	2301      	movs	r3, #1
 8000f26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000f2c:	2310      	movs	r3, #16
 8000f2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f30:	2307      	movs	r3, #7
 8000f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f34:	2302      	movs	r3, #2
 8000f36:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4618      	mov	r0, r3
 8000f42:	f001 f9ad 	bl	80022a0 <HAL_RCC_OscConfig>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000f4c:	f000 f81c 	bl	8000f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f50:	230f      	movs	r3, #15
 8000f52:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f54:	2303      	movs	r3, #3
 8000f56:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f60:	2300      	movs	r3, #0
 8000f62:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f64:	463b      	mov	r3, r7
 8000f66:	2101      	movs	r1, #1
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 fdad 	bl	8002ac8 <HAL_RCC_ClockConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000f74:	f000 f808 	bl	8000f88 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000f78:	f002 f988 	bl	800328c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000f7c:	bf00      	nop
 8000f7e:	3758      	adds	r7, #88	@ 0x58
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40021000 	.word	0x40021000

08000f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8c:	b672      	cpsid	i
}
 8000f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <Error_Handler+0x8>

08000f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd8 <HAL_MspInit+0x44>)
 8000f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd8 <HAL_MspInit+0x44>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <HAL_MspInit+0x44>)
 8000fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb2:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <HAL_MspInit+0x44>)
 8000fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb6:	4a08      	ldr	r2, [pc, #32]	@ (8000fd8 <HAL_MspInit+0x44>)
 8000fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <HAL_MspInit+0x44>)
 8000fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fc6:	603b      	str	r3, [r7, #0]
 8000fc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40021000 	.word	0x40021000

08000fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <NMI_Handler+0x4>

08000fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <HardFault_Handler+0x4>

08000fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <MemManage_Handler+0x4>

08000ff4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <BusFault_Handler+0x4>

08000ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <UsageFault_Handler+0x4>

08001004 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001032:	f000 f959 	bl	80012e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}

0800103a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  return 1;
 800103e:	2301      	movs	r3, #1
}
 8001040:	4618      	mov	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <_kill>:

int _kill(int pid, int sig)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
 8001052:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001054:	f002 ff3c 	bl	8003ed0 <__errno>
 8001058:	4603      	mov	r3, r0
 800105a:	2216      	movs	r2, #22
 800105c:	601a      	str	r2, [r3, #0]
  return -1;
 800105e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001062:	4618      	mov	r0, r3
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <_exit>:

void _exit (int status)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001072:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffe7 	bl	800104a <_kill>
  while (1) {}    /* Make sure we hang here */
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <_exit+0x12>

08001080 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
 8001090:	e00a      	b.n	80010a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001092:	f3af 8000 	nop.w
 8001096:	4601      	mov	r1, r0
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	1c5a      	adds	r2, r3, #1
 800109c:	60ba      	str	r2, [r7, #8]
 800109e:	b2ca      	uxtb	r2, r1
 80010a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	3301      	adds	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697a      	ldr	r2, [r7, #20]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	dbf0      	blt.n	8001092 <_read+0x12>
  }

  return len;
 80010b0:	687b      	ldr	r3, [r7, #4]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	e009      	b.n	80010e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	60ba      	str	r2, [r7, #8]
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3301      	adds	r3, #1
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	697a      	ldr	r2, [r7, #20]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	dbf1      	blt.n	80010cc <_write+0x12>
  }
  return len;
 80010e8:	687b      	ldr	r3, [r7, #4]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <_close>:

int _close(int file)
{
 80010f2:	b480      	push	{r7}
 80010f4:	b083      	sub	sp, #12
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800110a:	b480      	push	{r7}
 800110c:	b083      	sub	sp, #12
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800111a:	605a      	str	r2, [r3, #4]
  return 0;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <_isatty>:

int _isatty(int file)
{
 800112a:	b480      	push	{r7}
 800112c:	b083      	sub	sp, #12
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001132:	2301      	movs	r3, #1
}
 8001134:	4618      	mov	r0, r3
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001164:	4a14      	ldr	r2, [pc, #80]	@ (80011b8 <_sbrk+0x5c>)
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <_sbrk+0x60>)
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001170:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <_sbrk+0x64>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d102      	bne.n	800117e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001178:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <_sbrk+0x64>)
 800117a:	4a12      	ldr	r2, [pc, #72]	@ (80011c4 <_sbrk+0x68>)
 800117c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800117e:	4b10      	ldr	r3, [pc, #64]	@ (80011c0 <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	429a      	cmp	r2, r3
 800118a:	d207      	bcs.n	800119c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800118c:	f002 fea0 	bl	8003ed0 <__errno>
 8001190:	4603      	mov	r3, r0
 8001192:	220c      	movs	r2, #12
 8001194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800119a:	e009      	b.n	80011b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011a2:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <_sbrk+0x64>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4413      	add	r3, r2
 80011aa:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <_sbrk+0x64>)
 80011ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ae:	68fb      	ldr	r3, [r7, #12]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20010000 	.word	0x20010000
 80011bc:	00000400 	.word	0x00000400
 80011c0:	2000024c 	.word	0x2000024c
 80011c4:	200003a0 	.word	0x200003a0

080011c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <SystemInit+0x20>)
 80011ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011d2:	4a05      	ldr	r2, [pc, #20]	@ (80011e8 <SystemInit+0x20>)
 80011d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001224 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011f0:	f7ff ffea 	bl	80011c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <LoopForever+0x6>)
  ldr r1, =_edata
 80011f6:	490d      	ldr	r1, [pc, #52]	@ (800122c <LoopForever+0xa>)
  ldr r2, =_sidata
 80011f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <LoopForever+0xe>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011fc:	e002      	b.n	8001204 <LoopCopyDataInit>

080011fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001202:	3304      	adds	r3, #4

08001204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001208:	d3f9      	bcc.n	80011fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120a:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <LoopForever+0x12>)
  ldr r4, =_ebss
 800120c:	4c0a      	ldr	r4, [pc, #40]	@ (8001238 <LoopForever+0x16>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001210:	e001      	b.n	8001216 <LoopFillZerobss>

08001212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001214:	3204      	adds	r2, #4

08001216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001218:	d3fb      	bcc.n	8001212 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800121a:	f002 fe5f 	bl	8003edc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800121e:	f7ff fe35 	bl	8000e8c <main>

08001222 <LoopForever>:

LoopForever:
    b LoopForever
 8001222:	e7fe      	b.n	8001222 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001224:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800122c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001230:	08006174 	.word	0x08006174
  ldr r2, =_sbss
 8001234:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001238:	200003a0 	.word	0x200003a0

0800123c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800123c:	e7fe      	b.n	800123c <ADC1_IRQHandler>

0800123e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001248:	2003      	movs	r0, #3
 800124a:	f000 f943 	bl	80014d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800124e:	2000      	movs	r0, #0
 8001250:	f000 f80e 	bl	8001270 <HAL_InitTick>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	e001      	b.n	8001264 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001260:	f7ff fe98 	bl	8000f94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001264:	79fb      	ldrb	r3, [r7, #7]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800127c:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <HAL_InitTick+0x6c>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d023      	beq.n	80012cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001284:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <HAL_InitTick+0x70>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b14      	ldr	r3, [pc, #80]	@ (80012dc <HAL_InitTick+0x6c>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001292:	fbb3 f3f1 	udiv	r3, r3, r1
 8001296:	fbb2 f3f3 	udiv	r3, r2, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f941 	bl	8001522 <HAL_SYSTICK_Config>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10f      	bne.n	80012c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b0f      	cmp	r3, #15
 80012aa:	d809      	bhi.n	80012c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ac:	2200      	movs	r2, #0
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012b4:	f000 f919 	bl	80014ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012b8:	4a0a      	ldr	r2, [pc, #40]	@ (80012e4 <HAL_InitTick+0x74>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	e007      	b.n	80012d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	e004      	b.n	80012d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	73fb      	strb	r3, [r7, #15]
 80012ca:	e001      	b.n	80012d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000008 	.word	0x20000008
 80012e0:	20000000 	.word	0x20000000
 80012e4:	20000004 	.word	0x20000004

080012e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <HAL_IncTick+0x20>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	461a      	mov	r2, r3
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_IncTick+0x24>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4413      	add	r3, r2
 80012f8:	4a04      	ldr	r2, [pc, #16]	@ (800130c <HAL_IncTick+0x24>)
 80012fa:	6013      	str	r3, [r2, #0]
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20000008 	.word	0x20000008
 800130c:	20000250 	.word	0x20000250

08001310 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  return uwTick;
 8001314:	4b03      	ldr	r3, [pc, #12]	@ (8001324 <HAL_GetTick+0x14>)
 8001316:	681b      	ldr	r3, [r3, #0]
}
 8001318:	4618      	mov	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	20000250 	.word	0x20000250

08001328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001330:	f7ff ffee 	bl	8001310 <HAL_GetTick>
 8001334:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001340:	d005      	beq.n	800134e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <HAL_Delay+0x44>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	461a      	mov	r2, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800134e:	bf00      	nop
 8001350:	f7ff ffde 	bl	8001310 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	429a      	cmp	r2, r3
 800135e:	d8f7      	bhi.n	8001350 <HAL_Delay+0x28>
  {
  }
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000008 	.word	0x20000008

08001370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f003 0307 	and.w	r3, r3, #7
 800137e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001380:	4b0c      	ldr	r3, [pc, #48]	@ (80013b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800138c:	4013      	ands	r3, r2
 800138e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001398:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800139c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013a2:	4a04      	ldr	r2, [pc, #16]	@ (80013b4 <__NVIC_SetPriorityGrouping+0x44>)
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	60d3      	str	r3, [r2, #12]
}
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013bc:	4b04      	ldr	r3, [pc, #16]	@ (80013d0 <__NVIC_GetPriorityGrouping+0x18>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	0a1b      	lsrs	r3, r3, #8
 80013c2:	f003 0307 	and.w	r3, r3, #7
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	6039      	str	r1, [r7, #0]
 80013de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	db0a      	blt.n	80013fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	490c      	ldr	r1, [pc, #48]	@ (8001420 <__NVIC_SetPriority+0x4c>)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	0112      	lsls	r2, r2, #4
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	440b      	add	r3, r1
 80013f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013fc:	e00a      	b.n	8001414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4908      	ldr	r1, [pc, #32]	@ (8001424 <__NVIC_SetPriority+0x50>)
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	3b04      	subs	r3, #4
 800140c:	0112      	lsls	r2, r2, #4
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	440b      	add	r3, r1
 8001412:	761a      	strb	r2, [r3, #24]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000e100 	.word	0xe000e100
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001428:	b480      	push	{r7}
 800142a:	b089      	sub	sp, #36	@ 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	f1c3 0307 	rsb	r3, r3, #7
 8001442:	2b04      	cmp	r3, #4
 8001444:	bf28      	it	cs
 8001446:	2304      	movcs	r3, #4
 8001448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	3304      	adds	r3, #4
 800144e:	2b06      	cmp	r3, #6
 8001450:	d902      	bls.n	8001458 <NVIC_EncodePriority+0x30>
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3b03      	subs	r3, #3
 8001456:	e000      	b.n	800145a <NVIC_EncodePriority+0x32>
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800145c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43da      	mvns	r2, r3
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	401a      	ands	r2, r3
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001470:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	fa01 f303 	lsl.w	r3, r1, r3
 800147a:	43d9      	mvns	r1, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001480:	4313      	orrs	r3, r2
         );
}
 8001482:	4618      	mov	r0, r3
 8001484:	3724      	adds	r7, #36	@ 0x24
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
	...

08001490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014a0:	d301      	bcc.n	80014a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014a2:	2301      	movs	r3, #1
 80014a4:	e00f      	b.n	80014c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a6:	4a0a      	ldr	r2, [pc, #40]	@ (80014d0 <SysTick_Config+0x40>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ae:	210f      	movs	r1, #15
 80014b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014b4:	f7ff ff8e 	bl	80013d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <SysTick_Config+0x40>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014be:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <SysTick_Config+0x40>)
 80014c0:	2207      	movs	r2, #7
 80014c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	e000e010 	.word	0xe000e010

080014d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f7ff ff47 	bl	8001370 <__NVIC_SetPriorityGrouping>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4603      	mov	r3, r0
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
 80014f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014fc:	f7ff ff5c 	bl	80013b8 <__NVIC_GetPriorityGrouping>
 8001500:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	68b9      	ldr	r1, [r7, #8]
 8001506:	6978      	ldr	r0, [r7, #20]
 8001508:	f7ff ff8e 	bl	8001428 <NVIC_EncodePriority>
 800150c:	4602      	mov	r2, r0
 800150e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001512:	4611      	mov	r1, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff5d 	bl	80013d4 <__NVIC_SetPriority>
}
 800151a:	bf00      	nop
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ffb0 	bl	8001490 <SysTick_Config>
 8001530:	4603      	mov	r3, r0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800154a:	e148      	b.n	80017de <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2101      	movs	r1, #1
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 813a 	beq.w	80017d8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b01      	cmp	r3, #1
 800156e:	d005      	beq.n	800157c <HAL_GPIO_Init+0x40>
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d130      	bne.n	80015de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	2203      	movs	r2, #3
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68da      	ldr	r2, [r3, #12]
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015b2:	2201      	movs	r2, #1
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4013      	ands	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	091b      	lsrs	r3, r3, #4
 80015c8:	f003 0201 	and.w	r2, r3, #1
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	2b03      	cmp	r3, #3
 80015e8:	d017      	beq.n	800161a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	2203      	movs	r2, #3
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4013      	ands	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d123      	bne.n	800166e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	08da      	lsrs	r2, r3, #3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3208      	adds	r2, #8
 800162e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001632:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	220f      	movs	r2, #15
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	691a      	ldr	r2, [r3, #16]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4313      	orrs	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	08da      	lsrs	r2, r3, #3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3208      	adds	r2, #8
 8001668:	6939      	ldr	r1, [r7, #16]
 800166a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	2203      	movs	r2, #3
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f003 0203 	and.w	r2, r3, #3
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 8094 	beq.w	80017d8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b0:	4b52      	ldr	r3, [pc, #328]	@ (80017fc <HAL_GPIO_Init+0x2c0>)
 80016b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b4:	4a51      	ldr	r2, [pc, #324]	@ (80017fc <HAL_GPIO_Init+0x2c0>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	6613      	str	r3, [r2, #96]	@ 0x60
 80016bc:	4b4f      	ldr	r3, [pc, #316]	@ (80017fc <HAL_GPIO_Init+0x2c0>)
 80016be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001800 <HAL_GPIO_Init+0x2c4>)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	3302      	adds	r3, #2
 80016d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	220f      	movs	r2, #15
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016f2:	d00d      	beq.n	8001710 <HAL_GPIO_Init+0x1d4>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4a43      	ldr	r2, [pc, #268]	@ (8001804 <HAL_GPIO_Init+0x2c8>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d007      	beq.n	800170c <HAL_GPIO_Init+0x1d0>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a42      	ldr	r2, [pc, #264]	@ (8001808 <HAL_GPIO_Init+0x2cc>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d101      	bne.n	8001708 <HAL_GPIO_Init+0x1cc>
 8001704:	2302      	movs	r3, #2
 8001706:	e004      	b.n	8001712 <HAL_GPIO_Init+0x1d6>
 8001708:	2307      	movs	r3, #7
 800170a:	e002      	b.n	8001712 <HAL_GPIO_Init+0x1d6>
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <HAL_GPIO_Init+0x1d6>
 8001710:	2300      	movs	r3, #0
 8001712:	697a      	ldr	r2, [r7, #20]
 8001714:	f002 0203 	and.w	r2, r2, #3
 8001718:	0092      	lsls	r2, r2, #2
 800171a:	4093      	lsls	r3, r2
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001722:	4937      	ldr	r1, [pc, #220]	@ (8001800 <HAL_GPIO_Init+0x2c4>)
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	089b      	lsrs	r3, r3, #2
 8001728:	3302      	adds	r3, #2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001730:	4b36      	ldr	r3, [pc, #216]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	43db      	mvns	r3, r3
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	4013      	ands	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001754:	4a2d      	ldr	r2, [pc, #180]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800175a:	4b2c      	ldr	r3, [pc, #176]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	43db      	mvns	r3, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4013      	ands	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4313      	orrs	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800177e:	4a23      	ldr	r2, [pc, #140]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001784:	4b21      	ldr	r3, [pc, #132]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	43db      	mvns	r3, r3
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4013      	ands	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017a8:	4a18      	ldr	r2, [pc, #96]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80017ae:	4b17      	ldr	r3, [pc, #92]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	43db      	mvns	r3, r3
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	4013      	ands	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017d2:	4a0e      	ldr	r2, [pc, #56]	@ (800180c <HAL_GPIO_Init+0x2d0>)
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	3301      	adds	r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	fa22 f303 	lsr.w	r3, r2, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	f47f aeaf 	bne.w	800154c <HAL_GPIO_Init+0x10>
  }
}
 80017ee:	bf00      	nop
 80017f0:	bf00      	nop
 80017f2:	371c      	adds	r7, #28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000
 8001800:	40010000 	.word	0x40010000
 8001804:	48000400 	.word	0x48000400
 8001808:	48000800 	.word	0x48000800
 800180c:	40010400 	.word	0x40010400

08001810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]
 800181c:	4613      	mov	r3, r2
 800181e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001820:	787b      	ldrb	r3, [r7, #1]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d003      	beq.n	800182e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001826:	887a      	ldrh	r2, [r7, #2]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800182c:	e002      	b.n	8001834 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800182e:	887a      	ldrh	r2, [r7, #2]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e08d      	b.n	800196e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b00      	cmp	r3, #0
 800185c:	d106      	bne.n	800186c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff faaa 	bl	8000dc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2224      	movs	r2, #36	@ 0x24
 8001870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f022 0201 	bic.w	r2, r2, #1
 8001882:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685a      	ldr	r2, [r3, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001890:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d107      	bne.n	80018ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689a      	ldr	r2, [r3, #8]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	e006      	b.n	80018c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689a      	ldr	r2, [r3, #8]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80018c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d108      	bne.n	80018e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	e007      	b.n	80018f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	6812      	ldr	r2, [r2, #0]
 80018fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001904:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68da      	ldr	r2, [r3, #12]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001914:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691a      	ldr	r2, [r3, #16]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	430a      	orrs	r2, r1
 800192e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	69d9      	ldr	r1, [r3, #28]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a1a      	ldr	r2, [r3, #32]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	430a      	orrs	r2, r1
 800193e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0201 	orr.w	r2, r2, #1
 800194e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2220      	movs	r2, #32
 800195a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af02      	add	r7, sp, #8
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	4608      	mov	r0, r1
 8001982:	4611      	mov	r1, r2
 8001984:	461a      	mov	r2, r3
 8001986:	4603      	mov	r3, r0
 8001988:	817b      	strh	r3, [r7, #10]
 800198a:	460b      	mov	r3, r1
 800198c:	813b      	strh	r3, [r7, #8]
 800198e:	4613      	mov	r3, r2
 8001990:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001998:	b2db      	uxtb	r3, r3
 800199a:	2b20      	cmp	r3, #32
 800199c:	f040 80fd 	bne.w	8001b9a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80019a0:	6a3b      	ldr	r3, [r7, #32]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d002      	beq.n	80019ac <HAL_I2C_Mem_Read+0x34>
 80019a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d105      	bne.n	80019b8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0f1      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d101      	bne.n	80019c6 <HAL_I2C_Mem_Read+0x4e>
 80019c2:	2302      	movs	r3, #2
 80019c4:	e0ea      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019ce:	f7ff fc9f 	bl	8001310 <HAL_GetTick>
 80019d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	2319      	movs	r3, #25
 80019da:	2201      	movs	r2, #1
 80019dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f000 f95b 	bl	8001c9c <I2C_WaitOnFlagUntilTimeout>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0d5      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2222      	movs	r2, #34	@ 0x22
 80019f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2240      	movs	r2, #64	@ 0x40
 80019fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6a3a      	ldr	r2, [r7, #32]
 8001a0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001a10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2200      	movs	r2, #0
 8001a16:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a18:	88f8      	ldrh	r0, [r7, #6]
 8001a1a:	893a      	ldrh	r2, [r7, #8]
 8001a1c:	8979      	ldrh	r1, [r7, #10]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	9301      	str	r3, [sp, #4]
 8001a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	4603      	mov	r3, r0
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f000 f8bf 	bl	8001bac <I2C_RequestMemoryRead>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d005      	beq.n	8001a40 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e0ad      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d90e      	bls.n	8001a68 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a54:	b2da      	uxtb	r2, r3
 8001a56:	8979      	ldrh	r1, [r7, #10]
 8001a58:	4b52      	ldr	r3, [pc, #328]	@ (8001ba4 <HAL_I2C_Mem_Read+0x22c>)
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a60:	68f8      	ldr	r0, [r7, #12]
 8001a62:	f000 fadf 	bl	8002024 <I2C_TransferConfig>
 8001a66:	e00f      	b.n	8001a88 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	8979      	ldrh	r1, [r7, #10]
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ba4 <HAL_I2C_Mem_Read+0x22c>)
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 face 	bl	8002024 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2104      	movs	r1, #4
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f000 f902 	bl	8001c9c <I2C_WaitOnFlagUntilTimeout>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e07c      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	3b01      	subs	r3, #1
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d034      	beq.n	8001b48 <HAL_I2C_Mem_Read+0x1d0>
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d130      	bne.n	8001b48 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	2200      	movs	r2, #0
 8001aee:	2180      	movs	r1, #128	@ 0x80
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f000 f8d3 	bl	8001c9c <I2C_WaitOnFlagUntilTimeout>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e04d      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	2bff      	cmp	r3, #255	@ 0xff
 8001b08:	d90e      	bls.n	8001b28 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	8979      	ldrh	r1, [r7, #10]
 8001b18:	2300      	movs	r3, #0
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f000 fa7f 	bl	8002024 <I2C_TransferConfig>
 8001b26:	e00f      	b.n	8001b48 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	8979      	ldrh	r1, [r7, #10]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f000 fa6e 	bl	8002024 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d19a      	bne.n	8001a88 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b56:	68f8      	ldr	r0, [r7, #12]
 8001b58:	f000 f940 	bl	8001ddc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e01a      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6859      	ldr	r1, [r3, #4]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <HAL_I2C_Mem_Read+0x230>)
 8001b7a:	400b      	ands	r3, r1
 8001b7c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2220      	movs	r2, #32
 8001b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e000      	b.n	8001b9c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001b9a:	2302      	movs	r3, #2
  }
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	80002400 	.word	0x80002400
 8001ba8:	fe00e800 	.word	0xfe00e800

08001bac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af02      	add	r7, sp, #8
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	4608      	mov	r0, r1
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4603      	mov	r3, r0
 8001bbc:	817b      	strh	r3, [r7, #10]
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	813b      	strh	r3, [r7, #8]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	8979      	ldrh	r1, [r7, #10]
 8001bcc:	4b20      	ldr	r3, [pc, #128]	@ (8001c50 <I2C_RequestMemoryRead+0xa4>)
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 fa26 	bl	8002024 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bd8:	69fa      	ldr	r2, [r7, #28]
 8001bda:	69b9      	ldr	r1, [r7, #24]
 8001bdc:	68f8      	ldr	r0, [r7, #12]
 8001bde:	f000 f8b6 	bl	8001d4e <I2C_WaitOnTXISFlagUntilTimeout>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e02c      	b.n	8001c46 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d105      	bne.n	8001bfe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001bf2:	893b      	ldrh	r3, [r7, #8]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	629a      	str	r2, [r3, #40]	@ 0x28
 8001bfc:	e015      	b.n	8001c2a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001bfe:	893b      	ldrh	r3, [r7, #8]
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c0c:	69fa      	ldr	r2, [r7, #28]
 8001c0e:	69b9      	ldr	r1, [r7, #24]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 f89c 	bl	8001d4e <I2C_WaitOnTXISFlagUntilTimeout>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e012      	b.n	8001c46 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c20:	893b      	ldrh	r3, [r7, #8]
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2200      	movs	r2, #0
 8001c32:	2140      	movs	r1, #64	@ 0x40
 8001c34:	68f8      	ldr	r0, [r7, #12]
 8001c36:	f000 f831 	bl	8001c9c <I2C_WaitOnFlagUntilTimeout>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	80002000 	.word	0x80002000

08001c54 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d103      	bne.n	8001c72 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d007      	beq.n	8001c90 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	699a      	ldr	r2, [r3, #24]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f042 0201 	orr.w	r2, r2, #1
 8001c8e:	619a      	str	r2, [r3, #24]
  }
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	603b      	str	r3, [r7, #0]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cac:	e03b      	b.n	8001d26 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	6839      	ldr	r1, [r7, #0]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f000 f8d6 	bl	8001e64 <I2C_IsErrorOccurred>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e041      	b.n	8001d46 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cc8:	d02d      	beq.n	8001d26 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cca:	f7ff fb21 	bl	8001310 <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d302      	bcc.n	8001ce0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d122      	bne.n	8001d26 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	699a      	ldr	r2, [r3, #24]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	bf0c      	ite	eq
 8001cf0:	2301      	moveq	r3, #1
 8001cf2:	2300      	movne	r3, #0
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d113      	bne.n	8001d26 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f043 0220 	orr.w	r2, r3, #32
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e00f      	b.n	8001d46 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	699a      	ldr	r2, [r3, #24]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	68ba      	ldr	r2, [r7, #8]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	bf0c      	ite	eq
 8001d36:	2301      	moveq	r3, #1
 8001d38:	2300      	movne	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d0b4      	beq.n	8001cae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b084      	sub	sp, #16
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d5a:	e033      	b.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	68b9      	ldr	r1, [r7, #8]
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f000 f87f 	bl	8001e64 <I2C_IsErrorOccurred>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e031      	b.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d76:	d025      	beq.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d78:	f7ff faca 	bl	8001310 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d302      	bcc.n	8001d8e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d11a      	bne.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d013      	beq.n	8001dc4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da0:	f043 0220 	orr.w	r2, r3, #32
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2220      	movs	r2, #32
 8001dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e007      	b.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d1c4      	bne.n	8001d5c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001de8:	e02f      	b.n	8001e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f000 f838 	bl	8001e64 <I2C_IsErrorOccurred>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e02d      	b.n	8001e5a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dfe:	f7ff fa87 	bl	8001310 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d302      	bcc.n	8001e14 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d11a      	bne.n	8001e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f003 0320 	and.w	r3, r3, #32
 8001e1e:	2b20      	cmp	r3, #32
 8001e20:	d013      	beq.n	8001e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	f043 0220 	orr.w	r2, r3, #32
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e007      	b.n	8001e5a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	f003 0320 	and.w	r3, r3, #32
 8001e54:	2b20      	cmp	r3, #32
 8001e56:	d1c8      	bne.n	8001dea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08a      	sub	sp, #40	@ 0x28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f003 0310 	and.w	r3, r3, #16
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d068      	beq.n	8001f62 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2210      	movs	r2, #16
 8001e96:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e98:	e049      	b.n	8001f2e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ea0:	d045      	beq.n	8001f2e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ea2:	f7ff fa35 	bl	8001310 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d302      	bcc.n	8001eb8 <I2C_IsErrorOccurred+0x54>
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d13a      	bne.n	8001f2e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001eca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ed6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001eda:	d121      	bne.n	8001f20 <I2C_IsErrorOccurred+0xbc>
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ee2:	d01d      	beq.n	8001f20 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001ee4:	7cfb      	ldrb	r3, [r7, #19]
 8001ee6:	2b20      	cmp	r3, #32
 8001ee8:	d01a      	beq.n	8001f20 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ef8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001efa:	f7ff fa09 	bl	8001310 <HAL_GetTick>
 8001efe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f00:	e00e      	b.n	8001f20 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001f02:	f7ff fa05 	bl	8001310 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b19      	cmp	r3, #25
 8001f0e:	d907      	bls.n	8001f20 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001f10:	6a3b      	ldr	r3, [r7, #32]
 8001f12:	f043 0320 	orr.w	r3, r3, #32
 8001f16:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001f1e:	e006      	b.n	8001f2e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f003 0320 	and.w	r3, r3, #32
 8001f2a:	2b20      	cmp	r3, #32
 8001f2c:	d1e9      	bne.n	8001f02 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	f003 0320 	and.w	r3, r3, #32
 8001f38:	2b20      	cmp	r3, #32
 8001f3a:	d003      	beq.n	8001f44 <I2C_IsErrorOccurred+0xe0>
 8001f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0aa      	beq.n	8001e9a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001f44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d103      	bne.n	8001f54 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2220      	movs	r2, #32
 8001f52:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001f54:	6a3b      	ldr	r3, [r7, #32]
 8001f56:	f043 0304 	orr.w	r3, r3, #4
 8001f5a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00b      	beq.n	8001f8c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f84:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d00b      	beq.n	8001fae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001f96:	6a3b      	ldr	r3, [r7, #32]
 8001f98:	f043 0308 	orr.w	r3, r3, #8
 8001f9c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fa6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d00b      	beq.n	8001fd0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	f043 0302 	orr.w	r3, r3, #2
 8001fbe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d01c      	beq.n	8002012 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	f7ff fe3b 	bl	8001c54 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6859      	ldr	r1, [r3, #4]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8002020 <I2C_IsErrorOccurred+0x1bc>)
 8001fea:	400b      	ands	r3, r1
 8001fec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ff2:	6a3b      	ldr	r3, [r7, #32]
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2220      	movs	r2, #32
 8001ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002012:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002016:	4618      	mov	r0, r3
 8002018:	3728      	adds	r7, #40	@ 0x28
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	fe00e800 	.word	0xfe00e800

08002024 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	607b      	str	r3, [r7, #4]
 800202e:	460b      	mov	r3, r1
 8002030:	817b      	strh	r3, [r7, #10]
 8002032:	4613      	mov	r3, r2
 8002034:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002036:	897b      	ldrh	r3, [r7, #10]
 8002038:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800203c:	7a7b      	ldrb	r3, [r7, #9]
 800203e:	041b      	lsls	r3, r3, #16
 8002040:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002044:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	4313      	orrs	r3, r2
 800204e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002052:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	6a3b      	ldr	r3, [r7, #32]
 800205c:	0d5b      	lsrs	r3, r3, #21
 800205e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <I2C_TransferConfig+0x60>)
 8002064:	430b      	orrs	r3, r1
 8002066:	43db      	mvns	r3, r3
 8002068:	ea02 0103 	and.w	r1, r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	430a      	orrs	r2, r1
 8002074:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002076:	bf00      	nop
 8002078:	371c      	adds	r7, #28
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	03ff63ff 	.word	0x03ff63ff

08002088 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b20      	cmp	r3, #32
 800209c:	d138      	bne.n	8002110 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d101      	bne.n	80020ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80020a8:	2302      	movs	r3, #2
 80020aa:	e032      	b.n	8002112 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2224      	movs	r2, #36	@ 0x24
 80020b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80020da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6819      	ldr	r1, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	430a      	orrs	r2, r1
 80020ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2220      	movs	r2, #32
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	e000      	b.n	8002112 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002110:	2302      	movs	r3, #2
  }
}
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800211e:	b480      	push	{r7}
 8002120:	b085      	sub	sp, #20
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b20      	cmp	r3, #32
 8002132:	d139      	bne.n	80021a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800213a:	2b01      	cmp	r3, #1
 800213c:	d101      	bne.n	8002142 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800213e:	2302      	movs	r3, #2
 8002140:	e033      	b.n	80021aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2201      	movs	r2, #1
 8002146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2224      	movs	r2, #36	@ 0x24
 800214e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 0201 	bic.w	r2, r2, #1
 8002160:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002170:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	021b      	lsls	r3, r3, #8
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	4313      	orrs	r3, r2
 800217a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2220      	movs	r2, #32
 8002198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021a4:	2300      	movs	r3, #0
 80021a6:	e000      	b.n	80021aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80021a8:	2302      	movs	r3, #2
  }
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021bc:	4b05      	ldr	r3, [pc, #20]	@ (80021d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a04      	ldr	r2, [pc, #16]	@ (80021d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80021c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c6:	6013      	str	r3, [r2, #0]
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40007000 	.word	0x40007000

080021d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021dc:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40007000 	.word	0x40007000

080021f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002202:	d130      	bne.n	8002266 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002204:	4b23      	ldr	r3, [pc, #140]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800220c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002210:	d038      	beq.n	8002284 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002212:	4b20      	ldr	r3, [pc, #128]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800221c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002220:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002222:	4b1d      	ldr	r3, [pc, #116]	@ (8002298 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2232      	movs	r2, #50	@ 0x32
 8002228:	fb02 f303 	mul.w	r3, r2, r3
 800222c:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	0c9b      	lsrs	r3, r3, #18
 8002234:	3301      	adds	r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002238:	e002      	b.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	3b01      	subs	r3, #1
 800223e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002240:	4b14      	ldr	r3, [pc, #80]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800224c:	d102      	bne.n	8002254 <HAL_PWREx_ControlVoltageScaling+0x60>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1f2      	bne.n	800223a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800225c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002260:	d110      	bne.n	8002284 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e00f      	b.n	8002286 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002266:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800226e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002272:	d007      	beq.n	8002284 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800227c:	4a05      	ldr	r2, [pc, #20]	@ (8002294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800227e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002282:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40007000 	.word	0x40007000
 8002298:	20000000 	.word	0x20000000
 800229c:	431bde83 	.word	0x431bde83

080022a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d102      	bne.n	80022b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	f000 bc02 	b.w	8002ab8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022b4:	4b96      	ldr	r3, [pc, #600]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 030c 	and.w	r3, r3, #12
 80022bc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022be:	4b94      	ldr	r3, [pc, #592]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 80e4 	beq.w	800249e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d007      	beq.n	80022ec <HAL_RCC_OscConfig+0x4c>
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	2b0c      	cmp	r3, #12
 80022e0:	f040 808b 	bne.w	80023fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	f040 8087 	bne.w	80023fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022ec:	4b88      	ldr	r3, [pc, #544]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d005      	beq.n	8002304 <HAL_RCC_OscConfig+0x64>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e3d9      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1a      	ldr	r2, [r3, #32]
 8002308:	4b81      	ldr	r3, [pc, #516]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d004      	beq.n	800231e <HAL_RCC_OscConfig+0x7e>
 8002314:	4b7e      	ldr	r3, [pc, #504]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800231c:	e005      	b.n	800232a <HAL_RCC_OscConfig+0x8a>
 800231e:	4b7c      	ldr	r3, [pc, #496]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002320:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800232a:	4293      	cmp	r3, r2
 800232c:	d223      	bcs.n	8002376 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	4618      	mov	r0, r3
 8002334:	f000 fd54 	bl	8002de0 <RCC_SetFlashLatencyFromMSIRange>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e3ba      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002342:	4b73      	ldr	r3, [pc, #460]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a72      	ldr	r2, [pc, #456]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002348:	f043 0308 	orr.w	r3, r3, #8
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	4b70      	ldr	r3, [pc, #448]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	496d      	ldr	r1, [pc, #436]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800235c:	4313      	orrs	r3, r2
 800235e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002360:	4b6b      	ldr	r3, [pc, #428]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	021b      	lsls	r3, r3, #8
 800236e:	4968      	ldr	r1, [pc, #416]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002370:	4313      	orrs	r3, r2
 8002372:	604b      	str	r3, [r1, #4]
 8002374:	e025      	b.n	80023c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002376:	4b66      	ldr	r3, [pc, #408]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a65      	ldr	r2, [pc, #404]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800237c:	f043 0308 	orr.w	r3, r3, #8
 8002380:	6013      	str	r3, [r2, #0]
 8002382:	4b63      	ldr	r3, [pc, #396]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	4960      	ldr	r1, [pc, #384]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002390:	4313      	orrs	r3, r2
 8002392:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002394:	4b5e      	ldr	r3, [pc, #376]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	495b      	ldr	r1, [pc, #364]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d109      	bne.n	80023c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 fd14 	bl	8002de0 <RCC_SetFlashLatencyFromMSIRange>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e37a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023c2:	f000 fc81 	bl	8002cc8 <HAL_RCC_GetSysClockFreq>
 80023c6:	4602      	mov	r2, r0
 80023c8:	4b51      	ldr	r3, [pc, #324]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	091b      	lsrs	r3, r3, #4
 80023ce:	f003 030f 	and.w	r3, r3, #15
 80023d2:	4950      	ldr	r1, [pc, #320]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80023d4:	5ccb      	ldrb	r3, [r1, r3]
 80023d6:	f003 031f 	and.w	r3, r3, #31
 80023da:	fa22 f303 	lsr.w	r3, r2, r3
 80023de:	4a4e      	ldr	r2, [pc, #312]	@ (8002518 <HAL_RCC_OscConfig+0x278>)
 80023e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023e2:	4b4e      	ldr	r3, [pc, #312]	@ (800251c <HAL_RCC_OscConfig+0x27c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe ff42 	bl	8001270 <HAL_InitTick>
 80023ec:	4603      	mov	r3, r0
 80023ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d052      	beq.n	800249c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	e35e      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d032      	beq.n	8002468 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002402:	4b43      	ldr	r3, [pc, #268]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a42      	ldr	r2, [pc, #264]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800240e:	f7fe ff7f 	bl	8001310 <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002416:	f7fe ff7b 	bl	8001310 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e347      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002428:	4b39      	ldr	r3, [pc, #228]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0f0      	beq.n	8002416 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002434:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a35      	ldr	r2, [pc, #212]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800243a:	f043 0308 	orr.w	r3, r3, #8
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b33      	ldr	r3, [pc, #204]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	4930      	ldr	r1, [pc, #192]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800244e:	4313      	orrs	r3, r2
 8002450:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002452:	4b2f      	ldr	r3, [pc, #188]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	021b      	lsls	r3, r3, #8
 8002460:	492b      	ldr	r1, [pc, #172]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002462:	4313      	orrs	r3, r2
 8002464:	604b      	str	r3, [r1, #4]
 8002466:	e01a      	b.n	800249e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002468:	4b29      	ldr	r3, [pc, #164]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a28      	ldr	r2, [pc, #160]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 800246e:	f023 0301 	bic.w	r3, r3, #1
 8002472:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002474:	f7fe ff4c 	bl	8001310 <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800247c:	f7fe ff48 	bl	8001310 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e314      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800248e:	4b20      	ldr	r3, [pc, #128]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f0      	bne.n	800247c <HAL_RCC_OscConfig+0x1dc>
 800249a:	e000      	b.n	800249e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800249c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d073      	beq.n	8002592 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	2b08      	cmp	r3, #8
 80024ae:	d005      	beq.n	80024bc <HAL_RCC_OscConfig+0x21c>
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	2b0c      	cmp	r3, #12
 80024b4:	d10e      	bne.n	80024d4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2b03      	cmp	r3, #3
 80024ba:	d10b      	bne.n	80024d4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024bc:	4b14      	ldr	r3, [pc, #80]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d063      	beq.n	8002590 <HAL_RCC_OscConfig+0x2f0>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d15f      	bne.n	8002590 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e2f1      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024dc:	d106      	bne.n	80024ec <HAL_RCC_OscConfig+0x24c>
 80024de:	4b0c      	ldr	r3, [pc, #48]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80024e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	e025      	b.n	8002538 <HAL_RCC_OscConfig+0x298>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024f4:	d114      	bne.n	8002520 <HAL_RCC_OscConfig+0x280>
 80024f6:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a05      	ldr	r2, [pc, #20]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 80024fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a02      	ldr	r2, [pc, #8]	@ (8002510 <HAL_RCC_OscConfig+0x270>)
 8002508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	e013      	b.n	8002538 <HAL_RCC_OscConfig+0x298>
 8002510:	40021000 	.word	0x40021000
 8002514:	08005db0 	.word	0x08005db0
 8002518:	20000000 	.word	0x20000000
 800251c:	20000004 	.word	0x20000004
 8002520:	4ba0      	ldr	r3, [pc, #640]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a9f      	ldr	r2, [pc, #636]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	4b9d      	ldr	r3, [pc, #628]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a9c      	ldr	r2, [pc, #624]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d013      	beq.n	8002568 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7fe fee6 	bl	8001310 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002548:	f7fe fee2 	bl	8001310 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	@ 0x64
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e2ae      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800255a:	4b92      	ldr	r3, [pc, #584]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0x2a8>
 8002566:	e014      	b.n	8002592 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7fe fed2 	bl	8001310 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002570:	f7fe fece 	bl	8001310 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b64      	cmp	r3, #100	@ 0x64
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e29a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002582:	4b88      	ldr	r3, [pc, #544]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x2d0>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d060      	beq.n	8002660 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_OscConfig+0x310>
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2b0c      	cmp	r3, #12
 80025a8:	d119      	bne.n	80025de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d116      	bne.n	80025de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025b0:	4b7c      	ldr	r3, [pc, #496]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d005      	beq.n	80025c8 <HAL_RCC_OscConfig+0x328>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e277      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c8:	4b76      	ldr	r3, [pc, #472]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	061b      	lsls	r3, r3, #24
 80025d6:	4973      	ldr	r1, [pc, #460]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025dc:	e040      	b.n	8002660 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d023      	beq.n	800262e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025e6:	4b6f      	ldr	r3, [pc, #444]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a6e      	ldr	r2, [pc, #440]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80025ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f2:	f7fe fe8d 	bl	8001310 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fa:	f7fe fe89 	bl	8001310 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e255      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800260c:	4b65      	ldr	r3, [pc, #404]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f0      	beq.n	80025fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002618:	4b62      	ldr	r3, [pc, #392]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	061b      	lsls	r3, r3, #24
 8002626:	495f      	ldr	r1, [pc, #380]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002628:	4313      	orrs	r3, r2
 800262a:	604b      	str	r3, [r1, #4]
 800262c:	e018      	b.n	8002660 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800262e:	4b5d      	ldr	r3, [pc, #372]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a5c      	ldr	r2, [pc, #368]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263a:	f7fe fe69 	bl	8001310 <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002640:	e008      	b.n	8002654 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002642:	f7fe fe65 	bl	8001310 <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e231      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002654:	4b53      	ldr	r3, [pc, #332]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1f0      	bne.n	8002642 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	2b00      	cmp	r3, #0
 800266a:	d03c      	beq.n	80026e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d01c      	beq.n	80026ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002674:	4b4b      	ldr	r3, [pc, #300]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800267a:	4a4a      	ldr	r2, [pc, #296]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002684:	f7fe fe44 	bl	8001310 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800268c:	f7fe fe40 	bl	8001310 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e20c      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800269e:	4b41      	ldr	r3, [pc, #260]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80026a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0ef      	beq.n	800268c <HAL_RCC_OscConfig+0x3ec>
 80026ac:	e01b      	b.n	80026e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ae:	4b3d      	ldr	r3, [pc, #244]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80026b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026b4:	4a3b      	ldr	r2, [pc, #236]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026be:	f7fe fe27 	bl	8001310 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c6:	f7fe fe23 	bl	8001310 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e1ef      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026d8:	4b32      	ldr	r3, [pc, #200]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80026da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1ef      	bne.n	80026c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0304 	and.w	r3, r3, #4
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 80a6 	beq.w	8002840 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026f4:	2300      	movs	r3, #0
 80026f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026f8:	4b2a      	ldr	r3, [pc, #168]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 80026fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10d      	bne.n	8002720 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002704:	4b27      	ldr	r3, [pc, #156]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002708:	4a26      	ldr	r2, [pc, #152]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800270a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800270e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002710:	4b24      	ldr	r3, [pc, #144]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800271c:	2301      	movs	r3, #1
 800271e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002720:	4b21      	ldr	r3, [pc, #132]	@ (80027a8 <HAL_RCC_OscConfig+0x508>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002728:	2b00      	cmp	r3, #0
 800272a:	d118      	bne.n	800275e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800272c:	4b1e      	ldr	r3, [pc, #120]	@ (80027a8 <HAL_RCC_OscConfig+0x508>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a1d      	ldr	r2, [pc, #116]	@ (80027a8 <HAL_RCC_OscConfig+0x508>)
 8002732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002736:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002738:	f7fe fdea 	bl	8001310 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002740:	f7fe fde6 	bl	8001310 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e1b2      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002752:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <HAL_RCC_OscConfig+0x508>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0f0      	beq.n	8002740 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d108      	bne.n	8002778 <HAL_RCC_OscConfig+0x4d8>
 8002766:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276c:	4a0d      	ldr	r2, [pc, #52]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 800276e:	f043 0301 	orr.w	r3, r3, #1
 8002772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002776:	e029      	b.n	80027cc <HAL_RCC_OscConfig+0x52c>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b05      	cmp	r3, #5
 800277e:	d115      	bne.n	80027ac <HAL_RCC_OscConfig+0x50c>
 8002780:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002786:	4a07      	ldr	r2, [pc, #28]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002788:	f043 0304 	orr.w	r3, r3, #4
 800278c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002790:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002796:	4a03      	ldr	r2, [pc, #12]	@ (80027a4 <HAL_RCC_OscConfig+0x504>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027a0:	e014      	b.n	80027cc <HAL_RCC_OscConfig+0x52c>
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40007000 	.word	0x40007000
 80027ac:	4b9a      	ldr	r3, [pc, #616]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80027ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b2:	4a99      	ldr	r2, [pc, #612]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80027b4:	f023 0301 	bic.w	r3, r3, #1
 80027b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027bc:	4b96      	ldr	r3, [pc, #600]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c2:	4a95      	ldr	r2, [pc, #596]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80027c4:	f023 0304 	bic.w	r3, r3, #4
 80027c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d016      	beq.n	8002802 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d4:	f7fe fd9c 	bl	8001310 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027da:	e00a      	b.n	80027f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7fe fd98 	bl	8001310 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e162      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027f2:	4b89      	ldr	r3, [pc, #548]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80027f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0ed      	beq.n	80027dc <HAL_RCC_OscConfig+0x53c>
 8002800:	e015      	b.n	800282e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002802:	f7fe fd85 	bl	8001310 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002808:	e00a      	b.n	8002820 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280a:	f7fe fd81 	bl	8001310 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002818:	4293      	cmp	r3, r2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e14b      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002820:	4b7d      	ldr	r3, [pc, #500]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1ed      	bne.n	800280a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800282e:	7ffb      	ldrb	r3, [r7, #31]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d105      	bne.n	8002840 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002834:	4b78      	ldr	r3, [pc, #480]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002838:	4a77      	ldr	r2, [pc, #476]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 800283a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800283e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0320 	and.w	r3, r3, #32
 8002848:	2b00      	cmp	r3, #0
 800284a:	d03c      	beq.n	80028c6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01c      	beq.n	800288e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002854:	4b70      	ldr	r3, [pc, #448]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002856:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800285a:	4a6f      	ldr	r2, [pc, #444]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002864:	f7fe fd54 	bl	8001310 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800286c:	f7fe fd50 	bl	8001310 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e11c      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800287e:	4b66      	ldr	r3, [pc, #408]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002880:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0ef      	beq.n	800286c <HAL_RCC_OscConfig+0x5cc>
 800288c:	e01b      	b.n	80028c6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800288e:	4b62      	ldr	r3, [pc, #392]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002890:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002894:	4a60      	ldr	r2, [pc, #384]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002896:	f023 0301 	bic.w	r3, r3, #1
 800289a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289e:	f7fe fd37 	bl	8001310 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028a6:	f7fe fd33 	bl	8001310 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e0ff      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028b8:	4b57      	ldr	r3, [pc, #348]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80028ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1ef      	bne.n	80028a6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 80f3 	beq.w	8002ab6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	f040 80c9 	bne.w	8002a6c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028da:	4b4f      	ldr	r3, [pc, #316]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	f003 0203 	and.w	r2, r3, #3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d12c      	bne.n	8002948 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f8:	3b01      	subs	r3, #1
 80028fa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d123      	bne.n	8002948 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800290a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800290c:	429a      	cmp	r2, r3
 800290e:	d11b      	bne.n	8002948 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800291a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800291c:	429a      	cmp	r2, r3
 800291e:	d113      	bne.n	8002948 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292a:	085b      	lsrs	r3, r3, #1
 800292c:	3b01      	subs	r3, #1
 800292e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002930:	429a      	cmp	r2, r3
 8002932:	d109      	bne.n	8002948 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	085b      	lsrs	r3, r3, #1
 8002940:	3b01      	subs	r3, #1
 8002942:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002944:	429a      	cmp	r2, r3
 8002946:	d06b      	beq.n	8002a20 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	2b0c      	cmp	r3, #12
 800294c:	d062      	beq.n	8002a14 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800294e:	4b32      	ldr	r3, [pc, #200]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e0ac      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800295e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a2d      	ldr	r2, [pc, #180]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002964:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002968:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800296a:	f7fe fcd1 	bl	8001310 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002972:	f7fe fccd 	bl	8001310 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e099      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002984:	4b24      	ldr	r3, [pc, #144]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1f0      	bne.n	8002972 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002990:	4b21      	ldr	r3, [pc, #132]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	4b21      	ldr	r3, [pc, #132]	@ (8002a1c <HAL_RCC_OscConfig+0x77c>)
 8002996:	4013      	ands	r3, r2
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029a0:	3a01      	subs	r2, #1
 80029a2:	0112      	lsls	r2, r2, #4
 80029a4:	4311      	orrs	r1, r2
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029aa:	0212      	lsls	r2, r2, #8
 80029ac:	4311      	orrs	r1, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029b2:	0852      	lsrs	r2, r2, #1
 80029b4:	3a01      	subs	r2, #1
 80029b6:	0552      	lsls	r2, r2, #21
 80029b8:	4311      	orrs	r1, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029be:	0852      	lsrs	r2, r2, #1
 80029c0:	3a01      	subs	r2, #1
 80029c2:	0652      	lsls	r2, r2, #25
 80029c4:	4311      	orrs	r1, r2
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029ca:	06d2      	lsls	r2, r2, #27
 80029cc:	430a      	orrs	r2, r1
 80029ce:	4912      	ldr	r1, [pc, #72]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029d4:	4b10      	ldr	r3, [pc, #64]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80029da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029de:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	4a0c      	ldr	r2, [pc, #48]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 80029e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029ea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029ec:	f7fe fc90 	bl	8001310 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f4:	f7fe fc8c 	bl	8001310 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e058      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a06:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <HAL_RCC_OscConfig+0x778>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d0f0      	beq.n	80029f4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a12:	e050      	b.n	8002ab6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e04f      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a20:	4b27      	ldr	r3, [pc, #156]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d144      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a2c:	4b24      	ldr	r3, [pc, #144]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a23      	ldr	r2, [pc, #140]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a38:	4b21      	ldr	r3, [pc, #132]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	4a20      	ldr	r2, [pc, #128]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a44:	f7fe fc64 	bl	8001310 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4c:	f7fe fc60 	bl	8001310 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e02c      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a5e:	4b18      	ldr	r3, [pc, #96]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d0f0      	beq.n	8002a4c <HAL_RCC_OscConfig+0x7ac>
 8002a6a:	e024      	b.n	8002ab6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d01f      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a72:	4b13      	ldr	r3, [pc, #76]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a12      	ldr	r2, [pc, #72]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7e:	f7fe fc47 	bl	8001310 <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a86:	f7fe fc43 	bl	8001310 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e00f      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a98:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1f0      	bne.n	8002a86 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002aa4:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	4905      	ldr	r1, [pc, #20]	@ (8002ac0 <HAL_RCC_OscConfig+0x820>)
 8002aaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <HAL_RCC_OscConfig+0x824>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	60cb      	str	r3, [r1, #12]
 8002ab0:	e001      	b.n	8002ab6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e000      	b.n	8002ab8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3720      	adds	r7, #32
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	feeefffc 	.word	0xfeeefffc

08002ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0e7      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002adc:	4b75      	ldr	r3, [pc, #468]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d910      	bls.n	8002b0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aea:	4b72      	ldr	r3, [pc, #456]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f023 0207 	bic.w	r2, r3, #7
 8002af2:	4970      	ldr	r1, [pc, #448]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002afa:	4b6e      	ldr	r3, [pc, #440]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0307 	and.w	r3, r3, #7
 8002b02:	683a      	ldr	r2, [r7, #0]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d001      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e0cf      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d010      	beq.n	8002b3a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	4b66      	ldr	r3, [pc, #408]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d908      	bls.n	8002b3a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b28:	4b63      	ldr	r3, [pc, #396]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4960      	ldr	r1, [pc, #384]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d04c      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b03      	cmp	r3, #3
 8002b4c:	d107      	bne.n	8002b5e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b4e:	4b5a      	ldr	r3, [pc, #360]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d121      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e0a6      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d107      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b66:	4b54      	ldr	r3, [pc, #336]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d115      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e09a      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d107      	bne.n	8002b8e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d109      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e08e      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e086      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b9e:	4b46      	ldr	r3, [pc, #280]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f023 0203 	bic.w	r2, r3, #3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4943      	ldr	r1, [pc, #268]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bb0:	f7fe fbae 	bl	8001310 <HAL_GetTick>
 8002bb4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb6:	e00a      	b.n	8002bce <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb8:	f7fe fbaa 	bl	8001310 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e06e      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bce:	4b3a      	ldr	r3, [pc, #232]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 020c 	and.w	r2, r3, #12
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d1eb      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d010      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	4b31      	ldr	r3, [pc, #196]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d208      	bcs.n	8002c0e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bfc:	4b2e      	ldr	r3, [pc, #184]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	492b      	ldr	r1, [pc, #172]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c0e:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	683a      	ldr	r2, [r7, #0]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d210      	bcs.n	8002c3e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1c:	4b25      	ldr	r3, [pc, #148]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f023 0207 	bic.w	r2, r3, #7
 8002c24:	4923      	ldr	r1, [pc, #140]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2c:	4b21      	ldr	r3, [pc, #132]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1ec>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d001      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e036      	b.n	8002cac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0304 	and.w	r3, r3, #4
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	4918      	ldr	r1, [pc, #96]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d009      	beq.n	8002c7c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c68:	4b13      	ldr	r3, [pc, #76]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4910      	ldr	r1, [pc, #64]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c7c:	f000 f824 	bl	8002cc8 <HAL_RCC_GetSysClockFreq>
 8002c80:	4602      	mov	r2, r0
 8002c82:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	091b      	lsrs	r3, r3, #4
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	490b      	ldr	r1, [pc, #44]	@ (8002cbc <HAL_RCC_ClockConfig+0x1f4>)
 8002c8e:	5ccb      	ldrb	r3, [r1, r3]
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	fa22 f303 	lsr.w	r3, r2, r3
 8002c98:	4a09      	ldr	r2, [pc, #36]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1f8>)
 8002c9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c9c:	4b09      	ldr	r3, [pc, #36]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1fc>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe fae5 	bl	8001270 <HAL_InitTick>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002caa:	7afb      	ldrb	r3, [r7, #11]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40022000 	.word	0x40022000
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	08005db0 	.word	0x08005db0
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	20000004 	.word	0x20000004

08002cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b089      	sub	sp, #36	@ 0x24
 8002ccc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61fb      	str	r3, [r7, #28]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ce0:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d005      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0x34>
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	2b0c      	cmp	r3, #12
 8002cf4:	d121      	bne.n	8002d3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d11e      	bne.n	8002d3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cfc:	4b34      	ldr	r3, [pc, #208]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0308 	and.w	r3, r3, #8
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d107      	bne.n	8002d18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d08:	4b31      	ldr	r3, [pc, #196]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d0e:	0a1b      	lsrs	r3, r3, #8
 8002d10:	f003 030f 	and.w	r3, r3, #15
 8002d14:	61fb      	str	r3, [r7, #28]
 8002d16:	e005      	b.n	8002d24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d18:	4b2d      	ldr	r3, [pc, #180]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	091b      	lsrs	r3, r3, #4
 8002d1e:	f003 030f 	and.w	r3, r3, #15
 8002d22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d24:	4a2b      	ldr	r2, [pc, #172]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10d      	bne.n	8002d50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d38:	e00a      	b.n	8002d50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d102      	bne.n	8002d46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d40:	4b25      	ldr	r3, [pc, #148]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d42:	61bb      	str	r3, [r7, #24]
 8002d44:	e004      	b.n	8002d50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2b08      	cmp	r3, #8
 8002d4a:	d101      	bne.n	8002d50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d4c:	4b23      	ldr	r3, [pc, #140]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x114>)
 8002d4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	2b0c      	cmp	r3, #12
 8002d54:	d134      	bne.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d56:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	f003 0303 	and.w	r3, r3, #3
 8002d5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d003      	beq.n	8002d6e <HAL_RCC_GetSysClockFreq+0xa6>
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d003      	beq.n	8002d74 <HAL_RCC_GetSysClockFreq+0xac>
 8002d6c:	e005      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d70:	617b      	str	r3, [r7, #20]
      break;
 8002d72:	e005      	b.n	8002d80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d74:	4b19      	ldr	r3, [pc, #100]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x114>)
 8002d76:	617b      	str	r3, [r7, #20]
      break;
 8002d78:	e002      	b.n	8002d80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	617b      	str	r3, [r7, #20]
      break;
 8002d7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d80:	4b13      	ldr	r3, [pc, #76]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	091b      	lsrs	r3, r3, #4
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d8e:	4b10      	ldr	r3, [pc, #64]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	0a1b      	lsrs	r3, r3, #8
 8002d94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	fb03 f202 	mul.w	r2, r3, r2
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002da6:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	0e5b      	lsrs	r3, r3, #25
 8002dac:	f003 0303 	and.w	r3, r3, #3
 8002db0:	3301      	adds	r3, #1
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002dc0:	69bb      	ldr	r3, [r7, #24]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3724      	adds	r7, #36	@ 0x24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	08005dc0 	.word	0x08005dc0
 8002dd8:	00f42400 	.word	0x00f42400
 8002ddc:	007a1200 	.word	0x007a1200

08002de0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002de8:	2300      	movs	r3, #0
 8002dea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002dec:	4b2a      	ldr	r3, [pc, #168]	@ (8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d003      	beq.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002df8:	f7ff f9ee 	bl	80021d8 <HAL_PWREx_GetVoltageRange>
 8002dfc:	6178      	str	r0, [r7, #20]
 8002dfe:	e014      	b.n	8002e2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e00:	4b25      	ldr	r3, [pc, #148]	@ (8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e04:	4a24      	ldr	r2, [pc, #144]	@ (8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e0c:	4b22      	ldr	r3, [pc, #136]	@ (8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e14:	60fb      	str	r3, [r7, #12]
 8002e16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e18:	f7ff f9de 	bl	80021d8 <HAL_PWREx_GetVoltageRange>
 8002e1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e22:	4a1d      	ldr	r2, [pc, #116]	@ (8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e28:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e30:	d10b      	bne.n	8002e4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b80      	cmp	r3, #128	@ 0x80
 8002e36:	d919      	bls.n	8002e6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e3c:	d902      	bls.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e3e:	2302      	movs	r3, #2
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	e013      	b.n	8002e6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e44:	2301      	movs	r3, #1
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	e010      	b.n	8002e6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b80      	cmp	r3, #128	@ 0x80
 8002e4e:	d902      	bls.n	8002e56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e50:	2303      	movs	r3, #3
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	e00a      	b.n	8002e6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b80      	cmp	r3, #128	@ 0x80
 8002e5a:	d102      	bne.n	8002e62 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	613b      	str	r3, [r7, #16]
 8002e60:	e004      	b.n	8002e6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2b70      	cmp	r3, #112	@ 0x70
 8002e66:	d101      	bne.n	8002e6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e68:	2301      	movs	r3, #1
 8002e6a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f023 0207 	bic.w	r2, r3, #7
 8002e74:	4909      	ldr	r1, [pc, #36]	@ (8002e9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e7c:	4b07      	ldr	r3, [pc, #28]	@ (8002e9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d001      	beq.n	8002e8e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e000      	b.n	8002e90 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40022000 	.word	0x40022000

08002ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002eac:	2300      	movs	r3, #0
 8002eae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d031      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ec4:	d01a      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002ec6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002eca:	d814      	bhi.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d009      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ed0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ed4:	d10f      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002ed6:	4b5d      	ldr	r3, [pc, #372]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	4a5c      	ldr	r2, [pc, #368]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ee2:	e00c      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3304      	adds	r3, #4
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 f9de 	bl	80032ac <RCCEx_PLLSAI1_Config>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ef4:	e003      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	74fb      	strb	r3, [r7, #19]
      break;
 8002efa:	e000      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002efc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002efe:	7cfb      	ldrb	r3, [r7, #19]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10b      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f04:	4b51      	ldr	r3, [pc, #324]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f12:	494e      	ldr	r1, [pc, #312]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f1a:	e001      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f1c:	7cfb      	ldrb	r3, [r7, #19]
 8002f1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 809e 	beq.w	800306a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f32:	4b46      	ldr	r3, [pc, #280]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e000      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002f42:	2300      	movs	r3, #0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00d      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f48:	4b40      	ldr	r3, [pc, #256]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f4c:	4a3f      	ldr	r2, [pc, #252]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f52:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f54:	4b3d      	ldr	r3, [pc, #244]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f60:	2301      	movs	r3, #1
 8002f62:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f64:	4b3a      	ldr	r3, [pc, #232]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a39      	ldr	r2, [pc, #228]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f70:	f7fe f9ce 	bl	8001310 <HAL_GetTick>
 8002f74:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f76:	e009      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f78:	f7fe f9ca 	bl	8001310 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d902      	bls.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	74fb      	strb	r3, [r7, #19]
        break;
 8002f8a:	e005      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f8c:	4b30      	ldr	r3, [pc, #192]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d0ef      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002f98:	7cfb      	ldrb	r3, [r7, #19]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d15a      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f9e:	4b2b      	ldr	r3, [pc, #172]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d01e      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d019      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fba:	4b24      	ldr	r3, [pc, #144]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fc4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fc6:	4b21      	ldr	r3, [pc, #132]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fe2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002fe6:	4a19      	ldr	r2, [pc, #100]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d016      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff8:	f7fe f98a 	bl	8001310 <HAL_GetTick>
 8002ffc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ffe:	e00b      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003000:	f7fe f986 	bl	8001310 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800300e:	4293      	cmp	r3, r2
 8003010:	d902      	bls.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	74fb      	strb	r3, [r7, #19]
            break;
 8003016:	e006      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003018:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0ec      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003026:	7cfb      	ldrb	r3, [r7, #19]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10b      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800302c:	4b07      	ldr	r3, [pc, #28]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800302e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003032:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800303a:	4904      	ldr	r1, [pc, #16]	@ (800304c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003042:	e009      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003044:	7cfb      	ldrb	r3, [r7, #19]
 8003046:	74bb      	strb	r3, [r7, #18]
 8003048:	e006      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800304a:	bf00      	nop
 800304c:	40021000 	.word	0x40021000
 8003050:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003054:	7cfb      	ldrb	r3, [r7, #19]
 8003056:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003058:	7c7b      	ldrb	r3, [r7, #17]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d105      	bne.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800305e:	4b8a      	ldr	r3, [pc, #552]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003062:	4a89      	ldr	r2, [pc, #548]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003064:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003068:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00a      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003076:	4b84      	ldr	r3, [pc, #528]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307c:	f023 0203 	bic.w	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	4980      	ldr	r1, [pc, #512]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00a      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003098:	4b7b      	ldr	r3, [pc, #492]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800309a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309e:	f023 020c 	bic.w	r2, r3, #12
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	4978      	ldr	r1, [pc, #480]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0320 	and.w	r3, r3, #32
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00a      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030ba:	4b73      	ldr	r3, [pc, #460]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c8:	496f      	ldr	r1, [pc, #444]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00a      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ea:	4967      	ldr	r1, [pc, #412]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00a      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80030fe:	4b62      	ldr	r3, [pc, #392]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003104:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310c:	495e      	ldr	r1, [pc, #376]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800310e:	4313      	orrs	r3, r2
 8003110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00a      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003120:	4b59      	ldr	r3, [pc, #356]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003126:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312e:	4956      	ldr	r1, [pc, #344]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00a      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003142:	4b51      	ldr	r3, [pc, #324]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003148:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003150:	494d      	ldr	r1, [pc, #308]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003152:	4313      	orrs	r3, r2
 8003154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d028      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003164:	4b48      	ldr	r3, [pc, #288]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003172:	4945      	ldr	r1, [pc, #276]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003174:	4313      	orrs	r3, r2
 8003176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003182:	d106      	bne.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003184:	4b40      	ldr	r3, [pc, #256]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	4a3f      	ldr	r2, [pc, #252]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800318a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800318e:	60d3      	str	r3, [r2, #12]
 8003190:	e011      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800319a:	d10c      	bne.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3304      	adds	r3, #4
 80031a0:	2101      	movs	r1, #1
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 f882 	bl	80032ac <RCCEx_PLLSAI1_Config>
 80031a8:	4603      	mov	r3, r0
 80031aa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80031ac:	7cfb      	ldrb	r3, [r7, #19]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80031b2:	7cfb      	ldrb	r3, [r7, #19]
 80031b4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d028      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031c2:	4b31      	ldr	r3, [pc, #196]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d0:	492d      	ldr	r1, [pc, #180]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031e0:	d106      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031e2:	4b29      	ldr	r3, [pc, #164]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	4a28      	ldr	r2, [pc, #160]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031ec:	60d3      	str	r3, [r2, #12]
 80031ee:	e011      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031f8:	d10c      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3304      	adds	r3, #4
 80031fe:	2101      	movs	r1, #1
 8003200:	4618      	mov	r0, r3
 8003202:	f000 f853 	bl	80032ac <RCCEx_PLLSAI1_Config>
 8003206:	4603      	mov	r3, r0
 8003208:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003210:	7cfb      	ldrb	r3, [r7, #19]
 8003212:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d01c      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003220:	4b19      	ldr	r3, [pc, #100]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003226:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800322e:	4916      	ldr	r1, [pc, #88]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800323a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800323e:	d10c      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3304      	adds	r3, #4
 8003244:	2102      	movs	r1, #2
 8003246:	4618      	mov	r0, r3
 8003248:	f000 f830 	bl	80032ac <RCCEx_PLLSAI1_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003250:	7cfb      	ldrb	r3, [r7, #19]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00a      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003266:	4b08      	ldr	r3, [pc, #32]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003274:	4904      	ldr	r1, [pc, #16]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003276:	4313      	orrs	r3, r2
 8003278:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800327c:	7cbb      	ldrb	r3, [r7, #18]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3718      	adds	r7, #24
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40021000 	.word	0x40021000

0800328c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003290:	4b05      	ldr	r3, [pc, #20]	@ (80032a8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a04      	ldr	r2, [pc, #16]	@ (80032a8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003296:	f043 0304 	orr.w	r3, r3, #4
 800329a:	6013      	str	r3, [r2, #0]
}
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40021000 	.word	0x40021000

080032ac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032b6:	2300      	movs	r3, #0
 80032b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032ba:	4b74      	ldr	r3, [pc, #464]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d018      	beq.n	80032f8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032c6:	4b71      	ldr	r3, [pc, #452]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f003 0203 	and.w	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d10d      	bne.n	80032f2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
       ||
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d009      	beq.n	80032f2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032de:	4b6b      	ldr	r3, [pc, #428]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	091b      	lsrs	r3, r3, #4
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
       ||
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d047      	beq.n	8003382 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	73fb      	strb	r3, [r7, #15]
 80032f6:	e044      	b.n	8003382 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d018      	beq.n	8003332 <RCCEx_PLLSAI1_Config+0x86>
 8003300:	2b03      	cmp	r3, #3
 8003302:	d825      	bhi.n	8003350 <RCCEx_PLLSAI1_Config+0xa4>
 8003304:	2b01      	cmp	r3, #1
 8003306:	d002      	beq.n	800330e <RCCEx_PLLSAI1_Config+0x62>
 8003308:	2b02      	cmp	r3, #2
 800330a:	d009      	beq.n	8003320 <RCCEx_PLLSAI1_Config+0x74>
 800330c:	e020      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800330e:	4b5f      	ldr	r3, [pc, #380]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d11d      	bne.n	8003356 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800331e:	e01a      	b.n	8003356 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003320:	4b5a      	ldr	r3, [pc, #360]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003328:	2b00      	cmp	r3, #0
 800332a:	d116      	bne.n	800335a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003330:	e013      	b.n	800335a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003332:	4b56      	ldr	r3, [pc, #344]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10f      	bne.n	800335e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800333e:	4b53      	ldr	r3, [pc, #332]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d109      	bne.n	800335e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800334e:	e006      	b.n	800335e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
      break;
 8003354:	e004      	b.n	8003360 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003356:	bf00      	nop
 8003358:	e002      	b.n	8003360 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800335a:	bf00      	nop
 800335c:	e000      	b.n	8003360 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800335e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003360:	7bfb      	ldrb	r3, [r7, #15]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10d      	bne.n	8003382 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003366:	4b49      	ldr	r3, [pc, #292]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6819      	ldr	r1, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	3b01      	subs	r3, #1
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	430b      	orrs	r3, r1
 800337c:	4943      	ldr	r1, [pc, #268]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 800337e:	4313      	orrs	r3, r2
 8003380:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003382:	7bfb      	ldrb	r3, [r7, #15]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d17c      	bne.n	8003482 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003388:	4b40      	ldr	r3, [pc, #256]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a3f      	ldr	r2, [pc, #252]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 800338e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003392:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003394:	f7fd ffbc 	bl	8001310 <HAL_GetTick>
 8003398:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800339a:	e009      	b.n	80033b0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800339c:	f7fd ffb8 	bl	8001310 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d902      	bls.n	80033b0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	73fb      	strb	r3, [r7, #15]
        break;
 80033ae:	e005      	b.n	80033bc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033b0:	4b36      	ldr	r3, [pc, #216]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1ef      	bne.n	800339c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d15f      	bne.n	8003482 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d110      	bne.n	80033ea <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033c8:	4b30      	ldr	r3, [pc, #192]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80033d0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	6892      	ldr	r2, [r2, #8]
 80033d8:	0211      	lsls	r1, r2, #8
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	68d2      	ldr	r2, [r2, #12]
 80033de:	06d2      	lsls	r2, r2, #27
 80033e0:	430a      	orrs	r2, r1
 80033e2:	492a      	ldr	r1, [pc, #168]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	610b      	str	r3, [r1, #16]
 80033e8:	e027      	b.n	800343a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d112      	bne.n	8003416 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033f0:	4b26      	ldr	r3, [pc, #152]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80033f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6892      	ldr	r2, [r2, #8]
 8003400:	0211      	lsls	r1, r2, #8
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6912      	ldr	r2, [r2, #16]
 8003406:	0852      	lsrs	r2, r2, #1
 8003408:	3a01      	subs	r2, #1
 800340a:	0552      	lsls	r2, r2, #21
 800340c:	430a      	orrs	r2, r1
 800340e:	491f      	ldr	r1, [pc, #124]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003410:	4313      	orrs	r3, r2
 8003412:	610b      	str	r3, [r1, #16]
 8003414:	e011      	b.n	800343a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800341e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6892      	ldr	r2, [r2, #8]
 8003426:	0211      	lsls	r1, r2, #8
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6952      	ldr	r2, [r2, #20]
 800342c:	0852      	lsrs	r2, r2, #1
 800342e:	3a01      	subs	r2, #1
 8003430:	0652      	lsls	r2, r2, #25
 8003432:	430a      	orrs	r2, r1
 8003434:	4915      	ldr	r1, [pc, #84]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003436:	4313      	orrs	r3, r2
 8003438:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800343a:	4b14      	ldr	r3, [pc, #80]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a13      	ldr	r2, [pc, #76]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003440:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003444:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003446:	f7fd ff63 	bl	8001310 <HAL_GetTick>
 800344a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800344c:	e009      	b.n	8003462 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800344e:	f7fd ff5f 	bl	8001310 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d902      	bls.n	8003462 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	73fb      	strb	r3, [r7, #15]
          break;
 8003460:	e005      	b.n	800346e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d0ef      	beq.n	800344e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d106      	bne.n	8003482 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003474:	4b05      	ldr	r3, [pc, #20]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003476:	691a      	ldr	r2, [r3, #16]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	4903      	ldr	r1, [pc, #12]	@ (800348c <RCCEx_PLLSAI1_Config+0x1e0>)
 800347e:	4313      	orrs	r3, r2
 8003480:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003482:	7bfb      	ldrb	r3, [r7, #15]
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000

08003490 <__cvt>:
 8003490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003494:	ec57 6b10 	vmov	r6, r7, d0
 8003498:	2f00      	cmp	r7, #0
 800349a:	460c      	mov	r4, r1
 800349c:	4619      	mov	r1, r3
 800349e:	463b      	mov	r3, r7
 80034a0:	bfbb      	ittet	lt
 80034a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80034a6:	461f      	movlt	r7, r3
 80034a8:	2300      	movge	r3, #0
 80034aa:	232d      	movlt	r3, #45	@ 0x2d
 80034ac:	700b      	strb	r3, [r1, #0]
 80034ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80034b4:	4691      	mov	r9, r2
 80034b6:	f023 0820 	bic.w	r8, r3, #32
 80034ba:	bfbc      	itt	lt
 80034bc:	4632      	movlt	r2, r6
 80034be:	4616      	movlt	r6, r2
 80034c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80034c4:	d005      	beq.n	80034d2 <__cvt+0x42>
 80034c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80034ca:	d100      	bne.n	80034ce <__cvt+0x3e>
 80034cc:	3401      	adds	r4, #1
 80034ce:	2102      	movs	r1, #2
 80034d0:	e000      	b.n	80034d4 <__cvt+0x44>
 80034d2:	2103      	movs	r1, #3
 80034d4:	ab03      	add	r3, sp, #12
 80034d6:	9301      	str	r3, [sp, #4]
 80034d8:	ab02      	add	r3, sp, #8
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	ec47 6b10 	vmov	d0, r6, r7
 80034e0:	4653      	mov	r3, sl
 80034e2:	4622      	mov	r2, r4
 80034e4:	f000 fdb0 	bl	8004048 <_dtoa_r>
 80034e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80034ec:	4605      	mov	r5, r0
 80034ee:	d119      	bne.n	8003524 <__cvt+0x94>
 80034f0:	f019 0f01 	tst.w	r9, #1
 80034f4:	d00e      	beq.n	8003514 <__cvt+0x84>
 80034f6:	eb00 0904 	add.w	r9, r0, r4
 80034fa:	2200      	movs	r2, #0
 80034fc:	2300      	movs	r3, #0
 80034fe:	4630      	mov	r0, r6
 8003500:	4639      	mov	r1, r7
 8003502:	f7fd fae1 	bl	8000ac8 <__aeabi_dcmpeq>
 8003506:	b108      	cbz	r0, 800350c <__cvt+0x7c>
 8003508:	f8cd 900c 	str.w	r9, [sp, #12]
 800350c:	2230      	movs	r2, #48	@ 0x30
 800350e:	9b03      	ldr	r3, [sp, #12]
 8003510:	454b      	cmp	r3, r9
 8003512:	d31e      	bcc.n	8003552 <__cvt+0xc2>
 8003514:	9b03      	ldr	r3, [sp, #12]
 8003516:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003518:	1b5b      	subs	r3, r3, r5
 800351a:	4628      	mov	r0, r5
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	b004      	add	sp, #16
 8003520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003524:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003528:	eb00 0904 	add.w	r9, r0, r4
 800352c:	d1e5      	bne.n	80034fa <__cvt+0x6a>
 800352e:	7803      	ldrb	r3, [r0, #0]
 8003530:	2b30      	cmp	r3, #48	@ 0x30
 8003532:	d10a      	bne.n	800354a <__cvt+0xba>
 8003534:	2200      	movs	r2, #0
 8003536:	2300      	movs	r3, #0
 8003538:	4630      	mov	r0, r6
 800353a:	4639      	mov	r1, r7
 800353c:	f7fd fac4 	bl	8000ac8 <__aeabi_dcmpeq>
 8003540:	b918      	cbnz	r0, 800354a <__cvt+0xba>
 8003542:	f1c4 0401 	rsb	r4, r4, #1
 8003546:	f8ca 4000 	str.w	r4, [sl]
 800354a:	f8da 3000 	ldr.w	r3, [sl]
 800354e:	4499      	add	r9, r3
 8003550:	e7d3      	b.n	80034fa <__cvt+0x6a>
 8003552:	1c59      	adds	r1, r3, #1
 8003554:	9103      	str	r1, [sp, #12]
 8003556:	701a      	strb	r2, [r3, #0]
 8003558:	e7d9      	b.n	800350e <__cvt+0x7e>

0800355a <__exponent>:
 800355a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800355c:	2900      	cmp	r1, #0
 800355e:	bfba      	itte	lt
 8003560:	4249      	neglt	r1, r1
 8003562:	232d      	movlt	r3, #45	@ 0x2d
 8003564:	232b      	movge	r3, #43	@ 0x2b
 8003566:	2909      	cmp	r1, #9
 8003568:	7002      	strb	r2, [r0, #0]
 800356a:	7043      	strb	r3, [r0, #1]
 800356c:	dd29      	ble.n	80035c2 <__exponent+0x68>
 800356e:	f10d 0307 	add.w	r3, sp, #7
 8003572:	461d      	mov	r5, r3
 8003574:	270a      	movs	r7, #10
 8003576:	461a      	mov	r2, r3
 8003578:	fbb1 f6f7 	udiv	r6, r1, r7
 800357c:	fb07 1416 	mls	r4, r7, r6, r1
 8003580:	3430      	adds	r4, #48	@ 0x30
 8003582:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003586:	460c      	mov	r4, r1
 8003588:	2c63      	cmp	r4, #99	@ 0x63
 800358a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800358e:	4631      	mov	r1, r6
 8003590:	dcf1      	bgt.n	8003576 <__exponent+0x1c>
 8003592:	3130      	adds	r1, #48	@ 0x30
 8003594:	1e94      	subs	r4, r2, #2
 8003596:	f803 1c01 	strb.w	r1, [r3, #-1]
 800359a:	1c41      	adds	r1, r0, #1
 800359c:	4623      	mov	r3, r4
 800359e:	42ab      	cmp	r3, r5
 80035a0:	d30a      	bcc.n	80035b8 <__exponent+0x5e>
 80035a2:	f10d 0309 	add.w	r3, sp, #9
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	42ac      	cmp	r4, r5
 80035aa:	bf88      	it	hi
 80035ac:	2300      	movhi	r3, #0
 80035ae:	3302      	adds	r3, #2
 80035b0:	4403      	add	r3, r0
 80035b2:	1a18      	subs	r0, r3, r0
 80035b4:	b003      	add	sp, #12
 80035b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80035bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80035c0:	e7ed      	b.n	800359e <__exponent+0x44>
 80035c2:	2330      	movs	r3, #48	@ 0x30
 80035c4:	3130      	adds	r1, #48	@ 0x30
 80035c6:	7083      	strb	r3, [r0, #2]
 80035c8:	70c1      	strb	r1, [r0, #3]
 80035ca:	1d03      	adds	r3, r0, #4
 80035cc:	e7f1      	b.n	80035b2 <__exponent+0x58>
	...

080035d0 <_printf_float>:
 80035d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d4:	b08d      	sub	sp, #52	@ 0x34
 80035d6:	460c      	mov	r4, r1
 80035d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80035dc:	4616      	mov	r6, r2
 80035de:	461f      	mov	r7, r3
 80035e0:	4605      	mov	r5, r0
 80035e2:	f000 fca3 	bl	8003f2c <_localeconv_r>
 80035e6:	6803      	ldr	r3, [r0, #0]
 80035e8:	9304      	str	r3, [sp, #16]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fc fe40 	bl	8000270 <strlen>
 80035f0:	2300      	movs	r3, #0
 80035f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80035f4:	f8d8 3000 	ldr.w	r3, [r8]
 80035f8:	9005      	str	r0, [sp, #20]
 80035fa:	3307      	adds	r3, #7
 80035fc:	f023 0307 	bic.w	r3, r3, #7
 8003600:	f103 0208 	add.w	r2, r3, #8
 8003604:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003608:	f8d4 b000 	ldr.w	fp, [r4]
 800360c:	f8c8 2000 	str.w	r2, [r8]
 8003610:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003614:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003618:	9307      	str	r3, [sp, #28]
 800361a:	f8cd 8018 	str.w	r8, [sp, #24]
 800361e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003626:	4b9c      	ldr	r3, [pc, #624]	@ (8003898 <_printf_float+0x2c8>)
 8003628:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800362c:	f7fd fa7e 	bl	8000b2c <__aeabi_dcmpun>
 8003630:	bb70      	cbnz	r0, 8003690 <_printf_float+0xc0>
 8003632:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003636:	4b98      	ldr	r3, [pc, #608]	@ (8003898 <_printf_float+0x2c8>)
 8003638:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800363c:	f7fd fa58 	bl	8000af0 <__aeabi_dcmple>
 8003640:	bb30      	cbnz	r0, 8003690 <_printf_float+0xc0>
 8003642:	2200      	movs	r2, #0
 8003644:	2300      	movs	r3, #0
 8003646:	4640      	mov	r0, r8
 8003648:	4649      	mov	r1, r9
 800364a:	f7fd fa47 	bl	8000adc <__aeabi_dcmplt>
 800364e:	b110      	cbz	r0, 8003656 <_printf_float+0x86>
 8003650:	232d      	movs	r3, #45	@ 0x2d
 8003652:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003656:	4a91      	ldr	r2, [pc, #580]	@ (800389c <_printf_float+0x2cc>)
 8003658:	4b91      	ldr	r3, [pc, #580]	@ (80038a0 <_printf_float+0x2d0>)
 800365a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800365e:	bf8c      	ite	hi
 8003660:	4690      	movhi	r8, r2
 8003662:	4698      	movls	r8, r3
 8003664:	2303      	movs	r3, #3
 8003666:	6123      	str	r3, [r4, #16]
 8003668:	f02b 0304 	bic.w	r3, fp, #4
 800366c:	6023      	str	r3, [r4, #0]
 800366e:	f04f 0900 	mov.w	r9, #0
 8003672:	9700      	str	r7, [sp, #0]
 8003674:	4633      	mov	r3, r6
 8003676:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003678:	4621      	mov	r1, r4
 800367a:	4628      	mov	r0, r5
 800367c:	f000 f9d2 	bl	8003a24 <_printf_common>
 8003680:	3001      	adds	r0, #1
 8003682:	f040 808d 	bne.w	80037a0 <_printf_float+0x1d0>
 8003686:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800368a:	b00d      	add	sp, #52	@ 0x34
 800368c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003690:	4642      	mov	r2, r8
 8003692:	464b      	mov	r3, r9
 8003694:	4640      	mov	r0, r8
 8003696:	4649      	mov	r1, r9
 8003698:	f7fd fa48 	bl	8000b2c <__aeabi_dcmpun>
 800369c:	b140      	cbz	r0, 80036b0 <_printf_float+0xe0>
 800369e:	464b      	mov	r3, r9
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	bfbc      	itt	lt
 80036a4:	232d      	movlt	r3, #45	@ 0x2d
 80036a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80036aa:	4a7e      	ldr	r2, [pc, #504]	@ (80038a4 <_printf_float+0x2d4>)
 80036ac:	4b7e      	ldr	r3, [pc, #504]	@ (80038a8 <_printf_float+0x2d8>)
 80036ae:	e7d4      	b.n	800365a <_printf_float+0x8a>
 80036b0:	6863      	ldr	r3, [r4, #4]
 80036b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80036b6:	9206      	str	r2, [sp, #24]
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	d13b      	bne.n	8003734 <_printf_float+0x164>
 80036bc:	2306      	movs	r3, #6
 80036be:	6063      	str	r3, [r4, #4]
 80036c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80036c4:	2300      	movs	r3, #0
 80036c6:	6022      	str	r2, [r4, #0]
 80036c8:	9303      	str	r3, [sp, #12]
 80036ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80036cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80036d0:	ab09      	add	r3, sp, #36	@ 0x24
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	6861      	ldr	r1, [r4, #4]
 80036d6:	ec49 8b10 	vmov	d0, r8, r9
 80036da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80036de:	4628      	mov	r0, r5
 80036e0:	f7ff fed6 	bl	8003490 <__cvt>
 80036e4:	9b06      	ldr	r3, [sp, #24]
 80036e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80036e8:	2b47      	cmp	r3, #71	@ 0x47
 80036ea:	4680      	mov	r8, r0
 80036ec:	d129      	bne.n	8003742 <_printf_float+0x172>
 80036ee:	1cc8      	adds	r0, r1, #3
 80036f0:	db02      	blt.n	80036f8 <_printf_float+0x128>
 80036f2:	6863      	ldr	r3, [r4, #4]
 80036f4:	4299      	cmp	r1, r3
 80036f6:	dd41      	ble.n	800377c <_printf_float+0x1ac>
 80036f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80036fc:	fa5f fa8a 	uxtb.w	sl, sl
 8003700:	3901      	subs	r1, #1
 8003702:	4652      	mov	r2, sl
 8003704:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003708:	9109      	str	r1, [sp, #36]	@ 0x24
 800370a:	f7ff ff26 	bl	800355a <__exponent>
 800370e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003710:	1813      	adds	r3, r2, r0
 8003712:	2a01      	cmp	r2, #1
 8003714:	4681      	mov	r9, r0
 8003716:	6123      	str	r3, [r4, #16]
 8003718:	dc02      	bgt.n	8003720 <_printf_float+0x150>
 800371a:	6822      	ldr	r2, [r4, #0]
 800371c:	07d2      	lsls	r2, r2, #31
 800371e:	d501      	bpl.n	8003724 <_printf_float+0x154>
 8003720:	3301      	adds	r3, #1
 8003722:	6123      	str	r3, [r4, #16]
 8003724:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0a2      	beq.n	8003672 <_printf_float+0xa2>
 800372c:	232d      	movs	r3, #45	@ 0x2d
 800372e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003732:	e79e      	b.n	8003672 <_printf_float+0xa2>
 8003734:	9a06      	ldr	r2, [sp, #24]
 8003736:	2a47      	cmp	r2, #71	@ 0x47
 8003738:	d1c2      	bne.n	80036c0 <_printf_float+0xf0>
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1c0      	bne.n	80036c0 <_printf_float+0xf0>
 800373e:	2301      	movs	r3, #1
 8003740:	e7bd      	b.n	80036be <_printf_float+0xee>
 8003742:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003746:	d9db      	bls.n	8003700 <_printf_float+0x130>
 8003748:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800374c:	d118      	bne.n	8003780 <_printf_float+0x1b0>
 800374e:	2900      	cmp	r1, #0
 8003750:	6863      	ldr	r3, [r4, #4]
 8003752:	dd0b      	ble.n	800376c <_printf_float+0x19c>
 8003754:	6121      	str	r1, [r4, #16]
 8003756:	b913      	cbnz	r3, 800375e <_printf_float+0x18e>
 8003758:	6822      	ldr	r2, [r4, #0]
 800375a:	07d0      	lsls	r0, r2, #31
 800375c:	d502      	bpl.n	8003764 <_printf_float+0x194>
 800375e:	3301      	adds	r3, #1
 8003760:	440b      	add	r3, r1
 8003762:	6123      	str	r3, [r4, #16]
 8003764:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003766:	f04f 0900 	mov.w	r9, #0
 800376a:	e7db      	b.n	8003724 <_printf_float+0x154>
 800376c:	b913      	cbnz	r3, 8003774 <_printf_float+0x1a4>
 800376e:	6822      	ldr	r2, [r4, #0]
 8003770:	07d2      	lsls	r2, r2, #31
 8003772:	d501      	bpl.n	8003778 <_printf_float+0x1a8>
 8003774:	3302      	adds	r3, #2
 8003776:	e7f4      	b.n	8003762 <_printf_float+0x192>
 8003778:	2301      	movs	r3, #1
 800377a:	e7f2      	b.n	8003762 <_printf_float+0x192>
 800377c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003782:	4299      	cmp	r1, r3
 8003784:	db05      	blt.n	8003792 <_printf_float+0x1c2>
 8003786:	6823      	ldr	r3, [r4, #0]
 8003788:	6121      	str	r1, [r4, #16]
 800378a:	07d8      	lsls	r0, r3, #31
 800378c:	d5ea      	bpl.n	8003764 <_printf_float+0x194>
 800378e:	1c4b      	adds	r3, r1, #1
 8003790:	e7e7      	b.n	8003762 <_printf_float+0x192>
 8003792:	2900      	cmp	r1, #0
 8003794:	bfd4      	ite	le
 8003796:	f1c1 0202 	rsble	r2, r1, #2
 800379a:	2201      	movgt	r2, #1
 800379c:	4413      	add	r3, r2
 800379e:	e7e0      	b.n	8003762 <_printf_float+0x192>
 80037a0:	6823      	ldr	r3, [r4, #0]
 80037a2:	055a      	lsls	r2, r3, #21
 80037a4:	d407      	bmi.n	80037b6 <_printf_float+0x1e6>
 80037a6:	6923      	ldr	r3, [r4, #16]
 80037a8:	4642      	mov	r2, r8
 80037aa:	4631      	mov	r1, r6
 80037ac:	4628      	mov	r0, r5
 80037ae:	47b8      	blx	r7
 80037b0:	3001      	adds	r0, #1
 80037b2:	d12b      	bne.n	800380c <_printf_float+0x23c>
 80037b4:	e767      	b.n	8003686 <_printf_float+0xb6>
 80037b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80037ba:	f240 80dd 	bls.w	8003978 <_printf_float+0x3a8>
 80037be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80037c2:	2200      	movs	r2, #0
 80037c4:	2300      	movs	r3, #0
 80037c6:	f7fd f97f 	bl	8000ac8 <__aeabi_dcmpeq>
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d033      	beq.n	8003836 <_printf_float+0x266>
 80037ce:	4a37      	ldr	r2, [pc, #220]	@ (80038ac <_printf_float+0x2dc>)
 80037d0:	2301      	movs	r3, #1
 80037d2:	4631      	mov	r1, r6
 80037d4:	4628      	mov	r0, r5
 80037d6:	47b8      	blx	r7
 80037d8:	3001      	adds	r0, #1
 80037da:	f43f af54 	beq.w	8003686 <_printf_float+0xb6>
 80037de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80037e2:	4543      	cmp	r3, r8
 80037e4:	db02      	blt.n	80037ec <_printf_float+0x21c>
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	07d8      	lsls	r0, r3, #31
 80037ea:	d50f      	bpl.n	800380c <_printf_float+0x23c>
 80037ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037f0:	4631      	mov	r1, r6
 80037f2:	4628      	mov	r0, r5
 80037f4:	47b8      	blx	r7
 80037f6:	3001      	adds	r0, #1
 80037f8:	f43f af45 	beq.w	8003686 <_printf_float+0xb6>
 80037fc:	f04f 0900 	mov.w	r9, #0
 8003800:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003804:	f104 0a1a 	add.w	sl, r4, #26
 8003808:	45c8      	cmp	r8, r9
 800380a:	dc09      	bgt.n	8003820 <_printf_float+0x250>
 800380c:	6823      	ldr	r3, [r4, #0]
 800380e:	079b      	lsls	r3, r3, #30
 8003810:	f100 8103 	bmi.w	8003a1a <_printf_float+0x44a>
 8003814:	68e0      	ldr	r0, [r4, #12]
 8003816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003818:	4298      	cmp	r0, r3
 800381a:	bfb8      	it	lt
 800381c:	4618      	movlt	r0, r3
 800381e:	e734      	b.n	800368a <_printf_float+0xba>
 8003820:	2301      	movs	r3, #1
 8003822:	4652      	mov	r2, sl
 8003824:	4631      	mov	r1, r6
 8003826:	4628      	mov	r0, r5
 8003828:	47b8      	blx	r7
 800382a:	3001      	adds	r0, #1
 800382c:	f43f af2b 	beq.w	8003686 <_printf_float+0xb6>
 8003830:	f109 0901 	add.w	r9, r9, #1
 8003834:	e7e8      	b.n	8003808 <_printf_float+0x238>
 8003836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003838:	2b00      	cmp	r3, #0
 800383a:	dc39      	bgt.n	80038b0 <_printf_float+0x2e0>
 800383c:	4a1b      	ldr	r2, [pc, #108]	@ (80038ac <_printf_float+0x2dc>)
 800383e:	2301      	movs	r3, #1
 8003840:	4631      	mov	r1, r6
 8003842:	4628      	mov	r0, r5
 8003844:	47b8      	blx	r7
 8003846:	3001      	adds	r0, #1
 8003848:	f43f af1d 	beq.w	8003686 <_printf_float+0xb6>
 800384c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003850:	ea59 0303 	orrs.w	r3, r9, r3
 8003854:	d102      	bne.n	800385c <_printf_float+0x28c>
 8003856:	6823      	ldr	r3, [r4, #0]
 8003858:	07d9      	lsls	r1, r3, #31
 800385a:	d5d7      	bpl.n	800380c <_printf_float+0x23c>
 800385c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003860:	4631      	mov	r1, r6
 8003862:	4628      	mov	r0, r5
 8003864:	47b8      	blx	r7
 8003866:	3001      	adds	r0, #1
 8003868:	f43f af0d 	beq.w	8003686 <_printf_float+0xb6>
 800386c:	f04f 0a00 	mov.w	sl, #0
 8003870:	f104 0b1a 	add.w	fp, r4, #26
 8003874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003876:	425b      	negs	r3, r3
 8003878:	4553      	cmp	r3, sl
 800387a:	dc01      	bgt.n	8003880 <_printf_float+0x2b0>
 800387c:	464b      	mov	r3, r9
 800387e:	e793      	b.n	80037a8 <_printf_float+0x1d8>
 8003880:	2301      	movs	r3, #1
 8003882:	465a      	mov	r2, fp
 8003884:	4631      	mov	r1, r6
 8003886:	4628      	mov	r0, r5
 8003888:	47b8      	blx	r7
 800388a:	3001      	adds	r0, #1
 800388c:	f43f aefb 	beq.w	8003686 <_printf_float+0xb6>
 8003890:	f10a 0a01 	add.w	sl, sl, #1
 8003894:	e7ee      	b.n	8003874 <_printf_float+0x2a4>
 8003896:	bf00      	nop
 8003898:	7fefffff 	.word	0x7fefffff
 800389c:	08005df4 	.word	0x08005df4
 80038a0:	08005df0 	.word	0x08005df0
 80038a4:	08005dfc 	.word	0x08005dfc
 80038a8:	08005df8 	.word	0x08005df8
 80038ac:	08005e00 	.word	0x08005e00
 80038b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80038b6:	4553      	cmp	r3, sl
 80038b8:	bfa8      	it	ge
 80038ba:	4653      	movge	r3, sl
 80038bc:	2b00      	cmp	r3, #0
 80038be:	4699      	mov	r9, r3
 80038c0:	dc36      	bgt.n	8003930 <_printf_float+0x360>
 80038c2:	f04f 0b00 	mov.w	fp, #0
 80038c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038ca:	f104 021a 	add.w	r2, r4, #26
 80038ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038d0:	9306      	str	r3, [sp, #24]
 80038d2:	eba3 0309 	sub.w	r3, r3, r9
 80038d6:	455b      	cmp	r3, fp
 80038d8:	dc31      	bgt.n	800393e <_printf_float+0x36e>
 80038da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038dc:	459a      	cmp	sl, r3
 80038de:	dc3a      	bgt.n	8003956 <_printf_float+0x386>
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	07da      	lsls	r2, r3, #31
 80038e4:	d437      	bmi.n	8003956 <_printf_float+0x386>
 80038e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038e8:	ebaa 0903 	sub.w	r9, sl, r3
 80038ec:	9b06      	ldr	r3, [sp, #24]
 80038ee:	ebaa 0303 	sub.w	r3, sl, r3
 80038f2:	4599      	cmp	r9, r3
 80038f4:	bfa8      	it	ge
 80038f6:	4699      	movge	r9, r3
 80038f8:	f1b9 0f00 	cmp.w	r9, #0
 80038fc:	dc33      	bgt.n	8003966 <_printf_float+0x396>
 80038fe:	f04f 0800 	mov.w	r8, #0
 8003902:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003906:	f104 0b1a 	add.w	fp, r4, #26
 800390a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800390c:	ebaa 0303 	sub.w	r3, sl, r3
 8003910:	eba3 0309 	sub.w	r3, r3, r9
 8003914:	4543      	cmp	r3, r8
 8003916:	f77f af79 	ble.w	800380c <_printf_float+0x23c>
 800391a:	2301      	movs	r3, #1
 800391c:	465a      	mov	r2, fp
 800391e:	4631      	mov	r1, r6
 8003920:	4628      	mov	r0, r5
 8003922:	47b8      	blx	r7
 8003924:	3001      	adds	r0, #1
 8003926:	f43f aeae 	beq.w	8003686 <_printf_float+0xb6>
 800392a:	f108 0801 	add.w	r8, r8, #1
 800392e:	e7ec      	b.n	800390a <_printf_float+0x33a>
 8003930:	4642      	mov	r2, r8
 8003932:	4631      	mov	r1, r6
 8003934:	4628      	mov	r0, r5
 8003936:	47b8      	blx	r7
 8003938:	3001      	adds	r0, #1
 800393a:	d1c2      	bne.n	80038c2 <_printf_float+0x2f2>
 800393c:	e6a3      	b.n	8003686 <_printf_float+0xb6>
 800393e:	2301      	movs	r3, #1
 8003940:	4631      	mov	r1, r6
 8003942:	4628      	mov	r0, r5
 8003944:	9206      	str	r2, [sp, #24]
 8003946:	47b8      	blx	r7
 8003948:	3001      	adds	r0, #1
 800394a:	f43f ae9c 	beq.w	8003686 <_printf_float+0xb6>
 800394e:	9a06      	ldr	r2, [sp, #24]
 8003950:	f10b 0b01 	add.w	fp, fp, #1
 8003954:	e7bb      	b.n	80038ce <_printf_float+0x2fe>
 8003956:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800395a:	4631      	mov	r1, r6
 800395c:	4628      	mov	r0, r5
 800395e:	47b8      	blx	r7
 8003960:	3001      	adds	r0, #1
 8003962:	d1c0      	bne.n	80038e6 <_printf_float+0x316>
 8003964:	e68f      	b.n	8003686 <_printf_float+0xb6>
 8003966:	9a06      	ldr	r2, [sp, #24]
 8003968:	464b      	mov	r3, r9
 800396a:	4442      	add	r2, r8
 800396c:	4631      	mov	r1, r6
 800396e:	4628      	mov	r0, r5
 8003970:	47b8      	blx	r7
 8003972:	3001      	adds	r0, #1
 8003974:	d1c3      	bne.n	80038fe <_printf_float+0x32e>
 8003976:	e686      	b.n	8003686 <_printf_float+0xb6>
 8003978:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800397c:	f1ba 0f01 	cmp.w	sl, #1
 8003980:	dc01      	bgt.n	8003986 <_printf_float+0x3b6>
 8003982:	07db      	lsls	r3, r3, #31
 8003984:	d536      	bpl.n	80039f4 <_printf_float+0x424>
 8003986:	2301      	movs	r3, #1
 8003988:	4642      	mov	r2, r8
 800398a:	4631      	mov	r1, r6
 800398c:	4628      	mov	r0, r5
 800398e:	47b8      	blx	r7
 8003990:	3001      	adds	r0, #1
 8003992:	f43f ae78 	beq.w	8003686 <_printf_float+0xb6>
 8003996:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800399a:	4631      	mov	r1, r6
 800399c:	4628      	mov	r0, r5
 800399e:	47b8      	blx	r7
 80039a0:	3001      	adds	r0, #1
 80039a2:	f43f ae70 	beq.w	8003686 <_printf_float+0xb6>
 80039a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80039aa:	2200      	movs	r2, #0
 80039ac:	2300      	movs	r3, #0
 80039ae:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80039b2:	f7fd f889 	bl	8000ac8 <__aeabi_dcmpeq>
 80039b6:	b9c0      	cbnz	r0, 80039ea <_printf_float+0x41a>
 80039b8:	4653      	mov	r3, sl
 80039ba:	f108 0201 	add.w	r2, r8, #1
 80039be:	4631      	mov	r1, r6
 80039c0:	4628      	mov	r0, r5
 80039c2:	47b8      	blx	r7
 80039c4:	3001      	adds	r0, #1
 80039c6:	d10c      	bne.n	80039e2 <_printf_float+0x412>
 80039c8:	e65d      	b.n	8003686 <_printf_float+0xb6>
 80039ca:	2301      	movs	r3, #1
 80039cc:	465a      	mov	r2, fp
 80039ce:	4631      	mov	r1, r6
 80039d0:	4628      	mov	r0, r5
 80039d2:	47b8      	blx	r7
 80039d4:	3001      	adds	r0, #1
 80039d6:	f43f ae56 	beq.w	8003686 <_printf_float+0xb6>
 80039da:	f108 0801 	add.w	r8, r8, #1
 80039de:	45d0      	cmp	r8, sl
 80039e0:	dbf3      	blt.n	80039ca <_printf_float+0x3fa>
 80039e2:	464b      	mov	r3, r9
 80039e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80039e8:	e6df      	b.n	80037aa <_printf_float+0x1da>
 80039ea:	f04f 0800 	mov.w	r8, #0
 80039ee:	f104 0b1a 	add.w	fp, r4, #26
 80039f2:	e7f4      	b.n	80039de <_printf_float+0x40e>
 80039f4:	2301      	movs	r3, #1
 80039f6:	4642      	mov	r2, r8
 80039f8:	e7e1      	b.n	80039be <_printf_float+0x3ee>
 80039fa:	2301      	movs	r3, #1
 80039fc:	464a      	mov	r2, r9
 80039fe:	4631      	mov	r1, r6
 8003a00:	4628      	mov	r0, r5
 8003a02:	47b8      	blx	r7
 8003a04:	3001      	adds	r0, #1
 8003a06:	f43f ae3e 	beq.w	8003686 <_printf_float+0xb6>
 8003a0a:	f108 0801 	add.w	r8, r8, #1
 8003a0e:	68e3      	ldr	r3, [r4, #12]
 8003a10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a12:	1a5b      	subs	r3, r3, r1
 8003a14:	4543      	cmp	r3, r8
 8003a16:	dcf0      	bgt.n	80039fa <_printf_float+0x42a>
 8003a18:	e6fc      	b.n	8003814 <_printf_float+0x244>
 8003a1a:	f04f 0800 	mov.w	r8, #0
 8003a1e:	f104 0919 	add.w	r9, r4, #25
 8003a22:	e7f4      	b.n	8003a0e <_printf_float+0x43e>

08003a24 <_printf_common>:
 8003a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a28:	4616      	mov	r6, r2
 8003a2a:	4698      	mov	r8, r3
 8003a2c:	688a      	ldr	r2, [r1, #8]
 8003a2e:	690b      	ldr	r3, [r1, #16]
 8003a30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a34:	4293      	cmp	r3, r2
 8003a36:	bfb8      	it	lt
 8003a38:	4613      	movlt	r3, r2
 8003a3a:	6033      	str	r3, [r6, #0]
 8003a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a40:	4607      	mov	r7, r0
 8003a42:	460c      	mov	r4, r1
 8003a44:	b10a      	cbz	r2, 8003a4a <_printf_common+0x26>
 8003a46:	3301      	adds	r3, #1
 8003a48:	6033      	str	r3, [r6, #0]
 8003a4a:	6823      	ldr	r3, [r4, #0]
 8003a4c:	0699      	lsls	r1, r3, #26
 8003a4e:	bf42      	ittt	mi
 8003a50:	6833      	ldrmi	r3, [r6, #0]
 8003a52:	3302      	addmi	r3, #2
 8003a54:	6033      	strmi	r3, [r6, #0]
 8003a56:	6825      	ldr	r5, [r4, #0]
 8003a58:	f015 0506 	ands.w	r5, r5, #6
 8003a5c:	d106      	bne.n	8003a6c <_printf_common+0x48>
 8003a5e:	f104 0a19 	add.w	sl, r4, #25
 8003a62:	68e3      	ldr	r3, [r4, #12]
 8003a64:	6832      	ldr	r2, [r6, #0]
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	42ab      	cmp	r3, r5
 8003a6a:	dc26      	bgt.n	8003aba <_printf_common+0x96>
 8003a6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a70:	6822      	ldr	r2, [r4, #0]
 8003a72:	3b00      	subs	r3, #0
 8003a74:	bf18      	it	ne
 8003a76:	2301      	movne	r3, #1
 8003a78:	0692      	lsls	r2, r2, #26
 8003a7a:	d42b      	bmi.n	8003ad4 <_printf_common+0xb0>
 8003a7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a80:	4641      	mov	r1, r8
 8003a82:	4638      	mov	r0, r7
 8003a84:	47c8      	blx	r9
 8003a86:	3001      	adds	r0, #1
 8003a88:	d01e      	beq.n	8003ac8 <_printf_common+0xa4>
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	6922      	ldr	r2, [r4, #16]
 8003a8e:	f003 0306 	and.w	r3, r3, #6
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	bf02      	ittt	eq
 8003a96:	68e5      	ldreq	r5, [r4, #12]
 8003a98:	6833      	ldreq	r3, [r6, #0]
 8003a9a:	1aed      	subeq	r5, r5, r3
 8003a9c:	68a3      	ldr	r3, [r4, #8]
 8003a9e:	bf0c      	ite	eq
 8003aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003aa4:	2500      	movne	r5, #0
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	bfc4      	itt	gt
 8003aaa:	1a9b      	subgt	r3, r3, r2
 8003aac:	18ed      	addgt	r5, r5, r3
 8003aae:	2600      	movs	r6, #0
 8003ab0:	341a      	adds	r4, #26
 8003ab2:	42b5      	cmp	r5, r6
 8003ab4:	d11a      	bne.n	8003aec <_printf_common+0xc8>
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	e008      	b.n	8003acc <_printf_common+0xa8>
 8003aba:	2301      	movs	r3, #1
 8003abc:	4652      	mov	r2, sl
 8003abe:	4641      	mov	r1, r8
 8003ac0:	4638      	mov	r0, r7
 8003ac2:	47c8      	blx	r9
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	d103      	bne.n	8003ad0 <_printf_common+0xac>
 8003ac8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad0:	3501      	adds	r5, #1
 8003ad2:	e7c6      	b.n	8003a62 <_printf_common+0x3e>
 8003ad4:	18e1      	adds	r1, r4, r3
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	2030      	movs	r0, #48	@ 0x30
 8003ada:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ade:	4422      	add	r2, r4
 8003ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ae4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ae8:	3302      	adds	r3, #2
 8003aea:	e7c7      	b.n	8003a7c <_printf_common+0x58>
 8003aec:	2301      	movs	r3, #1
 8003aee:	4622      	mov	r2, r4
 8003af0:	4641      	mov	r1, r8
 8003af2:	4638      	mov	r0, r7
 8003af4:	47c8      	blx	r9
 8003af6:	3001      	adds	r0, #1
 8003af8:	d0e6      	beq.n	8003ac8 <_printf_common+0xa4>
 8003afa:	3601      	adds	r6, #1
 8003afc:	e7d9      	b.n	8003ab2 <_printf_common+0x8e>
	...

08003b00 <_printf_i>:
 8003b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b04:	7e0f      	ldrb	r7, [r1, #24]
 8003b06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b08:	2f78      	cmp	r7, #120	@ 0x78
 8003b0a:	4691      	mov	r9, r2
 8003b0c:	4680      	mov	r8, r0
 8003b0e:	460c      	mov	r4, r1
 8003b10:	469a      	mov	sl, r3
 8003b12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b16:	d807      	bhi.n	8003b28 <_printf_i+0x28>
 8003b18:	2f62      	cmp	r7, #98	@ 0x62
 8003b1a:	d80a      	bhi.n	8003b32 <_printf_i+0x32>
 8003b1c:	2f00      	cmp	r7, #0
 8003b1e:	f000 80d1 	beq.w	8003cc4 <_printf_i+0x1c4>
 8003b22:	2f58      	cmp	r7, #88	@ 0x58
 8003b24:	f000 80b8 	beq.w	8003c98 <_printf_i+0x198>
 8003b28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b30:	e03a      	b.n	8003ba8 <_printf_i+0xa8>
 8003b32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b36:	2b15      	cmp	r3, #21
 8003b38:	d8f6      	bhi.n	8003b28 <_printf_i+0x28>
 8003b3a:	a101      	add	r1, pc, #4	@ (adr r1, 8003b40 <_printf_i+0x40>)
 8003b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b40:	08003b99 	.word	0x08003b99
 8003b44:	08003bad 	.word	0x08003bad
 8003b48:	08003b29 	.word	0x08003b29
 8003b4c:	08003b29 	.word	0x08003b29
 8003b50:	08003b29 	.word	0x08003b29
 8003b54:	08003b29 	.word	0x08003b29
 8003b58:	08003bad 	.word	0x08003bad
 8003b5c:	08003b29 	.word	0x08003b29
 8003b60:	08003b29 	.word	0x08003b29
 8003b64:	08003b29 	.word	0x08003b29
 8003b68:	08003b29 	.word	0x08003b29
 8003b6c:	08003cab 	.word	0x08003cab
 8003b70:	08003bd7 	.word	0x08003bd7
 8003b74:	08003c65 	.word	0x08003c65
 8003b78:	08003b29 	.word	0x08003b29
 8003b7c:	08003b29 	.word	0x08003b29
 8003b80:	08003ccd 	.word	0x08003ccd
 8003b84:	08003b29 	.word	0x08003b29
 8003b88:	08003bd7 	.word	0x08003bd7
 8003b8c:	08003b29 	.word	0x08003b29
 8003b90:	08003b29 	.word	0x08003b29
 8003b94:	08003c6d 	.word	0x08003c6d
 8003b98:	6833      	ldr	r3, [r6, #0]
 8003b9a:	1d1a      	adds	r2, r3, #4
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6032      	str	r2, [r6, #0]
 8003ba0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ba4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e09c      	b.n	8003ce6 <_printf_i+0x1e6>
 8003bac:	6833      	ldr	r3, [r6, #0]
 8003bae:	6820      	ldr	r0, [r4, #0]
 8003bb0:	1d19      	adds	r1, r3, #4
 8003bb2:	6031      	str	r1, [r6, #0]
 8003bb4:	0606      	lsls	r6, r0, #24
 8003bb6:	d501      	bpl.n	8003bbc <_printf_i+0xbc>
 8003bb8:	681d      	ldr	r5, [r3, #0]
 8003bba:	e003      	b.n	8003bc4 <_printf_i+0xc4>
 8003bbc:	0645      	lsls	r5, r0, #25
 8003bbe:	d5fb      	bpl.n	8003bb8 <_printf_i+0xb8>
 8003bc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003bc4:	2d00      	cmp	r5, #0
 8003bc6:	da03      	bge.n	8003bd0 <_printf_i+0xd0>
 8003bc8:	232d      	movs	r3, #45	@ 0x2d
 8003bca:	426d      	negs	r5, r5
 8003bcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bd0:	4858      	ldr	r0, [pc, #352]	@ (8003d34 <_printf_i+0x234>)
 8003bd2:	230a      	movs	r3, #10
 8003bd4:	e011      	b.n	8003bfa <_printf_i+0xfa>
 8003bd6:	6821      	ldr	r1, [r4, #0]
 8003bd8:	6833      	ldr	r3, [r6, #0]
 8003bda:	0608      	lsls	r0, r1, #24
 8003bdc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003be0:	d402      	bmi.n	8003be8 <_printf_i+0xe8>
 8003be2:	0649      	lsls	r1, r1, #25
 8003be4:	bf48      	it	mi
 8003be6:	b2ad      	uxthmi	r5, r5
 8003be8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003bea:	4852      	ldr	r0, [pc, #328]	@ (8003d34 <_printf_i+0x234>)
 8003bec:	6033      	str	r3, [r6, #0]
 8003bee:	bf14      	ite	ne
 8003bf0:	230a      	movne	r3, #10
 8003bf2:	2308      	moveq	r3, #8
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003bfa:	6866      	ldr	r6, [r4, #4]
 8003bfc:	60a6      	str	r6, [r4, #8]
 8003bfe:	2e00      	cmp	r6, #0
 8003c00:	db05      	blt.n	8003c0e <_printf_i+0x10e>
 8003c02:	6821      	ldr	r1, [r4, #0]
 8003c04:	432e      	orrs	r6, r5
 8003c06:	f021 0104 	bic.w	r1, r1, #4
 8003c0a:	6021      	str	r1, [r4, #0]
 8003c0c:	d04b      	beq.n	8003ca6 <_printf_i+0x1a6>
 8003c0e:	4616      	mov	r6, r2
 8003c10:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c14:	fb03 5711 	mls	r7, r3, r1, r5
 8003c18:	5dc7      	ldrb	r7, [r0, r7]
 8003c1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c1e:	462f      	mov	r7, r5
 8003c20:	42bb      	cmp	r3, r7
 8003c22:	460d      	mov	r5, r1
 8003c24:	d9f4      	bls.n	8003c10 <_printf_i+0x110>
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	d10b      	bne.n	8003c42 <_printf_i+0x142>
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	07df      	lsls	r7, r3, #31
 8003c2e:	d508      	bpl.n	8003c42 <_printf_i+0x142>
 8003c30:	6923      	ldr	r3, [r4, #16]
 8003c32:	6861      	ldr	r1, [r4, #4]
 8003c34:	4299      	cmp	r1, r3
 8003c36:	bfde      	ittt	le
 8003c38:	2330      	movle	r3, #48	@ 0x30
 8003c3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c3e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003c42:	1b92      	subs	r2, r2, r6
 8003c44:	6122      	str	r2, [r4, #16]
 8003c46:	f8cd a000 	str.w	sl, [sp]
 8003c4a:	464b      	mov	r3, r9
 8003c4c:	aa03      	add	r2, sp, #12
 8003c4e:	4621      	mov	r1, r4
 8003c50:	4640      	mov	r0, r8
 8003c52:	f7ff fee7 	bl	8003a24 <_printf_common>
 8003c56:	3001      	adds	r0, #1
 8003c58:	d14a      	bne.n	8003cf0 <_printf_i+0x1f0>
 8003c5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c5e:	b004      	add	sp, #16
 8003c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c64:	6823      	ldr	r3, [r4, #0]
 8003c66:	f043 0320 	orr.w	r3, r3, #32
 8003c6a:	6023      	str	r3, [r4, #0]
 8003c6c:	4832      	ldr	r0, [pc, #200]	@ (8003d38 <_printf_i+0x238>)
 8003c6e:	2778      	movs	r7, #120	@ 0x78
 8003c70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c74:	6823      	ldr	r3, [r4, #0]
 8003c76:	6831      	ldr	r1, [r6, #0]
 8003c78:	061f      	lsls	r7, r3, #24
 8003c7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c7e:	d402      	bmi.n	8003c86 <_printf_i+0x186>
 8003c80:	065f      	lsls	r7, r3, #25
 8003c82:	bf48      	it	mi
 8003c84:	b2ad      	uxthmi	r5, r5
 8003c86:	6031      	str	r1, [r6, #0]
 8003c88:	07d9      	lsls	r1, r3, #31
 8003c8a:	bf44      	itt	mi
 8003c8c:	f043 0320 	orrmi.w	r3, r3, #32
 8003c90:	6023      	strmi	r3, [r4, #0]
 8003c92:	b11d      	cbz	r5, 8003c9c <_printf_i+0x19c>
 8003c94:	2310      	movs	r3, #16
 8003c96:	e7ad      	b.n	8003bf4 <_printf_i+0xf4>
 8003c98:	4826      	ldr	r0, [pc, #152]	@ (8003d34 <_printf_i+0x234>)
 8003c9a:	e7e9      	b.n	8003c70 <_printf_i+0x170>
 8003c9c:	6823      	ldr	r3, [r4, #0]
 8003c9e:	f023 0320 	bic.w	r3, r3, #32
 8003ca2:	6023      	str	r3, [r4, #0]
 8003ca4:	e7f6      	b.n	8003c94 <_printf_i+0x194>
 8003ca6:	4616      	mov	r6, r2
 8003ca8:	e7bd      	b.n	8003c26 <_printf_i+0x126>
 8003caa:	6833      	ldr	r3, [r6, #0]
 8003cac:	6825      	ldr	r5, [r4, #0]
 8003cae:	6961      	ldr	r1, [r4, #20]
 8003cb0:	1d18      	adds	r0, r3, #4
 8003cb2:	6030      	str	r0, [r6, #0]
 8003cb4:	062e      	lsls	r6, r5, #24
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	d501      	bpl.n	8003cbe <_printf_i+0x1be>
 8003cba:	6019      	str	r1, [r3, #0]
 8003cbc:	e002      	b.n	8003cc4 <_printf_i+0x1c4>
 8003cbe:	0668      	lsls	r0, r5, #25
 8003cc0:	d5fb      	bpl.n	8003cba <_printf_i+0x1ba>
 8003cc2:	8019      	strh	r1, [r3, #0]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	6123      	str	r3, [r4, #16]
 8003cc8:	4616      	mov	r6, r2
 8003cca:	e7bc      	b.n	8003c46 <_printf_i+0x146>
 8003ccc:	6833      	ldr	r3, [r6, #0]
 8003cce:	1d1a      	adds	r2, r3, #4
 8003cd0:	6032      	str	r2, [r6, #0]
 8003cd2:	681e      	ldr	r6, [r3, #0]
 8003cd4:	6862      	ldr	r2, [r4, #4]
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	4630      	mov	r0, r6
 8003cda:	f7fc fa79 	bl	80001d0 <memchr>
 8003cde:	b108      	cbz	r0, 8003ce4 <_printf_i+0x1e4>
 8003ce0:	1b80      	subs	r0, r0, r6
 8003ce2:	6060      	str	r0, [r4, #4]
 8003ce4:	6863      	ldr	r3, [r4, #4]
 8003ce6:	6123      	str	r3, [r4, #16]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cee:	e7aa      	b.n	8003c46 <_printf_i+0x146>
 8003cf0:	6923      	ldr	r3, [r4, #16]
 8003cf2:	4632      	mov	r2, r6
 8003cf4:	4649      	mov	r1, r9
 8003cf6:	4640      	mov	r0, r8
 8003cf8:	47d0      	blx	sl
 8003cfa:	3001      	adds	r0, #1
 8003cfc:	d0ad      	beq.n	8003c5a <_printf_i+0x15a>
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	079b      	lsls	r3, r3, #30
 8003d02:	d413      	bmi.n	8003d2c <_printf_i+0x22c>
 8003d04:	68e0      	ldr	r0, [r4, #12]
 8003d06:	9b03      	ldr	r3, [sp, #12]
 8003d08:	4298      	cmp	r0, r3
 8003d0a:	bfb8      	it	lt
 8003d0c:	4618      	movlt	r0, r3
 8003d0e:	e7a6      	b.n	8003c5e <_printf_i+0x15e>
 8003d10:	2301      	movs	r3, #1
 8003d12:	4632      	mov	r2, r6
 8003d14:	4649      	mov	r1, r9
 8003d16:	4640      	mov	r0, r8
 8003d18:	47d0      	blx	sl
 8003d1a:	3001      	adds	r0, #1
 8003d1c:	d09d      	beq.n	8003c5a <_printf_i+0x15a>
 8003d1e:	3501      	adds	r5, #1
 8003d20:	68e3      	ldr	r3, [r4, #12]
 8003d22:	9903      	ldr	r1, [sp, #12]
 8003d24:	1a5b      	subs	r3, r3, r1
 8003d26:	42ab      	cmp	r3, r5
 8003d28:	dcf2      	bgt.n	8003d10 <_printf_i+0x210>
 8003d2a:	e7eb      	b.n	8003d04 <_printf_i+0x204>
 8003d2c:	2500      	movs	r5, #0
 8003d2e:	f104 0619 	add.w	r6, r4, #25
 8003d32:	e7f5      	b.n	8003d20 <_printf_i+0x220>
 8003d34:	08005e02 	.word	0x08005e02
 8003d38:	08005e13 	.word	0x08005e13

08003d3c <std>:
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	b510      	push	{r4, lr}
 8003d40:	4604      	mov	r4, r0
 8003d42:	e9c0 3300 	strd	r3, r3, [r0]
 8003d46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d4a:	6083      	str	r3, [r0, #8]
 8003d4c:	8181      	strh	r1, [r0, #12]
 8003d4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d50:	81c2      	strh	r2, [r0, #14]
 8003d52:	6183      	str	r3, [r0, #24]
 8003d54:	4619      	mov	r1, r3
 8003d56:	2208      	movs	r2, #8
 8003d58:	305c      	adds	r0, #92	@ 0x5c
 8003d5a:	f000 f8b1 	bl	8003ec0 <memset>
 8003d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d94 <std+0x58>)
 8003d60:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <std+0x5c>)
 8003d64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d66:	4b0d      	ldr	r3, [pc, #52]	@ (8003d9c <std+0x60>)
 8003d68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003da0 <std+0x64>)
 8003d6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003da4 <std+0x68>)
 8003d70:	6224      	str	r4, [r4, #32]
 8003d72:	429c      	cmp	r4, r3
 8003d74:	d006      	beq.n	8003d84 <std+0x48>
 8003d76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d7a:	4294      	cmp	r4, r2
 8003d7c:	d002      	beq.n	8003d84 <std+0x48>
 8003d7e:	33d0      	adds	r3, #208	@ 0xd0
 8003d80:	429c      	cmp	r4, r3
 8003d82:	d105      	bne.n	8003d90 <std+0x54>
 8003d84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d8c:	f000 b8ca 	b.w	8003f24 <__retarget_lock_init_recursive>
 8003d90:	bd10      	pop	{r4, pc}
 8003d92:	bf00      	nop
 8003d94:	08005825 	.word	0x08005825
 8003d98:	08005847 	.word	0x08005847
 8003d9c:	0800587f 	.word	0x0800587f
 8003da0:	080058a3 	.word	0x080058a3
 8003da4:	20000254 	.word	0x20000254

08003da8 <stdio_exit_handler>:
 8003da8:	4a02      	ldr	r2, [pc, #8]	@ (8003db4 <stdio_exit_handler+0xc>)
 8003daa:	4903      	ldr	r1, [pc, #12]	@ (8003db8 <stdio_exit_handler+0x10>)
 8003dac:	4803      	ldr	r0, [pc, #12]	@ (8003dbc <stdio_exit_handler+0x14>)
 8003dae:	f000 b869 	b.w	8003e84 <_fwalk_sglue>
 8003db2:	bf00      	nop
 8003db4:	2000000c 	.word	0x2000000c
 8003db8:	080050c9 	.word	0x080050c9
 8003dbc:	2000001c 	.word	0x2000001c

08003dc0 <cleanup_stdio>:
 8003dc0:	6841      	ldr	r1, [r0, #4]
 8003dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8003df4 <cleanup_stdio+0x34>)
 8003dc4:	4299      	cmp	r1, r3
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	4604      	mov	r4, r0
 8003dca:	d001      	beq.n	8003dd0 <cleanup_stdio+0x10>
 8003dcc:	f001 f97c 	bl	80050c8 <_fflush_r>
 8003dd0:	68a1      	ldr	r1, [r4, #8]
 8003dd2:	4b09      	ldr	r3, [pc, #36]	@ (8003df8 <cleanup_stdio+0x38>)
 8003dd4:	4299      	cmp	r1, r3
 8003dd6:	d002      	beq.n	8003dde <cleanup_stdio+0x1e>
 8003dd8:	4620      	mov	r0, r4
 8003dda:	f001 f975 	bl	80050c8 <_fflush_r>
 8003dde:	68e1      	ldr	r1, [r4, #12]
 8003de0:	4b06      	ldr	r3, [pc, #24]	@ (8003dfc <cleanup_stdio+0x3c>)
 8003de2:	4299      	cmp	r1, r3
 8003de4:	d004      	beq.n	8003df0 <cleanup_stdio+0x30>
 8003de6:	4620      	mov	r0, r4
 8003de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dec:	f001 b96c 	b.w	80050c8 <_fflush_r>
 8003df0:	bd10      	pop	{r4, pc}
 8003df2:	bf00      	nop
 8003df4:	20000254 	.word	0x20000254
 8003df8:	200002bc 	.word	0x200002bc
 8003dfc:	20000324 	.word	0x20000324

08003e00 <global_stdio_init.part.0>:
 8003e00:	b510      	push	{r4, lr}
 8003e02:	4b0b      	ldr	r3, [pc, #44]	@ (8003e30 <global_stdio_init.part.0+0x30>)
 8003e04:	4c0b      	ldr	r4, [pc, #44]	@ (8003e34 <global_stdio_init.part.0+0x34>)
 8003e06:	4a0c      	ldr	r2, [pc, #48]	@ (8003e38 <global_stdio_init.part.0+0x38>)
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	2104      	movs	r1, #4
 8003e10:	f7ff ff94 	bl	8003d3c <std>
 8003e14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003e18:	2201      	movs	r2, #1
 8003e1a:	2109      	movs	r1, #9
 8003e1c:	f7ff ff8e 	bl	8003d3c <std>
 8003e20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e24:	2202      	movs	r2, #2
 8003e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e2a:	2112      	movs	r1, #18
 8003e2c:	f7ff bf86 	b.w	8003d3c <std>
 8003e30:	2000038c 	.word	0x2000038c
 8003e34:	20000254 	.word	0x20000254
 8003e38:	08003da9 	.word	0x08003da9

08003e3c <__sfp_lock_acquire>:
 8003e3c:	4801      	ldr	r0, [pc, #4]	@ (8003e44 <__sfp_lock_acquire+0x8>)
 8003e3e:	f000 b872 	b.w	8003f26 <__retarget_lock_acquire_recursive>
 8003e42:	bf00      	nop
 8003e44:	20000391 	.word	0x20000391

08003e48 <__sfp_lock_release>:
 8003e48:	4801      	ldr	r0, [pc, #4]	@ (8003e50 <__sfp_lock_release+0x8>)
 8003e4a:	f000 b86d 	b.w	8003f28 <__retarget_lock_release_recursive>
 8003e4e:	bf00      	nop
 8003e50:	20000391 	.word	0x20000391

08003e54 <__sinit>:
 8003e54:	b510      	push	{r4, lr}
 8003e56:	4604      	mov	r4, r0
 8003e58:	f7ff fff0 	bl	8003e3c <__sfp_lock_acquire>
 8003e5c:	6a23      	ldr	r3, [r4, #32]
 8003e5e:	b11b      	cbz	r3, 8003e68 <__sinit+0x14>
 8003e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e64:	f7ff bff0 	b.w	8003e48 <__sfp_lock_release>
 8003e68:	4b04      	ldr	r3, [pc, #16]	@ (8003e7c <__sinit+0x28>)
 8003e6a:	6223      	str	r3, [r4, #32]
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <__sinit+0x2c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1f5      	bne.n	8003e60 <__sinit+0xc>
 8003e74:	f7ff ffc4 	bl	8003e00 <global_stdio_init.part.0>
 8003e78:	e7f2      	b.n	8003e60 <__sinit+0xc>
 8003e7a:	bf00      	nop
 8003e7c:	08003dc1 	.word	0x08003dc1
 8003e80:	2000038c 	.word	0x2000038c

08003e84 <_fwalk_sglue>:
 8003e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e88:	4607      	mov	r7, r0
 8003e8a:	4688      	mov	r8, r1
 8003e8c:	4614      	mov	r4, r2
 8003e8e:	2600      	movs	r6, #0
 8003e90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e94:	f1b9 0901 	subs.w	r9, r9, #1
 8003e98:	d505      	bpl.n	8003ea6 <_fwalk_sglue+0x22>
 8003e9a:	6824      	ldr	r4, [r4, #0]
 8003e9c:	2c00      	cmp	r4, #0
 8003e9e:	d1f7      	bne.n	8003e90 <_fwalk_sglue+0xc>
 8003ea0:	4630      	mov	r0, r6
 8003ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ea6:	89ab      	ldrh	r3, [r5, #12]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d907      	bls.n	8003ebc <_fwalk_sglue+0x38>
 8003eac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	d003      	beq.n	8003ebc <_fwalk_sglue+0x38>
 8003eb4:	4629      	mov	r1, r5
 8003eb6:	4638      	mov	r0, r7
 8003eb8:	47c0      	blx	r8
 8003eba:	4306      	orrs	r6, r0
 8003ebc:	3568      	adds	r5, #104	@ 0x68
 8003ebe:	e7e9      	b.n	8003e94 <_fwalk_sglue+0x10>

08003ec0 <memset>:
 8003ec0:	4402      	add	r2, r0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d100      	bne.n	8003eca <memset+0xa>
 8003ec8:	4770      	bx	lr
 8003eca:	f803 1b01 	strb.w	r1, [r3], #1
 8003ece:	e7f9      	b.n	8003ec4 <memset+0x4>

08003ed0 <__errno>:
 8003ed0:	4b01      	ldr	r3, [pc, #4]	@ (8003ed8 <__errno+0x8>)
 8003ed2:	6818      	ldr	r0, [r3, #0]
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20000018 	.word	0x20000018

08003edc <__libc_init_array>:
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	4d0d      	ldr	r5, [pc, #52]	@ (8003f14 <__libc_init_array+0x38>)
 8003ee0:	4c0d      	ldr	r4, [pc, #52]	@ (8003f18 <__libc_init_array+0x3c>)
 8003ee2:	1b64      	subs	r4, r4, r5
 8003ee4:	10a4      	asrs	r4, r4, #2
 8003ee6:	2600      	movs	r6, #0
 8003ee8:	42a6      	cmp	r6, r4
 8003eea:	d109      	bne.n	8003f00 <__libc_init_array+0x24>
 8003eec:	4d0b      	ldr	r5, [pc, #44]	@ (8003f1c <__libc_init_array+0x40>)
 8003eee:	4c0c      	ldr	r4, [pc, #48]	@ (8003f20 <__libc_init_array+0x44>)
 8003ef0:	f001 ff50 	bl	8005d94 <_init>
 8003ef4:	1b64      	subs	r4, r4, r5
 8003ef6:	10a4      	asrs	r4, r4, #2
 8003ef8:	2600      	movs	r6, #0
 8003efa:	42a6      	cmp	r6, r4
 8003efc:	d105      	bne.n	8003f0a <__libc_init_array+0x2e>
 8003efe:	bd70      	pop	{r4, r5, r6, pc}
 8003f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f04:	4798      	blx	r3
 8003f06:	3601      	adds	r6, #1
 8003f08:	e7ee      	b.n	8003ee8 <__libc_init_array+0xc>
 8003f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f0e:	4798      	blx	r3
 8003f10:	3601      	adds	r6, #1
 8003f12:	e7f2      	b.n	8003efa <__libc_init_array+0x1e>
 8003f14:	0800616c 	.word	0x0800616c
 8003f18:	0800616c 	.word	0x0800616c
 8003f1c:	0800616c 	.word	0x0800616c
 8003f20:	08006170 	.word	0x08006170

08003f24 <__retarget_lock_init_recursive>:
 8003f24:	4770      	bx	lr

08003f26 <__retarget_lock_acquire_recursive>:
 8003f26:	4770      	bx	lr

08003f28 <__retarget_lock_release_recursive>:
 8003f28:	4770      	bx	lr
	...

08003f2c <_localeconv_r>:
 8003f2c:	4800      	ldr	r0, [pc, #0]	@ (8003f30 <_localeconv_r+0x4>)
 8003f2e:	4770      	bx	lr
 8003f30:	20000158 	.word	0x20000158

08003f34 <quorem>:
 8003f34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f38:	6903      	ldr	r3, [r0, #16]
 8003f3a:	690c      	ldr	r4, [r1, #16]
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	4607      	mov	r7, r0
 8003f40:	db7e      	blt.n	8004040 <quorem+0x10c>
 8003f42:	3c01      	subs	r4, #1
 8003f44:	f101 0814 	add.w	r8, r1, #20
 8003f48:	00a3      	lsls	r3, r4, #2
 8003f4a:	f100 0514 	add.w	r5, r0, #20
 8003f4e:	9300      	str	r3, [sp, #0]
 8003f50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f54:	9301      	str	r3, [sp, #4]
 8003f56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003f5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	429a      	cmp	r2, r3
 8003f62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003f66:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f6a:	d32e      	bcc.n	8003fca <quorem+0x96>
 8003f6c:	f04f 0a00 	mov.w	sl, #0
 8003f70:	46c4      	mov	ip, r8
 8003f72:	46ae      	mov	lr, r5
 8003f74:	46d3      	mov	fp, sl
 8003f76:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003f7a:	b298      	uxth	r0, r3
 8003f7c:	fb06 a000 	mla	r0, r6, r0, sl
 8003f80:	0c02      	lsrs	r2, r0, #16
 8003f82:	0c1b      	lsrs	r3, r3, #16
 8003f84:	fb06 2303 	mla	r3, r6, r3, r2
 8003f88:	f8de 2000 	ldr.w	r2, [lr]
 8003f8c:	b280      	uxth	r0, r0
 8003f8e:	b292      	uxth	r2, r2
 8003f90:	1a12      	subs	r2, r2, r0
 8003f92:	445a      	add	r2, fp
 8003f94:	f8de 0000 	ldr.w	r0, [lr]
 8003f98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003fa2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003fa6:	b292      	uxth	r2, r2
 8003fa8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003fac:	45e1      	cmp	r9, ip
 8003fae:	f84e 2b04 	str.w	r2, [lr], #4
 8003fb2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003fb6:	d2de      	bcs.n	8003f76 <quorem+0x42>
 8003fb8:	9b00      	ldr	r3, [sp, #0]
 8003fba:	58eb      	ldr	r3, [r5, r3]
 8003fbc:	b92b      	cbnz	r3, 8003fca <quorem+0x96>
 8003fbe:	9b01      	ldr	r3, [sp, #4]
 8003fc0:	3b04      	subs	r3, #4
 8003fc2:	429d      	cmp	r5, r3
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	d32f      	bcc.n	8004028 <quorem+0xf4>
 8003fc8:	613c      	str	r4, [r7, #16]
 8003fca:	4638      	mov	r0, r7
 8003fcc:	f001 fb22 	bl	8005614 <__mcmp>
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	db25      	blt.n	8004020 <quorem+0xec>
 8003fd4:	4629      	mov	r1, r5
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8003fdc:	f8d1 c000 	ldr.w	ip, [r1]
 8003fe0:	fa1f fe82 	uxth.w	lr, r2
 8003fe4:	fa1f f38c 	uxth.w	r3, ip
 8003fe8:	eba3 030e 	sub.w	r3, r3, lr
 8003fec:	4403      	add	r3, r0
 8003fee:	0c12      	lsrs	r2, r2, #16
 8003ff0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003ff4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ffe:	45c1      	cmp	r9, r8
 8004000:	f841 3b04 	str.w	r3, [r1], #4
 8004004:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004008:	d2e6      	bcs.n	8003fd8 <quorem+0xa4>
 800400a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800400e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004012:	b922      	cbnz	r2, 800401e <quorem+0xea>
 8004014:	3b04      	subs	r3, #4
 8004016:	429d      	cmp	r5, r3
 8004018:	461a      	mov	r2, r3
 800401a:	d30b      	bcc.n	8004034 <quorem+0x100>
 800401c:	613c      	str	r4, [r7, #16]
 800401e:	3601      	adds	r6, #1
 8004020:	4630      	mov	r0, r6
 8004022:	b003      	add	sp, #12
 8004024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	3b04      	subs	r3, #4
 800402c:	2a00      	cmp	r2, #0
 800402e:	d1cb      	bne.n	8003fc8 <quorem+0x94>
 8004030:	3c01      	subs	r4, #1
 8004032:	e7c6      	b.n	8003fc2 <quorem+0x8e>
 8004034:	6812      	ldr	r2, [r2, #0]
 8004036:	3b04      	subs	r3, #4
 8004038:	2a00      	cmp	r2, #0
 800403a:	d1ef      	bne.n	800401c <quorem+0xe8>
 800403c:	3c01      	subs	r4, #1
 800403e:	e7ea      	b.n	8004016 <quorem+0xe2>
 8004040:	2000      	movs	r0, #0
 8004042:	e7ee      	b.n	8004022 <quorem+0xee>
 8004044:	0000      	movs	r0, r0
	...

08004048 <_dtoa_r>:
 8004048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800404c:	69c7      	ldr	r7, [r0, #28]
 800404e:	b097      	sub	sp, #92	@ 0x5c
 8004050:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004054:	ec55 4b10 	vmov	r4, r5, d0
 8004058:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800405a:	9107      	str	r1, [sp, #28]
 800405c:	4681      	mov	r9, r0
 800405e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004060:	9311      	str	r3, [sp, #68]	@ 0x44
 8004062:	b97f      	cbnz	r7, 8004084 <_dtoa_r+0x3c>
 8004064:	2010      	movs	r0, #16
 8004066:	f000 ff01 	bl	8004e6c <malloc>
 800406a:	4602      	mov	r2, r0
 800406c:	f8c9 001c 	str.w	r0, [r9, #28]
 8004070:	b920      	cbnz	r0, 800407c <_dtoa_r+0x34>
 8004072:	4ba9      	ldr	r3, [pc, #676]	@ (8004318 <_dtoa_r+0x2d0>)
 8004074:	21ef      	movs	r1, #239	@ 0xef
 8004076:	48a9      	ldr	r0, [pc, #676]	@ (800431c <_dtoa_r+0x2d4>)
 8004078:	f001 fd94 	bl	8005ba4 <__assert_func>
 800407c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004080:	6007      	str	r7, [r0, #0]
 8004082:	60c7      	str	r7, [r0, #12]
 8004084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004088:	6819      	ldr	r1, [r3, #0]
 800408a:	b159      	cbz	r1, 80040a4 <_dtoa_r+0x5c>
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	604a      	str	r2, [r1, #4]
 8004090:	2301      	movs	r3, #1
 8004092:	4093      	lsls	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
 8004096:	4648      	mov	r0, r9
 8004098:	f001 f88a 	bl	80051b0 <_Bfree>
 800409c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	1e2b      	subs	r3, r5, #0
 80040a6:	bfb9      	ittee	lt
 80040a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80040ac:	9305      	strlt	r3, [sp, #20]
 80040ae:	2300      	movge	r3, #0
 80040b0:	6033      	strge	r3, [r6, #0]
 80040b2:	9f05      	ldr	r7, [sp, #20]
 80040b4:	4b9a      	ldr	r3, [pc, #616]	@ (8004320 <_dtoa_r+0x2d8>)
 80040b6:	bfbc      	itt	lt
 80040b8:	2201      	movlt	r2, #1
 80040ba:	6032      	strlt	r2, [r6, #0]
 80040bc:	43bb      	bics	r3, r7
 80040be:	d112      	bne.n	80040e6 <_dtoa_r+0x9e>
 80040c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80040c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80040cc:	4323      	orrs	r3, r4
 80040ce:	f000 855a 	beq.w	8004b86 <_dtoa_r+0xb3e>
 80040d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80040d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004334 <_dtoa_r+0x2ec>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 855c 	beq.w	8004b96 <_dtoa_r+0xb4e>
 80040de:	f10a 0303 	add.w	r3, sl, #3
 80040e2:	f000 bd56 	b.w	8004b92 <_dtoa_r+0xb4a>
 80040e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80040ea:	2200      	movs	r2, #0
 80040ec:	ec51 0b17 	vmov	r0, r1, d7
 80040f0:	2300      	movs	r3, #0
 80040f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80040f6:	f7fc fce7 	bl	8000ac8 <__aeabi_dcmpeq>
 80040fa:	4680      	mov	r8, r0
 80040fc:	b158      	cbz	r0, 8004116 <_dtoa_r+0xce>
 80040fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004100:	2301      	movs	r3, #1
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004106:	b113      	cbz	r3, 800410e <_dtoa_r+0xc6>
 8004108:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800410a:	4b86      	ldr	r3, [pc, #536]	@ (8004324 <_dtoa_r+0x2dc>)
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004338 <_dtoa_r+0x2f0>
 8004112:	f000 bd40 	b.w	8004b96 <_dtoa_r+0xb4e>
 8004116:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800411a:	aa14      	add	r2, sp, #80	@ 0x50
 800411c:	a915      	add	r1, sp, #84	@ 0x54
 800411e:	4648      	mov	r0, r9
 8004120:	f001 fb28 	bl	8005774 <__d2b>
 8004124:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004128:	9002      	str	r0, [sp, #8]
 800412a:	2e00      	cmp	r6, #0
 800412c:	d078      	beq.n	8004220 <_dtoa_r+0x1d8>
 800412e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004130:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004138:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800413c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004140:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004144:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004148:	4619      	mov	r1, r3
 800414a:	2200      	movs	r2, #0
 800414c:	4b76      	ldr	r3, [pc, #472]	@ (8004328 <_dtoa_r+0x2e0>)
 800414e:	f7fc f89b 	bl	8000288 <__aeabi_dsub>
 8004152:	a36b      	add	r3, pc, #428	@ (adr r3, 8004300 <_dtoa_r+0x2b8>)
 8004154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004158:	f7fc fa4e 	bl	80005f8 <__aeabi_dmul>
 800415c:	a36a      	add	r3, pc, #424	@ (adr r3, 8004308 <_dtoa_r+0x2c0>)
 800415e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004162:	f7fc f893 	bl	800028c <__adddf3>
 8004166:	4604      	mov	r4, r0
 8004168:	4630      	mov	r0, r6
 800416a:	460d      	mov	r5, r1
 800416c:	f7fc f9da 	bl	8000524 <__aeabi_i2d>
 8004170:	a367      	add	r3, pc, #412	@ (adr r3, 8004310 <_dtoa_r+0x2c8>)
 8004172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004176:	f7fc fa3f 	bl	80005f8 <__aeabi_dmul>
 800417a:	4602      	mov	r2, r0
 800417c:	460b      	mov	r3, r1
 800417e:	4620      	mov	r0, r4
 8004180:	4629      	mov	r1, r5
 8004182:	f7fc f883 	bl	800028c <__adddf3>
 8004186:	4604      	mov	r4, r0
 8004188:	460d      	mov	r5, r1
 800418a:	f7fc fce5 	bl	8000b58 <__aeabi_d2iz>
 800418e:	2200      	movs	r2, #0
 8004190:	4607      	mov	r7, r0
 8004192:	2300      	movs	r3, #0
 8004194:	4620      	mov	r0, r4
 8004196:	4629      	mov	r1, r5
 8004198:	f7fc fca0 	bl	8000adc <__aeabi_dcmplt>
 800419c:	b140      	cbz	r0, 80041b0 <_dtoa_r+0x168>
 800419e:	4638      	mov	r0, r7
 80041a0:	f7fc f9c0 	bl	8000524 <__aeabi_i2d>
 80041a4:	4622      	mov	r2, r4
 80041a6:	462b      	mov	r3, r5
 80041a8:	f7fc fc8e 	bl	8000ac8 <__aeabi_dcmpeq>
 80041ac:	b900      	cbnz	r0, 80041b0 <_dtoa_r+0x168>
 80041ae:	3f01      	subs	r7, #1
 80041b0:	2f16      	cmp	r7, #22
 80041b2:	d852      	bhi.n	800425a <_dtoa_r+0x212>
 80041b4:	4b5d      	ldr	r3, [pc, #372]	@ (800432c <_dtoa_r+0x2e4>)
 80041b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80041ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80041c2:	f7fc fc8b 	bl	8000adc <__aeabi_dcmplt>
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d049      	beq.n	800425e <_dtoa_r+0x216>
 80041ca:	3f01      	subs	r7, #1
 80041cc:	2300      	movs	r3, #0
 80041ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80041d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80041d2:	1b9b      	subs	r3, r3, r6
 80041d4:	1e5a      	subs	r2, r3, #1
 80041d6:	bf45      	ittet	mi
 80041d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80041dc:	9300      	strmi	r3, [sp, #0]
 80041de:	2300      	movpl	r3, #0
 80041e0:	2300      	movmi	r3, #0
 80041e2:	9206      	str	r2, [sp, #24]
 80041e4:	bf54      	ite	pl
 80041e6:	9300      	strpl	r3, [sp, #0]
 80041e8:	9306      	strmi	r3, [sp, #24]
 80041ea:	2f00      	cmp	r7, #0
 80041ec:	db39      	blt.n	8004262 <_dtoa_r+0x21a>
 80041ee:	9b06      	ldr	r3, [sp, #24]
 80041f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80041f2:	443b      	add	r3, r7
 80041f4:	9306      	str	r3, [sp, #24]
 80041f6:	2300      	movs	r3, #0
 80041f8:	9308      	str	r3, [sp, #32]
 80041fa:	9b07      	ldr	r3, [sp, #28]
 80041fc:	2b09      	cmp	r3, #9
 80041fe:	d863      	bhi.n	80042c8 <_dtoa_r+0x280>
 8004200:	2b05      	cmp	r3, #5
 8004202:	bfc4      	itt	gt
 8004204:	3b04      	subgt	r3, #4
 8004206:	9307      	strgt	r3, [sp, #28]
 8004208:	9b07      	ldr	r3, [sp, #28]
 800420a:	f1a3 0302 	sub.w	r3, r3, #2
 800420e:	bfcc      	ite	gt
 8004210:	2400      	movgt	r4, #0
 8004212:	2401      	movle	r4, #1
 8004214:	2b03      	cmp	r3, #3
 8004216:	d863      	bhi.n	80042e0 <_dtoa_r+0x298>
 8004218:	e8df f003 	tbb	[pc, r3]
 800421c:	2b375452 	.word	0x2b375452
 8004220:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004224:	441e      	add	r6, r3
 8004226:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800422a:	2b20      	cmp	r3, #32
 800422c:	bfc1      	itttt	gt
 800422e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004232:	409f      	lslgt	r7, r3
 8004234:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004238:	fa24 f303 	lsrgt.w	r3, r4, r3
 800423c:	bfd6      	itet	le
 800423e:	f1c3 0320 	rsble	r3, r3, #32
 8004242:	ea47 0003 	orrgt.w	r0, r7, r3
 8004246:	fa04 f003 	lslle.w	r0, r4, r3
 800424a:	f7fc f95b 	bl	8000504 <__aeabi_ui2d>
 800424e:	2201      	movs	r2, #1
 8004250:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004254:	3e01      	subs	r6, #1
 8004256:	9212      	str	r2, [sp, #72]	@ 0x48
 8004258:	e776      	b.n	8004148 <_dtoa_r+0x100>
 800425a:	2301      	movs	r3, #1
 800425c:	e7b7      	b.n	80041ce <_dtoa_r+0x186>
 800425e:	9010      	str	r0, [sp, #64]	@ 0x40
 8004260:	e7b6      	b.n	80041d0 <_dtoa_r+0x188>
 8004262:	9b00      	ldr	r3, [sp, #0]
 8004264:	1bdb      	subs	r3, r3, r7
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	427b      	negs	r3, r7
 800426a:	9308      	str	r3, [sp, #32]
 800426c:	2300      	movs	r3, #0
 800426e:	930d      	str	r3, [sp, #52]	@ 0x34
 8004270:	e7c3      	b.n	80041fa <_dtoa_r+0x1b2>
 8004272:	2301      	movs	r3, #1
 8004274:	9309      	str	r3, [sp, #36]	@ 0x24
 8004276:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004278:	eb07 0b03 	add.w	fp, r7, r3
 800427c:	f10b 0301 	add.w	r3, fp, #1
 8004280:	2b01      	cmp	r3, #1
 8004282:	9303      	str	r3, [sp, #12]
 8004284:	bfb8      	it	lt
 8004286:	2301      	movlt	r3, #1
 8004288:	e006      	b.n	8004298 <_dtoa_r+0x250>
 800428a:	2301      	movs	r3, #1
 800428c:	9309      	str	r3, [sp, #36]	@ 0x24
 800428e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004290:	2b00      	cmp	r3, #0
 8004292:	dd28      	ble.n	80042e6 <_dtoa_r+0x29e>
 8004294:	469b      	mov	fp, r3
 8004296:	9303      	str	r3, [sp, #12]
 8004298:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800429c:	2100      	movs	r1, #0
 800429e:	2204      	movs	r2, #4
 80042a0:	f102 0514 	add.w	r5, r2, #20
 80042a4:	429d      	cmp	r5, r3
 80042a6:	d926      	bls.n	80042f6 <_dtoa_r+0x2ae>
 80042a8:	6041      	str	r1, [r0, #4]
 80042aa:	4648      	mov	r0, r9
 80042ac:	f000 ff40 	bl	8005130 <_Balloc>
 80042b0:	4682      	mov	sl, r0
 80042b2:	2800      	cmp	r0, #0
 80042b4:	d142      	bne.n	800433c <_dtoa_r+0x2f4>
 80042b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004330 <_dtoa_r+0x2e8>)
 80042b8:	4602      	mov	r2, r0
 80042ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80042be:	e6da      	b.n	8004076 <_dtoa_r+0x2e>
 80042c0:	2300      	movs	r3, #0
 80042c2:	e7e3      	b.n	800428c <_dtoa_r+0x244>
 80042c4:	2300      	movs	r3, #0
 80042c6:	e7d5      	b.n	8004274 <_dtoa_r+0x22c>
 80042c8:	2401      	movs	r4, #1
 80042ca:	2300      	movs	r3, #0
 80042cc:	9307      	str	r3, [sp, #28]
 80042ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80042d0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80042d4:	2200      	movs	r2, #0
 80042d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80042da:	2312      	movs	r3, #18
 80042dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80042de:	e7db      	b.n	8004298 <_dtoa_r+0x250>
 80042e0:	2301      	movs	r3, #1
 80042e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80042e4:	e7f4      	b.n	80042d0 <_dtoa_r+0x288>
 80042e6:	f04f 0b01 	mov.w	fp, #1
 80042ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80042ee:	465b      	mov	r3, fp
 80042f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80042f4:	e7d0      	b.n	8004298 <_dtoa_r+0x250>
 80042f6:	3101      	adds	r1, #1
 80042f8:	0052      	lsls	r2, r2, #1
 80042fa:	e7d1      	b.n	80042a0 <_dtoa_r+0x258>
 80042fc:	f3af 8000 	nop.w
 8004300:	636f4361 	.word	0x636f4361
 8004304:	3fd287a7 	.word	0x3fd287a7
 8004308:	8b60c8b3 	.word	0x8b60c8b3
 800430c:	3fc68a28 	.word	0x3fc68a28
 8004310:	509f79fb 	.word	0x509f79fb
 8004314:	3fd34413 	.word	0x3fd34413
 8004318:	08005e31 	.word	0x08005e31
 800431c:	08005e48 	.word	0x08005e48
 8004320:	7ff00000 	.word	0x7ff00000
 8004324:	08005e01 	.word	0x08005e01
 8004328:	3ff80000 	.word	0x3ff80000
 800432c:	08005f98 	.word	0x08005f98
 8004330:	08005ea0 	.word	0x08005ea0
 8004334:	08005e2d 	.word	0x08005e2d
 8004338:	08005e00 	.word	0x08005e00
 800433c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004340:	6018      	str	r0, [r3, #0]
 8004342:	9b03      	ldr	r3, [sp, #12]
 8004344:	2b0e      	cmp	r3, #14
 8004346:	f200 80a1 	bhi.w	800448c <_dtoa_r+0x444>
 800434a:	2c00      	cmp	r4, #0
 800434c:	f000 809e 	beq.w	800448c <_dtoa_r+0x444>
 8004350:	2f00      	cmp	r7, #0
 8004352:	dd33      	ble.n	80043bc <_dtoa_r+0x374>
 8004354:	4b9c      	ldr	r3, [pc, #624]	@ (80045c8 <_dtoa_r+0x580>)
 8004356:	f007 020f 	and.w	r2, r7, #15
 800435a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800435e:	ed93 7b00 	vldr	d7, [r3]
 8004362:	05f8      	lsls	r0, r7, #23
 8004364:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004368:	ea4f 1427 	mov.w	r4, r7, asr #4
 800436c:	d516      	bpl.n	800439c <_dtoa_r+0x354>
 800436e:	4b97      	ldr	r3, [pc, #604]	@ (80045cc <_dtoa_r+0x584>)
 8004370:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004374:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004378:	f7fc fa68 	bl	800084c <__aeabi_ddiv>
 800437c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004380:	f004 040f 	and.w	r4, r4, #15
 8004384:	2603      	movs	r6, #3
 8004386:	4d91      	ldr	r5, [pc, #580]	@ (80045cc <_dtoa_r+0x584>)
 8004388:	b954      	cbnz	r4, 80043a0 <_dtoa_r+0x358>
 800438a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800438e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004392:	f7fc fa5b 	bl	800084c <__aeabi_ddiv>
 8004396:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800439a:	e028      	b.n	80043ee <_dtoa_r+0x3a6>
 800439c:	2602      	movs	r6, #2
 800439e:	e7f2      	b.n	8004386 <_dtoa_r+0x33e>
 80043a0:	07e1      	lsls	r1, r4, #31
 80043a2:	d508      	bpl.n	80043b6 <_dtoa_r+0x36e>
 80043a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80043a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80043ac:	f7fc f924 	bl	80005f8 <__aeabi_dmul>
 80043b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80043b4:	3601      	adds	r6, #1
 80043b6:	1064      	asrs	r4, r4, #1
 80043b8:	3508      	adds	r5, #8
 80043ba:	e7e5      	b.n	8004388 <_dtoa_r+0x340>
 80043bc:	f000 80af 	beq.w	800451e <_dtoa_r+0x4d6>
 80043c0:	427c      	negs	r4, r7
 80043c2:	4b81      	ldr	r3, [pc, #516]	@ (80045c8 <_dtoa_r+0x580>)
 80043c4:	4d81      	ldr	r5, [pc, #516]	@ (80045cc <_dtoa_r+0x584>)
 80043c6:	f004 020f 	and.w	r2, r4, #15
 80043ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80043d6:	f7fc f90f 	bl	80005f8 <__aeabi_dmul>
 80043da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80043de:	1124      	asrs	r4, r4, #4
 80043e0:	2300      	movs	r3, #0
 80043e2:	2602      	movs	r6, #2
 80043e4:	2c00      	cmp	r4, #0
 80043e6:	f040 808f 	bne.w	8004508 <_dtoa_r+0x4c0>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1d3      	bne.n	8004396 <_dtoa_r+0x34e>
 80043ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80043f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8094 	beq.w	8004522 <_dtoa_r+0x4da>
 80043fa:	4b75      	ldr	r3, [pc, #468]	@ (80045d0 <_dtoa_r+0x588>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	4620      	mov	r0, r4
 8004400:	4629      	mov	r1, r5
 8004402:	f7fc fb6b 	bl	8000adc <__aeabi_dcmplt>
 8004406:	2800      	cmp	r0, #0
 8004408:	f000 808b 	beq.w	8004522 <_dtoa_r+0x4da>
 800440c:	9b03      	ldr	r3, [sp, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 8087 	beq.w	8004522 <_dtoa_r+0x4da>
 8004414:	f1bb 0f00 	cmp.w	fp, #0
 8004418:	dd34      	ble.n	8004484 <_dtoa_r+0x43c>
 800441a:	4620      	mov	r0, r4
 800441c:	4b6d      	ldr	r3, [pc, #436]	@ (80045d4 <_dtoa_r+0x58c>)
 800441e:	2200      	movs	r2, #0
 8004420:	4629      	mov	r1, r5
 8004422:	f7fc f8e9 	bl	80005f8 <__aeabi_dmul>
 8004426:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800442a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800442e:	3601      	adds	r6, #1
 8004430:	465c      	mov	r4, fp
 8004432:	4630      	mov	r0, r6
 8004434:	f7fc f876 	bl	8000524 <__aeabi_i2d>
 8004438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800443c:	f7fc f8dc 	bl	80005f8 <__aeabi_dmul>
 8004440:	4b65      	ldr	r3, [pc, #404]	@ (80045d8 <_dtoa_r+0x590>)
 8004442:	2200      	movs	r2, #0
 8004444:	f7fb ff22 	bl	800028c <__adddf3>
 8004448:	4605      	mov	r5, r0
 800444a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800444e:	2c00      	cmp	r4, #0
 8004450:	d16a      	bne.n	8004528 <_dtoa_r+0x4e0>
 8004452:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004456:	4b61      	ldr	r3, [pc, #388]	@ (80045dc <_dtoa_r+0x594>)
 8004458:	2200      	movs	r2, #0
 800445a:	f7fb ff15 	bl	8000288 <__aeabi_dsub>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004466:	462a      	mov	r2, r5
 8004468:	4633      	mov	r3, r6
 800446a:	f7fc fb55 	bl	8000b18 <__aeabi_dcmpgt>
 800446e:	2800      	cmp	r0, #0
 8004470:	f040 8298 	bne.w	80049a4 <_dtoa_r+0x95c>
 8004474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004478:	462a      	mov	r2, r5
 800447a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800447e:	f7fc fb2d 	bl	8000adc <__aeabi_dcmplt>
 8004482:	bb38      	cbnz	r0, 80044d4 <_dtoa_r+0x48c>
 8004484:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004488:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800448c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800448e:	2b00      	cmp	r3, #0
 8004490:	f2c0 8157 	blt.w	8004742 <_dtoa_r+0x6fa>
 8004494:	2f0e      	cmp	r7, #14
 8004496:	f300 8154 	bgt.w	8004742 <_dtoa_r+0x6fa>
 800449a:	4b4b      	ldr	r3, [pc, #300]	@ (80045c8 <_dtoa_r+0x580>)
 800449c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80044a0:	ed93 7b00 	vldr	d7, [r3]
 80044a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	ed8d 7b00 	vstr	d7, [sp]
 80044ac:	f280 80e5 	bge.w	800467a <_dtoa_r+0x632>
 80044b0:	9b03      	ldr	r3, [sp, #12]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f300 80e1 	bgt.w	800467a <_dtoa_r+0x632>
 80044b8:	d10c      	bne.n	80044d4 <_dtoa_r+0x48c>
 80044ba:	4b48      	ldr	r3, [pc, #288]	@ (80045dc <_dtoa_r+0x594>)
 80044bc:	2200      	movs	r2, #0
 80044be:	ec51 0b17 	vmov	r0, r1, d7
 80044c2:	f7fc f899 	bl	80005f8 <__aeabi_dmul>
 80044c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044ca:	f7fc fb1b 	bl	8000b04 <__aeabi_dcmpge>
 80044ce:	2800      	cmp	r0, #0
 80044d0:	f000 8266 	beq.w	80049a0 <_dtoa_r+0x958>
 80044d4:	2400      	movs	r4, #0
 80044d6:	4625      	mov	r5, r4
 80044d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80044da:	4656      	mov	r6, sl
 80044dc:	ea6f 0803 	mvn.w	r8, r3
 80044e0:	2700      	movs	r7, #0
 80044e2:	4621      	mov	r1, r4
 80044e4:	4648      	mov	r0, r9
 80044e6:	f000 fe63 	bl	80051b0 <_Bfree>
 80044ea:	2d00      	cmp	r5, #0
 80044ec:	f000 80bd 	beq.w	800466a <_dtoa_r+0x622>
 80044f0:	b12f      	cbz	r7, 80044fe <_dtoa_r+0x4b6>
 80044f2:	42af      	cmp	r7, r5
 80044f4:	d003      	beq.n	80044fe <_dtoa_r+0x4b6>
 80044f6:	4639      	mov	r1, r7
 80044f8:	4648      	mov	r0, r9
 80044fa:	f000 fe59 	bl	80051b0 <_Bfree>
 80044fe:	4629      	mov	r1, r5
 8004500:	4648      	mov	r0, r9
 8004502:	f000 fe55 	bl	80051b0 <_Bfree>
 8004506:	e0b0      	b.n	800466a <_dtoa_r+0x622>
 8004508:	07e2      	lsls	r2, r4, #31
 800450a:	d505      	bpl.n	8004518 <_dtoa_r+0x4d0>
 800450c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004510:	f7fc f872 	bl	80005f8 <__aeabi_dmul>
 8004514:	3601      	adds	r6, #1
 8004516:	2301      	movs	r3, #1
 8004518:	1064      	asrs	r4, r4, #1
 800451a:	3508      	adds	r5, #8
 800451c:	e762      	b.n	80043e4 <_dtoa_r+0x39c>
 800451e:	2602      	movs	r6, #2
 8004520:	e765      	b.n	80043ee <_dtoa_r+0x3a6>
 8004522:	9c03      	ldr	r4, [sp, #12]
 8004524:	46b8      	mov	r8, r7
 8004526:	e784      	b.n	8004432 <_dtoa_r+0x3ea>
 8004528:	4b27      	ldr	r3, [pc, #156]	@ (80045c8 <_dtoa_r+0x580>)
 800452a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800452c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004530:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004534:	4454      	add	r4, sl
 8004536:	2900      	cmp	r1, #0
 8004538:	d054      	beq.n	80045e4 <_dtoa_r+0x59c>
 800453a:	4929      	ldr	r1, [pc, #164]	@ (80045e0 <_dtoa_r+0x598>)
 800453c:	2000      	movs	r0, #0
 800453e:	f7fc f985 	bl	800084c <__aeabi_ddiv>
 8004542:	4633      	mov	r3, r6
 8004544:	462a      	mov	r2, r5
 8004546:	f7fb fe9f 	bl	8000288 <__aeabi_dsub>
 800454a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800454e:	4656      	mov	r6, sl
 8004550:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004554:	f7fc fb00 	bl	8000b58 <__aeabi_d2iz>
 8004558:	4605      	mov	r5, r0
 800455a:	f7fb ffe3 	bl	8000524 <__aeabi_i2d>
 800455e:	4602      	mov	r2, r0
 8004560:	460b      	mov	r3, r1
 8004562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004566:	f7fb fe8f 	bl	8000288 <__aeabi_dsub>
 800456a:	3530      	adds	r5, #48	@ 0x30
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004574:	f806 5b01 	strb.w	r5, [r6], #1
 8004578:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800457c:	f7fc faae 	bl	8000adc <__aeabi_dcmplt>
 8004580:	2800      	cmp	r0, #0
 8004582:	d172      	bne.n	800466a <_dtoa_r+0x622>
 8004584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004588:	4911      	ldr	r1, [pc, #68]	@ (80045d0 <_dtoa_r+0x588>)
 800458a:	2000      	movs	r0, #0
 800458c:	f7fb fe7c 	bl	8000288 <__aeabi_dsub>
 8004590:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004594:	f7fc faa2 	bl	8000adc <__aeabi_dcmplt>
 8004598:	2800      	cmp	r0, #0
 800459a:	f040 80b4 	bne.w	8004706 <_dtoa_r+0x6be>
 800459e:	42a6      	cmp	r6, r4
 80045a0:	f43f af70 	beq.w	8004484 <_dtoa_r+0x43c>
 80045a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80045a8:	4b0a      	ldr	r3, [pc, #40]	@ (80045d4 <_dtoa_r+0x58c>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	f7fc f824 	bl	80005f8 <__aeabi_dmul>
 80045b0:	4b08      	ldr	r3, [pc, #32]	@ (80045d4 <_dtoa_r+0x58c>)
 80045b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80045b6:	2200      	movs	r2, #0
 80045b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045bc:	f7fc f81c 	bl	80005f8 <__aeabi_dmul>
 80045c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80045c4:	e7c4      	b.n	8004550 <_dtoa_r+0x508>
 80045c6:	bf00      	nop
 80045c8:	08005f98 	.word	0x08005f98
 80045cc:	08005f70 	.word	0x08005f70
 80045d0:	3ff00000 	.word	0x3ff00000
 80045d4:	40240000 	.word	0x40240000
 80045d8:	401c0000 	.word	0x401c0000
 80045dc:	40140000 	.word	0x40140000
 80045e0:	3fe00000 	.word	0x3fe00000
 80045e4:	4631      	mov	r1, r6
 80045e6:	4628      	mov	r0, r5
 80045e8:	f7fc f806 	bl	80005f8 <__aeabi_dmul>
 80045ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80045f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80045f2:	4656      	mov	r6, sl
 80045f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045f8:	f7fc faae 	bl	8000b58 <__aeabi_d2iz>
 80045fc:	4605      	mov	r5, r0
 80045fe:	f7fb ff91 	bl	8000524 <__aeabi_i2d>
 8004602:	4602      	mov	r2, r0
 8004604:	460b      	mov	r3, r1
 8004606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800460a:	f7fb fe3d 	bl	8000288 <__aeabi_dsub>
 800460e:	3530      	adds	r5, #48	@ 0x30
 8004610:	f806 5b01 	strb.w	r5, [r6], #1
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	42a6      	cmp	r6, r4
 800461a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800461e:	f04f 0200 	mov.w	r2, #0
 8004622:	d124      	bne.n	800466e <_dtoa_r+0x626>
 8004624:	4baf      	ldr	r3, [pc, #700]	@ (80048e4 <_dtoa_r+0x89c>)
 8004626:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800462a:	f7fb fe2f 	bl	800028c <__adddf3>
 800462e:	4602      	mov	r2, r0
 8004630:	460b      	mov	r3, r1
 8004632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004636:	f7fc fa6f 	bl	8000b18 <__aeabi_dcmpgt>
 800463a:	2800      	cmp	r0, #0
 800463c:	d163      	bne.n	8004706 <_dtoa_r+0x6be>
 800463e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004642:	49a8      	ldr	r1, [pc, #672]	@ (80048e4 <_dtoa_r+0x89c>)
 8004644:	2000      	movs	r0, #0
 8004646:	f7fb fe1f 	bl	8000288 <__aeabi_dsub>
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004652:	f7fc fa43 	bl	8000adc <__aeabi_dcmplt>
 8004656:	2800      	cmp	r0, #0
 8004658:	f43f af14 	beq.w	8004484 <_dtoa_r+0x43c>
 800465c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800465e:	1e73      	subs	r3, r6, #1
 8004660:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004662:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004666:	2b30      	cmp	r3, #48	@ 0x30
 8004668:	d0f8      	beq.n	800465c <_dtoa_r+0x614>
 800466a:	4647      	mov	r7, r8
 800466c:	e03b      	b.n	80046e6 <_dtoa_r+0x69e>
 800466e:	4b9e      	ldr	r3, [pc, #632]	@ (80048e8 <_dtoa_r+0x8a0>)
 8004670:	f7fb ffc2 	bl	80005f8 <__aeabi_dmul>
 8004674:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004678:	e7bc      	b.n	80045f4 <_dtoa_r+0x5ac>
 800467a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800467e:	4656      	mov	r6, sl
 8004680:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004684:	4620      	mov	r0, r4
 8004686:	4629      	mov	r1, r5
 8004688:	f7fc f8e0 	bl	800084c <__aeabi_ddiv>
 800468c:	f7fc fa64 	bl	8000b58 <__aeabi_d2iz>
 8004690:	4680      	mov	r8, r0
 8004692:	f7fb ff47 	bl	8000524 <__aeabi_i2d>
 8004696:	e9dd 2300 	ldrd	r2, r3, [sp]
 800469a:	f7fb ffad 	bl	80005f8 <__aeabi_dmul>
 800469e:	4602      	mov	r2, r0
 80046a0:	460b      	mov	r3, r1
 80046a2:	4620      	mov	r0, r4
 80046a4:	4629      	mov	r1, r5
 80046a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80046aa:	f7fb fded 	bl	8000288 <__aeabi_dsub>
 80046ae:	f806 4b01 	strb.w	r4, [r6], #1
 80046b2:	9d03      	ldr	r5, [sp, #12]
 80046b4:	eba6 040a 	sub.w	r4, r6, sl
 80046b8:	42a5      	cmp	r5, r4
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	d133      	bne.n	8004728 <_dtoa_r+0x6e0>
 80046c0:	f7fb fde4 	bl	800028c <__adddf3>
 80046c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046c8:	4604      	mov	r4, r0
 80046ca:	460d      	mov	r5, r1
 80046cc:	f7fc fa24 	bl	8000b18 <__aeabi_dcmpgt>
 80046d0:	b9c0      	cbnz	r0, 8004704 <_dtoa_r+0x6bc>
 80046d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046d6:	4620      	mov	r0, r4
 80046d8:	4629      	mov	r1, r5
 80046da:	f7fc f9f5 	bl	8000ac8 <__aeabi_dcmpeq>
 80046de:	b110      	cbz	r0, 80046e6 <_dtoa_r+0x69e>
 80046e0:	f018 0f01 	tst.w	r8, #1
 80046e4:	d10e      	bne.n	8004704 <_dtoa_r+0x6bc>
 80046e6:	9902      	ldr	r1, [sp, #8]
 80046e8:	4648      	mov	r0, r9
 80046ea:	f000 fd61 	bl	80051b0 <_Bfree>
 80046ee:	2300      	movs	r3, #0
 80046f0:	7033      	strb	r3, [r6, #0]
 80046f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80046f4:	3701      	adds	r7, #1
 80046f6:	601f      	str	r7, [r3, #0]
 80046f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 824b 	beq.w	8004b96 <_dtoa_r+0xb4e>
 8004700:	601e      	str	r6, [r3, #0]
 8004702:	e248      	b.n	8004b96 <_dtoa_r+0xb4e>
 8004704:	46b8      	mov	r8, r7
 8004706:	4633      	mov	r3, r6
 8004708:	461e      	mov	r6, r3
 800470a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800470e:	2a39      	cmp	r2, #57	@ 0x39
 8004710:	d106      	bne.n	8004720 <_dtoa_r+0x6d8>
 8004712:	459a      	cmp	sl, r3
 8004714:	d1f8      	bne.n	8004708 <_dtoa_r+0x6c0>
 8004716:	2230      	movs	r2, #48	@ 0x30
 8004718:	f108 0801 	add.w	r8, r8, #1
 800471c:	f88a 2000 	strb.w	r2, [sl]
 8004720:	781a      	ldrb	r2, [r3, #0]
 8004722:	3201      	adds	r2, #1
 8004724:	701a      	strb	r2, [r3, #0]
 8004726:	e7a0      	b.n	800466a <_dtoa_r+0x622>
 8004728:	4b6f      	ldr	r3, [pc, #444]	@ (80048e8 <_dtoa_r+0x8a0>)
 800472a:	2200      	movs	r2, #0
 800472c:	f7fb ff64 	bl	80005f8 <__aeabi_dmul>
 8004730:	2200      	movs	r2, #0
 8004732:	2300      	movs	r3, #0
 8004734:	4604      	mov	r4, r0
 8004736:	460d      	mov	r5, r1
 8004738:	f7fc f9c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800473c:	2800      	cmp	r0, #0
 800473e:	d09f      	beq.n	8004680 <_dtoa_r+0x638>
 8004740:	e7d1      	b.n	80046e6 <_dtoa_r+0x69e>
 8004742:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004744:	2a00      	cmp	r2, #0
 8004746:	f000 80ea 	beq.w	800491e <_dtoa_r+0x8d6>
 800474a:	9a07      	ldr	r2, [sp, #28]
 800474c:	2a01      	cmp	r2, #1
 800474e:	f300 80cd 	bgt.w	80048ec <_dtoa_r+0x8a4>
 8004752:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004754:	2a00      	cmp	r2, #0
 8004756:	f000 80c1 	beq.w	80048dc <_dtoa_r+0x894>
 800475a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800475e:	9c08      	ldr	r4, [sp, #32]
 8004760:	9e00      	ldr	r6, [sp, #0]
 8004762:	9a00      	ldr	r2, [sp, #0]
 8004764:	441a      	add	r2, r3
 8004766:	9200      	str	r2, [sp, #0]
 8004768:	9a06      	ldr	r2, [sp, #24]
 800476a:	2101      	movs	r1, #1
 800476c:	441a      	add	r2, r3
 800476e:	4648      	mov	r0, r9
 8004770:	9206      	str	r2, [sp, #24]
 8004772:	f000 fdd1 	bl	8005318 <__i2b>
 8004776:	4605      	mov	r5, r0
 8004778:	b166      	cbz	r6, 8004794 <_dtoa_r+0x74c>
 800477a:	9b06      	ldr	r3, [sp, #24]
 800477c:	2b00      	cmp	r3, #0
 800477e:	dd09      	ble.n	8004794 <_dtoa_r+0x74c>
 8004780:	42b3      	cmp	r3, r6
 8004782:	9a00      	ldr	r2, [sp, #0]
 8004784:	bfa8      	it	ge
 8004786:	4633      	movge	r3, r6
 8004788:	1ad2      	subs	r2, r2, r3
 800478a:	9200      	str	r2, [sp, #0]
 800478c:	9a06      	ldr	r2, [sp, #24]
 800478e:	1af6      	subs	r6, r6, r3
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	9306      	str	r3, [sp, #24]
 8004794:	9b08      	ldr	r3, [sp, #32]
 8004796:	b30b      	cbz	r3, 80047dc <_dtoa_r+0x794>
 8004798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 80c6 	beq.w	800492c <_dtoa_r+0x8e4>
 80047a0:	2c00      	cmp	r4, #0
 80047a2:	f000 80c0 	beq.w	8004926 <_dtoa_r+0x8de>
 80047a6:	4629      	mov	r1, r5
 80047a8:	4622      	mov	r2, r4
 80047aa:	4648      	mov	r0, r9
 80047ac:	f000 fe6c 	bl	8005488 <__pow5mult>
 80047b0:	9a02      	ldr	r2, [sp, #8]
 80047b2:	4601      	mov	r1, r0
 80047b4:	4605      	mov	r5, r0
 80047b6:	4648      	mov	r0, r9
 80047b8:	f000 fdc4 	bl	8005344 <__multiply>
 80047bc:	9902      	ldr	r1, [sp, #8]
 80047be:	4680      	mov	r8, r0
 80047c0:	4648      	mov	r0, r9
 80047c2:	f000 fcf5 	bl	80051b0 <_Bfree>
 80047c6:	9b08      	ldr	r3, [sp, #32]
 80047c8:	1b1b      	subs	r3, r3, r4
 80047ca:	9308      	str	r3, [sp, #32]
 80047cc:	f000 80b1 	beq.w	8004932 <_dtoa_r+0x8ea>
 80047d0:	9a08      	ldr	r2, [sp, #32]
 80047d2:	4641      	mov	r1, r8
 80047d4:	4648      	mov	r0, r9
 80047d6:	f000 fe57 	bl	8005488 <__pow5mult>
 80047da:	9002      	str	r0, [sp, #8]
 80047dc:	2101      	movs	r1, #1
 80047de:	4648      	mov	r0, r9
 80047e0:	f000 fd9a 	bl	8005318 <__i2b>
 80047e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047e6:	4604      	mov	r4, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 81d8 	beq.w	8004b9e <_dtoa_r+0xb56>
 80047ee:	461a      	mov	r2, r3
 80047f0:	4601      	mov	r1, r0
 80047f2:	4648      	mov	r0, r9
 80047f4:	f000 fe48 	bl	8005488 <__pow5mult>
 80047f8:	9b07      	ldr	r3, [sp, #28]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	4604      	mov	r4, r0
 80047fe:	f300 809f 	bgt.w	8004940 <_dtoa_r+0x8f8>
 8004802:	9b04      	ldr	r3, [sp, #16]
 8004804:	2b00      	cmp	r3, #0
 8004806:	f040 8097 	bne.w	8004938 <_dtoa_r+0x8f0>
 800480a:	9b05      	ldr	r3, [sp, #20]
 800480c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004810:	2b00      	cmp	r3, #0
 8004812:	f040 8093 	bne.w	800493c <_dtoa_r+0x8f4>
 8004816:	9b05      	ldr	r3, [sp, #20]
 8004818:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800481c:	0d1b      	lsrs	r3, r3, #20
 800481e:	051b      	lsls	r3, r3, #20
 8004820:	b133      	cbz	r3, 8004830 <_dtoa_r+0x7e8>
 8004822:	9b00      	ldr	r3, [sp, #0]
 8004824:	3301      	adds	r3, #1
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	9b06      	ldr	r3, [sp, #24]
 800482a:	3301      	adds	r3, #1
 800482c:	9306      	str	r3, [sp, #24]
 800482e:	2301      	movs	r3, #1
 8004830:	9308      	str	r3, [sp, #32]
 8004832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004834:	2b00      	cmp	r3, #0
 8004836:	f000 81b8 	beq.w	8004baa <_dtoa_r+0xb62>
 800483a:	6923      	ldr	r3, [r4, #16]
 800483c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004840:	6918      	ldr	r0, [r3, #16]
 8004842:	f000 fd1d 	bl	8005280 <__hi0bits>
 8004846:	f1c0 0020 	rsb	r0, r0, #32
 800484a:	9b06      	ldr	r3, [sp, #24]
 800484c:	4418      	add	r0, r3
 800484e:	f010 001f 	ands.w	r0, r0, #31
 8004852:	f000 8082 	beq.w	800495a <_dtoa_r+0x912>
 8004856:	f1c0 0320 	rsb	r3, r0, #32
 800485a:	2b04      	cmp	r3, #4
 800485c:	dd73      	ble.n	8004946 <_dtoa_r+0x8fe>
 800485e:	9b00      	ldr	r3, [sp, #0]
 8004860:	f1c0 001c 	rsb	r0, r0, #28
 8004864:	4403      	add	r3, r0
 8004866:	9300      	str	r3, [sp, #0]
 8004868:	9b06      	ldr	r3, [sp, #24]
 800486a:	4403      	add	r3, r0
 800486c:	4406      	add	r6, r0
 800486e:	9306      	str	r3, [sp, #24]
 8004870:	9b00      	ldr	r3, [sp, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	dd05      	ble.n	8004882 <_dtoa_r+0x83a>
 8004876:	9902      	ldr	r1, [sp, #8]
 8004878:	461a      	mov	r2, r3
 800487a:	4648      	mov	r0, r9
 800487c:	f000 fe5e 	bl	800553c <__lshift>
 8004880:	9002      	str	r0, [sp, #8]
 8004882:	9b06      	ldr	r3, [sp, #24]
 8004884:	2b00      	cmp	r3, #0
 8004886:	dd05      	ble.n	8004894 <_dtoa_r+0x84c>
 8004888:	4621      	mov	r1, r4
 800488a:	461a      	mov	r2, r3
 800488c:	4648      	mov	r0, r9
 800488e:	f000 fe55 	bl	800553c <__lshift>
 8004892:	4604      	mov	r4, r0
 8004894:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004896:	2b00      	cmp	r3, #0
 8004898:	d061      	beq.n	800495e <_dtoa_r+0x916>
 800489a:	9802      	ldr	r0, [sp, #8]
 800489c:	4621      	mov	r1, r4
 800489e:	f000 feb9 	bl	8005614 <__mcmp>
 80048a2:	2800      	cmp	r0, #0
 80048a4:	da5b      	bge.n	800495e <_dtoa_r+0x916>
 80048a6:	2300      	movs	r3, #0
 80048a8:	9902      	ldr	r1, [sp, #8]
 80048aa:	220a      	movs	r2, #10
 80048ac:	4648      	mov	r0, r9
 80048ae:	f000 fca1 	bl	80051f4 <__multadd>
 80048b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048b4:	9002      	str	r0, [sp, #8]
 80048b6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 8177 	beq.w	8004bae <_dtoa_r+0xb66>
 80048c0:	4629      	mov	r1, r5
 80048c2:	2300      	movs	r3, #0
 80048c4:	220a      	movs	r2, #10
 80048c6:	4648      	mov	r0, r9
 80048c8:	f000 fc94 	bl	80051f4 <__multadd>
 80048cc:	f1bb 0f00 	cmp.w	fp, #0
 80048d0:	4605      	mov	r5, r0
 80048d2:	dc6f      	bgt.n	80049b4 <_dtoa_r+0x96c>
 80048d4:	9b07      	ldr	r3, [sp, #28]
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	dc49      	bgt.n	800496e <_dtoa_r+0x926>
 80048da:	e06b      	b.n	80049b4 <_dtoa_r+0x96c>
 80048dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80048e2:	e73c      	b.n	800475e <_dtoa_r+0x716>
 80048e4:	3fe00000 	.word	0x3fe00000
 80048e8:	40240000 	.word	0x40240000
 80048ec:	9b03      	ldr	r3, [sp, #12]
 80048ee:	1e5c      	subs	r4, r3, #1
 80048f0:	9b08      	ldr	r3, [sp, #32]
 80048f2:	42a3      	cmp	r3, r4
 80048f4:	db09      	blt.n	800490a <_dtoa_r+0x8c2>
 80048f6:	1b1c      	subs	r4, r3, r4
 80048f8:	9b03      	ldr	r3, [sp, #12]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f6bf af30 	bge.w	8004760 <_dtoa_r+0x718>
 8004900:	9b00      	ldr	r3, [sp, #0]
 8004902:	9a03      	ldr	r2, [sp, #12]
 8004904:	1a9e      	subs	r6, r3, r2
 8004906:	2300      	movs	r3, #0
 8004908:	e72b      	b.n	8004762 <_dtoa_r+0x71a>
 800490a:	9b08      	ldr	r3, [sp, #32]
 800490c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800490e:	9408      	str	r4, [sp, #32]
 8004910:	1ae3      	subs	r3, r4, r3
 8004912:	441a      	add	r2, r3
 8004914:	9e00      	ldr	r6, [sp, #0]
 8004916:	9b03      	ldr	r3, [sp, #12]
 8004918:	920d      	str	r2, [sp, #52]	@ 0x34
 800491a:	2400      	movs	r4, #0
 800491c:	e721      	b.n	8004762 <_dtoa_r+0x71a>
 800491e:	9c08      	ldr	r4, [sp, #32]
 8004920:	9e00      	ldr	r6, [sp, #0]
 8004922:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004924:	e728      	b.n	8004778 <_dtoa_r+0x730>
 8004926:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800492a:	e751      	b.n	80047d0 <_dtoa_r+0x788>
 800492c:	9a08      	ldr	r2, [sp, #32]
 800492e:	9902      	ldr	r1, [sp, #8]
 8004930:	e750      	b.n	80047d4 <_dtoa_r+0x78c>
 8004932:	f8cd 8008 	str.w	r8, [sp, #8]
 8004936:	e751      	b.n	80047dc <_dtoa_r+0x794>
 8004938:	2300      	movs	r3, #0
 800493a:	e779      	b.n	8004830 <_dtoa_r+0x7e8>
 800493c:	9b04      	ldr	r3, [sp, #16]
 800493e:	e777      	b.n	8004830 <_dtoa_r+0x7e8>
 8004940:	2300      	movs	r3, #0
 8004942:	9308      	str	r3, [sp, #32]
 8004944:	e779      	b.n	800483a <_dtoa_r+0x7f2>
 8004946:	d093      	beq.n	8004870 <_dtoa_r+0x828>
 8004948:	9a00      	ldr	r2, [sp, #0]
 800494a:	331c      	adds	r3, #28
 800494c:	441a      	add	r2, r3
 800494e:	9200      	str	r2, [sp, #0]
 8004950:	9a06      	ldr	r2, [sp, #24]
 8004952:	441a      	add	r2, r3
 8004954:	441e      	add	r6, r3
 8004956:	9206      	str	r2, [sp, #24]
 8004958:	e78a      	b.n	8004870 <_dtoa_r+0x828>
 800495a:	4603      	mov	r3, r0
 800495c:	e7f4      	b.n	8004948 <_dtoa_r+0x900>
 800495e:	9b03      	ldr	r3, [sp, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	46b8      	mov	r8, r7
 8004964:	dc20      	bgt.n	80049a8 <_dtoa_r+0x960>
 8004966:	469b      	mov	fp, r3
 8004968:	9b07      	ldr	r3, [sp, #28]
 800496a:	2b02      	cmp	r3, #2
 800496c:	dd1e      	ble.n	80049ac <_dtoa_r+0x964>
 800496e:	f1bb 0f00 	cmp.w	fp, #0
 8004972:	f47f adb1 	bne.w	80044d8 <_dtoa_r+0x490>
 8004976:	4621      	mov	r1, r4
 8004978:	465b      	mov	r3, fp
 800497a:	2205      	movs	r2, #5
 800497c:	4648      	mov	r0, r9
 800497e:	f000 fc39 	bl	80051f4 <__multadd>
 8004982:	4601      	mov	r1, r0
 8004984:	4604      	mov	r4, r0
 8004986:	9802      	ldr	r0, [sp, #8]
 8004988:	f000 fe44 	bl	8005614 <__mcmp>
 800498c:	2800      	cmp	r0, #0
 800498e:	f77f ada3 	ble.w	80044d8 <_dtoa_r+0x490>
 8004992:	4656      	mov	r6, sl
 8004994:	2331      	movs	r3, #49	@ 0x31
 8004996:	f806 3b01 	strb.w	r3, [r6], #1
 800499a:	f108 0801 	add.w	r8, r8, #1
 800499e:	e59f      	b.n	80044e0 <_dtoa_r+0x498>
 80049a0:	9c03      	ldr	r4, [sp, #12]
 80049a2:	46b8      	mov	r8, r7
 80049a4:	4625      	mov	r5, r4
 80049a6:	e7f4      	b.n	8004992 <_dtoa_r+0x94a>
 80049a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80049ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 8101 	beq.w	8004bb6 <_dtoa_r+0xb6e>
 80049b4:	2e00      	cmp	r6, #0
 80049b6:	dd05      	ble.n	80049c4 <_dtoa_r+0x97c>
 80049b8:	4629      	mov	r1, r5
 80049ba:	4632      	mov	r2, r6
 80049bc:	4648      	mov	r0, r9
 80049be:	f000 fdbd 	bl	800553c <__lshift>
 80049c2:	4605      	mov	r5, r0
 80049c4:	9b08      	ldr	r3, [sp, #32]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d05c      	beq.n	8004a84 <_dtoa_r+0xa3c>
 80049ca:	6869      	ldr	r1, [r5, #4]
 80049cc:	4648      	mov	r0, r9
 80049ce:	f000 fbaf 	bl	8005130 <_Balloc>
 80049d2:	4606      	mov	r6, r0
 80049d4:	b928      	cbnz	r0, 80049e2 <_dtoa_r+0x99a>
 80049d6:	4b82      	ldr	r3, [pc, #520]	@ (8004be0 <_dtoa_r+0xb98>)
 80049d8:	4602      	mov	r2, r0
 80049da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80049de:	f7ff bb4a 	b.w	8004076 <_dtoa_r+0x2e>
 80049e2:	692a      	ldr	r2, [r5, #16]
 80049e4:	3202      	adds	r2, #2
 80049e6:	0092      	lsls	r2, r2, #2
 80049e8:	f105 010c 	add.w	r1, r5, #12
 80049ec:	300c      	adds	r0, #12
 80049ee:	f001 f8cb 	bl	8005b88 <memcpy>
 80049f2:	2201      	movs	r2, #1
 80049f4:	4631      	mov	r1, r6
 80049f6:	4648      	mov	r0, r9
 80049f8:	f000 fda0 	bl	800553c <__lshift>
 80049fc:	f10a 0301 	add.w	r3, sl, #1
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	eb0a 030b 	add.w	r3, sl, fp
 8004a06:	9308      	str	r3, [sp, #32]
 8004a08:	9b04      	ldr	r3, [sp, #16]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	462f      	mov	r7, r5
 8004a10:	9306      	str	r3, [sp, #24]
 8004a12:	4605      	mov	r5, r0
 8004a14:	9b00      	ldr	r3, [sp, #0]
 8004a16:	9802      	ldr	r0, [sp, #8]
 8004a18:	4621      	mov	r1, r4
 8004a1a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8004a1e:	f7ff fa89 	bl	8003f34 <quorem>
 8004a22:	4603      	mov	r3, r0
 8004a24:	3330      	adds	r3, #48	@ 0x30
 8004a26:	9003      	str	r0, [sp, #12]
 8004a28:	4639      	mov	r1, r7
 8004a2a:	9802      	ldr	r0, [sp, #8]
 8004a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a2e:	f000 fdf1 	bl	8005614 <__mcmp>
 8004a32:	462a      	mov	r2, r5
 8004a34:	9004      	str	r0, [sp, #16]
 8004a36:	4621      	mov	r1, r4
 8004a38:	4648      	mov	r0, r9
 8004a3a:	f000 fe07 	bl	800564c <__mdiff>
 8004a3e:	68c2      	ldr	r2, [r0, #12]
 8004a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a42:	4606      	mov	r6, r0
 8004a44:	bb02      	cbnz	r2, 8004a88 <_dtoa_r+0xa40>
 8004a46:	4601      	mov	r1, r0
 8004a48:	9802      	ldr	r0, [sp, #8]
 8004a4a:	f000 fde3 	bl	8005614 <__mcmp>
 8004a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a50:	4602      	mov	r2, r0
 8004a52:	4631      	mov	r1, r6
 8004a54:	4648      	mov	r0, r9
 8004a56:	920c      	str	r2, [sp, #48]	@ 0x30
 8004a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a5a:	f000 fba9 	bl	80051b0 <_Bfree>
 8004a5e:	9b07      	ldr	r3, [sp, #28]
 8004a60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004a62:	9e00      	ldr	r6, [sp, #0]
 8004a64:	ea42 0103 	orr.w	r1, r2, r3
 8004a68:	9b06      	ldr	r3, [sp, #24]
 8004a6a:	4319      	orrs	r1, r3
 8004a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a6e:	d10d      	bne.n	8004a8c <_dtoa_r+0xa44>
 8004a70:	2b39      	cmp	r3, #57	@ 0x39
 8004a72:	d027      	beq.n	8004ac4 <_dtoa_r+0xa7c>
 8004a74:	9a04      	ldr	r2, [sp, #16]
 8004a76:	2a00      	cmp	r2, #0
 8004a78:	dd01      	ble.n	8004a7e <_dtoa_r+0xa36>
 8004a7a:	9b03      	ldr	r3, [sp, #12]
 8004a7c:	3331      	adds	r3, #49	@ 0x31
 8004a7e:	f88b 3000 	strb.w	r3, [fp]
 8004a82:	e52e      	b.n	80044e2 <_dtoa_r+0x49a>
 8004a84:	4628      	mov	r0, r5
 8004a86:	e7b9      	b.n	80049fc <_dtoa_r+0x9b4>
 8004a88:	2201      	movs	r2, #1
 8004a8a:	e7e2      	b.n	8004a52 <_dtoa_r+0xa0a>
 8004a8c:	9904      	ldr	r1, [sp, #16]
 8004a8e:	2900      	cmp	r1, #0
 8004a90:	db04      	blt.n	8004a9c <_dtoa_r+0xa54>
 8004a92:	9807      	ldr	r0, [sp, #28]
 8004a94:	4301      	orrs	r1, r0
 8004a96:	9806      	ldr	r0, [sp, #24]
 8004a98:	4301      	orrs	r1, r0
 8004a9a:	d120      	bne.n	8004ade <_dtoa_r+0xa96>
 8004a9c:	2a00      	cmp	r2, #0
 8004a9e:	ddee      	ble.n	8004a7e <_dtoa_r+0xa36>
 8004aa0:	9902      	ldr	r1, [sp, #8]
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	4648      	mov	r0, r9
 8004aa8:	f000 fd48 	bl	800553c <__lshift>
 8004aac:	4621      	mov	r1, r4
 8004aae:	9002      	str	r0, [sp, #8]
 8004ab0:	f000 fdb0 	bl	8005614 <__mcmp>
 8004ab4:	2800      	cmp	r0, #0
 8004ab6:	9b00      	ldr	r3, [sp, #0]
 8004ab8:	dc02      	bgt.n	8004ac0 <_dtoa_r+0xa78>
 8004aba:	d1e0      	bne.n	8004a7e <_dtoa_r+0xa36>
 8004abc:	07da      	lsls	r2, r3, #31
 8004abe:	d5de      	bpl.n	8004a7e <_dtoa_r+0xa36>
 8004ac0:	2b39      	cmp	r3, #57	@ 0x39
 8004ac2:	d1da      	bne.n	8004a7a <_dtoa_r+0xa32>
 8004ac4:	2339      	movs	r3, #57	@ 0x39
 8004ac6:	f88b 3000 	strb.w	r3, [fp]
 8004aca:	4633      	mov	r3, r6
 8004acc:	461e      	mov	r6, r3
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004ad4:	2a39      	cmp	r2, #57	@ 0x39
 8004ad6:	d04e      	beq.n	8004b76 <_dtoa_r+0xb2e>
 8004ad8:	3201      	adds	r2, #1
 8004ada:	701a      	strb	r2, [r3, #0]
 8004adc:	e501      	b.n	80044e2 <_dtoa_r+0x49a>
 8004ade:	2a00      	cmp	r2, #0
 8004ae0:	dd03      	ble.n	8004aea <_dtoa_r+0xaa2>
 8004ae2:	2b39      	cmp	r3, #57	@ 0x39
 8004ae4:	d0ee      	beq.n	8004ac4 <_dtoa_r+0xa7c>
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	e7c9      	b.n	8004a7e <_dtoa_r+0xa36>
 8004aea:	9a00      	ldr	r2, [sp, #0]
 8004aec:	9908      	ldr	r1, [sp, #32]
 8004aee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004af2:	428a      	cmp	r2, r1
 8004af4:	d028      	beq.n	8004b48 <_dtoa_r+0xb00>
 8004af6:	9902      	ldr	r1, [sp, #8]
 8004af8:	2300      	movs	r3, #0
 8004afa:	220a      	movs	r2, #10
 8004afc:	4648      	mov	r0, r9
 8004afe:	f000 fb79 	bl	80051f4 <__multadd>
 8004b02:	42af      	cmp	r7, r5
 8004b04:	9002      	str	r0, [sp, #8]
 8004b06:	f04f 0300 	mov.w	r3, #0
 8004b0a:	f04f 020a 	mov.w	r2, #10
 8004b0e:	4639      	mov	r1, r7
 8004b10:	4648      	mov	r0, r9
 8004b12:	d107      	bne.n	8004b24 <_dtoa_r+0xadc>
 8004b14:	f000 fb6e 	bl	80051f4 <__multadd>
 8004b18:	4607      	mov	r7, r0
 8004b1a:	4605      	mov	r5, r0
 8004b1c:	9b00      	ldr	r3, [sp, #0]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	e777      	b.n	8004a14 <_dtoa_r+0x9cc>
 8004b24:	f000 fb66 	bl	80051f4 <__multadd>
 8004b28:	4629      	mov	r1, r5
 8004b2a:	4607      	mov	r7, r0
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	220a      	movs	r2, #10
 8004b30:	4648      	mov	r0, r9
 8004b32:	f000 fb5f 	bl	80051f4 <__multadd>
 8004b36:	4605      	mov	r5, r0
 8004b38:	e7f0      	b.n	8004b1c <_dtoa_r+0xad4>
 8004b3a:	f1bb 0f00 	cmp.w	fp, #0
 8004b3e:	bfcc      	ite	gt
 8004b40:	465e      	movgt	r6, fp
 8004b42:	2601      	movle	r6, #1
 8004b44:	4456      	add	r6, sl
 8004b46:	2700      	movs	r7, #0
 8004b48:	9902      	ldr	r1, [sp, #8]
 8004b4a:	9300      	str	r3, [sp, #0]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	4648      	mov	r0, r9
 8004b50:	f000 fcf4 	bl	800553c <__lshift>
 8004b54:	4621      	mov	r1, r4
 8004b56:	9002      	str	r0, [sp, #8]
 8004b58:	f000 fd5c 	bl	8005614 <__mcmp>
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	dcb4      	bgt.n	8004aca <_dtoa_r+0xa82>
 8004b60:	d102      	bne.n	8004b68 <_dtoa_r+0xb20>
 8004b62:	9b00      	ldr	r3, [sp, #0]
 8004b64:	07db      	lsls	r3, r3, #31
 8004b66:	d4b0      	bmi.n	8004aca <_dtoa_r+0xa82>
 8004b68:	4633      	mov	r3, r6
 8004b6a:	461e      	mov	r6, r3
 8004b6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004b70:	2a30      	cmp	r2, #48	@ 0x30
 8004b72:	d0fa      	beq.n	8004b6a <_dtoa_r+0xb22>
 8004b74:	e4b5      	b.n	80044e2 <_dtoa_r+0x49a>
 8004b76:	459a      	cmp	sl, r3
 8004b78:	d1a8      	bne.n	8004acc <_dtoa_r+0xa84>
 8004b7a:	2331      	movs	r3, #49	@ 0x31
 8004b7c:	f108 0801 	add.w	r8, r8, #1
 8004b80:	f88a 3000 	strb.w	r3, [sl]
 8004b84:	e4ad      	b.n	80044e2 <_dtoa_r+0x49a>
 8004b86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004be4 <_dtoa_r+0xb9c>
 8004b8c:	b11b      	cbz	r3, 8004b96 <_dtoa_r+0xb4e>
 8004b8e:	f10a 0308 	add.w	r3, sl, #8
 8004b92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004b94:	6013      	str	r3, [r2, #0]
 8004b96:	4650      	mov	r0, sl
 8004b98:	b017      	add	sp, #92	@ 0x5c
 8004b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b9e:	9b07      	ldr	r3, [sp, #28]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	f77f ae2e 	ble.w	8004802 <_dtoa_r+0x7ba>
 8004ba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ba8:	9308      	str	r3, [sp, #32]
 8004baa:	2001      	movs	r0, #1
 8004bac:	e64d      	b.n	800484a <_dtoa_r+0x802>
 8004bae:	f1bb 0f00 	cmp.w	fp, #0
 8004bb2:	f77f aed9 	ble.w	8004968 <_dtoa_r+0x920>
 8004bb6:	4656      	mov	r6, sl
 8004bb8:	9802      	ldr	r0, [sp, #8]
 8004bba:	4621      	mov	r1, r4
 8004bbc:	f7ff f9ba 	bl	8003f34 <quorem>
 8004bc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004bc4:	f806 3b01 	strb.w	r3, [r6], #1
 8004bc8:	eba6 020a 	sub.w	r2, r6, sl
 8004bcc:	4593      	cmp	fp, r2
 8004bce:	ddb4      	ble.n	8004b3a <_dtoa_r+0xaf2>
 8004bd0:	9902      	ldr	r1, [sp, #8]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	220a      	movs	r2, #10
 8004bd6:	4648      	mov	r0, r9
 8004bd8:	f000 fb0c 	bl	80051f4 <__multadd>
 8004bdc:	9002      	str	r0, [sp, #8]
 8004bde:	e7eb      	b.n	8004bb8 <_dtoa_r+0xb70>
 8004be0:	08005ea0 	.word	0x08005ea0
 8004be4:	08005e24 	.word	0x08005e24

08004be8 <__sfputc_r>:
 8004be8:	6893      	ldr	r3, [r2, #8]
 8004bea:	3b01      	subs	r3, #1
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	b410      	push	{r4}
 8004bf0:	6093      	str	r3, [r2, #8]
 8004bf2:	da08      	bge.n	8004c06 <__sfputc_r+0x1e>
 8004bf4:	6994      	ldr	r4, [r2, #24]
 8004bf6:	42a3      	cmp	r3, r4
 8004bf8:	db01      	blt.n	8004bfe <__sfputc_r+0x16>
 8004bfa:	290a      	cmp	r1, #10
 8004bfc:	d103      	bne.n	8004c06 <__sfputc_r+0x1e>
 8004bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c02:	f000 be52 	b.w	80058aa <__swbuf_r>
 8004c06:	6813      	ldr	r3, [r2, #0]
 8004c08:	1c58      	adds	r0, r3, #1
 8004c0a:	6010      	str	r0, [r2, #0]
 8004c0c:	7019      	strb	r1, [r3, #0]
 8004c0e:	4608      	mov	r0, r1
 8004c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <__sfputs_r>:
 8004c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c18:	4606      	mov	r6, r0
 8004c1a:	460f      	mov	r7, r1
 8004c1c:	4614      	mov	r4, r2
 8004c1e:	18d5      	adds	r5, r2, r3
 8004c20:	42ac      	cmp	r4, r5
 8004c22:	d101      	bne.n	8004c28 <__sfputs_r+0x12>
 8004c24:	2000      	movs	r0, #0
 8004c26:	e007      	b.n	8004c38 <__sfputs_r+0x22>
 8004c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c2c:	463a      	mov	r2, r7
 8004c2e:	4630      	mov	r0, r6
 8004c30:	f7ff ffda 	bl	8004be8 <__sfputc_r>
 8004c34:	1c43      	adds	r3, r0, #1
 8004c36:	d1f3      	bne.n	8004c20 <__sfputs_r+0xa>
 8004c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c3c <_vfiprintf_r>:
 8004c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c40:	460d      	mov	r5, r1
 8004c42:	b09d      	sub	sp, #116	@ 0x74
 8004c44:	4614      	mov	r4, r2
 8004c46:	4698      	mov	r8, r3
 8004c48:	4606      	mov	r6, r0
 8004c4a:	b118      	cbz	r0, 8004c54 <_vfiprintf_r+0x18>
 8004c4c:	6a03      	ldr	r3, [r0, #32]
 8004c4e:	b90b      	cbnz	r3, 8004c54 <_vfiprintf_r+0x18>
 8004c50:	f7ff f900 	bl	8003e54 <__sinit>
 8004c54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c56:	07d9      	lsls	r1, r3, #31
 8004c58:	d405      	bmi.n	8004c66 <_vfiprintf_r+0x2a>
 8004c5a:	89ab      	ldrh	r3, [r5, #12]
 8004c5c:	059a      	lsls	r2, r3, #22
 8004c5e:	d402      	bmi.n	8004c66 <_vfiprintf_r+0x2a>
 8004c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c62:	f7ff f960 	bl	8003f26 <__retarget_lock_acquire_recursive>
 8004c66:	89ab      	ldrh	r3, [r5, #12]
 8004c68:	071b      	lsls	r3, r3, #28
 8004c6a:	d501      	bpl.n	8004c70 <_vfiprintf_r+0x34>
 8004c6c:	692b      	ldr	r3, [r5, #16]
 8004c6e:	b99b      	cbnz	r3, 8004c98 <_vfiprintf_r+0x5c>
 8004c70:	4629      	mov	r1, r5
 8004c72:	4630      	mov	r0, r6
 8004c74:	f000 fe58 	bl	8005928 <__swsetup_r>
 8004c78:	b170      	cbz	r0, 8004c98 <_vfiprintf_r+0x5c>
 8004c7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c7c:	07dc      	lsls	r4, r3, #31
 8004c7e:	d504      	bpl.n	8004c8a <_vfiprintf_r+0x4e>
 8004c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c84:	b01d      	add	sp, #116	@ 0x74
 8004c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c8a:	89ab      	ldrh	r3, [r5, #12]
 8004c8c:	0598      	lsls	r0, r3, #22
 8004c8e:	d4f7      	bmi.n	8004c80 <_vfiprintf_r+0x44>
 8004c90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c92:	f7ff f949 	bl	8003f28 <__retarget_lock_release_recursive>
 8004c96:	e7f3      	b.n	8004c80 <_vfiprintf_r+0x44>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c9c:	2320      	movs	r3, #32
 8004c9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ca6:	2330      	movs	r3, #48	@ 0x30
 8004ca8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e58 <_vfiprintf_r+0x21c>
 8004cac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004cb0:	f04f 0901 	mov.w	r9, #1
 8004cb4:	4623      	mov	r3, r4
 8004cb6:	469a      	mov	sl, r3
 8004cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cbc:	b10a      	cbz	r2, 8004cc2 <_vfiprintf_r+0x86>
 8004cbe:	2a25      	cmp	r2, #37	@ 0x25
 8004cc0:	d1f9      	bne.n	8004cb6 <_vfiprintf_r+0x7a>
 8004cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8004cc6:	d00b      	beq.n	8004ce0 <_vfiprintf_r+0xa4>
 8004cc8:	465b      	mov	r3, fp
 8004cca:	4622      	mov	r2, r4
 8004ccc:	4629      	mov	r1, r5
 8004cce:	4630      	mov	r0, r6
 8004cd0:	f7ff ffa1 	bl	8004c16 <__sfputs_r>
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	f000 80a7 	beq.w	8004e28 <_vfiprintf_r+0x1ec>
 8004cda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cdc:	445a      	add	r2, fp
 8004cde:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 809f 	beq.w	8004e28 <_vfiprintf_r+0x1ec>
 8004cea:	2300      	movs	r3, #0
 8004cec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cf4:	f10a 0a01 	add.w	sl, sl, #1
 8004cf8:	9304      	str	r3, [sp, #16]
 8004cfa:	9307      	str	r3, [sp, #28]
 8004cfc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d00:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d02:	4654      	mov	r4, sl
 8004d04:	2205      	movs	r2, #5
 8004d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d0a:	4853      	ldr	r0, [pc, #332]	@ (8004e58 <_vfiprintf_r+0x21c>)
 8004d0c:	f7fb fa60 	bl	80001d0 <memchr>
 8004d10:	9a04      	ldr	r2, [sp, #16]
 8004d12:	b9d8      	cbnz	r0, 8004d4c <_vfiprintf_r+0x110>
 8004d14:	06d1      	lsls	r1, r2, #27
 8004d16:	bf44      	itt	mi
 8004d18:	2320      	movmi	r3, #32
 8004d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d1e:	0713      	lsls	r3, r2, #28
 8004d20:	bf44      	itt	mi
 8004d22:	232b      	movmi	r3, #43	@ 0x2b
 8004d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d28:	f89a 3000 	ldrb.w	r3, [sl]
 8004d2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d2e:	d015      	beq.n	8004d5c <_vfiprintf_r+0x120>
 8004d30:	9a07      	ldr	r2, [sp, #28]
 8004d32:	4654      	mov	r4, sl
 8004d34:	2000      	movs	r0, #0
 8004d36:	f04f 0c0a 	mov.w	ip, #10
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d40:	3b30      	subs	r3, #48	@ 0x30
 8004d42:	2b09      	cmp	r3, #9
 8004d44:	d94b      	bls.n	8004dde <_vfiprintf_r+0x1a2>
 8004d46:	b1b0      	cbz	r0, 8004d76 <_vfiprintf_r+0x13a>
 8004d48:	9207      	str	r2, [sp, #28]
 8004d4a:	e014      	b.n	8004d76 <_vfiprintf_r+0x13a>
 8004d4c:	eba0 0308 	sub.w	r3, r0, r8
 8004d50:	fa09 f303 	lsl.w	r3, r9, r3
 8004d54:	4313      	orrs	r3, r2
 8004d56:	9304      	str	r3, [sp, #16]
 8004d58:	46a2      	mov	sl, r4
 8004d5a:	e7d2      	b.n	8004d02 <_vfiprintf_r+0xc6>
 8004d5c:	9b03      	ldr	r3, [sp, #12]
 8004d5e:	1d19      	adds	r1, r3, #4
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	9103      	str	r1, [sp, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	bfbb      	ittet	lt
 8004d68:	425b      	neglt	r3, r3
 8004d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8004d6e:	9307      	strge	r3, [sp, #28]
 8004d70:	9307      	strlt	r3, [sp, #28]
 8004d72:	bfb8      	it	lt
 8004d74:	9204      	strlt	r2, [sp, #16]
 8004d76:	7823      	ldrb	r3, [r4, #0]
 8004d78:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d7a:	d10a      	bne.n	8004d92 <_vfiprintf_r+0x156>
 8004d7c:	7863      	ldrb	r3, [r4, #1]
 8004d7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d80:	d132      	bne.n	8004de8 <_vfiprintf_r+0x1ac>
 8004d82:	9b03      	ldr	r3, [sp, #12]
 8004d84:	1d1a      	adds	r2, r3, #4
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	9203      	str	r2, [sp, #12]
 8004d8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d8e:	3402      	adds	r4, #2
 8004d90:	9305      	str	r3, [sp, #20]
 8004d92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e68 <_vfiprintf_r+0x22c>
 8004d96:	7821      	ldrb	r1, [r4, #0]
 8004d98:	2203      	movs	r2, #3
 8004d9a:	4650      	mov	r0, sl
 8004d9c:	f7fb fa18 	bl	80001d0 <memchr>
 8004da0:	b138      	cbz	r0, 8004db2 <_vfiprintf_r+0x176>
 8004da2:	9b04      	ldr	r3, [sp, #16]
 8004da4:	eba0 000a 	sub.w	r0, r0, sl
 8004da8:	2240      	movs	r2, #64	@ 0x40
 8004daa:	4082      	lsls	r2, r0
 8004dac:	4313      	orrs	r3, r2
 8004dae:	3401      	adds	r4, #1
 8004db0:	9304      	str	r3, [sp, #16]
 8004db2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004db6:	4829      	ldr	r0, [pc, #164]	@ (8004e5c <_vfiprintf_r+0x220>)
 8004db8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004dbc:	2206      	movs	r2, #6
 8004dbe:	f7fb fa07 	bl	80001d0 <memchr>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	d03f      	beq.n	8004e46 <_vfiprintf_r+0x20a>
 8004dc6:	4b26      	ldr	r3, [pc, #152]	@ (8004e60 <_vfiprintf_r+0x224>)
 8004dc8:	bb1b      	cbnz	r3, 8004e12 <_vfiprintf_r+0x1d6>
 8004dca:	9b03      	ldr	r3, [sp, #12]
 8004dcc:	3307      	adds	r3, #7
 8004dce:	f023 0307 	bic.w	r3, r3, #7
 8004dd2:	3308      	adds	r3, #8
 8004dd4:	9303      	str	r3, [sp, #12]
 8004dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd8:	443b      	add	r3, r7
 8004dda:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ddc:	e76a      	b.n	8004cb4 <_vfiprintf_r+0x78>
 8004dde:	fb0c 3202 	mla	r2, ip, r2, r3
 8004de2:	460c      	mov	r4, r1
 8004de4:	2001      	movs	r0, #1
 8004de6:	e7a8      	b.n	8004d3a <_vfiprintf_r+0xfe>
 8004de8:	2300      	movs	r3, #0
 8004dea:	3401      	adds	r4, #1
 8004dec:	9305      	str	r3, [sp, #20]
 8004dee:	4619      	mov	r1, r3
 8004df0:	f04f 0c0a 	mov.w	ip, #10
 8004df4:	4620      	mov	r0, r4
 8004df6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dfa:	3a30      	subs	r2, #48	@ 0x30
 8004dfc:	2a09      	cmp	r2, #9
 8004dfe:	d903      	bls.n	8004e08 <_vfiprintf_r+0x1cc>
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d0c6      	beq.n	8004d92 <_vfiprintf_r+0x156>
 8004e04:	9105      	str	r1, [sp, #20]
 8004e06:	e7c4      	b.n	8004d92 <_vfiprintf_r+0x156>
 8004e08:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e7f0      	b.n	8004df4 <_vfiprintf_r+0x1b8>
 8004e12:	ab03      	add	r3, sp, #12
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	462a      	mov	r2, r5
 8004e18:	4b12      	ldr	r3, [pc, #72]	@ (8004e64 <_vfiprintf_r+0x228>)
 8004e1a:	a904      	add	r1, sp, #16
 8004e1c:	4630      	mov	r0, r6
 8004e1e:	f7fe fbd7 	bl	80035d0 <_printf_float>
 8004e22:	4607      	mov	r7, r0
 8004e24:	1c78      	adds	r0, r7, #1
 8004e26:	d1d6      	bne.n	8004dd6 <_vfiprintf_r+0x19a>
 8004e28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e2a:	07d9      	lsls	r1, r3, #31
 8004e2c:	d405      	bmi.n	8004e3a <_vfiprintf_r+0x1fe>
 8004e2e:	89ab      	ldrh	r3, [r5, #12]
 8004e30:	059a      	lsls	r2, r3, #22
 8004e32:	d402      	bmi.n	8004e3a <_vfiprintf_r+0x1fe>
 8004e34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e36:	f7ff f877 	bl	8003f28 <__retarget_lock_release_recursive>
 8004e3a:	89ab      	ldrh	r3, [r5, #12]
 8004e3c:	065b      	lsls	r3, r3, #25
 8004e3e:	f53f af1f 	bmi.w	8004c80 <_vfiprintf_r+0x44>
 8004e42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e44:	e71e      	b.n	8004c84 <_vfiprintf_r+0x48>
 8004e46:	ab03      	add	r3, sp, #12
 8004e48:	9300      	str	r3, [sp, #0]
 8004e4a:	462a      	mov	r2, r5
 8004e4c:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <_vfiprintf_r+0x228>)
 8004e4e:	a904      	add	r1, sp, #16
 8004e50:	4630      	mov	r0, r6
 8004e52:	f7fe fe55 	bl	8003b00 <_printf_i>
 8004e56:	e7e4      	b.n	8004e22 <_vfiprintf_r+0x1e6>
 8004e58:	08005eb1 	.word	0x08005eb1
 8004e5c:	08005ebb 	.word	0x08005ebb
 8004e60:	080035d1 	.word	0x080035d1
 8004e64:	08004c17 	.word	0x08004c17
 8004e68:	08005eb7 	.word	0x08005eb7

08004e6c <malloc>:
 8004e6c:	4b02      	ldr	r3, [pc, #8]	@ (8004e78 <malloc+0xc>)
 8004e6e:	4601      	mov	r1, r0
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	f000 b825 	b.w	8004ec0 <_malloc_r>
 8004e76:	bf00      	nop
 8004e78:	20000018 	.word	0x20000018

08004e7c <sbrk_aligned>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	4e0f      	ldr	r6, [pc, #60]	@ (8004ebc <sbrk_aligned+0x40>)
 8004e80:	460c      	mov	r4, r1
 8004e82:	6831      	ldr	r1, [r6, #0]
 8004e84:	4605      	mov	r5, r0
 8004e86:	b911      	cbnz	r1, 8004e8e <sbrk_aligned+0x12>
 8004e88:	f000 fe3a 	bl	8005b00 <_sbrk_r>
 8004e8c:	6030      	str	r0, [r6, #0]
 8004e8e:	4621      	mov	r1, r4
 8004e90:	4628      	mov	r0, r5
 8004e92:	f000 fe35 	bl	8005b00 <_sbrk_r>
 8004e96:	1c43      	adds	r3, r0, #1
 8004e98:	d103      	bne.n	8004ea2 <sbrk_aligned+0x26>
 8004e9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	bd70      	pop	{r4, r5, r6, pc}
 8004ea2:	1cc4      	adds	r4, r0, #3
 8004ea4:	f024 0403 	bic.w	r4, r4, #3
 8004ea8:	42a0      	cmp	r0, r4
 8004eaa:	d0f8      	beq.n	8004e9e <sbrk_aligned+0x22>
 8004eac:	1a21      	subs	r1, r4, r0
 8004eae:	4628      	mov	r0, r5
 8004eb0:	f000 fe26 	bl	8005b00 <_sbrk_r>
 8004eb4:	3001      	adds	r0, #1
 8004eb6:	d1f2      	bne.n	8004e9e <sbrk_aligned+0x22>
 8004eb8:	e7ef      	b.n	8004e9a <sbrk_aligned+0x1e>
 8004eba:	bf00      	nop
 8004ebc:	20000394 	.word	0x20000394

08004ec0 <_malloc_r>:
 8004ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ec4:	1ccd      	adds	r5, r1, #3
 8004ec6:	f025 0503 	bic.w	r5, r5, #3
 8004eca:	3508      	adds	r5, #8
 8004ecc:	2d0c      	cmp	r5, #12
 8004ece:	bf38      	it	cc
 8004ed0:	250c      	movcc	r5, #12
 8004ed2:	2d00      	cmp	r5, #0
 8004ed4:	4606      	mov	r6, r0
 8004ed6:	db01      	blt.n	8004edc <_malloc_r+0x1c>
 8004ed8:	42a9      	cmp	r1, r5
 8004eda:	d904      	bls.n	8004ee6 <_malloc_r+0x26>
 8004edc:	230c      	movs	r3, #12
 8004ede:	6033      	str	r3, [r6, #0]
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ee6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fbc <_malloc_r+0xfc>
 8004eea:	f000 f915 	bl	8005118 <__malloc_lock>
 8004eee:	f8d8 3000 	ldr.w	r3, [r8]
 8004ef2:	461c      	mov	r4, r3
 8004ef4:	bb44      	cbnz	r4, 8004f48 <_malloc_r+0x88>
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	4630      	mov	r0, r6
 8004efa:	f7ff ffbf 	bl	8004e7c <sbrk_aligned>
 8004efe:	1c43      	adds	r3, r0, #1
 8004f00:	4604      	mov	r4, r0
 8004f02:	d158      	bne.n	8004fb6 <_malloc_r+0xf6>
 8004f04:	f8d8 4000 	ldr.w	r4, [r8]
 8004f08:	4627      	mov	r7, r4
 8004f0a:	2f00      	cmp	r7, #0
 8004f0c:	d143      	bne.n	8004f96 <_malloc_r+0xd6>
 8004f0e:	2c00      	cmp	r4, #0
 8004f10:	d04b      	beq.n	8004faa <_malloc_r+0xea>
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	4639      	mov	r1, r7
 8004f16:	4630      	mov	r0, r6
 8004f18:	eb04 0903 	add.w	r9, r4, r3
 8004f1c:	f000 fdf0 	bl	8005b00 <_sbrk_r>
 8004f20:	4581      	cmp	r9, r0
 8004f22:	d142      	bne.n	8004faa <_malloc_r+0xea>
 8004f24:	6821      	ldr	r1, [r4, #0]
 8004f26:	1a6d      	subs	r5, r5, r1
 8004f28:	4629      	mov	r1, r5
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	f7ff ffa6 	bl	8004e7c <sbrk_aligned>
 8004f30:	3001      	adds	r0, #1
 8004f32:	d03a      	beq.n	8004faa <_malloc_r+0xea>
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	442b      	add	r3, r5
 8004f38:	6023      	str	r3, [r4, #0]
 8004f3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	bb62      	cbnz	r2, 8004f9c <_malloc_r+0xdc>
 8004f42:	f8c8 7000 	str.w	r7, [r8]
 8004f46:	e00f      	b.n	8004f68 <_malloc_r+0xa8>
 8004f48:	6822      	ldr	r2, [r4, #0]
 8004f4a:	1b52      	subs	r2, r2, r5
 8004f4c:	d420      	bmi.n	8004f90 <_malloc_r+0xd0>
 8004f4e:	2a0b      	cmp	r2, #11
 8004f50:	d917      	bls.n	8004f82 <_malloc_r+0xc2>
 8004f52:	1961      	adds	r1, r4, r5
 8004f54:	42a3      	cmp	r3, r4
 8004f56:	6025      	str	r5, [r4, #0]
 8004f58:	bf18      	it	ne
 8004f5a:	6059      	strne	r1, [r3, #4]
 8004f5c:	6863      	ldr	r3, [r4, #4]
 8004f5e:	bf08      	it	eq
 8004f60:	f8c8 1000 	streq.w	r1, [r8]
 8004f64:	5162      	str	r2, [r4, r5]
 8004f66:	604b      	str	r3, [r1, #4]
 8004f68:	4630      	mov	r0, r6
 8004f6a:	f000 f8db 	bl	8005124 <__malloc_unlock>
 8004f6e:	f104 000b 	add.w	r0, r4, #11
 8004f72:	1d23      	adds	r3, r4, #4
 8004f74:	f020 0007 	bic.w	r0, r0, #7
 8004f78:	1ac2      	subs	r2, r0, r3
 8004f7a:	bf1c      	itt	ne
 8004f7c:	1a1b      	subne	r3, r3, r0
 8004f7e:	50a3      	strne	r3, [r4, r2]
 8004f80:	e7af      	b.n	8004ee2 <_malloc_r+0x22>
 8004f82:	6862      	ldr	r2, [r4, #4]
 8004f84:	42a3      	cmp	r3, r4
 8004f86:	bf0c      	ite	eq
 8004f88:	f8c8 2000 	streq.w	r2, [r8]
 8004f8c:	605a      	strne	r2, [r3, #4]
 8004f8e:	e7eb      	b.n	8004f68 <_malloc_r+0xa8>
 8004f90:	4623      	mov	r3, r4
 8004f92:	6864      	ldr	r4, [r4, #4]
 8004f94:	e7ae      	b.n	8004ef4 <_malloc_r+0x34>
 8004f96:	463c      	mov	r4, r7
 8004f98:	687f      	ldr	r7, [r7, #4]
 8004f9a:	e7b6      	b.n	8004f0a <_malloc_r+0x4a>
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	42a3      	cmp	r3, r4
 8004fa2:	d1fb      	bne.n	8004f9c <_malloc_r+0xdc>
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	6053      	str	r3, [r2, #4]
 8004fa8:	e7de      	b.n	8004f68 <_malloc_r+0xa8>
 8004faa:	230c      	movs	r3, #12
 8004fac:	6033      	str	r3, [r6, #0]
 8004fae:	4630      	mov	r0, r6
 8004fb0:	f000 f8b8 	bl	8005124 <__malloc_unlock>
 8004fb4:	e794      	b.n	8004ee0 <_malloc_r+0x20>
 8004fb6:	6005      	str	r5, [r0, #0]
 8004fb8:	e7d6      	b.n	8004f68 <_malloc_r+0xa8>
 8004fba:	bf00      	nop
 8004fbc:	20000398 	.word	0x20000398

08004fc0 <__sflush_r>:
 8004fc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fc8:	0716      	lsls	r6, r2, #28
 8004fca:	4605      	mov	r5, r0
 8004fcc:	460c      	mov	r4, r1
 8004fce:	d454      	bmi.n	800507a <__sflush_r+0xba>
 8004fd0:	684b      	ldr	r3, [r1, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	dc02      	bgt.n	8004fdc <__sflush_r+0x1c>
 8004fd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	dd48      	ble.n	800506e <__sflush_r+0xae>
 8004fdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fde:	2e00      	cmp	r6, #0
 8004fe0:	d045      	beq.n	800506e <__sflush_r+0xae>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004fe8:	682f      	ldr	r7, [r5, #0]
 8004fea:	6a21      	ldr	r1, [r4, #32]
 8004fec:	602b      	str	r3, [r5, #0]
 8004fee:	d030      	beq.n	8005052 <__sflush_r+0x92>
 8004ff0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ff2:	89a3      	ldrh	r3, [r4, #12]
 8004ff4:	0759      	lsls	r1, r3, #29
 8004ff6:	d505      	bpl.n	8005004 <__sflush_r+0x44>
 8004ff8:	6863      	ldr	r3, [r4, #4]
 8004ffa:	1ad2      	subs	r2, r2, r3
 8004ffc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004ffe:	b10b      	cbz	r3, 8005004 <__sflush_r+0x44>
 8005000:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005002:	1ad2      	subs	r2, r2, r3
 8005004:	2300      	movs	r3, #0
 8005006:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005008:	6a21      	ldr	r1, [r4, #32]
 800500a:	4628      	mov	r0, r5
 800500c:	47b0      	blx	r6
 800500e:	1c43      	adds	r3, r0, #1
 8005010:	89a3      	ldrh	r3, [r4, #12]
 8005012:	d106      	bne.n	8005022 <__sflush_r+0x62>
 8005014:	6829      	ldr	r1, [r5, #0]
 8005016:	291d      	cmp	r1, #29
 8005018:	d82b      	bhi.n	8005072 <__sflush_r+0xb2>
 800501a:	4a2a      	ldr	r2, [pc, #168]	@ (80050c4 <__sflush_r+0x104>)
 800501c:	40ca      	lsrs	r2, r1
 800501e:	07d6      	lsls	r6, r2, #31
 8005020:	d527      	bpl.n	8005072 <__sflush_r+0xb2>
 8005022:	2200      	movs	r2, #0
 8005024:	6062      	str	r2, [r4, #4]
 8005026:	04d9      	lsls	r1, r3, #19
 8005028:	6922      	ldr	r2, [r4, #16]
 800502a:	6022      	str	r2, [r4, #0]
 800502c:	d504      	bpl.n	8005038 <__sflush_r+0x78>
 800502e:	1c42      	adds	r2, r0, #1
 8005030:	d101      	bne.n	8005036 <__sflush_r+0x76>
 8005032:	682b      	ldr	r3, [r5, #0]
 8005034:	b903      	cbnz	r3, 8005038 <__sflush_r+0x78>
 8005036:	6560      	str	r0, [r4, #84]	@ 0x54
 8005038:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800503a:	602f      	str	r7, [r5, #0]
 800503c:	b1b9      	cbz	r1, 800506e <__sflush_r+0xae>
 800503e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005042:	4299      	cmp	r1, r3
 8005044:	d002      	beq.n	800504c <__sflush_r+0x8c>
 8005046:	4628      	mov	r0, r5
 8005048:	f000 fdde 	bl	8005c08 <_free_r>
 800504c:	2300      	movs	r3, #0
 800504e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005050:	e00d      	b.n	800506e <__sflush_r+0xae>
 8005052:	2301      	movs	r3, #1
 8005054:	4628      	mov	r0, r5
 8005056:	47b0      	blx	r6
 8005058:	4602      	mov	r2, r0
 800505a:	1c50      	adds	r0, r2, #1
 800505c:	d1c9      	bne.n	8004ff2 <__sflush_r+0x32>
 800505e:	682b      	ldr	r3, [r5, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0c6      	beq.n	8004ff2 <__sflush_r+0x32>
 8005064:	2b1d      	cmp	r3, #29
 8005066:	d001      	beq.n	800506c <__sflush_r+0xac>
 8005068:	2b16      	cmp	r3, #22
 800506a:	d11e      	bne.n	80050aa <__sflush_r+0xea>
 800506c:	602f      	str	r7, [r5, #0]
 800506e:	2000      	movs	r0, #0
 8005070:	e022      	b.n	80050b8 <__sflush_r+0xf8>
 8005072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005076:	b21b      	sxth	r3, r3
 8005078:	e01b      	b.n	80050b2 <__sflush_r+0xf2>
 800507a:	690f      	ldr	r7, [r1, #16]
 800507c:	2f00      	cmp	r7, #0
 800507e:	d0f6      	beq.n	800506e <__sflush_r+0xae>
 8005080:	0793      	lsls	r3, r2, #30
 8005082:	680e      	ldr	r6, [r1, #0]
 8005084:	bf08      	it	eq
 8005086:	694b      	ldreq	r3, [r1, #20]
 8005088:	600f      	str	r7, [r1, #0]
 800508a:	bf18      	it	ne
 800508c:	2300      	movne	r3, #0
 800508e:	eba6 0807 	sub.w	r8, r6, r7
 8005092:	608b      	str	r3, [r1, #8]
 8005094:	f1b8 0f00 	cmp.w	r8, #0
 8005098:	dde9      	ble.n	800506e <__sflush_r+0xae>
 800509a:	6a21      	ldr	r1, [r4, #32]
 800509c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800509e:	4643      	mov	r3, r8
 80050a0:	463a      	mov	r2, r7
 80050a2:	4628      	mov	r0, r5
 80050a4:	47b0      	blx	r6
 80050a6:	2800      	cmp	r0, #0
 80050a8:	dc08      	bgt.n	80050bc <__sflush_r+0xfc>
 80050aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050b2:	81a3      	strh	r3, [r4, #12]
 80050b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050bc:	4407      	add	r7, r0
 80050be:	eba8 0800 	sub.w	r8, r8, r0
 80050c2:	e7e7      	b.n	8005094 <__sflush_r+0xd4>
 80050c4:	20400001 	.word	0x20400001

080050c8 <_fflush_r>:
 80050c8:	b538      	push	{r3, r4, r5, lr}
 80050ca:	690b      	ldr	r3, [r1, #16]
 80050cc:	4605      	mov	r5, r0
 80050ce:	460c      	mov	r4, r1
 80050d0:	b913      	cbnz	r3, 80050d8 <_fflush_r+0x10>
 80050d2:	2500      	movs	r5, #0
 80050d4:	4628      	mov	r0, r5
 80050d6:	bd38      	pop	{r3, r4, r5, pc}
 80050d8:	b118      	cbz	r0, 80050e2 <_fflush_r+0x1a>
 80050da:	6a03      	ldr	r3, [r0, #32]
 80050dc:	b90b      	cbnz	r3, 80050e2 <_fflush_r+0x1a>
 80050de:	f7fe feb9 	bl	8003e54 <__sinit>
 80050e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d0f3      	beq.n	80050d2 <_fflush_r+0xa>
 80050ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80050ec:	07d0      	lsls	r0, r2, #31
 80050ee:	d404      	bmi.n	80050fa <_fflush_r+0x32>
 80050f0:	0599      	lsls	r1, r3, #22
 80050f2:	d402      	bmi.n	80050fa <_fflush_r+0x32>
 80050f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050f6:	f7fe ff16 	bl	8003f26 <__retarget_lock_acquire_recursive>
 80050fa:	4628      	mov	r0, r5
 80050fc:	4621      	mov	r1, r4
 80050fe:	f7ff ff5f 	bl	8004fc0 <__sflush_r>
 8005102:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005104:	07da      	lsls	r2, r3, #31
 8005106:	4605      	mov	r5, r0
 8005108:	d4e4      	bmi.n	80050d4 <_fflush_r+0xc>
 800510a:	89a3      	ldrh	r3, [r4, #12]
 800510c:	059b      	lsls	r3, r3, #22
 800510e:	d4e1      	bmi.n	80050d4 <_fflush_r+0xc>
 8005110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005112:	f7fe ff09 	bl	8003f28 <__retarget_lock_release_recursive>
 8005116:	e7dd      	b.n	80050d4 <_fflush_r+0xc>

08005118 <__malloc_lock>:
 8005118:	4801      	ldr	r0, [pc, #4]	@ (8005120 <__malloc_lock+0x8>)
 800511a:	f7fe bf04 	b.w	8003f26 <__retarget_lock_acquire_recursive>
 800511e:	bf00      	nop
 8005120:	20000390 	.word	0x20000390

08005124 <__malloc_unlock>:
 8005124:	4801      	ldr	r0, [pc, #4]	@ (800512c <__malloc_unlock+0x8>)
 8005126:	f7fe beff 	b.w	8003f28 <__retarget_lock_release_recursive>
 800512a:	bf00      	nop
 800512c:	20000390 	.word	0x20000390

08005130 <_Balloc>:
 8005130:	b570      	push	{r4, r5, r6, lr}
 8005132:	69c6      	ldr	r6, [r0, #28]
 8005134:	4604      	mov	r4, r0
 8005136:	460d      	mov	r5, r1
 8005138:	b976      	cbnz	r6, 8005158 <_Balloc+0x28>
 800513a:	2010      	movs	r0, #16
 800513c:	f7ff fe96 	bl	8004e6c <malloc>
 8005140:	4602      	mov	r2, r0
 8005142:	61e0      	str	r0, [r4, #28]
 8005144:	b920      	cbnz	r0, 8005150 <_Balloc+0x20>
 8005146:	4b18      	ldr	r3, [pc, #96]	@ (80051a8 <_Balloc+0x78>)
 8005148:	4818      	ldr	r0, [pc, #96]	@ (80051ac <_Balloc+0x7c>)
 800514a:	216b      	movs	r1, #107	@ 0x6b
 800514c:	f000 fd2a 	bl	8005ba4 <__assert_func>
 8005150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005154:	6006      	str	r6, [r0, #0]
 8005156:	60c6      	str	r6, [r0, #12]
 8005158:	69e6      	ldr	r6, [r4, #28]
 800515a:	68f3      	ldr	r3, [r6, #12]
 800515c:	b183      	cbz	r3, 8005180 <_Balloc+0x50>
 800515e:	69e3      	ldr	r3, [r4, #28]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005166:	b9b8      	cbnz	r0, 8005198 <_Balloc+0x68>
 8005168:	2101      	movs	r1, #1
 800516a:	fa01 f605 	lsl.w	r6, r1, r5
 800516e:	1d72      	adds	r2, r6, #5
 8005170:	0092      	lsls	r2, r2, #2
 8005172:	4620      	mov	r0, r4
 8005174:	f000 fd34 	bl	8005be0 <_calloc_r>
 8005178:	b160      	cbz	r0, 8005194 <_Balloc+0x64>
 800517a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800517e:	e00e      	b.n	800519e <_Balloc+0x6e>
 8005180:	2221      	movs	r2, #33	@ 0x21
 8005182:	2104      	movs	r1, #4
 8005184:	4620      	mov	r0, r4
 8005186:	f000 fd2b 	bl	8005be0 <_calloc_r>
 800518a:	69e3      	ldr	r3, [r4, #28]
 800518c:	60f0      	str	r0, [r6, #12]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1e4      	bne.n	800515e <_Balloc+0x2e>
 8005194:	2000      	movs	r0, #0
 8005196:	bd70      	pop	{r4, r5, r6, pc}
 8005198:	6802      	ldr	r2, [r0, #0]
 800519a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800519e:	2300      	movs	r3, #0
 80051a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80051a4:	e7f7      	b.n	8005196 <_Balloc+0x66>
 80051a6:	bf00      	nop
 80051a8:	08005e31 	.word	0x08005e31
 80051ac:	08005ec2 	.word	0x08005ec2

080051b0 <_Bfree>:
 80051b0:	b570      	push	{r4, r5, r6, lr}
 80051b2:	69c6      	ldr	r6, [r0, #28]
 80051b4:	4605      	mov	r5, r0
 80051b6:	460c      	mov	r4, r1
 80051b8:	b976      	cbnz	r6, 80051d8 <_Bfree+0x28>
 80051ba:	2010      	movs	r0, #16
 80051bc:	f7ff fe56 	bl	8004e6c <malloc>
 80051c0:	4602      	mov	r2, r0
 80051c2:	61e8      	str	r0, [r5, #28]
 80051c4:	b920      	cbnz	r0, 80051d0 <_Bfree+0x20>
 80051c6:	4b09      	ldr	r3, [pc, #36]	@ (80051ec <_Bfree+0x3c>)
 80051c8:	4809      	ldr	r0, [pc, #36]	@ (80051f0 <_Bfree+0x40>)
 80051ca:	218f      	movs	r1, #143	@ 0x8f
 80051cc:	f000 fcea 	bl	8005ba4 <__assert_func>
 80051d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80051d4:	6006      	str	r6, [r0, #0]
 80051d6:	60c6      	str	r6, [r0, #12]
 80051d8:	b13c      	cbz	r4, 80051ea <_Bfree+0x3a>
 80051da:	69eb      	ldr	r3, [r5, #28]
 80051dc:	6862      	ldr	r2, [r4, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80051e4:	6021      	str	r1, [r4, #0]
 80051e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80051ea:	bd70      	pop	{r4, r5, r6, pc}
 80051ec:	08005e31 	.word	0x08005e31
 80051f0:	08005ec2 	.word	0x08005ec2

080051f4 <__multadd>:
 80051f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051f8:	690d      	ldr	r5, [r1, #16]
 80051fa:	4607      	mov	r7, r0
 80051fc:	460c      	mov	r4, r1
 80051fe:	461e      	mov	r6, r3
 8005200:	f101 0c14 	add.w	ip, r1, #20
 8005204:	2000      	movs	r0, #0
 8005206:	f8dc 3000 	ldr.w	r3, [ip]
 800520a:	b299      	uxth	r1, r3
 800520c:	fb02 6101 	mla	r1, r2, r1, r6
 8005210:	0c1e      	lsrs	r6, r3, #16
 8005212:	0c0b      	lsrs	r3, r1, #16
 8005214:	fb02 3306 	mla	r3, r2, r6, r3
 8005218:	b289      	uxth	r1, r1
 800521a:	3001      	adds	r0, #1
 800521c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005220:	4285      	cmp	r5, r0
 8005222:	f84c 1b04 	str.w	r1, [ip], #4
 8005226:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800522a:	dcec      	bgt.n	8005206 <__multadd+0x12>
 800522c:	b30e      	cbz	r6, 8005272 <__multadd+0x7e>
 800522e:	68a3      	ldr	r3, [r4, #8]
 8005230:	42ab      	cmp	r3, r5
 8005232:	dc19      	bgt.n	8005268 <__multadd+0x74>
 8005234:	6861      	ldr	r1, [r4, #4]
 8005236:	4638      	mov	r0, r7
 8005238:	3101      	adds	r1, #1
 800523a:	f7ff ff79 	bl	8005130 <_Balloc>
 800523e:	4680      	mov	r8, r0
 8005240:	b928      	cbnz	r0, 800524e <__multadd+0x5a>
 8005242:	4602      	mov	r2, r0
 8005244:	4b0c      	ldr	r3, [pc, #48]	@ (8005278 <__multadd+0x84>)
 8005246:	480d      	ldr	r0, [pc, #52]	@ (800527c <__multadd+0x88>)
 8005248:	21ba      	movs	r1, #186	@ 0xba
 800524a:	f000 fcab 	bl	8005ba4 <__assert_func>
 800524e:	6922      	ldr	r2, [r4, #16]
 8005250:	3202      	adds	r2, #2
 8005252:	f104 010c 	add.w	r1, r4, #12
 8005256:	0092      	lsls	r2, r2, #2
 8005258:	300c      	adds	r0, #12
 800525a:	f000 fc95 	bl	8005b88 <memcpy>
 800525e:	4621      	mov	r1, r4
 8005260:	4638      	mov	r0, r7
 8005262:	f7ff ffa5 	bl	80051b0 <_Bfree>
 8005266:	4644      	mov	r4, r8
 8005268:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800526c:	3501      	adds	r5, #1
 800526e:	615e      	str	r6, [r3, #20]
 8005270:	6125      	str	r5, [r4, #16]
 8005272:	4620      	mov	r0, r4
 8005274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005278:	08005ea0 	.word	0x08005ea0
 800527c:	08005ec2 	.word	0x08005ec2

08005280 <__hi0bits>:
 8005280:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005284:	4603      	mov	r3, r0
 8005286:	bf36      	itet	cc
 8005288:	0403      	lslcc	r3, r0, #16
 800528a:	2000      	movcs	r0, #0
 800528c:	2010      	movcc	r0, #16
 800528e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005292:	bf3c      	itt	cc
 8005294:	021b      	lslcc	r3, r3, #8
 8005296:	3008      	addcc	r0, #8
 8005298:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800529c:	bf3c      	itt	cc
 800529e:	011b      	lslcc	r3, r3, #4
 80052a0:	3004      	addcc	r0, #4
 80052a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a6:	bf3c      	itt	cc
 80052a8:	009b      	lslcc	r3, r3, #2
 80052aa:	3002      	addcc	r0, #2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	db05      	blt.n	80052bc <__hi0bits+0x3c>
 80052b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80052b4:	f100 0001 	add.w	r0, r0, #1
 80052b8:	bf08      	it	eq
 80052ba:	2020      	moveq	r0, #32
 80052bc:	4770      	bx	lr

080052be <__lo0bits>:
 80052be:	6803      	ldr	r3, [r0, #0]
 80052c0:	4602      	mov	r2, r0
 80052c2:	f013 0007 	ands.w	r0, r3, #7
 80052c6:	d00b      	beq.n	80052e0 <__lo0bits+0x22>
 80052c8:	07d9      	lsls	r1, r3, #31
 80052ca:	d421      	bmi.n	8005310 <__lo0bits+0x52>
 80052cc:	0798      	lsls	r0, r3, #30
 80052ce:	bf49      	itett	mi
 80052d0:	085b      	lsrmi	r3, r3, #1
 80052d2:	089b      	lsrpl	r3, r3, #2
 80052d4:	2001      	movmi	r0, #1
 80052d6:	6013      	strmi	r3, [r2, #0]
 80052d8:	bf5c      	itt	pl
 80052da:	6013      	strpl	r3, [r2, #0]
 80052dc:	2002      	movpl	r0, #2
 80052de:	4770      	bx	lr
 80052e0:	b299      	uxth	r1, r3
 80052e2:	b909      	cbnz	r1, 80052e8 <__lo0bits+0x2a>
 80052e4:	0c1b      	lsrs	r3, r3, #16
 80052e6:	2010      	movs	r0, #16
 80052e8:	b2d9      	uxtb	r1, r3
 80052ea:	b909      	cbnz	r1, 80052f0 <__lo0bits+0x32>
 80052ec:	3008      	adds	r0, #8
 80052ee:	0a1b      	lsrs	r3, r3, #8
 80052f0:	0719      	lsls	r1, r3, #28
 80052f2:	bf04      	itt	eq
 80052f4:	091b      	lsreq	r3, r3, #4
 80052f6:	3004      	addeq	r0, #4
 80052f8:	0799      	lsls	r1, r3, #30
 80052fa:	bf04      	itt	eq
 80052fc:	089b      	lsreq	r3, r3, #2
 80052fe:	3002      	addeq	r0, #2
 8005300:	07d9      	lsls	r1, r3, #31
 8005302:	d403      	bmi.n	800530c <__lo0bits+0x4e>
 8005304:	085b      	lsrs	r3, r3, #1
 8005306:	f100 0001 	add.w	r0, r0, #1
 800530a:	d003      	beq.n	8005314 <__lo0bits+0x56>
 800530c:	6013      	str	r3, [r2, #0]
 800530e:	4770      	bx	lr
 8005310:	2000      	movs	r0, #0
 8005312:	4770      	bx	lr
 8005314:	2020      	movs	r0, #32
 8005316:	4770      	bx	lr

08005318 <__i2b>:
 8005318:	b510      	push	{r4, lr}
 800531a:	460c      	mov	r4, r1
 800531c:	2101      	movs	r1, #1
 800531e:	f7ff ff07 	bl	8005130 <_Balloc>
 8005322:	4602      	mov	r2, r0
 8005324:	b928      	cbnz	r0, 8005332 <__i2b+0x1a>
 8005326:	4b05      	ldr	r3, [pc, #20]	@ (800533c <__i2b+0x24>)
 8005328:	4805      	ldr	r0, [pc, #20]	@ (8005340 <__i2b+0x28>)
 800532a:	f240 1145 	movw	r1, #325	@ 0x145
 800532e:	f000 fc39 	bl	8005ba4 <__assert_func>
 8005332:	2301      	movs	r3, #1
 8005334:	6144      	str	r4, [r0, #20]
 8005336:	6103      	str	r3, [r0, #16]
 8005338:	bd10      	pop	{r4, pc}
 800533a:	bf00      	nop
 800533c:	08005ea0 	.word	0x08005ea0
 8005340:	08005ec2 	.word	0x08005ec2

08005344 <__multiply>:
 8005344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005348:	4617      	mov	r7, r2
 800534a:	690a      	ldr	r2, [r1, #16]
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	429a      	cmp	r2, r3
 8005350:	bfa8      	it	ge
 8005352:	463b      	movge	r3, r7
 8005354:	4689      	mov	r9, r1
 8005356:	bfa4      	itt	ge
 8005358:	460f      	movge	r7, r1
 800535a:	4699      	movge	r9, r3
 800535c:	693d      	ldr	r5, [r7, #16]
 800535e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	6879      	ldr	r1, [r7, #4]
 8005366:	eb05 060a 	add.w	r6, r5, sl
 800536a:	42b3      	cmp	r3, r6
 800536c:	b085      	sub	sp, #20
 800536e:	bfb8      	it	lt
 8005370:	3101      	addlt	r1, #1
 8005372:	f7ff fedd 	bl	8005130 <_Balloc>
 8005376:	b930      	cbnz	r0, 8005386 <__multiply+0x42>
 8005378:	4602      	mov	r2, r0
 800537a:	4b41      	ldr	r3, [pc, #260]	@ (8005480 <__multiply+0x13c>)
 800537c:	4841      	ldr	r0, [pc, #260]	@ (8005484 <__multiply+0x140>)
 800537e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005382:	f000 fc0f 	bl	8005ba4 <__assert_func>
 8005386:	f100 0414 	add.w	r4, r0, #20
 800538a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800538e:	4623      	mov	r3, r4
 8005390:	2200      	movs	r2, #0
 8005392:	4573      	cmp	r3, lr
 8005394:	d320      	bcc.n	80053d8 <__multiply+0x94>
 8005396:	f107 0814 	add.w	r8, r7, #20
 800539a:	f109 0114 	add.w	r1, r9, #20
 800539e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80053a2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80053a6:	9302      	str	r3, [sp, #8]
 80053a8:	1beb      	subs	r3, r5, r7
 80053aa:	3b15      	subs	r3, #21
 80053ac:	f023 0303 	bic.w	r3, r3, #3
 80053b0:	3304      	adds	r3, #4
 80053b2:	3715      	adds	r7, #21
 80053b4:	42bd      	cmp	r5, r7
 80053b6:	bf38      	it	cc
 80053b8:	2304      	movcc	r3, #4
 80053ba:	9301      	str	r3, [sp, #4]
 80053bc:	9b02      	ldr	r3, [sp, #8]
 80053be:	9103      	str	r1, [sp, #12]
 80053c0:	428b      	cmp	r3, r1
 80053c2:	d80c      	bhi.n	80053de <__multiply+0x9a>
 80053c4:	2e00      	cmp	r6, #0
 80053c6:	dd03      	ble.n	80053d0 <__multiply+0x8c>
 80053c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d055      	beq.n	800547c <__multiply+0x138>
 80053d0:	6106      	str	r6, [r0, #16]
 80053d2:	b005      	add	sp, #20
 80053d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d8:	f843 2b04 	str.w	r2, [r3], #4
 80053dc:	e7d9      	b.n	8005392 <__multiply+0x4e>
 80053de:	f8b1 a000 	ldrh.w	sl, [r1]
 80053e2:	f1ba 0f00 	cmp.w	sl, #0
 80053e6:	d01f      	beq.n	8005428 <__multiply+0xe4>
 80053e8:	46c4      	mov	ip, r8
 80053ea:	46a1      	mov	r9, r4
 80053ec:	2700      	movs	r7, #0
 80053ee:	f85c 2b04 	ldr.w	r2, [ip], #4
 80053f2:	f8d9 3000 	ldr.w	r3, [r9]
 80053f6:	fa1f fb82 	uxth.w	fp, r2
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8005400:	443b      	add	r3, r7
 8005402:	f8d9 7000 	ldr.w	r7, [r9]
 8005406:	0c12      	lsrs	r2, r2, #16
 8005408:	0c3f      	lsrs	r7, r7, #16
 800540a:	fb0a 7202 	mla	r2, sl, r2, r7
 800540e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005412:	b29b      	uxth	r3, r3
 8005414:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005418:	4565      	cmp	r5, ip
 800541a:	f849 3b04 	str.w	r3, [r9], #4
 800541e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005422:	d8e4      	bhi.n	80053ee <__multiply+0xaa>
 8005424:	9b01      	ldr	r3, [sp, #4]
 8005426:	50e7      	str	r7, [r4, r3]
 8005428:	9b03      	ldr	r3, [sp, #12]
 800542a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800542e:	3104      	adds	r1, #4
 8005430:	f1b9 0f00 	cmp.w	r9, #0
 8005434:	d020      	beq.n	8005478 <__multiply+0x134>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	4647      	mov	r7, r8
 800543a:	46a4      	mov	ip, r4
 800543c:	f04f 0a00 	mov.w	sl, #0
 8005440:	f8b7 b000 	ldrh.w	fp, [r7]
 8005444:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005448:	fb09 220b 	mla	r2, r9, fp, r2
 800544c:	4452      	add	r2, sl
 800544e:	b29b      	uxth	r3, r3
 8005450:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005454:	f84c 3b04 	str.w	r3, [ip], #4
 8005458:	f857 3b04 	ldr.w	r3, [r7], #4
 800545c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005460:	f8bc 3000 	ldrh.w	r3, [ip]
 8005464:	fb09 330a 	mla	r3, r9, sl, r3
 8005468:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800546c:	42bd      	cmp	r5, r7
 800546e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005472:	d8e5      	bhi.n	8005440 <__multiply+0xfc>
 8005474:	9a01      	ldr	r2, [sp, #4]
 8005476:	50a3      	str	r3, [r4, r2]
 8005478:	3404      	adds	r4, #4
 800547a:	e79f      	b.n	80053bc <__multiply+0x78>
 800547c:	3e01      	subs	r6, #1
 800547e:	e7a1      	b.n	80053c4 <__multiply+0x80>
 8005480:	08005ea0 	.word	0x08005ea0
 8005484:	08005ec2 	.word	0x08005ec2

08005488 <__pow5mult>:
 8005488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800548c:	4615      	mov	r5, r2
 800548e:	f012 0203 	ands.w	r2, r2, #3
 8005492:	4607      	mov	r7, r0
 8005494:	460e      	mov	r6, r1
 8005496:	d007      	beq.n	80054a8 <__pow5mult+0x20>
 8005498:	4c25      	ldr	r4, [pc, #148]	@ (8005530 <__pow5mult+0xa8>)
 800549a:	3a01      	subs	r2, #1
 800549c:	2300      	movs	r3, #0
 800549e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80054a2:	f7ff fea7 	bl	80051f4 <__multadd>
 80054a6:	4606      	mov	r6, r0
 80054a8:	10ad      	asrs	r5, r5, #2
 80054aa:	d03d      	beq.n	8005528 <__pow5mult+0xa0>
 80054ac:	69fc      	ldr	r4, [r7, #28]
 80054ae:	b97c      	cbnz	r4, 80054d0 <__pow5mult+0x48>
 80054b0:	2010      	movs	r0, #16
 80054b2:	f7ff fcdb 	bl	8004e6c <malloc>
 80054b6:	4602      	mov	r2, r0
 80054b8:	61f8      	str	r0, [r7, #28]
 80054ba:	b928      	cbnz	r0, 80054c8 <__pow5mult+0x40>
 80054bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005534 <__pow5mult+0xac>)
 80054be:	481e      	ldr	r0, [pc, #120]	@ (8005538 <__pow5mult+0xb0>)
 80054c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80054c4:	f000 fb6e 	bl	8005ba4 <__assert_func>
 80054c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80054cc:	6004      	str	r4, [r0, #0]
 80054ce:	60c4      	str	r4, [r0, #12]
 80054d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80054d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80054d8:	b94c      	cbnz	r4, 80054ee <__pow5mult+0x66>
 80054da:	f240 2171 	movw	r1, #625	@ 0x271
 80054de:	4638      	mov	r0, r7
 80054e0:	f7ff ff1a 	bl	8005318 <__i2b>
 80054e4:	2300      	movs	r3, #0
 80054e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80054ea:	4604      	mov	r4, r0
 80054ec:	6003      	str	r3, [r0, #0]
 80054ee:	f04f 0900 	mov.w	r9, #0
 80054f2:	07eb      	lsls	r3, r5, #31
 80054f4:	d50a      	bpl.n	800550c <__pow5mult+0x84>
 80054f6:	4631      	mov	r1, r6
 80054f8:	4622      	mov	r2, r4
 80054fa:	4638      	mov	r0, r7
 80054fc:	f7ff ff22 	bl	8005344 <__multiply>
 8005500:	4631      	mov	r1, r6
 8005502:	4680      	mov	r8, r0
 8005504:	4638      	mov	r0, r7
 8005506:	f7ff fe53 	bl	80051b0 <_Bfree>
 800550a:	4646      	mov	r6, r8
 800550c:	106d      	asrs	r5, r5, #1
 800550e:	d00b      	beq.n	8005528 <__pow5mult+0xa0>
 8005510:	6820      	ldr	r0, [r4, #0]
 8005512:	b938      	cbnz	r0, 8005524 <__pow5mult+0x9c>
 8005514:	4622      	mov	r2, r4
 8005516:	4621      	mov	r1, r4
 8005518:	4638      	mov	r0, r7
 800551a:	f7ff ff13 	bl	8005344 <__multiply>
 800551e:	6020      	str	r0, [r4, #0]
 8005520:	f8c0 9000 	str.w	r9, [r0]
 8005524:	4604      	mov	r4, r0
 8005526:	e7e4      	b.n	80054f2 <__pow5mult+0x6a>
 8005528:	4630      	mov	r0, r6
 800552a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800552e:	bf00      	nop
 8005530:	08005f64 	.word	0x08005f64
 8005534:	08005e31 	.word	0x08005e31
 8005538:	08005ec2 	.word	0x08005ec2

0800553c <__lshift>:
 800553c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005540:	460c      	mov	r4, r1
 8005542:	6849      	ldr	r1, [r1, #4]
 8005544:	6923      	ldr	r3, [r4, #16]
 8005546:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800554a:	68a3      	ldr	r3, [r4, #8]
 800554c:	4607      	mov	r7, r0
 800554e:	4691      	mov	r9, r2
 8005550:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005554:	f108 0601 	add.w	r6, r8, #1
 8005558:	42b3      	cmp	r3, r6
 800555a:	db0b      	blt.n	8005574 <__lshift+0x38>
 800555c:	4638      	mov	r0, r7
 800555e:	f7ff fde7 	bl	8005130 <_Balloc>
 8005562:	4605      	mov	r5, r0
 8005564:	b948      	cbnz	r0, 800557a <__lshift+0x3e>
 8005566:	4602      	mov	r2, r0
 8005568:	4b28      	ldr	r3, [pc, #160]	@ (800560c <__lshift+0xd0>)
 800556a:	4829      	ldr	r0, [pc, #164]	@ (8005610 <__lshift+0xd4>)
 800556c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005570:	f000 fb18 	bl	8005ba4 <__assert_func>
 8005574:	3101      	adds	r1, #1
 8005576:	005b      	lsls	r3, r3, #1
 8005578:	e7ee      	b.n	8005558 <__lshift+0x1c>
 800557a:	2300      	movs	r3, #0
 800557c:	f100 0114 	add.w	r1, r0, #20
 8005580:	f100 0210 	add.w	r2, r0, #16
 8005584:	4618      	mov	r0, r3
 8005586:	4553      	cmp	r3, sl
 8005588:	db33      	blt.n	80055f2 <__lshift+0xb6>
 800558a:	6920      	ldr	r0, [r4, #16]
 800558c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005590:	f104 0314 	add.w	r3, r4, #20
 8005594:	f019 091f 	ands.w	r9, r9, #31
 8005598:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800559c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80055a0:	d02b      	beq.n	80055fa <__lshift+0xbe>
 80055a2:	f1c9 0e20 	rsb	lr, r9, #32
 80055a6:	468a      	mov	sl, r1
 80055a8:	2200      	movs	r2, #0
 80055aa:	6818      	ldr	r0, [r3, #0]
 80055ac:	fa00 f009 	lsl.w	r0, r0, r9
 80055b0:	4310      	orrs	r0, r2
 80055b2:	f84a 0b04 	str.w	r0, [sl], #4
 80055b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80055ba:	459c      	cmp	ip, r3
 80055bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80055c0:	d8f3      	bhi.n	80055aa <__lshift+0x6e>
 80055c2:	ebac 0304 	sub.w	r3, ip, r4
 80055c6:	3b15      	subs	r3, #21
 80055c8:	f023 0303 	bic.w	r3, r3, #3
 80055cc:	3304      	adds	r3, #4
 80055ce:	f104 0015 	add.w	r0, r4, #21
 80055d2:	4560      	cmp	r0, ip
 80055d4:	bf88      	it	hi
 80055d6:	2304      	movhi	r3, #4
 80055d8:	50ca      	str	r2, [r1, r3]
 80055da:	b10a      	cbz	r2, 80055e0 <__lshift+0xa4>
 80055dc:	f108 0602 	add.w	r6, r8, #2
 80055e0:	3e01      	subs	r6, #1
 80055e2:	4638      	mov	r0, r7
 80055e4:	612e      	str	r6, [r5, #16]
 80055e6:	4621      	mov	r1, r4
 80055e8:	f7ff fde2 	bl	80051b0 <_Bfree>
 80055ec:	4628      	mov	r0, r5
 80055ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80055f6:	3301      	adds	r3, #1
 80055f8:	e7c5      	b.n	8005586 <__lshift+0x4a>
 80055fa:	3904      	subs	r1, #4
 80055fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005600:	f841 2f04 	str.w	r2, [r1, #4]!
 8005604:	459c      	cmp	ip, r3
 8005606:	d8f9      	bhi.n	80055fc <__lshift+0xc0>
 8005608:	e7ea      	b.n	80055e0 <__lshift+0xa4>
 800560a:	bf00      	nop
 800560c:	08005ea0 	.word	0x08005ea0
 8005610:	08005ec2 	.word	0x08005ec2

08005614 <__mcmp>:
 8005614:	690a      	ldr	r2, [r1, #16]
 8005616:	4603      	mov	r3, r0
 8005618:	6900      	ldr	r0, [r0, #16]
 800561a:	1a80      	subs	r0, r0, r2
 800561c:	b530      	push	{r4, r5, lr}
 800561e:	d10e      	bne.n	800563e <__mcmp+0x2a>
 8005620:	3314      	adds	r3, #20
 8005622:	3114      	adds	r1, #20
 8005624:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005628:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800562c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005630:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005634:	4295      	cmp	r5, r2
 8005636:	d003      	beq.n	8005640 <__mcmp+0x2c>
 8005638:	d205      	bcs.n	8005646 <__mcmp+0x32>
 800563a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800563e:	bd30      	pop	{r4, r5, pc}
 8005640:	42a3      	cmp	r3, r4
 8005642:	d3f3      	bcc.n	800562c <__mcmp+0x18>
 8005644:	e7fb      	b.n	800563e <__mcmp+0x2a>
 8005646:	2001      	movs	r0, #1
 8005648:	e7f9      	b.n	800563e <__mcmp+0x2a>
	...

0800564c <__mdiff>:
 800564c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005650:	4689      	mov	r9, r1
 8005652:	4606      	mov	r6, r0
 8005654:	4611      	mov	r1, r2
 8005656:	4648      	mov	r0, r9
 8005658:	4614      	mov	r4, r2
 800565a:	f7ff ffdb 	bl	8005614 <__mcmp>
 800565e:	1e05      	subs	r5, r0, #0
 8005660:	d112      	bne.n	8005688 <__mdiff+0x3c>
 8005662:	4629      	mov	r1, r5
 8005664:	4630      	mov	r0, r6
 8005666:	f7ff fd63 	bl	8005130 <_Balloc>
 800566a:	4602      	mov	r2, r0
 800566c:	b928      	cbnz	r0, 800567a <__mdiff+0x2e>
 800566e:	4b3f      	ldr	r3, [pc, #252]	@ (800576c <__mdiff+0x120>)
 8005670:	f240 2137 	movw	r1, #567	@ 0x237
 8005674:	483e      	ldr	r0, [pc, #248]	@ (8005770 <__mdiff+0x124>)
 8005676:	f000 fa95 	bl	8005ba4 <__assert_func>
 800567a:	2301      	movs	r3, #1
 800567c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005680:	4610      	mov	r0, r2
 8005682:	b003      	add	sp, #12
 8005684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005688:	bfbc      	itt	lt
 800568a:	464b      	movlt	r3, r9
 800568c:	46a1      	movlt	r9, r4
 800568e:	4630      	mov	r0, r6
 8005690:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005694:	bfba      	itte	lt
 8005696:	461c      	movlt	r4, r3
 8005698:	2501      	movlt	r5, #1
 800569a:	2500      	movge	r5, #0
 800569c:	f7ff fd48 	bl	8005130 <_Balloc>
 80056a0:	4602      	mov	r2, r0
 80056a2:	b918      	cbnz	r0, 80056ac <__mdiff+0x60>
 80056a4:	4b31      	ldr	r3, [pc, #196]	@ (800576c <__mdiff+0x120>)
 80056a6:	f240 2145 	movw	r1, #581	@ 0x245
 80056aa:	e7e3      	b.n	8005674 <__mdiff+0x28>
 80056ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056b0:	6926      	ldr	r6, [r4, #16]
 80056b2:	60c5      	str	r5, [r0, #12]
 80056b4:	f109 0310 	add.w	r3, r9, #16
 80056b8:	f109 0514 	add.w	r5, r9, #20
 80056bc:	f104 0e14 	add.w	lr, r4, #20
 80056c0:	f100 0b14 	add.w	fp, r0, #20
 80056c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80056c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	46d9      	mov	r9, fp
 80056d0:	f04f 0c00 	mov.w	ip, #0
 80056d4:	9b01      	ldr	r3, [sp, #4]
 80056d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80056da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80056de:	9301      	str	r3, [sp, #4]
 80056e0:	fa1f f38a 	uxth.w	r3, sl
 80056e4:	4619      	mov	r1, r3
 80056e6:	b283      	uxth	r3, r0
 80056e8:	1acb      	subs	r3, r1, r3
 80056ea:	0c00      	lsrs	r0, r0, #16
 80056ec:	4463      	add	r3, ip
 80056ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80056f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80056fc:	4576      	cmp	r6, lr
 80056fe:	f849 3b04 	str.w	r3, [r9], #4
 8005702:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005706:	d8e5      	bhi.n	80056d4 <__mdiff+0x88>
 8005708:	1b33      	subs	r3, r6, r4
 800570a:	3b15      	subs	r3, #21
 800570c:	f023 0303 	bic.w	r3, r3, #3
 8005710:	3415      	adds	r4, #21
 8005712:	3304      	adds	r3, #4
 8005714:	42a6      	cmp	r6, r4
 8005716:	bf38      	it	cc
 8005718:	2304      	movcc	r3, #4
 800571a:	441d      	add	r5, r3
 800571c:	445b      	add	r3, fp
 800571e:	461e      	mov	r6, r3
 8005720:	462c      	mov	r4, r5
 8005722:	4544      	cmp	r4, r8
 8005724:	d30e      	bcc.n	8005744 <__mdiff+0xf8>
 8005726:	f108 0103 	add.w	r1, r8, #3
 800572a:	1b49      	subs	r1, r1, r5
 800572c:	f021 0103 	bic.w	r1, r1, #3
 8005730:	3d03      	subs	r5, #3
 8005732:	45a8      	cmp	r8, r5
 8005734:	bf38      	it	cc
 8005736:	2100      	movcc	r1, #0
 8005738:	440b      	add	r3, r1
 800573a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800573e:	b191      	cbz	r1, 8005766 <__mdiff+0x11a>
 8005740:	6117      	str	r7, [r2, #16]
 8005742:	e79d      	b.n	8005680 <__mdiff+0x34>
 8005744:	f854 1b04 	ldr.w	r1, [r4], #4
 8005748:	46e6      	mov	lr, ip
 800574a:	0c08      	lsrs	r0, r1, #16
 800574c:	fa1c fc81 	uxtah	ip, ip, r1
 8005750:	4471      	add	r1, lr
 8005752:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005756:	b289      	uxth	r1, r1
 8005758:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800575c:	f846 1b04 	str.w	r1, [r6], #4
 8005760:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005764:	e7dd      	b.n	8005722 <__mdiff+0xd6>
 8005766:	3f01      	subs	r7, #1
 8005768:	e7e7      	b.n	800573a <__mdiff+0xee>
 800576a:	bf00      	nop
 800576c:	08005ea0 	.word	0x08005ea0
 8005770:	08005ec2 	.word	0x08005ec2

08005774 <__d2b>:
 8005774:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005778:	460f      	mov	r7, r1
 800577a:	2101      	movs	r1, #1
 800577c:	ec59 8b10 	vmov	r8, r9, d0
 8005780:	4616      	mov	r6, r2
 8005782:	f7ff fcd5 	bl	8005130 <_Balloc>
 8005786:	4604      	mov	r4, r0
 8005788:	b930      	cbnz	r0, 8005798 <__d2b+0x24>
 800578a:	4602      	mov	r2, r0
 800578c:	4b23      	ldr	r3, [pc, #140]	@ (800581c <__d2b+0xa8>)
 800578e:	4824      	ldr	r0, [pc, #144]	@ (8005820 <__d2b+0xac>)
 8005790:	f240 310f 	movw	r1, #783	@ 0x30f
 8005794:	f000 fa06 	bl	8005ba4 <__assert_func>
 8005798:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800579c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057a0:	b10d      	cbz	r5, 80057a6 <__d2b+0x32>
 80057a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057a6:	9301      	str	r3, [sp, #4]
 80057a8:	f1b8 0300 	subs.w	r3, r8, #0
 80057ac:	d023      	beq.n	80057f6 <__d2b+0x82>
 80057ae:	4668      	mov	r0, sp
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	f7ff fd84 	bl	80052be <__lo0bits>
 80057b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80057ba:	b1d0      	cbz	r0, 80057f2 <__d2b+0x7e>
 80057bc:	f1c0 0320 	rsb	r3, r0, #32
 80057c0:	fa02 f303 	lsl.w	r3, r2, r3
 80057c4:	430b      	orrs	r3, r1
 80057c6:	40c2      	lsrs	r2, r0
 80057c8:	6163      	str	r3, [r4, #20]
 80057ca:	9201      	str	r2, [sp, #4]
 80057cc:	9b01      	ldr	r3, [sp, #4]
 80057ce:	61a3      	str	r3, [r4, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	bf0c      	ite	eq
 80057d4:	2201      	moveq	r2, #1
 80057d6:	2202      	movne	r2, #2
 80057d8:	6122      	str	r2, [r4, #16]
 80057da:	b1a5      	cbz	r5, 8005806 <__d2b+0x92>
 80057dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80057e0:	4405      	add	r5, r0
 80057e2:	603d      	str	r5, [r7, #0]
 80057e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80057e8:	6030      	str	r0, [r6, #0]
 80057ea:	4620      	mov	r0, r4
 80057ec:	b003      	add	sp, #12
 80057ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80057f2:	6161      	str	r1, [r4, #20]
 80057f4:	e7ea      	b.n	80057cc <__d2b+0x58>
 80057f6:	a801      	add	r0, sp, #4
 80057f8:	f7ff fd61 	bl	80052be <__lo0bits>
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	6163      	str	r3, [r4, #20]
 8005800:	3020      	adds	r0, #32
 8005802:	2201      	movs	r2, #1
 8005804:	e7e8      	b.n	80057d8 <__d2b+0x64>
 8005806:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800580a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800580e:	6038      	str	r0, [r7, #0]
 8005810:	6918      	ldr	r0, [r3, #16]
 8005812:	f7ff fd35 	bl	8005280 <__hi0bits>
 8005816:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800581a:	e7e5      	b.n	80057e8 <__d2b+0x74>
 800581c:	08005ea0 	.word	0x08005ea0
 8005820:	08005ec2 	.word	0x08005ec2

08005824 <__sread>:
 8005824:	b510      	push	{r4, lr}
 8005826:	460c      	mov	r4, r1
 8005828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800582c:	f000 f956 	bl	8005adc <_read_r>
 8005830:	2800      	cmp	r0, #0
 8005832:	bfab      	itete	ge
 8005834:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005836:	89a3      	ldrhlt	r3, [r4, #12]
 8005838:	181b      	addge	r3, r3, r0
 800583a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800583e:	bfac      	ite	ge
 8005840:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005842:	81a3      	strhlt	r3, [r4, #12]
 8005844:	bd10      	pop	{r4, pc}

08005846 <__swrite>:
 8005846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800584a:	461f      	mov	r7, r3
 800584c:	898b      	ldrh	r3, [r1, #12]
 800584e:	05db      	lsls	r3, r3, #23
 8005850:	4605      	mov	r5, r0
 8005852:	460c      	mov	r4, r1
 8005854:	4616      	mov	r6, r2
 8005856:	d505      	bpl.n	8005864 <__swrite+0x1e>
 8005858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800585c:	2302      	movs	r3, #2
 800585e:	2200      	movs	r2, #0
 8005860:	f000 f92a 	bl	8005ab8 <_lseek_r>
 8005864:	89a3      	ldrh	r3, [r4, #12]
 8005866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800586a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800586e:	81a3      	strh	r3, [r4, #12]
 8005870:	4632      	mov	r2, r6
 8005872:	463b      	mov	r3, r7
 8005874:	4628      	mov	r0, r5
 8005876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800587a:	f000 b951 	b.w	8005b20 <_write_r>

0800587e <__sseek>:
 800587e:	b510      	push	{r4, lr}
 8005880:	460c      	mov	r4, r1
 8005882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005886:	f000 f917 	bl	8005ab8 <_lseek_r>
 800588a:	1c43      	adds	r3, r0, #1
 800588c:	89a3      	ldrh	r3, [r4, #12]
 800588e:	bf15      	itete	ne
 8005890:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005892:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005896:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800589a:	81a3      	strheq	r3, [r4, #12]
 800589c:	bf18      	it	ne
 800589e:	81a3      	strhne	r3, [r4, #12]
 80058a0:	bd10      	pop	{r4, pc}

080058a2 <__sclose>:
 80058a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a6:	f000 b94d 	b.w	8005b44 <_close_r>

080058aa <__swbuf_r>:
 80058aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ac:	460e      	mov	r6, r1
 80058ae:	4614      	mov	r4, r2
 80058b0:	4605      	mov	r5, r0
 80058b2:	b118      	cbz	r0, 80058bc <__swbuf_r+0x12>
 80058b4:	6a03      	ldr	r3, [r0, #32]
 80058b6:	b90b      	cbnz	r3, 80058bc <__swbuf_r+0x12>
 80058b8:	f7fe facc 	bl	8003e54 <__sinit>
 80058bc:	69a3      	ldr	r3, [r4, #24]
 80058be:	60a3      	str	r3, [r4, #8]
 80058c0:	89a3      	ldrh	r3, [r4, #12]
 80058c2:	071a      	lsls	r2, r3, #28
 80058c4:	d501      	bpl.n	80058ca <__swbuf_r+0x20>
 80058c6:	6923      	ldr	r3, [r4, #16]
 80058c8:	b943      	cbnz	r3, 80058dc <__swbuf_r+0x32>
 80058ca:	4621      	mov	r1, r4
 80058cc:	4628      	mov	r0, r5
 80058ce:	f000 f82b 	bl	8005928 <__swsetup_r>
 80058d2:	b118      	cbz	r0, 80058dc <__swbuf_r+0x32>
 80058d4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80058d8:	4638      	mov	r0, r7
 80058da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058dc:	6823      	ldr	r3, [r4, #0]
 80058de:	6922      	ldr	r2, [r4, #16]
 80058e0:	1a98      	subs	r0, r3, r2
 80058e2:	6963      	ldr	r3, [r4, #20]
 80058e4:	b2f6      	uxtb	r6, r6
 80058e6:	4283      	cmp	r3, r0
 80058e8:	4637      	mov	r7, r6
 80058ea:	dc05      	bgt.n	80058f8 <__swbuf_r+0x4e>
 80058ec:	4621      	mov	r1, r4
 80058ee:	4628      	mov	r0, r5
 80058f0:	f7ff fbea 	bl	80050c8 <_fflush_r>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	d1ed      	bne.n	80058d4 <__swbuf_r+0x2a>
 80058f8:	68a3      	ldr	r3, [r4, #8]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	60a3      	str	r3, [r4, #8]
 80058fe:	6823      	ldr	r3, [r4, #0]
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	6022      	str	r2, [r4, #0]
 8005904:	701e      	strb	r6, [r3, #0]
 8005906:	6962      	ldr	r2, [r4, #20]
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	429a      	cmp	r2, r3
 800590c:	d004      	beq.n	8005918 <__swbuf_r+0x6e>
 800590e:	89a3      	ldrh	r3, [r4, #12]
 8005910:	07db      	lsls	r3, r3, #31
 8005912:	d5e1      	bpl.n	80058d8 <__swbuf_r+0x2e>
 8005914:	2e0a      	cmp	r6, #10
 8005916:	d1df      	bne.n	80058d8 <__swbuf_r+0x2e>
 8005918:	4621      	mov	r1, r4
 800591a:	4628      	mov	r0, r5
 800591c:	f7ff fbd4 	bl	80050c8 <_fflush_r>
 8005920:	2800      	cmp	r0, #0
 8005922:	d0d9      	beq.n	80058d8 <__swbuf_r+0x2e>
 8005924:	e7d6      	b.n	80058d4 <__swbuf_r+0x2a>
	...

08005928 <__swsetup_r>:
 8005928:	b538      	push	{r3, r4, r5, lr}
 800592a:	4b29      	ldr	r3, [pc, #164]	@ (80059d0 <__swsetup_r+0xa8>)
 800592c:	4605      	mov	r5, r0
 800592e:	6818      	ldr	r0, [r3, #0]
 8005930:	460c      	mov	r4, r1
 8005932:	b118      	cbz	r0, 800593c <__swsetup_r+0x14>
 8005934:	6a03      	ldr	r3, [r0, #32]
 8005936:	b90b      	cbnz	r3, 800593c <__swsetup_r+0x14>
 8005938:	f7fe fa8c 	bl	8003e54 <__sinit>
 800593c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005940:	0719      	lsls	r1, r3, #28
 8005942:	d422      	bmi.n	800598a <__swsetup_r+0x62>
 8005944:	06da      	lsls	r2, r3, #27
 8005946:	d407      	bmi.n	8005958 <__swsetup_r+0x30>
 8005948:	2209      	movs	r2, #9
 800594a:	602a      	str	r2, [r5, #0]
 800594c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005950:	81a3      	strh	r3, [r4, #12]
 8005952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005956:	e033      	b.n	80059c0 <__swsetup_r+0x98>
 8005958:	0758      	lsls	r0, r3, #29
 800595a:	d512      	bpl.n	8005982 <__swsetup_r+0x5a>
 800595c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800595e:	b141      	cbz	r1, 8005972 <__swsetup_r+0x4a>
 8005960:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005964:	4299      	cmp	r1, r3
 8005966:	d002      	beq.n	800596e <__swsetup_r+0x46>
 8005968:	4628      	mov	r0, r5
 800596a:	f000 f94d 	bl	8005c08 <_free_r>
 800596e:	2300      	movs	r3, #0
 8005970:	6363      	str	r3, [r4, #52]	@ 0x34
 8005972:	89a3      	ldrh	r3, [r4, #12]
 8005974:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005978:	81a3      	strh	r3, [r4, #12]
 800597a:	2300      	movs	r3, #0
 800597c:	6063      	str	r3, [r4, #4]
 800597e:	6923      	ldr	r3, [r4, #16]
 8005980:	6023      	str	r3, [r4, #0]
 8005982:	89a3      	ldrh	r3, [r4, #12]
 8005984:	f043 0308 	orr.w	r3, r3, #8
 8005988:	81a3      	strh	r3, [r4, #12]
 800598a:	6923      	ldr	r3, [r4, #16]
 800598c:	b94b      	cbnz	r3, 80059a2 <__swsetup_r+0x7a>
 800598e:	89a3      	ldrh	r3, [r4, #12]
 8005990:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005998:	d003      	beq.n	80059a2 <__swsetup_r+0x7a>
 800599a:	4621      	mov	r1, r4
 800599c:	4628      	mov	r0, r5
 800599e:	f000 f83f 	bl	8005a20 <__smakebuf_r>
 80059a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059a6:	f013 0201 	ands.w	r2, r3, #1
 80059aa:	d00a      	beq.n	80059c2 <__swsetup_r+0x9a>
 80059ac:	2200      	movs	r2, #0
 80059ae:	60a2      	str	r2, [r4, #8]
 80059b0:	6962      	ldr	r2, [r4, #20]
 80059b2:	4252      	negs	r2, r2
 80059b4:	61a2      	str	r2, [r4, #24]
 80059b6:	6922      	ldr	r2, [r4, #16]
 80059b8:	b942      	cbnz	r2, 80059cc <__swsetup_r+0xa4>
 80059ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80059be:	d1c5      	bne.n	800594c <__swsetup_r+0x24>
 80059c0:	bd38      	pop	{r3, r4, r5, pc}
 80059c2:	0799      	lsls	r1, r3, #30
 80059c4:	bf58      	it	pl
 80059c6:	6962      	ldrpl	r2, [r4, #20]
 80059c8:	60a2      	str	r2, [r4, #8]
 80059ca:	e7f4      	b.n	80059b6 <__swsetup_r+0x8e>
 80059cc:	2000      	movs	r0, #0
 80059ce:	e7f7      	b.n	80059c0 <__swsetup_r+0x98>
 80059d0:	20000018 	.word	0x20000018

080059d4 <__swhatbuf_r>:
 80059d4:	b570      	push	{r4, r5, r6, lr}
 80059d6:	460c      	mov	r4, r1
 80059d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059dc:	2900      	cmp	r1, #0
 80059de:	b096      	sub	sp, #88	@ 0x58
 80059e0:	4615      	mov	r5, r2
 80059e2:	461e      	mov	r6, r3
 80059e4:	da0d      	bge.n	8005a02 <__swhatbuf_r+0x2e>
 80059e6:	89a3      	ldrh	r3, [r4, #12]
 80059e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80059ec:	f04f 0100 	mov.w	r1, #0
 80059f0:	bf14      	ite	ne
 80059f2:	2340      	movne	r3, #64	@ 0x40
 80059f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80059f8:	2000      	movs	r0, #0
 80059fa:	6031      	str	r1, [r6, #0]
 80059fc:	602b      	str	r3, [r5, #0]
 80059fe:	b016      	add	sp, #88	@ 0x58
 8005a00:	bd70      	pop	{r4, r5, r6, pc}
 8005a02:	466a      	mov	r2, sp
 8005a04:	f000 f8ae 	bl	8005b64 <_fstat_r>
 8005a08:	2800      	cmp	r0, #0
 8005a0a:	dbec      	blt.n	80059e6 <__swhatbuf_r+0x12>
 8005a0c:	9901      	ldr	r1, [sp, #4]
 8005a0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005a12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005a16:	4259      	negs	r1, r3
 8005a18:	4159      	adcs	r1, r3
 8005a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a1e:	e7eb      	b.n	80059f8 <__swhatbuf_r+0x24>

08005a20 <__smakebuf_r>:
 8005a20:	898b      	ldrh	r3, [r1, #12]
 8005a22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a24:	079d      	lsls	r5, r3, #30
 8005a26:	4606      	mov	r6, r0
 8005a28:	460c      	mov	r4, r1
 8005a2a:	d507      	bpl.n	8005a3c <__smakebuf_r+0x1c>
 8005a2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	6123      	str	r3, [r4, #16]
 8005a34:	2301      	movs	r3, #1
 8005a36:	6163      	str	r3, [r4, #20]
 8005a38:	b003      	add	sp, #12
 8005a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a3c:	ab01      	add	r3, sp, #4
 8005a3e:	466a      	mov	r2, sp
 8005a40:	f7ff ffc8 	bl	80059d4 <__swhatbuf_r>
 8005a44:	9f00      	ldr	r7, [sp, #0]
 8005a46:	4605      	mov	r5, r0
 8005a48:	4639      	mov	r1, r7
 8005a4a:	4630      	mov	r0, r6
 8005a4c:	f7ff fa38 	bl	8004ec0 <_malloc_r>
 8005a50:	b948      	cbnz	r0, 8005a66 <__smakebuf_r+0x46>
 8005a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a56:	059a      	lsls	r2, r3, #22
 8005a58:	d4ee      	bmi.n	8005a38 <__smakebuf_r+0x18>
 8005a5a:	f023 0303 	bic.w	r3, r3, #3
 8005a5e:	f043 0302 	orr.w	r3, r3, #2
 8005a62:	81a3      	strh	r3, [r4, #12]
 8005a64:	e7e2      	b.n	8005a2c <__smakebuf_r+0xc>
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	6020      	str	r0, [r4, #0]
 8005a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a6e:	81a3      	strh	r3, [r4, #12]
 8005a70:	9b01      	ldr	r3, [sp, #4]
 8005a72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005a76:	b15b      	cbz	r3, 8005a90 <__smakebuf_r+0x70>
 8005a78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a7c:	4630      	mov	r0, r6
 8005a7e:	f000 f80b 	bl	8005a98 <_isatty_r>
 8005a82:	b128      	cbz	r0, 8005a90 <__smakebuf_r+0x70>
 8005a84:	89a3      	ldrh	r3, [r4, #12]
 8005a86:	f023 0303 	bic.w	r3, r3, #3
 8005a8a:	f043 0301 	orr.w	r3, r3, #1
 8005a8e:	81a3      	strh	r3, [r4, #12]
 8005a90:	89a3      	ldrh	r3, [r4, #12]
 8005a92:	431d      	orrs	r5, r3
 8005a94:	81a5      	strh	r5, [r4, #12]
 8005a96:	e7cf      	b.n	8005a38 <__smakebuf_r+0x18>

08005a98 <_isatty_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4d06      	ldr	r5, [pc, #24]	@ (8005ab4 <_isatty_r+0x1c>)
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	4608      	mov	r0, r1
 8005aa2:	602b      	str	r3, [r5, #0]
 8005aa4:	f7fb fb41 	bl	800112a <_isatty>
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	d102      	bne.n	8005ab2 <_isatty_r+0x1a>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b103      	cbz	r3, 8005ab2 <_isatty_r+0x1a>
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
 8005ab4:	2000039c 	.word	0x2000039c

08005ab8 <_lseek_r>:
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4d07      	ldr	r5, [pc, #28]	@ (8005ad8 <_lseek_r+0x20>)
 8005abc:	4604      	mov	r4, r0
 8005abe:	4608      	mov	r0, r1
 8005ac0:	4611      	mov	r1, r2
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	602a      	str	r2, [r5, #0]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	f7fb fb3a 	bl	8001140 <_lseek>
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	d102      	bne.n	8005ad6 <_lseek_r+0x1e>
 8005ad0:	682b      	ldr	r3, [r5, #0]
 8005ad2:	b103      	cbz	r3, 8005ad6 <_lseek_r+0x1e>
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	2000039c 	.word	0x2000039c

08005adc <_read_r>:
 8005adc:	b538      	push	{r3, r4, r5, lr}
 8005ade:	4d07      	ldr	r5, [pc, #28]	@ (8005afc <_read_r+0x20>)
 8005ae0:	4604      	mov	r4, r0
 8005ae2:	4608      	mov	r0, r1
 8005ae4:	4611      	mov	r1, r2
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	602a      	str	r2, [r5, #0]
 8005aea:	461a      	mov	r2, r3
 8005aec:	f7fb fac8 	bl	8001080 <_read>
 8005af0:	1c43      	adds	r3, r0, #1
 8005af2:	d102      	bne.n	8005afa <_read_r+0x1e>
 8005af4:	682b      	ldr	r3, [r5, #0]
 8005af6:	b103      	cbz	r3, 8005afa <_read_r+0x1e>
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	bd38      	pop	{r3, r4, r5, pc}
 8005afc:	2000039c 	.word	0x2000039c

08005b00 <_sbrk_r>:
 8005b00:	b538      	push	{r3, r4, r5, lr}
 8005b02:	4d06      	ldr	r5, [pc, #24]	@ (8005b1c <_sbrk_r+0x1c>)
 8005b04:	2300      	movs	r3, #0
 8005b06:	4604      	mov	r4, r0
 8005b08:	4608      	mov	r0, r1
 8005b0a:	602b      	str	r3, [r5, #0]
 8005b0c:	f7fb fb26 	bl	800115c <_sbrk>
 8005b10:	1c43      	adds	r3, r0, #1
 8005b12:	d102      	bne.n	8005b1a <_sbrk_r+0x1a>
 8005b14:	682b      	ldr	r3, [r5, #0]
 8005b16:	b103      	cbz	r3, 8005b1a <_sbrk_r+0x1a>
 8005b18:	6023      	str	r3, [r4, #0]
 8005b1a:	bd38      	pop	{r3, r4, r5, pc}
 8005b1c:	2000039c 	.word	0x2000039c

08005b20 <_write_r>:
 8005b20:	b538      	push	{r3, r4, r5, lr}
 8005b22:	4d07      	ldr	r5, [pc, #28]	@ (8005b40 <_write_r+0x20>)
 8005b24:	4604      	mov	r4, r0
 8005b26:	4608      	mov	r0, r1
 8005b28:	4611      	mov	r1, r2
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	602a      	str	r2, [r5, #0]
 8005b2e:	461a      	mov	r2, r3
 8005b30:	f7fb fac3 	bl	80010ba <_write>
 8005b34:	1c43      	adds	r3, r0, #1
 8005b36:	d102      	bne.n	8005b3e <_write_r+0x1e>
 8005b38:	682b      	ldr	r3, [r5, #0]
 8005b3a:	b103      	cbz	r3, 8005b3e <_write_r+0x1e>
 8005b3c:	6023      	str	r3, [r4, #0]
 8005b3e:	bd38      	pop	{r3, r4, r5, pc}
 8005b40:	2000039c 	.word	0x2000039c

08005b44 <_close_r>:
 8005b44:	b538      	push	{r3, r4, r5, lr}
 8005b46:	4d06      	ldr	r5, [pc, #24]	@ (8005b60 <_close_r+0x1c>)
 8005b48:	2300      	movs	r3, #0
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	4608      	mov	r0, r1
 8005b4e:	602b      	str	r3, [r5, #0]
 8005b50:	f7fb facf 	bl	80010f2 <_close>
 8005b54:	1c43      	adds	r3, r0, #1
 8005b56:	d102      	bne.n	8005b5e <_close_r+0x1a>
 8005b58:	682b      	ldr	r3, [r5, #0]
 8005b5a:	b103      	cbz	r3, 8005b5e <_close_r+0x1a>
 8005b5c:	6023      	str	r3, [r4, #0]
 8005b5e:	bd38      	pop	{r3, r4, r5, pc}
 8005b60:	2000039c 	.word	0x2000039c

08005b64 <_fstat_r>:
 8005b64:	b538      	push	{r3, r4, r5, lr}
 8005b66:	4d07      	ldr	r5, [pc, #28]	@ (8005b84 <_fstat_r+0x20>)
 8005b68:	2300      	movs	r3, #0
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	4608      	mov	r0, r1
 8005b6e:	4611      	mov	r1, r2
 8005b70:	602b      	str	r3, [r5, #0]
 8005b72:	f7fb faca 	bl	800110a <_fstat>
 8005b76:	1c43      	adds	r3, r0, #1
 8005b78:	d102      	bne.n	8005b80 <_fstat_r+0x1c>
 8005b7a:	682b      	ldr	r3, [r5, #0]
 8005b7c:	b103      	cbz	r3, 8005b80 <_fstat_r+0x1c>
 8005b7e:	6023      	str	r3, [r4, #0]
 8005b80:	bd38      	pop	{r3, r4, r5, pc}
 8005b82:	bf00      	nop
 8005b84:	2000039c 	.word	0x2000039c

08005b88 <memcpy>:
 8005b88:	440a      	add	r2, r1
 8005b8a:	4291      	cmp	r1, r2
 8005b8c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005b90:	d100      	bne.n	8005b94 <memcpy+0xc>
 8005b92:	4770      	bx	lr
 8005b94:	b510      	push	{r4, lr}
 8005b96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b9e:	4291      	cmp	r1, r2
 8005ba0:	d1f9      	bne.n	8005b96 <memcpy+0xe>
 8005ba2:	bd10      	pop	{r4, pc}

08005ba4 <__assert_func>:
 8005ba4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ba6:	4614      	mov	r4, r2
 8005ba8:	461a      	mov	r2, r3
 8005baa:	4b09      	ldr	r3, [pc, #36]	@ (8005bd0 <__assert_func+0x2c>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4605      	mov	r5, r0
 8005bb0:	68d8      	ldr	r0, [r3, #12]
 8005bb2:	b14c      	cbz	r4, 8005bc8 <__assert_func+0x24>
 8005bb4:	4b07      	ldr	r3, [pc, #28]	@ (8005bd4 <__assert_func+0x30>)
 8005bb6:	9100      	str	r1, [sp, #0]
 8005bb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005bbc:	4906      	ldr	r1, [pc, #24]	@ (8005bd8 <__assert_func+0x34>)
 8005bbe:	462b      	mov	r3, r5
 8005bc0:	f000 f87e 	bl	8005cc0 <fiprintf>
 8005bc4:	f000 f89b 	bl	8005cfe <abort>
 8005bc8:	4b04      	ldr	r3, [pc, #16]	@ (8005bdc <__assert_func+0x38>)
 8005bca:	461c      	mov	r4, r3
 8005bcc:	e7f3      	b.n	8005bb6 <__assert_func+0x12>
 8005bce:	bf00      	nop
 8005bd0:	20000018 	.word	0x20000018
 8005bd4:	08005f25 	.word	0x08005f25
 8005bd8:	08005f32 	.word	0x08005f32
 8005bdc:	08005f60 	.word	0x08005f60

08005be0 <_calloc_r>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	fba1 5402 	umull	r5, r4, r1, r2
 8005be6:	b934      	cbnz	r4, 8005bf6 <_calloc_r+0x16>
 8005be8:	4629      	mov	r1, r5
 8005bea:	f7ff f969 	bl	8004ec0 <_malloc_r>
 8005bee:	4606      	mov	r6, r0
 8005bf0:	b928      	cbnz	r0, 8005bfe <_calloc_r+0x1e>
 8005bf2:	4630      	mov	r0, r6
 8005bf4:	bd70      	pop	{r4, r5, r6, pc}
 8005bf6:	220c      	movs	r2, #12
 8005bf8:	6002      	str	r2, [r0, #0]
 8005bfa:	2600      	movs	r6, #0
 8005bfc:	e7f9      	b.n	8005bf2 <_calloc_r+0x12>
 8005bfe:	462a      	mov	r2, r5
 8005c00:	4621      	mov	r1, r4
 8005c02:	f7fe f95d 	bl	8003ec0 <memset>
 8005c06:	e7f4      	b.n	8005bf2 <_calloc_r+0x12>

08005c08 <_free_r>:
 8005c08:	b538      	push	{r3, r4, r5, lr}
 8005c0a:	4605      	mov	r5, r0
 8005c0c:	2900      	cmp	r1, #0
 8005c0e:	d041      	beq.n	8005c94 <_free_r+0x8c>
 8005c10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c14:	1f0c      	subs	r4, r1, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	bfb8      	it	lt
 8005c1a:	18e4      	addlt	r4, r4, r3
 8005c1c:	f7ff fa7c 	bl	8005118 <__malloc_lock>
 8005c20:	4a1d      	ldr	r2, [pc, #116]	@ (8005c98 <_free_r+0x90>)
 8005c22:	6813      	ldr	r3, [r2, #0]
 8005c24:	b933      	cbnz	r3, 8005c34 <_free_r+0x2c>
 8005c26:	6063      	str	r3, [r4, #4]
 8005c28:	6014      	str	r4, [r2, #0]
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c30:	f7ff ba78 	b.w	8005124 <__malloc_unlock>
 8005c34:	42a3      	cmp	r3, r4
 8005c36:	d908      	bls.n	8005c4a <_free_r+0x42>
 8005c38:	6820      	ldr	r0, [r4, #0]
 8005c3a:	1821      	adds	r1, r4, r0
 8005c3c:	428b      	cmp	r3, r1
 8005c3e:	bf01      	itttt	eq
 8005c40:	6819      	ldreq	r1, [r3, #0]
 8005c42:	685b      	ldreq	r3, [r3, #4]
 8005c44:	1809      	addeq	r1, r1, r0
 8005c46:	6021      	streq	r1, [r4, #0]
 8005c48:	e7ed      	b.n	8005c26 <_free_r+0x1e>
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	b10b      	cbz	r3, 8005c54 <_free_r+0x4c>
 8005c50:	42a3      	cmp	r3, r4
 8005c52:	d9fa      	bls.n	8005c4a <_free_r+0x42>
 8005c54:	6811      	ldr	r1, [r2, #0]
 8005c56:	1850      	adds	r0, r2, r1
 8005c58:	42a0      	cmp	r0, r4
 8005c5a:	d10b      	bne.n	8005c74 <_free_r+0x6c>
 8005c5c:	6820      	ldr	r0, [r4, #0]
 8005c5e:	4401      	add	r1, r0
 8005c60:	1850      	adds	r0, r2, r1
 8005c62:	4283      	cmp	r3, r0
 8005c64:	6011      	str	r1, [r2, #0]
 8005c66:	d1e0      	bne.n	8005c2a <_free_r+0x22>
 8005c68:	6818      	ldr	r0, [r3, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	6053      	str	r3, [r2, #4]
 8005c6e:	4408      	add	r0, r1
 8005c70:	6010      	str	r0, [r2, #0]
 8005c72:	e7da      	b.n	8005c2a <_free_r+0x22>
 8005c74:	d902      	bls.n	8005c7c <_free_r+0x74>
 8005c76:	230c      	movs	r3, #12
 8005c78:	602b      	str	r3, [r5, #0]
 8005c7a:	e7d6      	b.n	8005c2a <_free_r+0x22>
 8005c7c:	6820      	ldr	r0, [r4, #0]
 8005c7e:	1821      	adds	r1, r4, r0
 8005c80:	428b      	cmp	r3, r1
 8005c82:	bf04      	itt	eq
 8005c84:	6819      	ldreq	r1, [r3, #0]
 8005c86:	685b      	ldreq	r3, [r3, #4]
 8005c88:	6063      	str	r3, [r4, #4]
 8005c8a:	bf04      	itt	eq
 8005c8c:	1809      	addeq	r1, r1, r0
 8005c8e:	6021      	streq	r1, [r4, #0]
 8005c90:	6054      	str	r4, [r2, #4]
 8005c92:	e7ca      	b.n	8005c2a <_free_r+0x22>
 8005c94:	bd38      	pop	{r3, r4, r5, pc}
 8005c96:	bf00      	nop
 8005c98:	20000398 	.word	0x20000398

08005c9c <__ascii_mbtowc>:
 8005c9c:	b082      	sub	sp, #8
 8005c9e:	b901      	cbnz	r1, 8005ca2 <__ascii_mbtowc+0x6>
 8005ca0:	a901      	add	r1, sp, #4
 8005ca2:	b142      	cbz	r2, 8005cb6 <__ascii_mbtowc+0x1a>
 8005ca4:	b14b      	cbz	r3, 8005cba <__ascii_mbtowc+0x1e>
 8005ca6:	7813      	ldrb	r3, [r2, #0]
 8005ca8:	600b      	str	r3, [r1, #0]
 8005caa:	7812      	ldrb	r2, [r2, #0]
 8005cac:	1e10      	subs	r0, r2, #0
 8005cae:	bf18      	it	ne
 8005cb0:	2001      	movne	r0, #1
 8005cb2:	b002      	add	sp, #8
 8005cb4:	4770      	bx	lr
 8005cb6:	4610      	mov	r0, r2
 8005cb8:	e7fb      	b.n	8005cb2 <__ascii_mbtowc+0x16>
 8005cba:	f06f 0001 	mvn.w	r0, #1
 8005cbe:	e7f8      	b.n	8005cb2 <__ascii_mbtowc+0x16>

08005cc0 <fiprintf>:
 8005cc0:	b40e      	push	{r1, r2, r3}
 8005cc2:	b503      	push	{r0, r1, lr}
 8005cc4:	4601      	mov	r1, r0
 8005cc6:	ab03      	add	r3, sp, #12
 8005cc8:	4805      	ldr	r0, [pc, #20]	@ (8005ce0 <fiprintf+0x20>)
 8005cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cce:	6800      	ldr	r0, [r0, #0]
 8005cd0:	9301      	str	r3, [sp, #4]
 8005cd2:	f7fe ffb3 	bl	8004c3c <_vfiprintf_r>
 8005cd6:	b002      	add	sp, #8
 8005cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cdc:	b003      	add	sp, #12
 8005cde:	4770      	bx	lr
 8005ce0:	20000018 	.word	0x20000018

08005ce4 <__ascii_wctomb>:
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	4608      	mov	r0, r1
 8005ce8:	b141      	cbz	r1, 8005cfc <__ascii_wctomb+0x18>
 8005cea:	2aff      	cmp	r2, #255	@ 0xff
 8005cec:	d904      	bls.n	8005cf8 <__ascii_wctomb+0x14>
 8005cee:	228a      	movs	r2, #138	@ 0x8a
 8005cf0:	601a      	str	r2, [r3, #0]
 8005cf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cf6:	4770      	bx	lr
 8005cf8:	700a      	strb	r2, [r1, #0]
 8005cfa:	2001      	movs	r0, #1
 8005cfc:	4770      	bx	lr

08005cfe <abort>:
 8005cfe:	b508      	push	{r3, lr}
 8005d00:	2006      	movs	r0, #6
 8005d02:	f000 f82b 	bl	8005d5c <raise>
 8005d06:	2001      	movs	r0, #1
 8005d08:	f7fb f9af 	bl	800106a <_exit>

08005d0c <_raise_r>:
 8005d0c:	291f      	cmp	r1, #31
 8005d0e:	b538      	push	{r3, r4, r5, lr}
 8005d10:	4605      	mov	r5, r0
 8005d12:	460c      	mov	r4, r1
 8005d14:	d904      	bls.n	8005d20 <_raise_r+0x14>
 8005d16:	2316      	movs	r3, #22
 8005d18:	6003      	str	r3, [r0, #0]
 8005d1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d1e:	bd38      	pop	{r3, r4, r5, pc}
 8005d20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005d22:	b112      	cbz	r2, 8005d2a <_raise_r+0x1e>
 8005d24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d28:	b94b      	cbnz	r3, 8005d3e <_raise_r+0x32>
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	f000 f830 	bl	8005d90 <_getpid_r>
 8005d30:	4622      	mov	r2, r4
 8005d32:	4601      	mov	r1, r0
 8005d34:	4628      	mov	r0, r5
 8005d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d3a:	f000 b817 	b.w	8005d6c <_kill_r>
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d00a      	beq.n	8005d58 <_raise_r+0x4c>
 8005d42:	1c59      	adds	r1, r3, #1
 8005d44:	d103      	bne.n	8005d4e <_raise_r+0x42>
 8005d46:	2316      	movs	r3, #22
 8005d48:	6003      	str	r3, [r0, #0]
 8005d4a:	2001      	movs	r0, #1
 8005d4c:	e7e7      	b.n	8005d1e <_raise_r+0x12>
 8005d4e:	2100      	movs	r1, #0
 8005d50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005d54:	4620      	mov	r0, r4
 8005d56:	4798      	blx	r3
 8005d58:	2000      	movs	r0, #0
 8005d5a:	e7e0      	b.n	8005d1e <_raise_r+0x12>

08005d5c <raise>:
 8005d5c:	4b02      	ldr	r3, [pc, #8]	@ (8005d68 <raise+0xc>)
 8005d5e:	4601      	mov	r1, r0
 8005d60:	6818      	ldr	r0, [r3, #0]
 8005d62:	f7ff bfd3 	b.w	8005d0c <_raise_r>
 8005d66:	bf00      	nop
 8005d68:	20000018 	.word	0x20000018

08005d6c <_kill_r>:
 8005d6c:	b538      	push	{r3, r4, r5, lr}
 8005d6e:	4d07      	ldr	r5, [pc, #28]	@ (8005d8c <_kill_r+0x20>)
 8005d70:	2300      	movs	r3, #0
 8005d72:	4604      	mov	r4, r0
 8005d74:	4608      	mov	r0, r1
 8005d76:	4611      	mov	r1, r2
 8005d78:	602b      	str	r3, [r5, #0]
 8005d7a:	f7fb f966 	bl	800104a <_kill>
 8005d7e:	1c43      	adds	r3, r0, #1
 8005d80:	d102      	bne.n	8005d88 <_kill_r+0x1c>
 8005d82:	682b      	ldr	r3, [r5, #0]
 8005d84:	b103      	cbz	r3, 8005d88 <_kill_r+0x1c>
 8005d86:	6023      	str	r3, [r4, #0]
 8005d88:	bd38      	pop	{r3, r4, r5, pc}
 8005d8a:	bf00      	nop
 8005d8c:	2000039c 	.word	0x2000039c

08005d90 <_getpid_r>:
 8005d90:	f7fb b953 	b.w	800103a <_getpid>

08005d94 <_init>:
 8005d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d96:	bf00      	nop
 8005d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d9a:	bc08      	pop	{r3}
 8005d9c:	469e      	mov	lr, r3
 8005d9e:	4770      	bx	lr

08005da0 <_fini>:
 8005da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005da2:	bf00      	nop
 8005da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005da6:	bc08      	pop	{r3}
 8005da8:	469e      	mov	lr, r3
 8005daa:	4770      	bx	lr
