// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Zynq_proc_v_frmbuf_rd_0_0_Bytes2MultiPixStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        bytes_plane0_V_V_dout,
        bytes_plane0_V_V_empty_n,
        bytes_plane0_V_V_read,
        img_V_val_0_V_din,
        img_V_val_0_V_full_n,
        img_V_val_0_V_write,
        img_V_val_1_V_din,
        img_V_val_1_V_full_n,
        img_V_val_1_V_write,
        img_V_val_2_V_din,
        img_V_val_2_V_full_n,
        img_V_val_2_V_write,
        Height,
        HwReg_width,
        mul_ln131_loc_dout,
        mul_ln131_loc_empty_n,
        mul_ln131_loc_read,
        HwReg_video_format
);

parameter    ap_ST_fsm_state1 = 61'd1;
parameter    ap_ST_fsm_state2 = 61'd2;
parameter    ap_ST_fsm_pp0_stage0 = 61'd4;
parameter    ap_ST_fsm_pp0_stage1 = 61'd8;
parameter    ap_ST_fsm_state6 = 61'd16;
parameter    ap_ST_fsm_pp1_stage0 = 61'd32;
parameter    ap_ST_fsm_pp1_stage1 = 61'd64;
parameter    ap_ST_fsm_state10 = 61'd128;
parameter    ap_ST_fsm_state11 = 61'd256;
parameter    ap_ST_fsm_state12 = 61'd512;
parameter    ap_ST_fsm_state13 = 61'd1024;
parameter    ap_ST_fsm_state14 = 61'd2048;
parameter    ap_ST_fsm_state15 = 61'd4096;
parameter    ap_ST_fsm_state16 = 61'd8192;
parameter    ap_ST_fsm_state17 = 61'd16384;
parameter    ap_ST_fsm_state18 = 61'd32768;
parameter    ap_ST_fsm_state19 = 61'd65536;
parameter    ap_ST_fsm_state20 = 61'd131072;
parameter    ap_ST_fsm_state21 = 61'd262144;
parameter    ap_ST_fsm_state22 = 61'd524288;
parameter    ap_ST_fsm_state23 = 61'd1048576;
parameter    ap_ST_fsm_state24 = 61'd2097152;
parameter    ap_ST_fsm_state25 = 61'd4194304;
parameter    ap_ST_fsm_state26 = 61'd8388608;
parameter    ap_ST_fsm_state27 = 61'd16777216;
parameter    ap_ST_fsm_state28 = 61'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 61'd67108864;
parameter    ap_ST_fsm_pp2_stage1 = 61'd134217728;
parameter    ap_ST_fsm_pp2_stage2 = 61'd268435456;
parameter    ap_ST_fsm_pp2_stage3 = 61'd536870912;
parameter    ap_ST_fsm_pp2_stage4 = 61'd1073741824;
parameter    ap_ST_fsm_pp2_stage5 = 61'd2147483648;
parameter    ap_ST_fsm_pp2_stage6 = 61'd4294967296;
parameter    ap_ST_fsm_pp2_stage7 = 61'd8589934592;
parameter    ap_ST_fsm_state38 = 61'd17179869184;
parameter    ap_ST_fsm_state39 = 61'd34359738368;
parameter    ap_ST_fsm_state40 = 61'd68719476736;
parameter    ap_ST_fsm_state41 = 61'd137438953472;
parameter    ap_ST_fsm_state42 = 61'd274877906944;
parameter    ap_ST_fsm_state43 = 61'd549755813888;
parameter    ap_ST_fsm_state44 = 61'd1099511627776;
parameter    ap_ST_fsm_state45 = 61'd2199023255552;
parameter    ap_ST_fsm_state46 = 61'd4398046511104;
parameter    ap_ST_fsm_state47 = 61'd8796093022208;
parameter    ap_ST_fsm_state48 = 61'd17592186044416;
parameter    ap_ST_fsm_state49 = 61'd35184372088832;
parameter    ap_ST_fsm_state50 = 61'd70368744177664;
parameter    ap_ST_fsm_state51 = 61'd140737488355328;
parameter    ap_ST_fsm_state52 = 61'd281474976710656;
parameter    ap_ST_fsm_state53 = 61'd562949953421312;
parameter    ap_ST_fsm_state54 = 61'd1125899906842624;
parameter    ap_ST_fsm_state55 = 61'd2251799813685248;
parameter    ap_ST_fsm_pp3_stage0 = 61'd4503599627370496;
parameter    ap_ST_fsm_pp3_stage1 = 61'd9007199254740992;
parameter    ap_ST_fsm_pp3_stage2 = 61'd18014398509481984;
parameter    ap_ST_fsm_pp3_stage3 = 61'd36028797018963968;
parameter    ap_ST_fsm_pp3_stage4 = 61'd72057594037927936;
parameter    ap_ST_fsm_pp3_stage5 = 61'd144115188075855872;
parameter    ap_ST_fsm_pp3_stage6 = 61'd288230376151711744;
parameter    ap_ST_fsm_pp3_stage7 = 61'd576460752303423488;
parameter    ap_ST_fsm_state65 = 61'd1152921504606846976;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] bytes_plane0_V_V_dout;
input   bytes_plane0_V_V_empty_n;
output   bytes_plane0_V_V_read;
output  [7:0] img_V_val_0_V_din;
input   img_V_val_0_V_full_n;
output   img_V_val_0_V_write;
output  [7:0] img_V_val_1_V_din;
input   img_V_val_1_V_full_n;
output   img_V_val_1_V_write;
output  [7:0] img_V_val_2_V_din;
input   img_V_val_2_V_full_n;
output   img_V_val_2_V_write;
input  [10:0] Height;
input  [15:0] HwReg_width;
input  [15:0] mul_ln131_loc_dout;
input   mul_ln131_loc_empty_n;
output   mul_ln131_loc_read;
input  [15:0] HwReg_video_format;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bytes_plane0_V_V_read;
reg[7:0] img_V_val_0_V_din;
reg img_V_val_0_V_write;
reg[7:0] img_V_val_1_V_din;
reg img_V_val_1_V_write;
reg[7:0] img_V_val_2_V_din;
reg img_V_val_2_V_write;
reg mul_ln131_loc_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [60:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    bytes_plane0_V_V_blk_n;
wire    ap_CS_fsm_pp3_stage1;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage1;
reg   [0:0] icmp_ln708_reg_2202;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_pp3_stage2;
reg   [0:0] or_ln715_reg_2211;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_pp3_stage3;
reg   [0:0] or_ln717_reg_2215;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] icmp_ln860_reg_2097;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_pp2_stage2;
reg   [0:0] or_ln867_reg_2106;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_ln869_reg_2110;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln906_reg_2010;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln1216_reg_1997;
reg    img_V_val_0_V_blk_n;
reg   [0:0] or_ln734_reg_2219;
reg   [0:0] or_ln734_1_reg_2223;
reg   [0:0] or_ln734_2_reg_2227;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_pp3_stage4;
reg   [0:0] or_ln734_3_reg_2231;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_pp3_stage5;
reg   [0:0] or_ln734_4_reg_2235;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_pp3_stage6;
reg   [0:0] or_ln734_5_reg_2239;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_pp3_stage7;
reg   [0:0] or_ln734_6_reg_2243;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] or_ln734_7_reg_2247;
reg   [0:0] or_ln883_reg_2114;
reg   [0:0] or_ln883_1_reg_2118;
reg   [0:0] or_ln883_2_reg_2122;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_pp2_stage4;
reg   [0:0] or_ln883_3_reg_2126;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_pp2_stage5;
reg   [0:0] or_ln883_4_reg_2130;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_pp2_stage6;
reg   [0:0] or_ln883_5_reg_2134;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_pp2_stage7;
reg   [0:0] or_ln883_6_reg_2138;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_ln883_7_reg_2142;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_ln920_reg_2019;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln1230_reg_2006;
reg    img_V_val_1_V_blk_n;
reg    img_V_val_2_V_blk_n;
reg    mul_ln131_loc_blk_n;
reg   [13:0] x29_0_i_i_reg_351;
reg   [13:0] x20_0_i_i_reg_362;
reg   [11:0] x11_0_i_i_reg_395;
reg   [11:0] x_0_i_i_reg_406;
reg   [7:0] reg_516;
wire    io_acc_block_signal_op217;
reg    ap_block_state4_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire    io_acc_block_signal_op242;
reg    ap_block_state8_pp1_stage1_iter0;
reg    ap_block_pp1_stage1_11001;
wire    io_acc_block_signal_op348;
reg    ap_predicate_op348_write_state30;
reg    ap_block_state30_pp2_stage1_iter0;
reg    ap_block_pp2_stage1_11001;
wire    io_acc_block_signal_op470;
reg    ap_predicate_op470_write_state57;
reg    ap_block_state57_pp3_stage1_iter0;
reg    ap_block_pp3_stage1_11001;
reg   [7:0] reg_522;
reg   [7:0] reg_529;
reg   [7:0] reg_536;
reg   [7:0] reg_542;
reg    ap_block_state1;
wire   [0:0] icmp_ln418_fu_567_p2;
wire   [0:0] icmp_ln459_fu_589_p2;
wire   [0:0] icmp_ln514_fu_611_p2;
wire   [0:0] icmp_ln571_fu_633_p2;
wire   [0:0] icmp_ln614_fu_639_p2;
wire   [0:0] icmp_ln651_fu_645_p2;
wire   [0:0] icmp_ln688_fu_667_p2;
wire   [0:0] icmp_ln740_fu_689_p2;
wire   [0:0] icmp_ln790_fu_711_p2;
wire   [0:0] icmp_ln840_fu_717_p2;
wire   [0:0] icmp_ln889_fu_739_p2;
wire   [0:0] icmp_ln926_fu_761_p2;
wire   [0:0] icmp_ln963_fu_767_p2;
wire   [0:0] icmp_ln1001_fu_773_p2;
wire   [0:0] icmp_ln1044_fu_779_p2;
wire   [0:0] icmp_ln1087_fu_785_p2;
wire   [0:0] icmp_ln1123_fu_807_p2;
wire   [0:0] icmp_ln1161_fu_813_p2;
wire   [0:0] icmp_ln1199_fu_819_p2;
wire   [13:0] trunc_ln1203_1_fu_835_p4;
reg   [13:0] trunc_ln1203_1_reg_1891;
wire   [0:0] grp_fu_425_p2;
reg   [0:0] xor_ln1206_reg_1896;
wire  signed [14:0] sext_ln1230_fu_851_p1;
reg  signed [14:0] sext_ln1230_reg_1901;
wire   [13:0] trunc_ln893_1_fu_865_p4;
reg   [13:0] trunc_ln893_1_reg_1906;
reg   [0:0] xor_ln896_reg_1911;
wire  signed [14:0] sext_ln920_fu_881_p1;
reg  signed [14:0] sext_ln920_reg_1916;
wire   [13:0] trunc_ln3_fu_895_p4;
reg   [12:0] trunc_ln4_reg_1938;
wire   [2:0] remainPix_2_fu_930_p1;
wire   [13:0] trunc_ln_fu_944_p4;
reg   [12:0] trunc_ln1_reg_1967;
wire   [2:0] remainPix_fu_979_p1;
wire   [0:0] icmp_ln1209_fu_983_p2;
wire    ap_CS_fsm_state2;
wire   [10:0] y_3_fu_988_p2;
reg   [10:0] y_3_reg_1983;
wire   [0:0] icmp_ln899_fu_994_p2;
wire   [10:0] y_2_fu_999_p2;
reg   [10:0] y_2_reg_1992;
wire   [0:0] icmp_ln1216_fu_1005_p2;
wire    ap_block_state3_pp0_stage0_iter0;
wire    io_acc_block_signal_op221;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [13:0] x_3_fu_1010_p2;
reg   [13:0] x_3_reg_2001;
wire   [0:0] or_ln1230_fu_1025_p2;
wire   [0:0] icmp_ln906_fu_1035_p2;
wire    ap_block_state7_pp1_stage0_iter0;
wire    io_acc_block_signal_op246;
reg    ap_block_state9_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [13:0] x_fu_1040_p2;
reg   [13:0] x_reg_2014;
wire   [0:0] or_ln920_fu_1055_p2;
wire   [0:0] icmp_ln849_fu_1072_p2;
wire    ap_CS_fsm_state27;
wire   [12:0] add_ln867_fu_1085_p2;
reg   [12:0] add_ln867_reg_2028;
wire   [0:0] icmp_ln867_fu_1090_p2;
reg   [0:0] icmp_ln867_reg_2034;
wire   [0:0] icmp_ln869_fu_1096_p2;
reg   [0:0] icmp_ln869_reg_2039;
wire   [0:0] icmp_ln883_fu_1102_p2;
wire   [0:0] icmp_ln883_1_fu_1118_p2;
wire   [0:0] icmp_ln883_2_fu_1124_p2;
wire   [0:0] icmp_ln883_3_fu_1140_p2;
wire   [0:0] icmp_ln883_4_fu_1146_p2;
wire   [0:0] icmp_ln883_5_fu_1152_p2;
wire   [0:0] icmp_ln883_6_fu_1158_p2;
wire   [0:0] icmp_ln852_fu_1164_p2;
wire    ap_CS_fsm_state28;
wire   [10:0] y_1_fu_1169_p2;
reg   [10:0] y_1_reg_2083;
wire   [0:0] icmp_ln700_fu_1175_p2;
wire   [10:0] y_fu_1180_p2;
reg   [10:0] y_reg_2092;
wire   [0:0] icmp_ln860_fu_1190_p2;
wire    ap_block_state29_pp2_stage0_iter0;
wire    io_acc_block_signal_op396;
reg    ap_block_state37_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [11:0] x_2_fu_1195_p2;
reg   [11:0] x_2_reg_2101;
wire   [0:0] or_ln867_fu_1206_p2;
wire   [0:0] or_ln869_fu_1216_p2;
wire   [0:0] or_ln883_fu_1221_p2;
wire   [0:0] or_ln883_1_fu_1226_p2;
wire   [0:0] or_ln883_2_fu_1231_p2;
wire   [0:0] or_ln883_3_fu_1236_p2;
wire   [0:0] or_ln883_4_fu_1241_p2;
wire   [0:0] or_ln883_5_fu_1246_p2;
wire   [0:0] or_ln883_6_fu_1251_p2;
wire   [0:0] or_ln883_7_fu_1256_p2;
wire   [0:0] icmp_ln697_fu_1447_p2;
wire    ap_CS_fsm_state55;
wire   [12:0] add_ln715_fu_1460_p2;
reg   [12:0] add_ln715_reg_2151;
wire   [0:0] icmp_ln715_fu_1465_p2;
reg   [0:0] icmp_ln715_reg_2157;
wire   [0:0] icmp_ln717_fu_1471_p2;
reg   [0:0] icmp_ln717_reg_2162;
wire   [0:0] icmp_ln734_fu_1477_p2;
wire   [0:0] icmp_ln734_1_fu_1493_p2;
wire   [0:0] icmp_ln734_2_fu_1499_p2;
wire   [0:0] icmp_ln734_3_fu_1515_p2;
wire   [0:0] icmp_ln734_4_fu_1521_p2;
wire   [0:0] icmp_ln734_5_fu_1527_p2;
wire   [0:0] icmp_ln734_6_fu_1533_p2;
wire   [0:0] icmp_ln708_fu_1543_p2;
wire    ap_block_state56_pp3_stage0_iter0;
wire    io_acc_block_signal_op518;
reg    ap_block_state64_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [11:0] x_1_fu_1548_p2;
reg   [11:0] x_1_reg_2206;
wire   [0:0] or_ln715_fu_1559_p2;
wire   [0:0] or_ln717_fu_1569_p2;
wire   [0:0] or_ln734_fu_1574_p2;
wire   [0:0] or_ln734_1_fu_1579_p2;
wire   [0:0] or_ln734_2_fu_1584_p2;
wire   [0:0] or_ln734_3_fu_1589_p2;
wire   [0:0] or_ln734_4_fu_1594_p2;
wire   [0:0] or_ln734_5_fu_1599_p2;
wire   [0:0] or_ln734_6_fu_1604_p2;
wire   [0:0] or_ln734_7_fu_1609_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state7;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state29;
wire    io_acc_block_signal_op390;
reg    ap_predicate_op390_write_state36;
reg    ap_block_state36_pp2_stage7_iter0;
reg    ap_block_pp2_stage7_subdone;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state56;
wire    io_acc_block_signal_op512;
reg    ap_predicate_op512_write_state63;
reg    ap_block_state63_pp3_stage7_iter0;
reg    ap_block_pp3_stage7_subdone;
reg   [10:0] y27_0_i_i_reg_329;
wire    ap_CS_fsm_state6;
reg   [10:0] y18_0_i_i_reg_340;
wire    ap_CS_fsm_state10;
reg   [13:0] ap_phi_mux_x29_0_i_i_phi_fu_355_p4;
reg   [13:0] ap_phi_mux_x20_0_i_i_phi_fu_366_p4;
reg   [10:0] y6_0_i_i_reg_373;
wire    ap_CS_fsm_state38;
reg   [10:0] y_0_i_i_reg_384;
wire    ap_CS_fsm_state65;
reg   [11:0] ap_phi_mux_x11_0_i_i_phi_fu_399_p4;
reg   [11:0] ap_phi_mux_x_0_i_i_phi_fu_410_p4;
reg   [63:0] tmp_V_2_fu_270;
reg    ap_predicate_op360_read_state32;
wire    io_acc_block_signal_op365;
reg    ap_predicate_op365_write_state32;
reg    ap_block_state32_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
reg   [63:0] tmp_V_3_fu_274;
reg    ap_predicate_op355_read_state31;
wire    io_acc_block_signal_op358;
reg    ap_predicate_op358_write_state31;
reg    ap_block_state31_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
reg   [63:0] tmp_V_fu_278;
reg    ap_predicate_op482_read_state59;
wire    io_acc_block_signal_op487;
reg    ap_predicate_op487_write_state59;
reg    ap_block_state59_pp3_stage3_iter0;
reg    ap_block_pp3_stage3_11001;
reg   [63:0] tmp_V_1_fu_282;
reg    ap_predicate_op477_read_state58;
wire    io_acc_block_signal_op480;
reg    ap_predicate_op480_write_state58;
reg    ap_block_state58_pp3_stage2_iter0;
reg    ap_block_pp3_stage2_11001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_val_0_V_2_fu_1060_p1;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage1_01001;
reg    ap_block_pp2_stage2_01001;
wire   [7:0] tmp_val_0_V_10_fu_1276_p1;
reg    ap_block_pp2_stage3_01001;
wire    io_acc_block_signal_op371;
reg    ap_predicate_op371_write_state33;
reg    ap_block_state33_pp2_stage4_iter0;
reg    ap_block_pp2_stage4_01001;
wire    io_acc_block_signal_op377;
reg    ap_predicate_op377_write_state34;
reg    ap_block_state34_pp2_stage5_iter0;
reg    ap_block_pp2_stage5_01001;
wire    io_acc_block_signal_op384;
reg    ap_predicate_op384_write_state35;
reg    ap_block_state35_pp2_stage6_iter0;
reg    ap_block_pp2_stage6_01001;
reg    ap_block_pp2_stage7_01001;
reg    ap_block_pp2_stage0_01001;
wire   [7:0] tmp_val_0_V_fu_1614_p1;
reg    ap_block_pp3_stage1_01001;
reg    ap_block_pp3_stage2_01001;
reg    ap_block_pp3_stage3_01001;
wire    io_acc_block_signal_op493;
reg    ap_predicate_op493_write_state60;
reg    ap_block_state60_pp3_stage4_iter0;
reg    ap_block_pp3_stage4_01001;
wire    io_acc_block_signal_op499;
reg    ap_predicate_op499_write_state61;
reg    ap_block_state61_pp3_stage5_iter0;
reg    ap_block_pp3_stage5_01001;
wire    io_acc_block_signal_op506;
reg    ap_predicate_op506_write_state62;
reg    ap_block_state62_pp3_stage6_iter0;
reg    ap_block_pp3_stage6_01001;
reg    ap_block_pp3_stage7_01001;
reg    ap_block_pp3_stage0_01001;
wire   [7:0] tmp_val_1_V_15_fu_1358_p1;
wire   [7:0] tmp_val_1_V_9_fu_1711_p1;
wire   [7:0] tmp_val_2_V_17_fu_1030_p1;
wire   [7:0] tmp_val_2_V_6_fu_1261_p1;
wire   [7:0] tmp_val_2_V_3_fu_1629_p1;
reg    ap_block_pp2_stage4_11001;
reg    ap_block_pp2_stage5_11001;
reg    ap_block_pp2_stage6_11001;
reg    ap_block_pp2_stage7_11001;
reg    ap_block_pp3_stage4_11001;
reg    ap_block_pp3_stage5_11001;
reg    ap_block_pp3_stage6_11001;
reg    ap_block_pp3_stage7_11001;
wire   [0:0] grp_fu_417_p3;
wire   [7:0] trunc_ln133_fu_547_p1;
wire   [7:0] add_ln418_fu_551_p2;
wire   [6:0] tmp_fu_557_p4;
wire   [7:0] add_ln459_fu_573_p2;
wire   [6:0] tmp_1_fu_579_p4;
wire   [7:0] add_ln514_fu_595_p2;
wire   [6:0] tmp_2_fu_601_p4;
wire   [7:0] add_ln571_fu_617_p2;
wire   [6:0] tmp_3_fu_623_p4;
wire   [7:0] add_ln688_fu_651_p2;
wire   [6:0] tmp_4_fu_657_p4;
wire   [7:0] add_ln740_fu_673_p2;
wire   [6:0] tmp_7_fu_679_p4;
wire   [7:0] add_ln790_fu_695_p2;
wire   [6:0] tmp_8_fu_701_p4;
wire   [7:0] add_ln889_fu_723_p2;
wire   [6:0] tmp_11_fu_729_p4;
wire   [7:0] add_ln926_fu_745_p2;
wire   [6:0] tmp_13_fu_751_p4;
wire   [7:0] add_ln1123_fu_791_p2;
wire   [6:0] tmp_14_fu_797_p4;
wire   [16:0] zext_ln1203_fu_825_p1;
wire   [16:0] add_ln1203_fu_829_p2;
wire   [13:0] add_ln1230_fu_845_p2;
wire   [16:0] zext_ln893_fu_855_p1;
wire   [16:0] add_ln893_fu_859_p2;
wire   [13:0] add_ln920_fu_875_p2;
wire   [16:0] zext_ln844_fu_885_p1;
wire   [16:0] add_ln844_fu_889_p2;
wire   [13:0] add_ln845_fu_905_p2;
wire   [29:0] mul_ln845_fu_1793_p2;
wire   [13:0] grp_fu_924_p0;
wire   [2:0] grp_fu_924_p1;
wire   [16:0] zext_ln692_fu_934_p1;
wire   [16:0] add_ln692_fu_938_p2;
wire   [13:0] add_ln693_fu_954_p2;
wire   [29:0] mul_ln693_fu_1800_p2;
wire   [13:0] grp_fu_973_p0;
wire   [2:0] grp_fu_973_p1;
wire   [14:0] zext_ln1216_fu_1016_p1;
wire   [0:0] icmp_ln1230_fu_1020_p2;
wire   [14:0] zext_ln906_fu_1046_p1;
wire   [0:0] icmp_ln920_fu_1050_p2;
wire   [1:0] grp_fu_924_p2;
wire   [3:0] zext_ln848_fu_1069_p1;
wire   [1:0] trunc_ln846_fu_1065_p1;
wire   [3:0] remainPix_3_fu_1077_p3;
wire   [2:0] tmp_9_fu_1108_p4;
wire   [1:0] tmp_10_fu_1130_p4;
wire   [12:0] zext_ln860_fu_1186_p1;
wire   [0:0] icmp_ln867_1_fu_1201_p2;
wire   [0:0] icmp_ln869_1_fu_1211_p2;
wire   [1:0] grp_fu_973_p2;
wire   [3:0] zext_ln696_fu_1444_p1;
wire   [1:0] trunc_ln694_fu_1440_p1;
wire   [3:0] remainPix_1_fu_1452_p3;
wire   [2:0] tmp_5_fu_1483_p4;
wire   [1:0] tmp_6_fu_1505_p4;
wire   [12:0] zext_ln708_fu_1539_p1;
wire   [0:0] icmp_ln715_1_fu_1554_p2;
wire   [0:0] icmp_ln717_1_fu_1564_p2;
wire   [15:0] mul_ln845_fu_1793_p0;
wire   [13:0] mul_ln845_fu_1793_p1;
wire   [15:0] mul_ln693_fu_1800_p0;
wire   [13:0] mul_ln693_fu_1800_p1;
reg    grp_fu_924_ap_start;
wire    grp_fu_924_ap_done;
reg    grp_fu_924_ce;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
reg    grp_fu_973_ap_start;
wire    grp_fu_973_ap_done;
reg    grp_fu_973_ce;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
reg   [60:0] ap_NS_fsm;
reg    ap_block_pp2_stage1_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_block_pp2_stage3_subdone;
reg    ap_block_pp2_stage4_subdone;
reg    ap_block_pp2_stage5_subdone;
reg    ap_block_pp2_stage6_subdone;
reg    ap_block_pp3_stage1_subdone;
reg    ap_block_pp3_stage2_subdone;
reg    ap_block_pp3_stage3_subdone;
reg    ap_block_pp3_stage4_subdone;
reg    ap_block_pp3_stage5_subdone;
reg    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [29:0] mul_ln693_fu_1800_p10;
wire   [29:0] mul_ln845_fu_1793_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 61'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

Zynq_proc_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_cud #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
v_frmbuf_rd_urem_cud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_924_ap_start),
    .done(grp_fu_924_ap_done),
    .din0(grp_fu_924_p0),
    .din1(grp_fu_924_p1),
    .ce(grp_fu_924_ce),
    .dout(grp_fu_924_p2)
);

Zynq_proc_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_cud #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
v_frmbuf_rd_urem_cud_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_973_ap_start),
    .done(grp_fu_973_ap_done),
    .din0(grp_fu_973_p0),
    .din1(grp_fu_973_p1),
    .ce(grp_fu_973_ce),
    .dout(grp_fu_973_p2)
);

Zynq_proc_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
v_frmbuf_rd_mul_mdEe_U17(
    .din0(mul_ln845_fu_1793_p0),
    .din1(mul_ln845_fu_1793_p1),
    .dout(mul_ln845_fu_1793_p2)
);

Zynq_proc_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
v_frmbuf_rd_mul_mdEe_U18(
    .din0(mul_ln693_fu_1800_p0),
    .din1(mul_ln693_fu_1800_p1),
    .dout(mul_ln693_fu_1800_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln418_fu_567_p2 == 1'd1) | ((icmp_ln459_fu_589_p2 == 1'd1) | ((icmp_ln514_fu_611_p2 == 1'd1) | ((icmp_ln571_fu_633_p2 == 1'd1) | ((icmp_ln614_fu_639_p2 == 1'd1) | ((icmp_ln651_fu_645_p2 == 1'd1) | ((((((icmp_ln700_fu_1175_p2 == 1'd1) & (icmp_ln688_fu_667_p2 == 1'd1)) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln852_fu_1164_p2 == 1'd1))) | ((icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd1))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd1))))))))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln1209_fu_983_p2 == 1'd0) & (icmp_ln1161_fu_813_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1199_fu_819_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln1209_fu_983_p2 == 1'd0) & (icmp_ln1161_fu_813_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1199_fu_819_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state7) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln899_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln899_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp_ln852_fu_1164_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((icmp_ln852_fu_1164_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state56) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln700_fu_1175_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((icmp_ln700_fu_1175_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln860_reg_2097 == 1'd1))) begin
        x11_0_i_i_reg_395 <= x_2_reg_2101;
    end else if (((icmp_ln852_fu_1164_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
        x11_0_i_i_reg_395 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x20_0_i_i_reg_362 <= x_reg_2014;
    end else if (((icmp_ln899_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
        x20_0_i_i_reg_362 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x29_0_i_i_reg_351 <= x_3_reg_2001;
    end else if (((icmp_ln1209_fu_983_p2 == 1'd0) & (icmp_ln1161_fu_813_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1199_fu_819_p2 == 1'd1))) begin
        x29_0_i_i_reg_351 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln708_reg_2202 == 1'd1))) begin
        x_0_i_i_reg_406 <= x_1_reg_2206;
    end else if (((icmp_ln700_fu_1175_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
        x_0_i_i_reg_406 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        y18_0_i_i_reg_340 <= y_2_reg_1992;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
        y18_0_i_i_reg_340 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y27_0_i_i_reg_329 <= y_3_reg_1983;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln1161_fu_813_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1199_fu_819_p2 == 1'd1))) begin
        y27_0_i_i_reg_329 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        y6_0_i_i_reg_373 <= y_1_reg_2083;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        y6_0_i_i_reg_373 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        y_0_i_i_reg_384 <= y_reg_2092;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        y_0_i_i_reg_384 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        add_ln715_reg_2151 <= add_ln715_fu_1460_p2;
        icmp_ln715_reg_2157 <= icmp_ln715_fu_1465_p2;
        icmp_ln717_reg_2162 <= icmp_ln717_fu_1471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln867_reg_2028 <= add_ln867_fu_1085_p2;
        icmp_ln867_reg_2034 <= icmp_ln867_fu_1090_p2;
        icmp_ln869_reg_2039 <= icmp_ln869_fu_1096_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1216_reg_1997 <= icmp_ln1216_fu_1005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln708_reg_2202 <= icmp_ln708_fu_1543_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln860_reg_2097 <= icmp_ln860_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln906_reg_2010 <= icmp_ln906_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1216_fu_1005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln1230_reg_2006 <= or_ln1230_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln708_fu_1543_p2 == 1'd1))) begin
        or_ln715_reg_2211 <= or_ln715_fu_1559_p2;
        or_ln717_reg_2215 <= or_ln717_fu_1569_p2;
        or_ln734_1_reg_2223 <= or_ln734_1_fu_1579_p2;
        or_ln734_2_reg_2227 <= or_ln734_2_fu_1584_p2;
        or_ln734_3_reg_2231 <= or_ln734_3_fu_1589_p2;
        or_ln734_4_reg_2235 <= or_ln734_4_fu_1594_p2;
        or_ln734_5_reg_2239 <= or_ln734_5_fu_1599_p2;
        or_ln734_6_reg_2243 <= or_ln734_6_fu_1604_p2;
        or_ln734_7_reg_2247 <= or_ln734_7_fu_1609_p2;
        or_ln734_reg_2219 <= or_ln734_fu_1574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln860_fu_1190_p2 == 1'd1))) begin
        or_ln867_reg_2106 <= or_ln867_fu_1206_p2;
        or_ln869_reg_2110 <= or_ln869_fu_1216_p2;
        or_ln883_1_reg_2118 <= or_ln883_1_fu_1226_p2;
        or_ln883_2_reg_2122 <= or_ln883_2_fu_1231_p2;
        or_ln883_3_reg_2126 <= or_ln883_3_fu_1236_p2;
        or_ln883_4_reg_2130 <= or_ln883_4_fu_1241_p2;
        or_ln883_5_reg_2134 <= or_ln883_5_fu_1246_p2;
        or_ln883_6_reg_2138 <= or_ln883_6_fu_1251_p2;
        or_ln883_7_reg_2142 <= or_ln883_7_fu_1256_p2;
        or_ln883_reg_2114 <= or_ln883_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln906_fu_1035_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        or_ln920_reg_2019 <= or_ln920_fu_1055_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln708_reg_2202 == 1'd1)))) begin
        reg_516 <= {{bytes_plane0_V_V_dout[55:48]}};
        reg_522 <= {{bytes_plane0_V_V_dout[47:40]}};
        reg_529 <= {{bytes_plane0_V_V_dout[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln708_reg_2202 == 1'd1)))) begin
        reg_536 <= {{bytes_plane0_V_V_dout[31:24]}};
        reg_542 <= {{bytes_plane0_V_V_dout[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln1161_fu_813_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1199_fu_819_p2 == 1'd1))) begin
        sext_ln1230_reg_1901 <= sext_ln1230_fu_851_p1;
        trunc_ln1203_1_reg_1891 <= {{add_ln1203_fu_829_p2[16:3]}};
        xor_ln1206_reg_1896 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
        sext_ln920_reg_1916 <= sext_ln920_fu_881_p1;
        trunc_ln893_1_reg_1906 <= {{add_ln893_fu_859_p2[16:3]}};
        xor_ln896_reg_1911 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln715_reg_2211 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1) & (1'b0 == ap_block_pp3_stage2_11001))) begin
        tmp_V_1_fu_282 <= bytes_plane0_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln869_reg_2110 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1))) begin
        tmp_V_2_fu_270 <= bytes_plane0_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln867_reg_2106 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        tmp_V_3_fu_274 <= bytes_plane0_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln717_reg_2215 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1) & (1'b0 == ap_block_pp3_stage3_11001))) begin
        tmp_V_fu_278 <= bytes_plane0_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
        trunc_ln1_reg_1967 <= {{mul_ln693_fu_1800_p2[28:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
        trunc_ln4_reg_1938 <= {{mul_ln845_fu_1793_p2[28:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        x_1_reg_2206 <= x_1_fu_1548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_2_reg_2101 <= x_2_fu_1195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_3_reg_2001 <= x_3_fu_1010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        x_reg_2014 <= x_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
        y_1_reg_2083 <= y_1_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
        y_2_reg_1992 <= y_2_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1161_fu_813_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1199_fu_819_p2 == 1'd1))) begin
        y_3_reg_1983 <= y_3_fu_988_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
        y_reg_2092 <= y_fu_1180_p2;
    end
end

always @ (*) begin
    if ((icmp_ln1216_fu_1005_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln906_fu_1035_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln860_fu_1190_p2 == 1'd0)) begin
        ap_condition_pp2_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln708_fu_1543_p2 == 1'd0)) begin
        ap_condition_pp3_exit_iter0_state56 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state56 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln418_fu_567_p2 == 1'd1) | ((icmp_ln459_fu_589_p2 == 1'd1) | ((icmp_ln514_fu_611_p2 == 1'd1) | ((icmp_ln571_fu_633_p2 == 1'd1) | ((icmp_ln614_fu_639_p2 == 1'd1) | ((icmp_ln651_fu_645_p2 == 1'd1) | ((((((icmp_ln700_fu_1175_p2 == 1'd1) & (icmp_ln688_fu_667_p2 == 1'd1)) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln852_fu_1164_p2 == 1'd1))) | ((icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd1))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd1))))))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln860_reg_2097 == 1'd1))) begin
        ap_phi_mux_x11_0_i_i_phi_fu_399_p4 = x_2_reg_2101;
    end else begin
        ap_phi_mux_x11_0_i_i_phi_fu_399_p4 = x11_0_i_i_reg_395;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_x20_0_i_i_phi_fu_366_p4 = x_reg_2014;
    end else begin
        ap_phi_mux_x20_0_i_i_phi_fu_366_p4 = x20_0_i_i_reg_362;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_x29_0_i_i_phi_fu_355_p4 = x_3_reg_2001;
    end else begin
        ap_phi_mux_x29_0_i_i_phi_fu_355_p4 = x29_0_i_i_reg_351;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln708_reg_2202 == 1'd1))) begin
        ap_phi_mux_x_0_i_i_phi_fu_410_p4 = x_1_reg_2206;
    end else begin
        ap_phi_mux_x_0_i_i_phi_fu_410_p4 = x_0_i_i_reg_406;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln418_fu_567_p2 == 1'd1) | ((icmp_ln459_fu_589_p2 == 1'd1) | ((icmp_ln514_fu_611_p2 == 1'd1) | ((icmp_ln571_fu_633_p2 == 1'd1) | ((icmp_ln614_fu_639_p2 == 1'd1) | ((icmp_ln651_fu_645_p2 == 1'd1) | ((((((icmp_ln700_fu_1175_p2 == 1'd1) & (icmp_ln688_fu_667_p2 == 1'd1)) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln852_fu_1164_p2 == 1'd1))) | ((icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd1))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd1))))))))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln906_reg_2010 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (or_ln869_reg_2110 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (or_ln867_reg_2106 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln717_reg_2215 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln715_reg_2211 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln708_reg_2202 == 1'd1) & (1'b0 == ap_block_pp3_stage1)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_empty_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_predicate_op360_read_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op355_read_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln860_reg_2097 == 1'd1)) | ((ap_predicate_op482_read_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op477_read_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln708_reg_2202 == 1'd1)))) begin
        bytes_plane0_V_V_read = 1'b1;
    end else begin
        bytes_plane0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
        grp_fu_924_ap_start = 1'b1;
    end else begin
        grp_fu_924_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_924_ce = 1'b1;
    end else begin
        grp_fu_924_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
        grp_fu_973_ap_start = 1'b1;
    end else begin
        grp_fu_973_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        grp_fu_973_ce = 1'b1;
    end else begin
        grp_fu_973_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln734_7_reg_2247 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln906_reg_2010 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_6_reg_2138 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_5_reg_2134 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_4_reg_2130 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_3_reg_2126 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (or_ln883_2_reg_2122 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (or_ln883_1_reg_2118 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (or_ln883_reg_2114 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_6_reg_2243 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_5_reg_2239 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_4_reg_2235 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_3_reg_2231 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln734_2_reg_2227 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln734_1_reg_2223 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln734_reg_2219 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1) & (1'b0 == ap_block_pp3_stage1)))) begin
        img_V_val_0_V_blk_n = img_V_val_0_V_full_n;
    end else begin
        img_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001) & (or_ln734_7_reg_2247 == 1'd1))) begin
        img_V_val_0_V_din = {{tmp_V_fu_278[47:40]}};
    end else if (((ap_predicate_op512_write_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_0_V_din = {{tmp_V_fu_278[23:16]}};
    end else if (((ap_predicate_op506_write_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_0_V_din = {{tmp_V_1_fu_282[63:56]}};
    end else if (((ap_predicate_op499_write_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_0_V_din = {{tmp_V_1_fu_282[39:32]}};
    end else if (((ap_predicate_op493_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_0_V_din = {{tmp_V_1_fu_282[15:8]}};
    end else if (((ap_predicate_op480_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_01001))) begin
        img_V_val_0_V_din = reg_536;
    end else if (((ap_predicate_op470_write_state57 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_fu_1614_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_0_V_din = {{tmp_V_2_fu_270[63:56]}};
    end else if (((ap_predicate_op390_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_0_V_din = {{tmp_V_2_fu_270[39:32]}};
    end else if (((ap_predicate_op384_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_0_V_din = {{tmp_V_2_fu_270[15:8]}};
    end else if (((ap_predicate_op377_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_0_V_din = {{tmp_V_3_fu_274[55:48]}};
    end else if (((ap_predicate_op371_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_0_V_din = {{tmp_V_3_fu_274[31:24]}};
    end else if (((ap_predicate_op365_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_10_fu_1276_p1;
    end else if (((ap_predicate_op358_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_0_V_din = reg_522;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_0_V_din = reg_529;
    end else if (((icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_2_fu_1060_p1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op487_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001)))) begin
        img_V_val_0_V_din = reg_516;
    end else if ((((icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((ap_predicate_op348_write_state30 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)))) begin
        img_V_val_0_V_din = {{bytes_plane0_V_V_dout[23:16]}};
    end else begin
        img_V_val_0_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln734_7_reg_2247 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op390_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op384_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op377_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op371_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_predicate_op365_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op358_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op348_write_state30 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_predicate_op512_write_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op506_write_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op499_write_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op493_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op487_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op480_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((ap_predicate_op470_write_state57 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        img_V_val_0_V_write = 1'b1;
    end else begin
        img_V_val_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln734_7_reg_2247 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln906_reg_2010 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_6_reg_2138 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_5_reg_2134 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_4_reg_2130 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_3_reg_2126 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (or_ln883_2_reg_2122 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (or_ln883_1_reg_2118 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (or_ln883_reg_2114 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_6_reg_2243 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_5_reg_2239 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_4_reg_2235 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_3_reg_2231 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln734_2_reg_2227 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln734_1_reg_2223 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln734_reg_2219 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1) & (1'b0 == ap_block_pp3_stage1)))) begin
        img_V_val_1_V_blk_n = img_V_val_1_V_full_n;
    end else begin
        img_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001) & (or_ln734_7_reg_2247 == 1'd1))) begin
        img_V_val_1_V_din = {{tmp_V_fu_278[55:48]}};
    end else if (((ap_predicate_op512_write_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_1_V_din = {{tmp_V_fu_278[31:24]}};
    end else if (((ap_predicate_op506_write_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_9_fu_1711_p1;
    end else if (((ap_predicate_op499_write_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_1_V_din = {{tmp_V_1_fu_282[47:40]}};
    end else if (((ap_predicate_op493_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_1_V_din = {{tmp_V_1_fu_282[23:16]}};
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_1_V_din = {{tmp_V_2_fu_270[55:48]}};
    end else if (((ap_predicate_op390_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_1_V_din = {{tmp_V_2_fu_270[31:24]}};
    end else if (((ap_predicate_op384_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_15_fu_1358_p1;
    end else if (((ap_predicate_op377_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_1_V_din = {{tmp_V_3_fu_274[47:40]}};
    end else if (((ap_predicate_op371_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_1_V_din = {{tmp_V_3_fu_274[23:16]}};
    end else if ((((ap_predicate_op365_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)) | ((ap_predicate_op487_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001)))) begin
        img_V_val_1_V_din = reg_542;
    end else if ((((ap_predicate_op358_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_01001)) | ((ap_predicate_op480_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_01001)))) begin
        img_V_val_1_V_din = reg_529;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1) & (1'b0 == ap_block_pp1_stage0_01001)))) begin
        img_V_val_1_V_din = reg_522;
    end else if ((((icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)) | ((icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)) | ((ap_predicate_op348_write_state30 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)) | ((ap_predicate_op470_write_state57 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001)))) begin
        img_V_val_1_V_din = {{bytes_plane0_V_V_dout[15:8]}};
    end else begin
        img_V_val_1_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln734_7_reg_2247 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op390_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op384_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op377_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op371_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_predicate_op365_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op358_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op348_write_state30 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_predicate_op512_write_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op506_write_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op499_write_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op493_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op487_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op480_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((ap_predicate_op470_write_state57 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        img_V_val_1_V_write = 1'b1;
    end else begin
        img_V_val_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln734_7_reg_2247 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln906_reg_2010 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_6_reg_2138 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_5_reg_2134 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_4_reg_2130 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (or_ln883_3_reg_2126 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (or_ln883_2_reg_2122 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (or_ln883_1_reg_2118 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (or_ln883_reg_2114 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1)) | ((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_6_reg_2243 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage6) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_5_reg_2239 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_4_reg_2235 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (or_ln734_3_reg_2231 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3) & (or_ln734_2_reg_2227 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2) & (or_ln734_1_reg_2223 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (or_ln734_reg_2219 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1) & (1'b0 == ap_block_pp3_stage1)))) begin
        img_V_val_2_V_blk_n = img_V_val_2_V_full_n;
    end else begin
        img_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001) & (or_ln734_7_reg_2247 == 1'd1))) begin
        img_V_val_2_V_din = {{tmp_V_fu_278[63:56]}};
    end else if (((ap_predicate_op512_write_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_01001))) begin
        img_V_val_2_V_din = {{tmp_V_fu_278[39:32]}};
    end else if (((ap_predicate_op506_write_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_01001))) begin
        img_V_val_2_V_din = {{tmp_V_fu_278[15:8]}};
    end else if (((ap_predicate_op499_write_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_01001))) begin
        img_V_val_2_V_din = {{tmp_V_1_fu_282[55:48]}};
    end else if (((ap_predicate_op493_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_01001))) begin
        img_V_val_2_V_din = {{tmp_V_1_fu_282[31:24]}};
    end else if (((ap_predicate_op487_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_01001))) begin
        img_V_val_2_V_din = tmp_val_2_V_3_fu_1629_p1;
    end else if (((ap_predicate_op480_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_01001))) begin
        img_V_val_2_V_din = reg_522;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_2_V_din = {{tmp_V_2_fu_270[47:40]}};
    end else if (((ap_predicate_op390_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_2_V_din = {{tmp_V_2_fu_270[23:16]}};
    end else if (((ap_predicate_op384_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_2_V_din = {{tmp_V_3_fu_274[63:56]}};
    end else if (((ap_predicate_op377_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_2_V_din = {{tmp_V_3_fu_274[39:32]}};
    end else if (((ap_predicate_op371_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_2_V_din = {{tmp_V_3_fu_274[15:8]}};
    end else if (((ap_predicate_op358_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_2_V_din = reg_536;
    end else if (((ap_predicate_op348_write_state30 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_2_V_din = tmp_val_2_V_6_fu_1261_p1;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1) & (1'b0 == ap_block_pp1_stage0_01001)) | ((ap_predicate_op365_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)))) begin
        img_V_val_2_V_din = reg_516;
    end else if ((((icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)) | ((ap_predicate_op470_write_state57 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_01001)))) begin
        img_V_val_2_V_din = {{bytes_plane0_V_V_dout[23:16]}};
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        img_V_val_2_V_din = reg_529;
    end else if (((icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        img_V_val_2_V_din = tmp_val_2_V_17_fu_1030_p1;
    end else begin
        img_V_val_2_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln1230_reg_2006 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln920_reg_2019 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (or_ln883_7_reg_2142 == 1'd1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (or_ln734_7_reg_2247 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1216_reg_1997 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln906_reg_2010 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op390_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op384_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op377_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op371_write_state33 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_predicate_op365_write_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_predicate_op358_write_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_predicate_op348_write_state30 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_predicate_op512_write_state63 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_11001)) | ((ap_predicate_op506_write_state62 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_11001)) | ((ap_predicate_op499_write_state61 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_11001)) | ((ap_predicate_op493_write_state60 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_11001)) | ((ap_predicate_op487_write_state59 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_11001)) | ((ap_predicate_op480_write_state58 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)) | ((ap_predicate_op470_write_state57 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        img_V_val_2_V_write = 1'b1;
    end else begin
        img_V_val_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln131_loc_blk_n = mul_ln131_loc_empty_n;
    end else begin
        mul_ln131_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln131_loc_read = 1'b1;
    end else begin
        mul_ln131_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln790_fu_711_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln840_fu_717_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & ((icmp_ln418_fu_567_p2 == 1'd1) | ((icmp_ln459_fu_589_p2 == 1'd1) | ((icmp_ln514_fu_611_p2 == 1'd1) | ((icmp_ln571_fu_633_p2 == 1'd1) | ((icmp_ln614_fu_639_p2 == 1'd1) | ((icmp_ln651_fu_645_p2 == 1'd1) | (((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd1)) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd1))))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (((((((((((icmp_ln899_fu_994_p2 == 1'd1) & (icmp_ln889_fu_739_p2 == 1'd1)) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln1209_fu_983_p2 == 1'd1))) | ((icmp_ln1199_fu_819_p2 == 1'd0) & (icmp_ln889_fu_739_p2 == 1'd0))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln1161_fu_813_p2 == 1'd1))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln1123_fu_807_p2 == 1'd1))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln1087_fu_785_p2 == 1'd1))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln1044_fu_779_p2 == 1'd1))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln1001_fu_773_p2 == 1'd1))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln963_fu_767_p2 == 1'd1))) | ((icmp_ln889_fu_739_p2 == 1'd0) & (icmp_ln926_fu_761_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln899_fu_994_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln889_fu_739_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1216_fu_1005_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1216_fu_1005_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln906_fu_1035_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln906_fu_1035_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln418_fu_567_p2 == 1'd1) | ((icmp_ln459_fu_589_p2 == 1'd1) | ((icmp_ln514_fu_611_p2 == 1'd1) | ((icmp_ln571_fu_633_p2 == 1'd1) | ((icmp_ln614_fu_639_p2 == 1'd1) | ((icmp_ln651_fu_645_p2 == 1'd1) | ((((((icmp_ln700_fu_1175_p2 == 1'd1) & (icmp_ln688_fu_667_p2 == 1'd1)) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln852_fu_1164_p2 == 1'd1))) | ((icmp_ln840_fu_717_p2 == 1'd0) & (icmp_ln688_fu_667_p2 == 1'd0))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln790_fu_711_p2 == 1'd1))) | ((icmp_ln688_fu_667_p2 == 1'd0) & (icmp_ln740_fu_689_p2 == 1'd1))))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln700_fu_1175_p2 == 1'd0) & (icmp_ln651_fu_645_p2 == 1'd0) & (icmp_ln614_fu_639_p2 == 1'd0) & (icmp_ln571_fu_633_p2 == 1'd0) & (icmp_ln514_fu_611_p2 == 1'd0) & (icmp_ln459_fu_589_p2 == 1'd0) & (icmp_ln418_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln688_fu_667_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln860_fu_1190_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln860_fu_1190_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln708_fu_1543_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln708_fu_1543_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1123_fu_791_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd243));

assign add_ln1203_fu_829_p2 = (17'd7 + zext_ln1203_fu_825_p1);

assign add_ln1230_fu_845_p2 = ($signed(14'd16383) + $signed(trunc_ln1203_1_fu_835_p4));

assign add_ln418_fu_551_p2 = ($signed(8'd238) + $signed(trunc_ln133_fu_547_p1));

assign add_ln459_fu_573_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd234));

assign add_ln514_fu_595_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd224));

assign add_ln571_fu_617_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd219));

assign add_ln688_fu_651_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd236));

assign add_ln692_fu_938_p2 = (17'd7 + zext_ln692_fu_934_p1);

assign add_ln693_fu_954_p2 = (14'd2 + trunc_ln_fu_944_p4);

assign add_ln715_fu_1460_p2 = ($signed(13'd8191) + $signed(trunc_ln1_reg_1967));

assign add_ln740_fu_673_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd226));

assign add_ln790_fu_695_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd221));

assign add_ln844_fu_889_p2 = (17'd7 + zext_ln844_fu_885_p1);

assign add_ln845_fu_905_p2 = (14'd2 + trunc_ln3_fu_895_p4);

assign add_ln867_fu_1085_p2 = ($signed(13'd8191) + $signed(trunc_ln4_reg_1938));

assign add_ln889_fu_723_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd246));

assign add_ln893_fu_859_p2 = (17'd7 + zext_ln893_fu_855_p1);

assign add_ln920_fu_875_p2 = ($signed(14'd16383) + $signed(trunc_ln893_1_fu_865_p4));

assign add_ln926_fu_745_p2 = ($signed(trunc_ln133_fu_547_p1) + $signed(8'd241));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd60];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((io_acc_block_signal_op221 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln1230_reg_2006 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((io_acc_block_signal_op221 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln1230_reg_2006 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((io_acc_block_signal_op221 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln1230_reg_2006 == 1'd1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op217 == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op217 == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op217 == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((io_acc_block_signal_op246 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln920_reg_2019 == 1'd1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((io_acc_block_signal_op246 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln920_reg_2019 == 1'd1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((io_acc_block_signal_op246 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln920_reg_2019 == 1'd1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((io_acc_block_signal_op242 == 1'b0) & (icmp_ln906_reg_2010 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln906_reg_2010 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((io_acc_block_signal_op242 == 1'b0) & (icmp_ln906_reg_2010 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln906_reg_2010 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((io_acc_block_signal_op242 == 1'b0) & (icmp_ln906_reg_2010 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln906_reg_2010 == 1'd0))));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((io_acc_block_signal_op396 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln883_7_reg_2142 == 1'd1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((io_acc_block_signal_op396 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln883_7_reg_2142 == 1'd1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((io_acc_block_signal_op396 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (or_ln883_7_reg_2142 == 1'd1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op348_write_state30 == 1'b1) & (io_acc_block_signal_op348 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln860_reg_2097 == 1'd1))));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op348_write_state30 == 1'b1) & (io_acc_block_signal_op348 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln860_reg_2097 == 1'd1))));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op348_write_state30 == 1'b1) & (io_acc_block_signal_op348 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln860_reg_2097 == 1'd1))));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_01001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op355_read_state31 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op358_write_state31 == 1'b1) & (io_acc_block_signal_op358 == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op355_read_state31 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op358_write_state31 == 1'b1) & (io_acc_block_signal_op358 == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op355_read_state31 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op358_write_state31 == 1'b1) & (io_acc_block_signal_op358 == 1'b0))));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_01001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op365_write_state32 == 1'b1) & (io_acc_block_signal_op365 == 1'b0)) | ((ap_predicate_op360_read_state32 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op365_write_state32 == 1'b1) & (io_acc_block_signal_op365 == 1'b0)) | ((ap_predicate_op360_read_state32 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op365_write_state32 == 1'b1) & (io_acc_block_signal_op365 == 1'b0)) | ((ap_predicate_op360_read_state32 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0))));
end

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage4_01001 = ((ap_predicate_op371_write_state33 == 1'b1) & (io_acc_block_signal_op371 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_11001 = ((ap_predicate_op371_write_state33 == 1'b1) & (io_acc_block_signal_op371 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_subdone = ((ap_predicate_op371_write_state33 == 1'b1) & (io_acc_block_signal_op371 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage5_01001 = ((ap_predicate_op377_write_state34 == 1'b1) & (io_acc_block_signal_op377 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_11001 = ((ap_predicate_op377_write_state34 == 1'b1) & (io_acc_block_signal_op377 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_subdone = ((ap_predicate_op377_write_state34 == 1'b1) & (io_acc_block_signal_op377 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage6_01001 = ((ap_predicate_op384_write_state35 == 1'b1) & (io_acc_block_signal_op384 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage6_11001 = ((ap_predicate_op384_write_state35 == 1'b1) & (io_acc_block_signal_op384 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage6_subdone = ((ap_predicate_op384_write_state35 == 1'b1) & (io_acc_block_signal_op384 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage7_01001 = ((ap_predicate_op390_write_state36 == 1'b1) & (io_acc_block_signal_op390 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage7_11001 = ((ap_predicate_op390_write_state36 == 1'b1) & (io_acc_block_signal_op390 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage7_subdone = ((ap_predicate_op390_write_state36 == 1'b1) & (io_acc_block_signal_op390 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((io_acc_block_signal_op518 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (or_ln734_7_reg_2247 == 1'd1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((io_acc_block_signal_op518 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (or_ln734_7_reg_2247 == 1'd1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((io_acc_block_signal_op518 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (or_ln734_7_reg_2247 == 1'd1));
end

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage1_01001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op470_write_state57 == 1'b1) & (io_acc_block_signal_op470 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln708_reg_2202 == 1'd1))));
end

always @ (*) begin
    ap_block_pp3_stage1_11001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op470_write_state57 == 1'b1) & (io_acc_block_signal_op470 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln708_reg_2202 == 1'd1))));
end

always @ (*) begin
    ap_block_pp3_stage1_subdone = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op470_write_state57 == 1'b1) & (io_acc_block_signal_op470 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln708_reg_2202 == 1'd1))));
end

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage2_01001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op477_read_state58 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op480_write_state58 == 1'b1) & (io_acc_block_signal_op480 == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage2_11001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op477_read_state58 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op480_write_state58 == 1'b1) & (io_acc_block_signal_op480 == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage2_subdone = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op477_read_state58 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op480_write_state58 == 1'b1) & (io_acc_block_signal_op480 == 1'b0))));
end

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage3_01001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op482_read_state59 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op487_write_state59 == 1'b1) & (io_acc_block_signal_op487 == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage3_11001 = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op482_read_state59 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op487_write_state59 == 1'b1) & (io_acc_block_signal_op487 == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage3_subdone = ((ap_enable_reg_pp3_iter0 == 1'b1) & (((ap_predicate_op482_read_state59 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op487_write_state59 == 1'b1) & (io_acc_block_signal_op487 == 1'b0))));
end

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage4_01001 = ((ap_predicate_op493_write_state60 == 1'b1) & (io_acc_block_signal_op493 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage4_11001 = ((ap_predicate_op493_write_state60 == 1'b1) & (io_acc_block_signal_op493 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage4_subdone = ((ap_predicate_op493_write_state60 == 1'b1) & (io_acc_block_signal_op493 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage5_01001 = ((ap_predicate_op499_write_state61 == 1'b1) & (io_acc_block_signal_op499 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage5_11001 = ((ap_predicate_op499_write_state61 == 1'b1) & (io_acc_block_signal_op499 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage5_subdone = ((ap_predicate_op499_write_state61 == 1'b1) & (io_acc_block_signal_op499 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage6_01001 = ((ap_predicate_op506_write_state62 == 1'b1) & (io_acc_block_signal_op506 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage6_11001 = ((ap_predicate_op506_write_state62 == 1'b1) & (io_acc_block_signal_op506 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage6_subdone = ((ap_predicate_op506_write_state62 == 1'b1) & (io_acc_block_signal_op506 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage7_01001 = ((ap_predicate_op512_write_state63 == 1'b1) & (io_acc_block_signal_op512 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage7_11001 = ((ap_predicate_op512_write_state63 == 1'b1) & (io_acc_block_signal_op512 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage7_subdone = ((ap_predicate_op512_write_state63 == 1'b1) & (io_acc_block_signal_op512 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (mul_ln131_loc_empty_n == 1'b0));
end

assign ap_block_state29_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp2_stage1_iter0 = (((ap_predicate_op348_write_state30 == 1'b1) & (io_acc_block_signal_op348 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln860_reg_2097 == 1'd1)));
end

always @ (*) begin
    ap_block_state31_pp2_stage2_iter0 = (((ap_predicate_op355_read_state31 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op358_write_state31 == 1'b1) & (io_acc_block_signal_op358 == 1'b0)));
end

always @ (*) begin
    ap_block_state32_pp2_stage3_iter0 = (((ap_predicate_op365_write_state32 == 1'b1) & (io_acc_block_signal_op365 == 1'b0)) | ((ap_predicate_op360_read_state32 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state33_pp2_stage4_iter0 = ((ap_predicate_op371_write_state33 == 1'b1) & (io_acc_block_signal_op371 == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp2_stage5_iter0 = ((ap_predicate_op377_write_state34 == 1'b1) & (io_acc_block_signal_op377 == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp2_stage6_iter0 = ((ap_predicate_op384_write_state35 == 1'b1) & (io_acc_block_signal_op384 == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp2_stage7_iter0 = ((ap_predicate_op390_write_state36 == 1'b1) & (io_acc_block_signal_op390 == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp2_stage0_iter1 = ((io_acc_block_signal_op396 == 1'b0) & (or_ln883_7_reg_2142 == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = (((io_acc_block_signal_op217 == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln1216_reg_1997 == 1'd0)));
end

assign ap_block_state56_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state57_pp3_stage1_iter0 = (((ap_predicate_op470_write_state57 == 1'b1) & (io_acc_block_signal_op470 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln708_reg_2202 == 1'd1)));
end

always @ (*) begin
    ap_block_state58_pp3_stage2_iter0 = (((ap_predicate_op477_read_state58 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op480_write_state58 == 1'b1) & (io_acc_block_signal_op480 == 1'b0)));
end

always @ (*) begin
    ap_block_state59_pp3_stage3_iter0 = (((ap_predicate_op482_read_state59 == 1'b1) & (bytes_plane0_V_V_empty_n == 1'b0)) | ((ap_predicate_op487_write_state59 == 1'b1) & (io_acc_block_signal_op487 == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((io_acc_block_signal_op221 == 1'b0) & (or_ln1230_reg_2006 == 1'd1));
end

always @ (*) begin
    ap_block_state60_pp3_stage4_iter0 = ((ap_predicate_op493_write_state60 == 1'b1) & (io_acc_block_signal_op493 == 1'b0));
end

always @ (*) begin
    ap_block_state61_pp3_stage5_iter0 = ((ap_predicate_op499_write_state61 == 1'b1) & (io_acc_block_signal_op499 == 1'b0));
end

always @ (*) begin
    ap_block_state62_pp3_stage6_iter0 = ((ap_predicate_op506_write_state62 == 1'b1) & (io_acc_block_signal_op506 == 1'b0));
end

always @ (*) begin
    ap_block_state63_pp3_stage7_iter0 = ((ap_predicate_op512_write_state63 == 1'b1) & (io_acc_block_signal_op512 == 1'b0));
end

always @ (*) begin
    ap_block_state64_pp3_stage0_iter1 = ((io_acc_block_signal_op518 == 1'b0) & (or_ln734_7_reg_2247 == 1'd1));
end

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp1_stage1_iter0 = (((io_acc_block_signal_op242 == 1'b0) & (icmp_ln906_reg_2010 == 1'd0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln906_reg_2010 == 1'd0)));
end

always @ (*) begin
    ap_block_state9_pp1_stage0_iter1 = ((io_acc_block_signal_op246 == 1'b0) & (or_ln920_reg_2019 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_predicate_op348_write_state30 = ((or_ln883_reg_2114 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op355_read_state31 = ((or_ln867_reg_2106 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op358_write_state31 = ((or_ln883_1_reg_2118 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op360_read_state32 = ((or_ln869_reg_2110 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op365_write_state32 = ((or_ln883_2_reg_2122 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op371_write_state33 = ((or_ln883_3_reg_2126 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op377_write_state34 = ((or_ln883_4_reg_2130 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op384_write_state35 = ((or_ln883_5_reg_2134 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op390_write_state36 = ((or_ln883_6_reg_2138 == 1'd1) & (icmp_ln860_reg_2097 == 1'd1));
end

always @ (*) begin
    ap_predicate_op470_write_state57 = ((or_ln734_reg_2219 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op477_read_state58 = ((or_ln715_reg_2211 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op480_write_state58 = ((or_ln734_1_reg_2223 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op482_read_state59 = ((or_ln717_reg_2215 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op487_write_state59 = ((or_ln734_2_reg_2227 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op493_write_state60 = ((or_ln734_3_reg_2231 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op499_write_state61 = ((or_ln734_4_reg_2235 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op506_write_state62 = ((or_ln734_5_reg_2239 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op512_write_state63 = ((or_ln734_6_reg_2243 == 1'd1) & (icmp_ln708_reg_2202 == 1'd1));
end

assign grp_fu_417_p3 = mul_ln131_loc_dout[32'd2];

assign grp_fu_425_p2 = (grp_fu_417_p3 ^ 1'd1);

assign grp_fu_924_p0 = {{add_ln844_fu_889_p2[16:3]}};

assign grp_fu_924_p1 = 14'd3;

assign grp_fu_973_p0 = {{add_ln692_fu_938_p2[16:3]}};

assign grp_fu_973_p1 = 14'd3;

assign icmp_ln1001_fu_773_p2 = ((trunc_ln133_fu_547_p1 == 8'd25) ? 1'b1 : 1'b0);

assign icmp_ln1044_fu_779_p2 = ((trunc_ln133_fu_547_p1 == 8'd34) ? 1'b1 : 1'b0);

assign icmp_ln1087_fu_785_p2 = ((trunc_ln133_fu_547_p1 == 8'd39) ? 1'b1 : 1'b0);

assign icmp_ln1123_fu_807_p2 = ((tmp_14_fu_797_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1161_fu_813_p2 = ((trunc_ln133_fu_547_p1 == 8'd26) ? 1'b1 : 1'b0);

assign icmp_ln1199_fu_819_p2 = ((trunc_ln133_fu_547_p1 == 8'd27) ? 1'b1 : 1'b0);

assign icmp_ln1209_fu_983_p2 = ((y27_0_i_i_reg_329 == Height) ? 1'b1 : 1'b0);

assign icmp_ln1216_fu_1005_p2 = ((ap_phi_mux_x29_0_i_i_phi_fu_355_p4 == trunc_ln1203_1_reg_1891) ? 1'b1 : 1'b0);

assign icmp_ln1230_fu_1020_p2 = (($signed(zext_ln1216_fu_1016_p1) < $signed(sext_ln1230_reg_1901)) ? 1'b1 : 1'b0);

assign icmp_ln418_fu_567_p2 = ((tmp_fu_557_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln459_fu_589_p2 = ((tmp_1_fu_579_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln514_fu_611_p2 = ((tmp_2_fu_601_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_633_p2 = ((tmp_3_fu_623_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln614_fu_639_p2 = ((trunc_ln133_fu_547_p1 == 8'd12) ? 1'b1 : 1'b0);

assign icmp_ln651_fu_645_p2 = ((trunc_ln133_fu_547_p1 == 8'd28) ? 1'b1 : 1'b0);

assign icmp_ln688_fu_667_p2 = ((tmp_4_fu_657_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln697_fu_1447_p2 = ((remainPix_fu_979_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln700_fu_1175_p2 = ((y_0_i_i_reg_384 == Height) ? 1'b1 : 1'b0);

assign icmp_ln708_fu_1543_p2 = (($signed(zext_ln708_fu_1539_p1) < $signed(trunc_ln1_reg_1967)) ? 1'b1 : 1'b0);

assign icmp_ln715_1_fu_1554_p2 = (($signed(zext_ln708_fu_1539_p1) < $signed(add_ln715_reg_2151)) ? 1'b1 : 1'b0);

assign icmp_ln715_fu_1465_p2 = ((trunc_ln694_fu_1440_p1 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln717_1_fu_1564_p2 = (($signed(zext_ln708_fu_1539_p1) < $signed(add_ln715_reg_2151)) ? 1'b1 : 1'b0);

assign icmp_ln717_fu_1471_p2 = ((trunc_ln694_fu_1440_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln734_1_fu_1493_p2 = ((tmp_5_fu_1483_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln734_2_fu_1499_p2 = ((remainPix_1_fu_1452_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln734_3_fu_1515_p2 = ((tmp_6_fu_1505_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln734_4_fu_1521_p2 = ((remainPix_1_fu_1452_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln734_5_fu_1527_p2 = ((remainPix_1_fu_1452_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln734_6_fu_1533_p2 = ((remainPix_1_fu_1452_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln734_fu_1477_p2 = ((remainPix_1_fu_1452_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln740_fu_689_p2 = ((tmp_7_fu_679_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_fu_711_p2 = ((tmp_8_fu_701_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln840_fu_717_p2 = ((trunc_ln133_fu_547_p1 == 8'd29) ? 1'b1 : 1'b0);

assign icmp_ln849_fu_1072_p2 = ((remainPix_2_fu_930_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln852_fu_1164_p2 = ((y6_0_i_i_reg_373 == Height) ? 1'b1 : 1'b0);

assign icmp_ln860_fu_1190_p2 = (($signed(zext_ln860_fu_1186_p1) < $signed(trunc_ln4_reg_1938)) ? 1'b1 : 1'b0);

assign icmp_ln867_1_fu_1201_p2 = (($signed(zext_ln860_fu_1186_p1) < $signed(add_ln867_reg_2028)) ? 1'b1 : 1'b0);

assign icmp_ln867_fu_1090_p2 = ((trunc_ln846_fu_1065_p1 != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln869_1_fu_1211_p2 = (($signed(zext_ln860_fu_1186_p1) < $signed(add_ln867_reg_2028)) ? 1'b1 : 1'b0);

assign icmp_ln869_fu_1096_p2 = ((trunc_ln846_fu_1065_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_1118_p2 = ((tmp_9_fu_1108_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_2_fu_1124_p2 = ((remainPix_3_fu_1077_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln883_3_fu_1140_p2 = ((tmp_10_fu_1130_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_4_fu_1146_p2 = ((remainPix_3_fu_1077_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln883_5_fu_1152_p2 = ((remainPix_3_fu_1077_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln883_6_fu_1158_p2 = ((remainPix_3_fu_1077_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1102_p2 = ((remainPix_3_fu_1077_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln889_fu_739_p2 = ((tmp_11_fu_729_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_994_p2 = ((y18_0_i_i_reg_340 == Height) ? 1'b1 : 1'b0);

assign icmp_ln906_fu_1035_p2 = ((ap_phi_mux_x20_0_i_i_phi_fu_366_p4 == trunc_ln893_1_reg_1906) ? 1'b1 : 1'b0);

assign icmp_ln920_fu_1050_p2 = (($signed(zext_ln906_fu_1046_p1) < $signed(sext_ln920_reg_1916)) ? 1'b1 : 1'b0);

assign icmp_ln926_fu_761_p2 = ((tmp_13_fu_751_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln963_fu_767_p2 = ((trunc_ln133_fu_547_p1 == 8'd24) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op217 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op221 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op242 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op246 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op348 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op358 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op365 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op371 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op377 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op384 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op390 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op396 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op470 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op480 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op487 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op493 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op499 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op506 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op512 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op518 = (img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign mul_ln693_fu_1800_p0 = 30'd21846;

assign mul_ln693_fu_1800_p1 = mul_ln693_fu_1800_p10;

assign mul_ln693_fu_1800_p10 = add_ln693_fu_954_p2;

assign mul_ln845_fu_1793_p0 = 30'd21846;

assign mul_ln845_fu_1793_p1 = mul_ln845_fu_1793_p10;

assign mul_ln845_fu_1793_p10 = add_ln845_fu_905_p2;

assign or_ln1230_fu_1025_p2 = (xor_ln1206_reg_1896 | icmp_ln1230_fu_1020_p2);

assign or_ln715_fu_1559_p2 = (icmp_ln715_reg_2157 | icmp_ln715_1_fu_1554_p2);

assign or_ln717_fu_1569_p2 = (icmp_ln717_reg_2162 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_1_fu_1579_p2 = (icmp_ln734_1_fu_1493_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_2_fu_1584_p2 = (icmp_ln734_2_fu_1499_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_3_fu_1589_p2 = (icmp_ln734_3_fu_1515_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_4_fu_1594_p2 = (icmp_ln734_4_fu_1521_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_5_fu_1599_p2 = (icmp_ln734_5_fu_1527_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_6_fu_1604_p2 = (icmp_ln734_6_fu_1533_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln734_7_fu_1609_p2 = (icmp_ln717_1_fu_1564_p2 | icmp_ln697_fu_1447_p2);

assign or_ln734_fu_1574_p2 = (icmp_ln734_fu_1477_p2 | icmp_ln717_1_fu_1564_p2);

assign or_ln867_fu_1206_p2 = (icmp_ln867_reg_2034 | icmp_ln867_1_fu_1201_p2);

assign or_ln869_fu_1216_p2 = (icmp_ln869_reg_2039 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_1_fu_1226_p2 = (icmp_ln883_1_fu_1118_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_2_fu_1231_p2 = (icmp_ln883_2_fu_1124_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_3_fu_1236_p2 = (icmp_ln883_3_fu_1140_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_4_fu_1241_p2 = (icmp_ln883_4_fu_1146_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_5_fu_1246_p2 = (icmp_ln883_5_fu_1152_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_6_fu_1251_p2 = (icmp_ln883_6_fu_1158_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln883_7_fu_1256_p2 = (icmp_ln869_1_fu_1211_p2 | icmp_ln849_fu_1072_p2);

assign or_ln883_fu_1221_p2 = (icmp_ln883_fu_1102_p2 | icmp_ln869_1_fu_1211_p2);

assign or_ln920_fu_1055_p2 = (xor_ln896_reg_1911 | icmp_ln920_fu_1050_p2);

assign remainPix_1_fu_1452_p3 = ((icmp_ln697_fu_1447_p2[0:0] === 1'b1) ? 4'd8 : zext_ln696_fu_1444_p1);

assign remainPix_2_fu_930_p1 = HwReg_width[2:0];

assign remainPix_3_fu_1077_p3 = ((icmp_ln849_fu_1072_p2[0:0] === 1'b1) ? 4'd8 : zext_ln848_fu_1069_p1);

assign remainPix_fu_979_p1 = HwReg_width[2:0];

assign sext_ln1230_fu_851_p1 = $signed(add_ln1230_fu_845_p2);

assign sext_ln920_fu_881_p1 = $signed(add_ln920_fu_875_p2);

assign tmp_10_fu_1130_p4 = {{remainPix_3_fu_1077_p3[3:2]}};

assign tmp_11_fu_729_p4 = {{add_ln889_fu_723_p2[7:1]}};

assign tmp_13_fu_751_p4 = {{add_ln926_fu_745_p2[7:1]}};

assign tmp_14_fu_797_p4 = {{add_ln1123_fu_791_p2[7:1]}};

assign tmp_1_fu_579_p4 = {{add_ln459_fu_573_p2[7:1]}};

assign tmp_2_fu_601_p4 = {{add_ln514_fu_595_p2[7:1]}};

assign tmp_3_fu_623_p4 = {{add_ln571_fu_617_p2[7:1]}};

assign tmp_4_fu_657_p4 = {{add_ln688_fu_651_p2[7:1]}};

assign tmp_5_fu_1483_p4 = {{remainPix_1_fu_1452_p3[3:1]}};

assign tmp_6_fu_1505_p4 = {{remainPix_1_fu_1452_p3[3:2]}};

assign tmp_7_fu_679_p4 = {{add_ln740_fu_673_p2[7:1]}};

assign tmp_8_fu_701_p4 = {{add_ln790_fu_695_p2[7:1]}};

assign tmp_9_fu_1108_p4 = {{remainPix_3_fu_1077_p3[3:1]}};

assign tmp_fu_557_p4 = {{add_ln418_fu_551_p2[7:1]}};

assign tmp_val_0_V_10_fu_1276_p1 = tmp_V_3_fu_274[7:0];

assign tmp_val_0_V_2_fu_1060_p1 = bytes_plane0_V_V_dout[7:0];

assign tmp_val_0_V_fu_1614_p1 = bytes_plane0_V_V_dout[7:0];

assign tmp_val_1_V_15_fu_1358_p1 = tmp_V_2_fu_270[7:0];

assign tmp_val_1_V_9_fu_1711_p1 = tmp_V_fu_278[7:0];

assign tmp_val_2_V_17_fu_1030_p1 = bytes_plane0_V_V_dout[7:0];

assign tmp_val_2_V_3_fu_1629_p1 = tmp_V_1_fu_282[7:0];

assign tmp_val_2_V_6_fu_1261_p1 = bytes_plane0_V_V_dout[7:0];

assign trunc_ln1203_1_fu_835_p4 = {{add_ln1203_fu_829_p2[16:3]}};

assign trunc_ln133_fu_547_p1 = HwReg_video_format[7:0];

assign trunc_ln3_fu_895_p4 = {{add_ln844_fu_889_p2[16:3]}};

assign trunc_ln694_fu_1440_p1 = grp_fu_973_p2[1:0];

assign trunc_ln846_fu_1065_p1 = grp_fu_924_p2[1:0];

assign trunc_ln893_1_fu_865_p4 = {{add_ln893_fu_859_p2[16:3]}};

assign trunc_ln_fu_944_p4 = {{add_ln692_fu_938_p2[16:3]}};

assign x_1_fu_1548_p2 = (ap_phi_mux_x_0_i_i_phi_fu_410_p4 + 12'd1);

assign x_2_fu_1195_p2 = (ap_phi_mux_x11_0_i_i_phi_fu_399_p4 + 12'd1);

assign x_3_fu_1010_p2 = (ap_phi_mux_x29_0_i_i_phi_fu_355_p4 + 14'd1);

assign x_fu_1040_p2 = (ap_phi_mux_x20_0_i_i_phi_fu_366_p4 + 14'd1);

assign y_1_fu_1169_p2 = (y6_0_i_i_reg_373 + 11'd1);

assign y_2_fu_999_p2 = (y18_0_i_i_reg_340 + 11'd1);

assign y_3_fu_988_p2 = (y27_0_i_i_reg_329 + 11'd1);

assign y_fu_1180_p2 = (y_0_i_i_reg_384 + 11'd1);

assign zext_ln1203_fu_825_p1 = mul_ln131_loc_dout;

assign zext_ln1216_fu_1016_p1 = ap_phi_mux_x29_0_i_i_phi_fu_355_p4;

assign zext_ln692_fu_934_p1 = mul_ln131_loc_dout;

assign zext_ln696_fu_1444_p1 = remainPix_fu_979_p1;

assign zext_ln708_fu_1539_p1 = ap_phi_mux_x_0_i_i_phi_fu_410_p4;

assign zext_ln844_fu_885_p1 = mul_ln131_loc_dout;

assign zext_ln848_fu_1069_p1 = remainPix_2_fu_930_p1;

assign zext_ln860_fu_1186_p1 = ap_phi_mux_x11_0_i_i_phi_fu_399_p4;

assign zext_ln893_fu_855_p1 = mul_ln131_loc_dout;

assign zext_ln906_fu_1046_p1 = ap_phi_mux_x20_0_i_i_phi_fu_366_p4;

endmodule //Zynq_proc_v_frmbuf_rd_0_0_Bytes2MultiPixStream
