library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Mux2_1p is
generic 
	generic( N : positive := 8 ); -- facilitar a simulacao
u	port   (	sel    : in std_logic;
			   input0 : in std_logic_vector(N-1 downto 0);
				input1 : in std_logic_vector(N-1 downto 0);
				muxOut : out std_logic_vector(N-1 downto 0));
end Mux2_1p;

architecture Behavioral of AdderN is

begin
s_operand0 <= '0' & unsigned(operand0);
s_operand1 <= '0' & unsigned(operand1);
s_result <= s_operand0 + s_operand1;
result <= std_logic_vector(s_result(N - 1 downto 0));
carryOut <= std_logic(s_result(N));
end Behavioral;
