<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Lecture 17: Multi-Level Caching - Lectures on Computer Architecture</title>
    <link rel="stylesheet" href="../../assets/css/style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
</head>
<body>
    <header class="lecture-header">
        <div class="container">
            <a href="../../index.html" class="back-link">
                <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                    <line x1="19" y1="12" x2="5" y2="12"></line>
                    <polyline points="12 19 5 12 12 5"></polyline>
                </svg>
                Back to All Lectures
            </a>
            <h1 class="lecture-title">Lecture 17: Multi-Level Caching</h1>
            <p class="lecture-meta">Lectures on Computer Architecture</p>
        </div>
    </header>

    <main class="lecture-content-area container">
        <div class="content-body">
            <!-- Video Section -->
            <div class="video-container">
                <div class="video-thumbnail">
                    <a href="#video-lecture-17" target="_blank" class="video-play-overlay">
                        <img src="https://img.youtube.com/vi/VIDEO_ID_17/maxresdefault.jpg" 
                             alt="Lecture 17 Video Thumbnail"
                             onerror="this.src='https://img.youtube.com/vi/VIDEO_ID_17/hqdefault.jpg'">
                        <div class="play-button">
                            <svg width="68" height="48" viewBox="0 0 68 48" fill="none">
                                <path d="M66.52 7.74c-.78-2.93-2.49-5.41-5.42-6.19C55.79.13 34 0 34 0S12.21.13 6.9 1.55c-2.93.78-4.63 3.26-5.42 6.19C.06 13.05 0 24 0 24s.06 10.95 1.48 16.26c.78 2.93 2.49 5.41 5.42 6.19C12.21 47.87 34 48 34 48s21.79-.13 27.1-1.55c2.93-.78 4.64-3.26 5.42-6.19C67.94 34.95 68 24 68 24s-.06-10.95-1.48-16.26z" fill="red"/>
                                <path d="M45 24L27 14v20" fill="white"/>
                            </svg>
                        </div>
                    </a>
                </div>
                <div class="video-info">
                    <p class="video-notice">
                        <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2">
                            <circle cx="12" cy="12" r="10"></circle>
                            <line x1="12" y1="16" x2="12" y2="12"></line>
                            <line x1="12" y1="8" x2="12.01" y2="8"></line>
                        </svg>
                        Click the thumbnail above to watch the video lecture on YouTube
                    </p>
                </div>
            </div>

            <h1>Lecture 17: Virtual Memory</h1>

<h2>Introduction</h2>

<p>Virtual memory represents one of the most elegant abstractions in computer architecture, creating a layer between physical memory hardware and the memory view presented to programs. This lecture explores how virtual memory enables programs to use more memory than physically available by treating main memory as a cache for disk storage, supports safe execution of multiple concurrent programs through address space isolation, and provides memory protection mechanisms preventing programs from corrupting each other's data. We examine page tables, translation lookaside buffers (TLBs), page faults, and the critical design decisions that make virtual memory both practical and performant despite the enormous speed gap between RAM and disk storage.</p>

<p>---</p>

<h2>1. Introduction to Virtual Memory</h2>

<p>Virtual memory allows programs to use more memory than physically available by using main memory as a cache for secondary storage.</p>

<h3>Key Purposes of Virtual Memory</h3>

1. <strong>Allow programs to use more memory than actually available</strong>
2. <strong>Support multiple programs running simultaneously on a CPU</strong>
3. <strong>Enable safe and efficient memory sharing between programs</strong>
4. <strong>Ensure programs only access their allocated memory</strong>

<p>---</p>

<h2>2. CPU Word Size and Address Space</h2>

<p>The relationship between CPU word size and addressable memory determines the maximum amount of memory that can be addressed.</p>

<h3>Address Space by CPU Word Size</h3>

<h4>8-bit CPU</h4>

<ul>
<li><strong>Maximum addressable memory</strong>: 256 bytes (2^8)</li>
</ul>

<h4>16-bit CPU</h4>

<ul>
<li><strong>Maximum addressable memory</strong>: 64 kilobytes (2^16)</li>
</ul>

<h4>32-bit CPU</h4>

<ul>
<li><strong>Maximum addressable memory</strong>: 4 gigabytes (2^32)</li>
<li>Became mainstream in early 1980s</li>
<li>Was replaced when systems started reaching 4 GB memory limit</li>
</ul>

<h4>64-bit CPU</h4>

<ul>
<li><strong>Maximum addressable memory</strong>: 16 exabytes (2^64)</li>
<li>About 16 million gigabytes</li>
<li>Current mainstream word size</li>
<li>Became mainstream around 2002-2003</li>
</ul>

<h3>Historical Pattern</h3>

<ul>
<li>Maximum address space sizes were always much larger than commonly used RAM sizes</li>
<li>Architectures were replaced when high-end systems started reaching the address space limits</li>
<li>Personal computers typically had much less memory than the theoretical maximum</li>
</ul>

<p>---</p>

<h2>3. Virtual vs Physical Addresses</h2>

<h3>Virtual Address</h3>

<ul>
<li><strong>Address generated by CPU</strong></li>
<li>Refers to entire theoretical address space</li>
<li>CPU thinks it has access to full address space</li>
<li>In 64-bit CPU: can address up to 16 exabytes</li>
</ul>

<h3>Physical Address</h3>

<ul>
<li><strong>Actual address in real memory (RAM)</strong></li>
<li>Much smaller range than virtual addresses</li>
<li>Typical modern RAM: 8-16 GB (much less than 16 exabytes)</li>
</ul>

<h3>Address Translation</h3>

<ul>
<li>Virtual addresses must be translated to physical addresses</li>
<li>Translation required every time memory is accessed</li>
<li>Main mechanism for making virtual memory work</li>
</ul>

<p>---</p>

<h2>4. Memory Hierarchy with Virtual Memory</h2>

<p>Complete hierarchy from top to bottom:</p>

<p>1. <strong>CPU</strong> (generates virtual addresses, thinks memory is large and fast)</p>
<p>2. <strong>Cache</strong> (virtually or physically addressed)</p>
<p>3. <strong>Main Memory</strong> (acts as cache for secondary storage)</p>
<p>4. <strong>Secondary Storage/Disk</strong> (contains all pages)</p>

<p>CPU accesses cache directly. Main memory acts as cache for disk, not just a second level cache - requires additional mechanisms.</p>

<p>---</p>

<h2>5. Terminology</h2>

<h3>CPU Level</h3>

<ul>
<li><strong>Accesses</strong>: Words (1, 4, or 8 bytes)</li>
<li>Hit/Miss terminology used</li>
</ul>

<h3>Cache Level</h3>

<ul>
<li><strong>Transfers</strong>: Blocks (16-256 bytes typically)</li>
<li>Hit/Miss terminology used</li>
</ul>

<h3>Memory Level</h3>

<ul>
<li><strong>Transfers</strong>: Pages (1 KB to 64 KB typically)</li>
<li><strong>Page Hit</strong>: Page is present in memory</li>
<li><strong>Page Fault</strong>: Page is not present in memory (not "miss")</li>
</ul>

<p>---</p>

<h2>6. Access Latencies</h2>

<p>Understanding the latency differences is crucial for virtual memory design:</p>

<ul>
<li><strong>Cache Hit</strong>: Under 1 cycle</li>
<li><strong>Cache Miss</strong> (accessing main memory): 10-100 cycles</li>
<li><strong>Page Fault</strong> (accessing disk): ~1 million cycles</li>
</ul>
<p>- Extremely large penalty</p>
<p>- Influences design decisions significantly</p>
<p>- Page faults handled in software by OS due to large penalty</p>

<p>---</p>

<h2>7. Virtual and Physical Address Structure</h2>

<h3>Example with 32-bit Addresses</h3>

<h4>Virtual Address (32 bits)</h4>

<ul>
<li><strong>Virtual Page Number</strong>: 22 bits (most significant)</li>
<li><strong>Page Offset</strong>: 10 bits (least significant)</li>
<li><strong>Virtual address space</strong>: 4 GB</li>
<li><strong>Number of virtual pages</strong>: 2^22 pages</li>
<li><strong>Page size</strong>: 2^10 = 1 KB</li>
</ul>

<h4>Physical Address (28 bits)</h4>

<ul>
<li><strong>Physical Page Number (Frame Number)</strong>: 18 bits (most significant)</li>
<li><strong>Page Offset</strong>: 10 bits (least significant)</li>
<li><strong>Physical address space</strong>: 256 MB</li>
<li><strong>Number of frames</strong>: 2^18 frames</li>
<li><strong>Page size</strong>: 1 KB (same as virtual)</li>
</ul>

<h3>Key Points</h3>

<ul>
<li>Page offset has same number of bits in virtual and physical addresses</li>
<li>Physical address space is smaller than virtual address space</li>
<li>Memory contains "frames" where pages can be placed</li>
<li>Frame = slot in memory that can hold a page</li>
</ul>

<p>---</p>

<h2>8. Supporting Multiple Programs</h2>

<p>Multiple programs can run simultaneously by sharing physical memory:</p>

<h3>Each Program</h3>

<ul>
<li>Has its own virtual address space</li>
<li>Thinks it has entire memory to itself</li>
<li>CPU switches between programs quickly</li>
<li>Creates impression of simultaneous execution</li>
</ul>

<h3>Memory Sharing</h3>

<ul>
<li>Physical memory contains active pages from all running programs</li>
<li>Each program's virtual pages map to different physical frames</li>
<li>Operating system ensures programs only access their own memory</li>
</ul>

<h3>Example</h3>

<ul>
<li>Program 1 virtual address space: 8 virtual pages</li>
<li>Program 2 virtual address space: 8 virtual pages</li>
<li>Physical memory: Only 4 frames available</li>
<li>Active pages from both programs share the 4 frames</li>
<li>Same virtual page number from different programs can map to different physical frames</li>
</ul>

<p>---</p>

<h2>9. Page Table</h2>

<p>The page table is a data structure stored in memory that contains address translations.</p>

<h3>Purpose</h3>

<ul>
<li>Stores virtual-to-physical address translations</li>
<li>One page table per program</li>
<li>Contains entries for ALL virtual pages (not just active ones)</li>
</ul>

<h3>Page Table Entry Contents</h3>

<p>1. <strong>Physical Page Number</strong> (main component)</p>
<p>2. <strong>Valid Bit</strong>: Is the page currently in memory?</p>
<p>- 1 = Page is in memory (translation valid)</p>
<p>- 0 = Page not in memory (page fault)</p>
<p>3. <strong>Dirty Bit</strong>: Has page been modified?</p>
<p>- 1 = Page modified, inconsistent with disk</p>
<p>- 0 = Page not modified, consistent with disk</p>
<p>4. <strong>Additional bits</strong>: Access permissions, memory protection status</p>

<h3>Finding Page Table</h3>

<ul>
<li>Page tables stored at fixed locations in memory</li>
<li><strong>Page Table Base Register (PTBR)</strong>: Special CPU register storing starting address of active page table</li>
<li>When CPU switches programs, OS updates PTBR to point to correct page table</li>
</ul>

<p>---</p>

<h2>10. Address Translation Process</h2>

<p>Steps to access memory:</p>

<p>1. <strong>CPU generates virtual address</strong> (virtual page number + page offset)</p>
<p>2. <strong>Access page table</strong> using PTBR + virtual page number as index</p>
<p>3. <strong>Read page table entry</strong>:</p>
<p>- If valid bit = 0: Page fault (handled by OS)</p>
<p>- If valid bit = 1: Read physical page number</p>
<p>4. <strong>Construct physical address</strong>: Physical page number + page offset</p>
<p>5. <strong>Access physical memory</strong> with physical address</p>
6. <strong>Return data to CPU</strong>

<h3>Memory Accesses Required</h3>

<ul>
<li>One access for page table</li>
<li>One access for actual data</li>
<li><strong>Total</strong>: Two memory accesses per data access</li>
</ul>

<p>---</p>

<h2>11. Page Table Size Calculation</h2>

<h3>Example: 4 GB Virtual, 1 GB Physical, 1 KB Pages</h3>

<h4>Number of Entries</h4>

<ul>
<li>Virtual address: 32 bits</li>
<li>Page offset: 10 bits (for 1 KB pages)</li>
<li>Virtual page number: 22 bits</li>
<li><strong>Number of entries</strong>: 2^22 = ~4 million entries</li>
</ul>

<h4>Entry Size</h4>

<ul>
<li>Physical address: 30 bits (for 1 GB)</li>
<li>Page offset: 10 bits</li>
<li>Physical page number: 20 bits</li>
<li>Valid bit: 1 bit</li>
<li>Dirty bit: 1 bit</li>
<li>Total needed: 22 bits</li>
<li>Actual storage: 32 bits (word-aligned)</li>
<li><strong>Size per entry</strong>: 4 bytes</li>
</ul>

<h4>Total Page Table Size</h4>

<ul>
<li>4 bytes × 2^22 entries = <strong>16 MB</strong></li>
<li>Significant memory overhead for each program</li>
</ul>

<p>---</p>

<h2>12. Write Policy for Virtual Memory</h2>

<h3>Write-Through: NOT USED</h3>

<ul>
<li>Would require writing to disk on every write</li>
<li>1 million cycle penalty unacceptable</li>
<li>Not a good design decision</li>
</ul>

<h3>Write-Back: USED (Standard Policy)</h3>

<ul>
<li>Writes only update memory</li>
<li>Dirty bit tracks modified pages</li>
<li>Only write to disk when:</li>
</ul>
<p>- Page is evicted from memory</p>
<p>- Page's dirty bit is 1</p>
<ul>
<li>Minimizes disk accesses</li>
</ul>

<p>---</p>

<h2>13. Placement Policy</h2>

<h3>Fully Associative Placement</h3>

<ul>
<li>Any page from disk can go to any frame in memory</li>
<li>Memory treated as one large set containing all frames</li>
<li>No direct mapping or set restrictions</li>
<li>Maximizes flexibility in page placement</li>
<li>Reduces page faults</li>
</ul>

<h3>Why Fully Associative?</h3>

<ul>
<li>Minimizes page faults (primary goal)</li>
<li>Large page fault penalty (1 million cycles) justifies complexity</li>
<li>Different from cache (doesn't use tag comparators in memory)</li>
<li>Address translation through page table provides necessary mechanism</li>
</ul>

<p>---</p>

<h2>14. Page Fault Handling</h2>

<h3>What Operating System Must Do</h3>

<h4>1. Fetch Missing Page</h4>

<ul>
<li>Access disk to retrieve page</li>
<li>OS must know disk location of page</li>
<li>OS maintains data structures tracking page locations</li>
</ul>

<h4>2. Find Unused Frame</h4>

<ul>
<li>OS tracks which frames are currently used</li>
<li>Can determine this through page tables</li>
<li>If unused frame exists: Place page in unused frame</li>
</ul>

<h4>3. If Memory Full (No Unused Frames)</h4>

<ul>
<li>Select active page to replace using replacement policy</li>
<li>Common replacement policies:</li>
</ul>
<p>- Least Recently Used (LRU)</p>
<p>- Pseudo-LRU (PLRU)</p>
<p>- First-In-First-Out (FIFO)</p>
<p>- Least Frequently Used (LFU)</p>
<ul>
<li>Goal: Exploit temporal locality (keep recently/frequently used pages)</li>
</ul>

<h4>4. Check Dirty Bit of Page to be Replaced</h4>

<ul>
<li>If dirty bit = 1: Write page back to disk before replacement</li>
<li>If dirty bit = 0: Can directly overwrite (data consistent with disk)</li>
<li>Prevents data loss</li>
</ul>

<h4>5. Update Data Structures</h4>

<ul>
<li>Update page table entry for new page</li>
<li>Update page table entry for replaced page (set valid = 0)</li>
<li>Place fetched page in frame</li>
</ul>

<h3>Optimization</h3>

<ul>
<li>Many operations can occur in parallel during disk fetch</li>
<li>While fetching data, OS can determine placement and handle replacement</li>
<li>Use buffers for write-back operations</li>
</ul>

<h3>Why Software Handling?</h3>

<ul>
<li>1 million cycle penalty is so large that software overhead is negligible</li>
<li>Complex replacement policies better suited to software</li>
<li>Hardware optimization doesn't provide significant benefit</li>
</ul>

<p>---</p>

<h2>15. Translation Lookaside Buffer (TLB)</h2>

<h3>Purpose</h3>

<ul>
<li>Avoid accessing memory twice for every data access</li>
<li>Act as cache for page table entries</li>
<li>Reduce address translation overhead</li>
</ul>

<h3>What is TLB?</h3>

<ul>
<li>Hardware cache specifically for page table entries</li>
<li>Stores recently used address translations</li>
<li>Based on locality of page table entry accesses</li>
<li>Exploits temporal and spatial locality of page accesses</li>
</ul>

<h3>TLB Entry Structure</h3>

<ul>
<li><strong>Tag</strong>: Virtual address tag (or physical address tag)</li>
<li><strong>Physical Page Number</strong>: The address translation</li>
<li><strong>Valid Bit</strong>: Is this TLB entry valid?</li>
</ul>
<p>- Different from page table valid bit</p>
<p>- Indicates if TLB entry contains valid translation</p>
<ul>
<li><strong>Dirty Bit</strong>: Same meaning as in page table</li>
</ul>

<h3>TLB Parameters</h3>

<h4>Size</h4>

<ul>
<li><strong>16-512 page table entries</strong> (typical range)</li>
</ul>

<h4>Block Size</h4>

<ul>
<li><strong>1-2 address translations</strong></li>
<li>Small blocks because spatial locality between pages is larger</li>
<li>Adjacent pages not as closely related as adjacent cache blocks</li>
</ul>

<h4>Placement Policy</h4>

<ul>
<li>Fully associative or set associative</li>
<li>Fully associative for smaller TLBs (~16 entries)</li>
<li>Set associative for larger TLBs</li>
<li>Goal: Keep miss rate below 1%</li>
</ul>

<h4>Hit Latency</h4>

<ul>
<li><strong>Much less than 1 cycle</strong></li>
</ul>

<h4>Miss Penalty</h4>

<ul>
<li><strong>10-100 cycles</strong> (memory access required)</li>
</ul>

<h3>TLB Operation</h3>

<h4>Hit</h4>

<ul>
<li>Address translation available in TLB</li>
<li>Use translation directly without accessing memory</li>
<li>Only one memory access needed (for data)</li>
</ul>

<h4>Miss</h4>

<ul>
<li>Translation not in TLB</li>
<li>Must access page table in memory</li>
<li>Total: Two memory accesses (page table + data)</li>
</ul>

<h3>Why Low Miss Rate Essential?</h3>

<ul>
<li>TLB misses double memory access time</li>
<li>Must access page table (10-100 cycles) then data</li>
<li>Miss rate typically kept below 1%</li>
<li>> 99% of translations served by TLB</li>
</ul>

<p>---</p>

<h2>16. Complete Memory Access with TLB</h2>

<p>Two different approaches for handling memory access with TLB:</p>

<p>---</p>

<h2>17. Approach 1: Virtually Addressed Cache</h2>

<h3>Process</h3>

1. <strong>CPU generates virtual address</strong>
<p>2. <strong>Access cache with virtual address</strong> (parallel with TLB)</p>
<p>3. <strong>Cache Hit</strong>: Return data to CPU immediately</p>
<p>4. <strong>Cache Miss</strong>:</p>

a. <strong>Check TLB for address translation</strong>

<p>b. <strong>TLB Hit</strong>:</p>

<p>- Get physical address</p>
<p>- Access memory with physical address</p>
<p>- Fetch missing block</p>
<p>- Update cache</p>
<p>- Send word to CPU</p>

<p>c. <strong>TLB Miss</strong>:</p>

<p>- Access page table in memory</p>
<p>- <strong>Page Hit</strong>:</p>
<p>- Get translation</p>
<p>- Access memory for data</p>
<p>- Update TLB</p>
<p>- Update cache</p>
<p>- Send word to CPU</p>
<p>- <strong>Page Fault</strong>:</p>
<p>- OS accesses disk</p>
<p>- Fetch missing page</p>
<p>- Find unused frame or replace page</p>
<p>- If replaced page dirty: write back</p>
<p>- Update page table</p>
<p>- Update TLB</p>
<p>- Update cache</p>
<p>- Send word to CPU</p>

<h3>Advantage</h3>

<ul>
<li>TLB access overlapped with cache access</li>
<li>Both happen in parallel</li>
<li>No additional latency for TLB access on cache hit</li>
</ul>

<p>---</p>

<h2>18. Approach 2: Physically Addressed Cache</h2>

<h3>Process</h3>

1. <strong>CPU generates virtual address</strong>
2. <strong>Access TLB for translation first</strong>
<p>3. <strong>TLB Hit</strong>:</p>

<p>a. Get physical address</p>

b. <strong>Access cache with physical address</strong>

<p>c. <strong>Cache Hit</strong>: Return data to CPU</p>

<p>d. <strong>Cache Miss</strong>:</p>

<p>- Access memory with physical address</p>
<p>- Fetch missing block</p>
<p>- Update cache</p>
<p>- Send word to CPU</p>

<p>4. <strong>TLB Miss</strong>:</p>

<p>a. Access page table in memory</p>

<p>b. <strong>Page Hit</strong>:</p>

<p>- Get translation</p>
<p>- Update TLB</p>
<p>- Access cache with physical address</p>
<p>- If cache hit: return data</p>
<p>- If cache miss: fetch from memory, update cache, return data</p>

<p>c. <strong>Page Fault</strong>:</p>

<p>- OS handles as described above</p>
<p>- Update page table, TLB, cache</p>
<p>- Return data to CPU</p>

<h3>Advantage</h3>

<ul>
<li>Cache physically indexed and tagged</li>
<li>Simpler cache design</li>
<li>No aliasing issues</li>
</ul>

<h3>Key Difference</h3>

<ul>
<li><strong>Approach 1</strong>: Cache uses virtual addresses, TLB access parallel</li>
<li><strong>Approach 2</strong>: Cache uses physical addresses, TLB access sequential</li>
</ul>

<p>Both approaches are valid, and the choice depends on cache indexing method (virtual vs physical).</p>

<p>---</p>

<h2>Key Takeaways</h2>

<p>1. Virtual memory provides memory abstraction and protection</p>
<p>2. Address translation is fundamental to virtual memory operation</p>
<p>3. Page tables map virtual addresses to physical addresses</p>
<p>4. TLB caches translations to avoid double memory access</p>
<p>5. Page faults are extremely expensive (~1 million cycles)</p>
<p>6. Write-back policy is essential for virtual memory</p>
<p>7. Fully associative placement minimizes page faults</p>
<p>8. Multiple programs can safely share physical memory</p>
<p>9. OS handles page faults in software</p>
<p>10. Virtual memory enables modern multitasking operating systems</p>

<p>---</p>

<h2>Summary</h2>

<p>Virtual memory represents a crucial abstraction in modern computing, enabling efficient and safe memory management across multiple concurrent programs while providing each program with the illusion of abundant, dedicated memory resources.</p>

            
            <div class="lecture-nav">
                <a href="lecture-16.html" class="nav-btn">← Previous Lecture</a>
                <a href="lecture-18.html" class="nav-btn">Next Lecture →</a>
            </div>
        </div>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2025 CO224 Computer Architecture Lecture Series. All rights reserved.</p>
            <p>Department of Computer Engineering, University of Peradeniya</p>
        </div>
    </footer>
</body>
</html>
