$date
	Fri Oct 04 10:09:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module registrador_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 8 $ d [7:0] $end
$var reg 1 % pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
bx $
0#
0"
bx !
$end
#10
b0 !
1"
#20
0"
b11111111 $
1#
#30
b11111111 !
1"
#40
0"
