// Seed: 1997249116
module module_0;
  reg id_1, id_2;
  assign id_1 = id_2;
  logic id_3;
  wor id_4, id_5;
  always assign id_3[-1] = id_5;
  wire id_6;
  assign id_5 = 1;
  always id_1 <= "";
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd96,
    parameter id_13 = 32'd81,
    parameter id_16 = 32'd5,
    parameter id_5  = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire _id_10;
  output wor id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_9 = 1;
  always_comb id_7[id_10 : (-1)][1'd0] = 1;
  generate
    logic _id_13 = id_12;
  endgenerate
  module_0 modCall_1 ();
  wire [id_13 : id_5] id_14, id_15;
  parameter id_16["" : -1] = -1;
  wire [-1 : 1 'b0] id_17;
  supply1 id_18 = id_16 - 1;
  wire id_19, id_20;
  wire [1 : id_16] id_21;
endmodule
