module top_freq_div_fnd (
    input  wire clk,        // ????/???? ??? ??? -> clk_wiz_0.clk_in1
    input  wire resetn,     // Active-Low ????(?????)
    output wire myclk,      // ???? ??? (LED1)
    output wire locked_led  // ?????? lock ???? (LED2)
);
    // Clocking Wizard ???
    wire clk_sys;   // clk_out1
    wire locked;    // locked

    // ???? Clocking Wizard ?¥í???? (IP ???? ?? ??????? ???????!)
    clk_wiz_0 u_clk_wiz (
        .clk_in1 (clk),
        .clk_out1(clk_sys),
        .resetn  (resetn),   // IP?? resetn(Active-Low)??? ???? ????
        .locked  (locked)
    );

    // ???? ????? ???? ????
    // freq_div_sig?? iRESETn?? Active-Low.
    // => PLL lock?? ??? ???? ????(reset ????)?????: iRESETn = resetn & locked
    wire div_resetn = resetn & locked;

    // ???? ???? freq_div_sig ????? "????" ???
    //    (???? VAL_CNT, WIDTH ?? ???? ??? ????)
    freq_div_fnd u_div (
        .iCLK   (clk_sys),
        .iRESETn(div_resetn),
        .oMYCLK (myclk)
    );

    // LED ????
    assign locked_led = locked;

endmodule
