Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Feb  8 03:13:00 2025
| Host         : Wangs-Linux running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_gpu_timing_summary_routed.rpt -pb top_gpu_timing_summary_routed.pb -rpx top_gpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gpu
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (2524)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2524)
---------------------------------
 There are 2524 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.597        0.000                      0                 4972        0.045        0.000                      0                 4972        3.000        0.000                       0                  2530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_40_clk_wiz_0      {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_40_clk_wiz_0_1    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_40_clk_wiz_0           13.597        0.000                      0                 4972        0.132        0.000                      0                 4972       12.000        0.000                       0                  2526  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_40_clk_wiz_0_1         13.600        0.000                      0                 4972        0.132        0.000                      0                 4972       12.000        0.000                       0                  2526  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_40_clk_wiz_0_1  clk_40_clk_wiz_0         13.597        0.000                      0                 4972        0.045        0.000                      0                 4972  
clk_40_clk_wiz_0    clk_40_clk_wiz_0_1       13.597        0.000                      0                 4972        0.045        0.000                      0                 4972  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_40_clk_wiz_0                            
(none)                clk_40_clk_wiz_0_1                          
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_40_clk_wiz_0      
(none)                                      clk_40_clk_wiz_0_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.597ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 0.964ns (8.809%)  route 9.979ns (91.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.564     9.981    gpu/vs1/x_clip_v2
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.506    23.510    gpu/vs1/clk_40
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.407    23.578    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 13.597    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[13]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[14]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 0.964ns (9.061%)  route 9.675ns (90.939%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.260     9.677    gpu/vs1/x_clip_v2
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.407    23.511    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 0.704ns (6.550%)  route 10.043ns (93.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.381     9.785    gpu/vs1/w_clip_v1
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[15]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.964ns (9.199%)  route 9.516ns (90.801%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.101     9.518    gpu/vs1/x_clip_v2
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.407    23.511    gpu/vs1/x_clip_v2_reg[13]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 13.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[14]/Q
                         net (fo=1, routed)           0.080    -0.372    gpu/vs1/w_clip_v1_reg_n_0_[14]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  gpu/vs1/div_b[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    gpu/vs1/div_b[22]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.459    gpu/vs1/div_b_reg[22]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/partial_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.166%)  route 0.148ns (27.834%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/mul/clk_40
    SLICE_X31Y49         FDRE                                         r  gpu/vs1/mul/p_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_a_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.329    gpu/vs1/mul/p_a[12]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.284 r  gpu/vs1/mul/partial[36]_i_5/O
                         net (fo=1, routed)           0.000    -0.284    gpu/vs1/mul/partial[36]_i_5_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.139 r  gpu/vs1/mul/partial_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    gpu/vs1/mul/partial_reg[36]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.085 r  gpu/vs1/mul/partial_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    gpu/vs1/mul/partial[16]
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/mul/clk_40
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.217    gpu/vs1/mul/partial_reg[37]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.365    gpu/vs1/w_clip_v1_reg_n_0_[10]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  gpu/vs1/div_b[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    gpu/vs1/div_b[18]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.120    -0.460    gpu/vs1/div_b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v0_buff2_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v0_buff2_reg_n_0_[0]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  gpu/vs1/x_screen_v0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    gpu/vs1/x_screen_v0[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.495    gpu/vs1/x_screen_v0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/x_screen_v1_buff1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.404    gpu/vs1/x_screen_v1_buff1[4]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  gpu/vs1/x_screen_v1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    gpu/vs1/x_screen_v1[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120    -0.499    gpu/vs1/x_screen_v1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.558    -0.623    gpu/vs1/clk_40
    SLICE_X39Y33         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/x_screen_v1_buff1_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.395    gpu/vs1/x_screen_v1_buff1[8]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.350 r  gpu/vs1/x_screen_v1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/x_screen_v1[8]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.825    -0.865    gpu/vs1/clk_40
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.490    gpu/vs1/x_screen_v1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff2_reg[2]/Q
                         net (fo=1, routed)           0.089    -0.398    gpu/vs1/x_screen_v1_buff2[2]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.353 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121    -0.494    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/y_screen_v2_buff1_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.402    gpu/vs1/y_screen_v2_buff1[0]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/y_screen_v2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/y_screen_v2[0]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121    -0.498    gpu/vs1/y_screen_v2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/vs1/clk_40
    SLICE_X35Y28         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/vs1/y_screen_v3_buff2_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.397    gpu/vs1/y_screen_v3_buff2[6]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  gpu/vs1/y_screen_v3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/y_screen_v3[6]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.495    gpu/vs1/y_screen_v3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.589    -0.592    gpu/vs1/clk_40
    SLICE_X61Y62         FDRE                                         r  gpu/vs1/w_clip_v1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/w_clip_v1_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.360    gpu/vs1/w_clip_v1_reg_n_0_[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    gpu/vs1/div_b[10]
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.858    -0.832    gpu/vs1/clk_40
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121    -0.458    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y76     gpu/light_x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y76     gpu/light_x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X46Y82     gpu/light_x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.600ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 0.964ns (8.809%)  route 9.979ns (91.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.564     9.981    gpu/vs1/x_clip_v2
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.506    23.510    gpu/vs1/clk_40
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.085    23.988    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.407    23.581    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 13.600    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.085    23.984    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.779    gpu/vs1/w_clip_v1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.085    23.984    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.779    gpu/vs1/w_clip_v1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.085    23.984    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.779    gpu/vs1/w_clip_v1_reg[13]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.085    23.984    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.779    gpu/vs1/w_clip_v1_reg[14]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.837ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 0.964ns (9.061%)  route 9.675ns (90.939%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.260     9.677    gpu/vs1/x_clip_v2
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.085    23.921    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 13.837    

Slack (MET) :             13.907ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.085    23.924    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.517    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.517    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.907    

Slack (MET) :             13.907ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.085    23.924    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.517    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         23.517    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.907    

Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 0.704ns (6.550%)  route 10.043ns (93.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.381     9.785    gpu/vs1/w_clip_v1
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.085    23.984    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.779    gpu/vs1/w_clip_v1_reg[15]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 13.993    

Slack (MET) :             13.996ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.964ns (9.199%)  route 9.516ns (90.801%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.101     9.518    gpu/vs1/x_clip_v2
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.085    23.921    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[13]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 13.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[14]/Q
                         net (fo=1, routed)           0.080    -0.372    gpu/vs1/w_clip_v1_reg_n_0_[14]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  gpu/vs1/div_b[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    gpu/vs1/div_b[22]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.459    gpu/vs1/div_b_reg[22]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/partial_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.166%)  route 0.148ns (27.834%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/mul/clk_40
    SLICE_X31Y49         FDRE                                         r  gpu/vs1/mul/p_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_a_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.329    gpu/vs1/mul/p_a[12]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.284 r  gpu/vs1/mul/partial[36]_i_5/O
                         net (fo=1, routed)           0.000    -0.284    gpu/vs1/mul/partial[36]_i_5_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.139 r  gpu/vs1/mul/partial_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    gpu/vs1/mul/partial_reg[36]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.085 r  gpu/vs1/mul/partial_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    gpu/vs1/mul/partial[16]
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/mul/clk_40
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.217    gpu/vs1/mul/partial_reg[37]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.365    gpu/vs1/w_clip_v1_reg_n_0_[10]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  gpu/vs1/div_b[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    gpu/vs1/div_b[18]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.120    -0.460    gpu/vs1/div_b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v0_buff2_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v0_buff2_reg_n_0_[0]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  gpu/vs1/x_screen_v0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    gpu/vs1/x_screen_v0[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.495    gpu/vs1/x_screen_v0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/x_screen_v1_buff1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.404    gpu/vs1/x_screen_v1_buff1[4]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  gpu/vs1/x_screen_v1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    gpu/vs1/x_screen_v1[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120    -0.499    gpu/vs1/x_screen_v1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.558    -0.623    gpu/vs1/clk_40
    SLICE_X39Y33         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/x_screen_v1_buff1_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.395    gpu/vs1/x_screen_v1_buff1[8]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.350 r  gpu/vs1/x_screen_v1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/x_screen_v1[8]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.825    -0.865    gpu/vs1/clk_40
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.490    gpu/vs1/x_screen_v1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff2_reg[2]/Q
                         net (fo=1, routed)           0.089    -0.398    gpu/vs1/x_screen_v1_buff2[2]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.353 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121    -0.494    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/y_screen_v2_buff1_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.402    gpu/vs1/y_screen_v2_buff1[0]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/y_screen_v2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/y_screen_v2[0]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121    -0.498    gpu/vs1/y_screen_v2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/vs1/clk_40
    SLICE_X35Y28         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/vs1/y_screen_v3_buff2_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.397    gpu/vs1/y_screen_v3_buff2[6]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  gpu/vs1/y_screen_v3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/y_screen_v3[6]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.495    gpu/vs1/y_screen_v3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.589    -0.592    gpu/vs1/clk_40
    SLICE_X61Y62         FDRE                                         r  gpu/vs1/w_clip_v1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/w_clip_v1_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.360    gpu/vs1/w_clip_v1_reg_n_0_[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    gpu/vs1/div_b[10]
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.858    -0.832    gpu/vs1/clk_40
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121    -0.458    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y76     gpu/light_x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X39Y76     gpu/light_x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X46Y82     gpu/light_x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y80     gpu/light_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y73     gpu/light_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y76     gpu/light_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y76     gpu/light_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.597ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 0.964ns (8.809%)  route 9.979ns (91.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.564     9.981    gpu/vs1/x_clip_v2
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.506    23.510    gpu/vs1/clk_40
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.407    23.578    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 13.597    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[13]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[14]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 0.964ns (9.061%)  route 9.675ns (90.939%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.260     9.677    gpu/vs1/x_clip_v2
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.407    23.511    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 0.704ns (6.550%)  route 10.043ns (93.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.381     9.785    gpu/vs1/w_clip_v1
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[15]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.964ns (9.199%)  route 9.516ns (90.801%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.101     9.518    gpu/vs1/x_clip_v2
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.407    23.511    gpu/vs1/x_clip_v2_reg[13]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 13.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[14]/Q
                         net (fo=1, routed)           0.080    -0.372    gpu/vs1/w_clip_v1_reg_n_0_[14]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  gpu/vs1/div_b[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    gpu/vs1/div_b[22]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.372    gpu/vs1/div_b_reg[22]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/partial_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.166%)  route 0.148ns (27.834%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/mul/clk_40
    SLICE_X31Y49         FDRE                                         r  gpu/vs1/mul/p_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_a_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.329    gpu/vs1/mul/p_a[12]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.284 r  gpu/vs1/mul/partial[36]_i_5/O
                         net (fo=1, routed)           0.000    -0.284    gpu/vs1/mul/partial[36]_i_5_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.139 r  gpu/vs1/mul/partial_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    gpu/vs1/mul/partial_reg[36]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.085 r  gpu/vs1/mul/partial_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    gpu/vs1/mul/partial[16]
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/mul/clk_40
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/C
                         clock pessimism              0.508    -0.351    
                         clock uncertainty            0.087    -0.264    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.130    gpu/vs1/mul/partial_reg[37]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.365    gpu/vs1/w_clip_v1_reg_n_0_[10]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  gpu/vs1/div_b[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    gpu/vs1/div_b[18]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.120    -0.373    gpu/vs1/div_b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v0_buff2_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v0_buff2_reg_n_0_[0]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  gpu/vs1/x_screen_v0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    gpu/vs1/x_screen_v0[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.087    -0.528    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.408    gpu/vs1/x_screen_v0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/x_screen_v1_buff1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.404    gpu/vs1/x_screen_v1_buff1[4]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  gpu/vs1/x_screen_v1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    gpu/vs1/x_screen_v1[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.087    -0.532    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120    -0.412    gpu/vs1/x_screen_v1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.558    -0.623    gpu/vs1/clk_40
    SLICE_X39Y33         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/x_screen_v1_buff1_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.395    gpu/vs1/x_screen_v1_buff1[8]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.350 r  gpu/vs1/x_screen_v1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/x_screen_v1[8]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.825    -0.865    gpu/vs1/clk_40
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.087    -0.523    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.403    gpu/vs1/x_screen_v1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff2_reg[2]/Q
                         net (fo=1, routed)           0.089    -0.398    gpu/vs1/x_screen_v1_buff2[2]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.353 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.087    -0.528    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121    -0.407    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/y_screen_v2_buff1_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.402    gpu/vs1/y_screen_v2_buff1[0]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/y_screen_v2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/y_screen_v2[0]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.087    -0.532    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121    -0.411    gpu/vs1/y_screen_v2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/vs1/clk_40
    SLICE_X35Y28         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/vs1/y_screen_v3_buff2_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.397    gpu/vs1/y_screen_v3_buff2[6]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  gpu/vs1/y_screen_v3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/y_screen_v3[6]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.087    -0.529    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.408    gpu/vs1/y_screen_v3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.589    -0.592    gpu/vs1/clk_40
    SLICE_X61Y62         FDRE                                         r  gpu/vs1/w_clip_v1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/w_clip_v1_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.360    gpu/vs1/w_clip_v1_reg_n_0_[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    gpu/vs1/div_b[10]
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.858    -0.832    gpu/vs1/clk_40
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121    -0.371    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.597ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 0.964ns (8.809%)  route 9.979ns (91.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.564     9.981    gpu/vs1/x_clip_v2
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.506    23.510    gpu/vs1/clk_40
    SLICE_X58Y59         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.407    23.578    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 13.597    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[11]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[13]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[13]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 0.704ns (6.382%)  route 10.327ns (93.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.665    10.069    gpu/vs1/w_clip_v1
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[14]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 0.964ns (9.061%)  route 9.675ns (90.939%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.260     9.677    gpu/vs1/x_clip_v2
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X49Y60         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X49Y60         FDRE (Setup_fdre_C_CE)      -0.407    23.511    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 0.964ns (9.119%)  route 9.607ns (90.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.192     9.609    gpu/vs1/x_clip_v2
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.442    23.446    gpu/vs1/clk_40
    SLICE_X57Y58         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.562    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X57Y58         FDRE (Setup_fdre_C_CE)      -0.407    23.514    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/w_clip_v1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 0.704ns (6.550%)  route 10.043ns (93.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 23.506 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.448     5.942    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.066 f  gpu/vs1/x_clip_v1[15]_i_2/O
                         net (fo=2, routed)           2.214     8.280    gpu/vs1/dot/w_clip_v1_reg[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.404 r  gpu/vs1/dot/w_clip_v1[15]_i_1/O
                         net (fo=16, routed)          1.381     9.785    gpu/vs1/w_clip_v1
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.502    23.506    gpu/vs1/clk_40
    SLICE_X59Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
                         clock pessimism              0.562    24.068    
                         clock uncertainty           -0.087    23.981    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    23.776    gpu/vs1/w_clip_v1_reg[15]
  -------------------------------------------------------------------
                         required time                         23.776    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.964ns (9.199%)  route 9.516ns (90.801%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.550    -0.962    gpu/vs1/clk_40
    SLICE_X45Y63         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gpu/vs1/FSM_sequential_state_transform_reg[5]_rep/Q
                         net (fo=152, routed)         6.502     5.996    gpu/vs1/FSM_sequential_state_transform_reg[5]_rep_n_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.146 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.913     8.059    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.358     8.417 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.101     9.518    gpu/vs1/x_clip_v2
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.439    23.443    gpu/vs1/clk_40
    SLICE_X51Y61         FDRE                                         r  gpu/vs1/x_clip_v2_reg[13]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.407    23.511    gpu/vs1/x_clip_v2_reg[13]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 13.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[14]/Q
                         net (fo=1, routed)           0.080    -0.372    gpu/vs1/w_clip_v1_reg_n_0_[14]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  gpu/vs1/div_b[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    gpu/vs1/div_b[22]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[22]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.372    gpu/vs1/div_b_reg[22]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/p_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/partial_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.166%)  route 0.148ns (27.834%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/mul/clk_40
    SLICE_X31Y49         FDRE                                         r  gpu/vs1/mul/p_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/mul/p_a_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.329    gpu/vs1/mul/p_a[12]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.284 r  gpu/vs1/mul/partial[36]_i_5/O
                         net (fo=1, routed)           0.000    -0.284    gpu/vs1/mul/partial[36]_i_5_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.139 r  gpu/vs1/mul/partial_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    gpu/vs1/mul/partial_reg[36]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.085 r  gpu/vs1/mul/partial_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    gpu/vs1/mul/partial[16]
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/mul/clk_40
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/mul/partial_reg[37]/C
                         clock pessimism              0.508    -0.351    
                         clock uncertainty            0.087    -0.264    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.130    gpu/vs1/mul/partial_reg[37]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X61Y65         FDRE                                         r  gpu/vs1/w_clip_v1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v1_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.365    gpu/vs1/w_clip_v1_reg_n_0_[10]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  gpu/vs1/div_b[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    gpu/vs1/div_b[18]
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X60Y65         FDRE                                         r  gpu/vs1/div_b_reg[18]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.120    -0.373    gpu/vs1/div_b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v0_buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v0_buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v0_buff2_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v0_buff2_reg_n_0_[0]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  gpu/vs1/x_screen_v0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    gpu/vs1/x_screen_v0[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v0_reg[0]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.087    -0.528    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.408    gpu/vs1/x_screen_v0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/x_screen_v1_buff1_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.404    gpu/vs1/x_screen_v1_buff1[4]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  gpu/vs1/x_screen_v1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    gpu/vs1/x_screen_v1[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/x_screen_v1_reg[4]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.087    -0.532    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120    -0.412    gpu/vs1/x_screen_v1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.558    -0.623    gpu/vs1/clk_40
    SLICE_X39Y33         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/x_screen_v1_buff1_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.395    gpu/vs1/x_screen_v1_buff1[8]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.350 r  gpu/vs1/x_screen_v1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/x_screen_v1[8]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.825    -0.865    gpu/vs1/clk_40
    SLICE_X38Y33         FDRE                                         r  gpu/vs1/x_screen_v1_reg[8]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.087    -0.523    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.403    gpu/vs1/x_screen_v1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_40
    SLICE_X35Y29         FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff2_reg[2]/Q
                         net (fo=1, routed)           0.089    -0.398    gpu/vs1/x_screen_v1_buff2[2]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.353 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.820    -0.870    gpu/vs1/clk_40
    SLICE_X34Y29         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.087    -0.528    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121    -0.407    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.549    -0.632    gpu/vs1/clk_40
    SLICE_X35Y25         FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  gpu/vs1/y_screen_v2_buff1_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.402    gpu/vs1/y_screen_v2_buff1[0]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/y_screen_v2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/y_screen_v2[0]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.815    -0.875    gpu/vs1/clk_40
    SLICE_X34Y25         FDRE                                         r  gpu/vs1/y_screen_v2_reg[0]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.087    -0.532    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121    -0.411    gpu/vs1/y_screen_v2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v3_buff2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/vs1/clk_40
    SLICE_X35Y28         FDRE                                         r  gpu/vs1/y_screen_v3_buff2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/vs1/y_screen_v3_buff2_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.397    gpu/vs1/y_screen_v3_buff2[6]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  gpu/vs1/y_screen_v3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/y_screen_v3[6]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y28         FDRE                                         r  gpu/vs1/y_screen_v3_reg[6]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.087    -0.529    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.408    gpu/vs1/y_screen_v3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.589    -0.592    gpu/vs1/clk_40
    SLICE_X61Y62         FDRE                                         r  gpu/vs1/w_clip_v1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  gpu/vs1/w_clip_v1_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.360    gpu/vs1/w_clip_v1_reg_n_0_[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    gpu/vs1/div_b[10]
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.858    -0.832    gpu/vs1/clk_40
    SLICE_X60Y62         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.087    -0.492    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121    -0.371    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.056    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_40_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 4.285ns (43.138%)  route 5.648ns (56.862%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.131     1.812    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.936 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.515     5.451    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.970 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.970    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.295ns (43.944%)  route 5.479ns (56.056%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.137     1.817    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.941 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.341     5.282    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.811 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.811    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.268ns (44.562%)  route 5.310ns (55.438%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.600     1.280    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.404 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.709     5.113    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.616 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.616    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.290ns (45.191%)  route 5.203ns (54.809%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.604     1.284    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.408 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.598     5.006    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.530 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.530    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.296ns (45.300%)  route 5.188ns (54.700%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.999     1.679    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I3_O)        0.124     1.803 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.188     4.991    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.522 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.522    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.291ns (45.361%)  route 5.168ns (54.639%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.816     1.496    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I3_O)        0.124     1.620 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.351     4.971    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.496 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.496    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 4.021ns (51.815%)  route 3.740ns (48.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.545    -0.967    gpu/v/clk_40
    SLICE_X42Y67         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           3.740     3.291    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.794 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.794    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 3.953ns (52.083%)  route 3.636ns (47.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.547    -0.965    gpu/v/clk_40
    SLICE_X43Y65         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           3.636     3.128    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.624 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.624    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.339ns (51.270%)  route 1.272ns (48.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.557    -0.624    gpu/v/clk_40
    SLICE_X43Y65         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           1.272     0.789    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.987 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.987    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.368ns (52.271%)  route 1.250ns (47.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.555    -0.626    gpu/v/clk_40
    SLICE_X42Y67         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           1.250     0.787    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.992 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.992    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.416ns (53.098%)  route 1.251ns (46.902%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X40Y70         FDRE                                         r  gpu/raster1/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[2]/Q
                         net (fo=1, routed)           0.172    -0.316    gpu/v/uio_out[2][2]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.271 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.079     0.808    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.038 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.038    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.406ns (52.362%)  route 1.279ns (47.638%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X40Y70         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.367    gpu/v/uio_out[2][4]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.322 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.157     0.836    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.055 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.055    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.417ns (51.235%)  route 1.349ns (48.765%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X39Y70         FDRE                                         r  gpu/raster1/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.223    gpu/v/uio_out[2][3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.178 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.083     0.906    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.137 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.137    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.435ns (51.397%)  route 1.357ns (48.603%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.556    -0.625    gpu/v/clk_40
    SLICE_X42Y66         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.259    -0.203    gpu/v/y[9]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.098     0.940    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.166 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.166    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.390ns (47.987%)  route 1.506ns (52.013%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X41Y70         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=1, routed)           0.256    -0.232    gpu/v/uio_out[2][1]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.187 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.250     1.063    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.267 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.267    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.411ns (48.186%)  route 1.517ns (51.814%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X40Y70         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=1, routed)           0.259    -0.229    gpu/v/uio_out[2][0]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.184 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.258     1.074    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.299 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.299    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 4.285ns (43.138%)  route 5.648ns (56.862%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.131     1.812    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.936 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.515     5.451    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.970 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.970    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.295ns (43.944%)  route 5.479ns (56.056%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.137     1.817    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.941 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.341     5.282    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.811 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.811    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.268ns (44.562%)  route 5.310ns (55.438%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.600     1.280    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.404 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.709     5.113    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.616 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.616    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.290ns (45.191%)  route 5.203ns (54.809%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.604     1.284    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.408 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.598     5.006    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.530 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.530    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.296ns (45.300%)  route 5.188ns (54.700%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.999     1.679    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I3_O)        0.124     1.803 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.188     4.991    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.522 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.522    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.291ns (45.361%)  route 5.168ns (54.639%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.549    -0.963    gpu/v/clk_40
    SLICE_X42Y64         FDRE                                         r  gpu/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  gpu/v/yc_reg[6]/Q
                         net (fo=14, routed)          1.001     0.556    gpu/v/y[6]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.680 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.816     1.496    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I3_O)        0.124     1.620 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.351     4.971    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.496 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.496    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 4.021ns (51.815%)  route 3.740ns (48.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.545    -0.967    gpu/v/clk_40
    SLICE_X42Y67         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           3.740     3.291    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.794 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.794    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 3.953ns (52.083%)  route 3.636ns (47.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.547    -0.965    gpu/v/clk_40
    SLICE_X43Y65         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           3.636     3.128    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.624 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.624    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.339ns (51.270%)  route 1.272ns (48.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.557    -0.624    gpu/v/clk_40
    SLICE_X43Y65         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           1.272     0.789    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.987 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.987    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.368ns (52.271%)  route 1.250ns (47.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.555    -0.626    gpu/v/clk_40
    SLICE_X42Y67         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           1.250     0.787    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.992 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.992    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.416ns (53.098%)  route 1.251ns (46.902%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X40Y70         FDRE                                         r  gpu/raster1/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[2]/Q
                         net (fo=1, routed)           0.172    -0.316    gpu/v/uio_out[2][2]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.271 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.079     0.808    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.038 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.038    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.406ns (52.362%)  route 1.279ns (47.638%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X40Y70         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.367    gpu/v/uio_out[2][4]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.322 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.157     0.836    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.055 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.055    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.417ns (51.235%)  route 1.349ns (48.765%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X39Y70         FDRE                                         r  gpu/raster1/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.223    gpu/v/uio_out[2][3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.178 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.083     0.906    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.137 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.137    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.435ns (51.397%)  route 1.357ns (48.603%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.556    -0.625    gpu/v/clk_40
    SLICE_X42Y66         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.259    -0.203    gpu/v/y[9]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.098     0.940    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.166 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.166    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.390ns (47.987%)  route 1.506ns (52.013%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X41Y70         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=1, routed)           0.256    -0.232    gpu/v/uio_out[2][1]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.187 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.250     1.063    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.267 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.267    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.411ns (48.186%)  route 1.517ns (51.814%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.552    -0.629    gpu/raster1/clk_40
    SLICE_X40Y70         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=1, routed)           0.259    -0.229    gpu/v/uio_out[2][0]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.184 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.258     1.074    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.299 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.299    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40_clk_wiz_0

Max Delay          2137 Endpoints
Min Delay          2137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/x_world_v1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.325ns  (logic 1.577ns (11.008%)  route 12.748ns (88.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.444    14.325    gpu/reset
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.428    -1.568    gpu/clk_40
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/x_world_v1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.325ns  (logic 1.577ns (11.008%)  route 12.748ns (88.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.444    14.325    gpu/reset
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.428    -1.568    gpu/clk_40
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/x_world_v1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.325ns  (logic 1.577ns (11.008%)  route 12.748ns (88.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.444    14.325    gpu/reset
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.428    -1.568    gpu/clk_40
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.577ns (11.068%)  route 12.670ns (88.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.366    14.247    gpu/vs1/SR[0]
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.437    -1.558    gpu/vs1/clk_40
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.577ns (11.068%)  route 12.670ns (88.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.366    14.247    gpu/vs1/SR[0]
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.437    -1.558    gpu/vs1/clk_40
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/FSM_sequential_state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X50Y78         FDRE                                         r  gpu/ia1/FSM_sequential_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X50Y78         FDRE                                         r  gpu/ia1/FSM_sequential_state_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.266ns (17.489%)  route 1.255ns (82.511%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.255     1.476    gpu/vs1/mul/rst_n_IBUF
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.521 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.521    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.832    -0.858    gpu/vs1/mul/clk_40
    SLICE_X33Y46         FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 ui_in[3]
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.224ns (13.399%)  route 1.450ns (86.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  ui_in[3] (IN)
                         net (fo=0)                   0.000     0.000    ui_in[3]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  ui_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.450     1.674    gpu/ia1/UART_UNIT/UART_RX_UNIT/ui_in_IBUF[0]
    SLICE_X51Y82         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.826    -0.863    gpu/ia1/UART_UNIT/UART_RX_UNIT/clk_40
    SLICE_X51Y82         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/C

Slack:                    inf
  Source:                 ui_in[3]
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.269ns (14.309%)  route 1.613ns (85.691%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ui_in[3] (IN)
                         net (fo=0)                   0.000     0.000    ui_in[3]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  ui_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.545     1.769    gpu/ia1/UART_UNIT/UART_RX_UNIT/ui_in_IBUF[0]
    SLICE_X50Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg[3]_i_1/O
                         net (fo=4, routed)           0.068     1.882    gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_next
    SLICE_X50Y79         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.823    -0.866    gpu/ia1/UART_UNIT/UART_RX_UNIT/clk_40
    SLICE_X50Y79         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40_clk_wiz_0_1

Max Delay          2137 Endpoints
Min Delay          2137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/x_world_v1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.325ns  (logic 1.577ns (11.008%)  route 12.748ns (88.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.444    14.325    gpu/reset
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.428    -1.568    gpu/clk_40
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/x_world_v1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.325ns  (logic 1.577ns (11.008%)  route 12.748ns (88.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.444    14.325    gpu/reset
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.428    -1.568    gpu/clk_40
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/x_world_v1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.325ns  (logic 1.577ns (11.008%)  route 12.748ns (88.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.444    14.325    gpu/reset
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.428    -1.568    gpu/clk_40
    SLICE_X50Y77         FDRE                                         r  gpu/x_world_v1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.577ns (11.068%)  route 12.670ns (88.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.366    14.247    gpu/vs1/SR[0]
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.437    -1.558    gpu/vs1/clk_40
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.577ns (11.068%)  route 12.670ns (88.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.366    14.247    gpu/vs1/SR[0]
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.437    -1.558    gpu/vs1/clk_40
    SLICE_X48Y27         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/FSM_sequential_state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X50Y78         FDRE                                         r  gpu/ia1/FSM_sequential_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X50Y78         FDRE                                         r  gpu/ia1/FSM_sequential_state_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.192ns  (logic 1.577ns (11.111%)  route 12.615ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          3.304     4.757    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        9.311    14.192    gpu/ia1/SR[0]
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        1.430    -1.566    gpu/ia1/clk_40
    SLICE_X51Y78         FDRE                                         r  gpu/ia1/idx_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.266ns (17.489%)  route 1.255ns (82.511%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.255     1.476    gpu/vs1/mul/rst_n_IBUF
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.521 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.521    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.832    -0.858    gpu/vs1/mul/clk_40
    SLICE_X33Y46         FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 ui_in[3]
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.224ns (13.399%)  route 1.450ns (86.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  ui_in[3] (IN)
                         net (fo=0)                   0.000     0.000    ui_in[3]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  ui_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.450     1.674    gpu/ia1/UART_UNIT/UART_RX_UNIT/ui_in_IBUF[0]
    SLICE_X51Y82         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.826    -0.863    gpu/ia1/UART_UNIT/UART_RX_UNIT/clk_40
    SLICE_X51Y82         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/C

Slack:                    inf
  Source:                 ui_in[3]
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.269ns (14.309%)  route 1.613ns (85.691%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ui_in[3] (IN)
                         net (fo=0)                   0.000     0.000    ui_in[3]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  ui_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.545     1.769    gpu/ia1/UART_UNIT/UART_RX_UNIT/ui_in_IBUF[0]
    SLICE_X50Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg[3]_i_1/O
                         net (fo=4, routed)           0.068     1.882    gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_next
    SLICE_X50Y79         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.823    -0.866    gpu/ia1/UART_UNIT/UART_RX_UNIT/clk_40
    SLICE_X50Y79         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e2_init_t1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.042%)  route 1.628ns (85.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.418     1.639    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.684 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        0.210     1.894    gpu/vs1/SR[0]
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=2524, routed)        0.834    -0.856    gpu/vs1/clk_40
    SLICE_X43Y47         FDRE                                         r  gpu/vs1/e2_init_t1_reg[18]/C





