# rv32e-bachelor
A scan-testable RISC-V core implementation (instruction decoder an register file) using SystemVerilog
