// Copyright (c) 2023-2025, Rodrigo Huerta, Mojtaba Abaie Shoushtary, Josep-Llorenç Cruz, Antonio González
// Universitat Politecnica de Catalunya
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice, this
// list of conditions and the following disclaimer.
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution. Neither the name of
// The Universitat Politecnica de Catalunya nor the names of its contributors may be
// used to endorse or promote products derived from this software without
// specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.

// Copyright (c) 2009-2021, Tor M. Aamodt, Wilson W.L. Fung, Ali Bakhoda,
// George L. Yuan, Andrew Turner, Inderpreet Singh, Vijay Kandiah, Nikos Hardavellas, 
// Mahmoud Khairy, Junrui Pan, Timothy G. Rogers
// The University of British Columbia, Northwestern University, Purdue University
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice, this
//    list of conditions and the following disclaimer;
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution;
// 3. Neither the names of The University of British Columbia, Northwestern 
//    University nor the names of their contributors may be used to
//    endorse or promote products derived from this software without specific
//    prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.

#include "shader.h"
#include <float.h>
#include <limits.h>
#include <string.h>
#include <memory>
#include <sstream>
#include "../../libcuda/gpgpu_context.h"
#include "../cuda-sim/cuda-sim.h"
#include "../cuda-sim/ptx-stats.h"
#include "../cuda-sim/ptx_sim.h"
#include "../statwrapper.h"
#include "addrdec.h"
#include "dram.h"
#include "gpu-misc.h"
#include "gpu-sim.h"
#include "icnt_wrapper.h"
#include "mem_fetch.h"
#include "mem_latency_stat.h"
#include "shader_trace.h"
#include "stat-tool.h"
#include "traffic_breakdown.h"
#include "visualizer.h"
#include "../constants.h"

#include "remodeling/sm.h"
#include "remodeling/new_stats.h"


#define PRIORITIZE_MSHR_OVER_WB 1
#define MAX(a, b) (((a) > (b)) ? (a) : (b))
#define MIN(a, b) (((a) < (b)) ? (a) : (b))

mem_fetch *shader_core_mem_fetch_allocator::alloc(
    new_addr_type addr, mem_access_type type, unsigned size, bool wr,
    unsigned long long cycle) const {
  mem_access_t access(type, addr, size, wr, m_memory_config->gpgpu_ctx);
  mem_fetch *mf =
      new mem_fetch(access, NULL, wr ? WRITE_PACKET_SIZE : READ_PACKET_SIZE, -1,
                    m_core_id, m_cluster_id, m_memory_config, cycle);
  return mf;
}

mem_fetch *shader_core_mem_fetch_allocator::alloc(
    new_addr_type addr, mem_access_type type, const active_mask_t &active_mask,
    const mem_access_byte_mask_t &byte_mask,
    const mem_access_sector_mask_t &sector_mask, unsigned size, bool wr,
    unsigned long long cycle, unsigned wid, unsigned sid, unsigned tpc,
    mem_fetch *original_mf) const {
  mem_access_t access(type, addr, size, wr, active_mask, byte_mask, sector_mask,
                      m_memory_config->gpgpu_ctx);
  mem_fetch *mf = new mem_fetch(
      access, NULL, wr ? WRITE_PACKET_SIZE : READ_PACKET_SIZE, wid, m_core_id,
      m_cluster_id, m_memory_config, cycle, original_mf);
  return mf;
}
/////////////////////////////////////////////////////////////////////////////

std::list<unsigned> shader_core_ctx::get_regs_written(const inst_t &fvt) const {
  std::list<unsigned> result;
  for (unsigned op = 0; op < MAX_REG_OPERANDS; op++) {
    int reg_num = fvt.arch_reg.dst[op];  // this math needs to match that used
                                         // in function_info::ptx_decode_inst
    if (reg_num >= 0)                    // valid register
      result.push_back(reg_num);
  }
  return result;
}

void check_kernel_launch_limitation(
    const kernel_info_t &k, const shader_core_config *shader_config,
    shader_core_stats *stats) {
  unsigned threads_per_cta = k.threads_per_cta();
  const class function_info *kernel = k.entry();
  unsigned int padded_cta_size = threads_per_cta;
  if (padded_cta_size % shader_config->warp_size)
    padded_cta_size = ((padded_cta_size / shader_config->warp_size) + 1) *
                      (shader_config->warp_size);

  // Limit by n_threads/shader
  unsigned int result_thread =
      shader_config->n_thread_per_shader / padded_cta_size;

  const struct gpgpu_ptx_sim_info *kernel_info = ptx_sim_kernel_info(kernel);
  unsigned kernel_id = stats->m_last_kernel_id;

  // Limit by shmem/shader
  unsigned int result_shmem = (unsigned)-1;
  if (kernel_info->smem > 0)
    result_shmem = shader_config->gpgpu_shmem_size / kernel_info->smem;

  // Limit by register count, rounded up to multiple of 4.
  unsigned int result_regs = (unsigned)-1;
  unsigned int num_configured_regs = shader_config->gpgpu_shader_registers;
  if(shader_config->is_vpreg_enabled) {
    num_configured_regs = shader_config->vpreg_num_physical_regs_per_sm * 32; // Translate from warp registers to thread registers
  }
  if (kernel_info->regs > 0)
    result_regs = num_configured_regs /
                  (padded_cta_size * ((kernel_info->regs + 3) & ~3));

  // Limit by CTA
  unsigned int result_cta = shader_config->max_cta_per_core;

  unsigned result = result_thread;
  result = gs_min2(result, result_shmem);
  result = gs_min2(result, result_regs);
  result = gs_min2(result, result_cta);

  static unsigned last_kernel_id = std::numeric_limits<unsigned>::max();
  
  // Important added lines for stats
  if (last_kernel_id != kernel_id) {  // Only tries to increment the counter if
                                    // kernel_info struct changes
    last_kernel_id = kernel_id;
    if (result == result_regs) stats->total_number_of_kernels_limited_by_regs++;
    if (result == result_shmem) stats->total_number_of_kernels_limited_by_shared_memory++;
    if (result == result_cta) stats->total_number_of_kernels_limited_by_ctas++;
    if (result == result_thread) stats->total_number_of_kernels_limited_by_threads++;
  }
}

// MOD. Begin.
bool shader_core_ctx::is_subcore_active(unsigned sub_core_id) {
  bool is_active = false;
  for (unsigned i = sub_core_id; i < m_warp_size; i += get_num_subcores()) {
    if (m_warp[i]->hardware_done()) {
      is_active = true;
      break;
    }
  }
  return is_active;
}
// MOD. End.

// MOD. Begin. Fix WAR at baseline
Scoreboard_reads* shader_core_ctx::get_Scoreboard_reads()
{
  return m_scoreboard_reads;
}
// MOD. End

void exec_shader_core_ctx::create_shd_warp() {
  m_warp.resize(m_config->max_warps_per_shader);
  for (unsigned k = 0; k < m_config->max_warps_per_shader; ++k) {
    m_warp[k] = new shd_warp_t(this, m_config->warp_size, m_stats);
  }
}

void shader_core_ctx::create_front_pipeline() {
  // pipeline_stages is the sum of normal pipeline stages and specialized_unit
  // stages * 2 (for ID and EX)
  unsigned total_pipeline_stages =
      N_PIPELINE_STAGES + m_config->m_specialized_unit.size() * 2;
  m_pipeline_reg.reserve(total_pipeline_stages);
  for (int j = 0; j < N_PIPELINE_STAGES; j++) {
    m_pipeline_reg.push_back(
        register_set(m_config->pipe_widths[j], pipeline_stage_name_decode[j]));
  }
  for (std::size_t j = 0; j < m_config->m_specialized_unit.size(); j++) {
    m_pipeline_reg.push_back(
        register_set(m_config->m_specialized_unit[j].id_oc_spec_reg_width,
                     m_config->m_specialized_unit[j].name));
    m_config->m_specialized_unit[j].ID_OC_SPEC_ID = m_pipeline_reg.size() - 1;
    m_specilized_dispatch_reg.push_back(
        &m_pipeline_reg[m_pipeline_reg.size() - 1]);
  }
  for (std::size_t j = 0; j < m_config->m_specialized_unit.size(); j++) {
    m_pipeline_reg.push_back(
        register_set(m_config->m_specialized_unit[j].oc_ex_spec_reg_width,
                     m_config->m_specialized_unit[j].name));
    m_config->m_specialized_unit[j].OC_EX_SPEC_ID = m_pipeline_reg.size() - 1;
  }

  if (m_config->sub_core_model) {
    // in subcore model, each scheduler should has its own issue register, so
    // ensure num scheduler = reg width
    assert(m_config->gpgpu_num_sched_per_core ==
           m_pipeline_reg[ID_OC_SP].get_size());
    assert(m_config->gpgpu_num_sched_per_core ==
           m_pipeline_reg[ID_OC_SFU].get_size());
    assert(m_config->gpgpu_num_sched_per_core ==
           m_pipeline_reg[ID_OC_MEM].get_size());
    if (m_config->gpgpu_tensor_core_avail)
      assert(m_config->gpgpu_num_sched_per_core ==
             m_pipeline_reg[ID_OC_TENSOR_CORE].get_size());
    if (m_config->gpgpu_num_dp_units > 0)
      assert(m_config->gpgpu_num_sched_per_core ==
             m_pipeline_reg[ID_OC_DP].get_size());
    if (m_config->gpgpu_num_int_units > 0)
      assert(m_config->gpgpu_num_sched_per_core ==
             m_pipeline_reg[ID_OC_INT].get_size());
    for (std::size_t j = 0; j < m_config->m_specialized_unit.size(); j++) {
      if (m_config->m_specialized_unit[j].num_units > 0)
        assert(m_config->gpgpu_num_sched_per_core ==
               m_config->m_specialized_unit[j].id_oc_spec_reg_width);
    }
  }

  m_threadState = (thread_ctx_t *)calloc(sizeof(thread_ctx_t),
                                         m_config->n_thread_per_shader);

  m_not_completed = 0;
  m_active_threads.reset();
  m_n_active_cta = 0;
  for (unsigned i = 0; i < MAX_CTA_PER_SHADER; i++) m_cta_status[i] = 0;
  for (unsigned i = 0; i < m_config->n_thread_per_shader; i++) {
    m_thread[i] = NULL;
    m_threadState[i].m_cta_id = -1;
    m_threadState[i].m_active = false;
  }

  // m_icnt = new shader_memory_interface(this,cluster);
  if (m_config->gpgpu_perfect_mem) {
    m_icnt = new perfect_memory_interface(this, m_cluster);
  } else {
    m_icnt = new shader_memory_interface(this, m_cluster);
  }
  m_mem_fetch_allocator =
      new shader_core_mem_fetch_allocator(m_sid, m_tpc, m_memory_config);

  // fetch
  m_last_warp_fetched = 0;

#define STRSIZE 1024
  char name[STRSIZE];
  snprintf(name, STRSIZE, "L1I_%03d", m_sid);
  m_L1I = new read_only_cache(name, m_config->m_L1I_L1_half_C_cache_config, m_sid,
                              get_shader_instruction_cache_id(), m_icnt,
                              IN_L1I_MISS_QUEUE);


  // MOD. Begin. Added L0I
  if(m_config->is_L0I_enabled) {
    m_icnt_L0I = new L0_icnt(m_L1I, m_gpu, this, m_config->max_reply_allowed_from_L1I, m_config->max_request_allowed_to_L1I, m_config->latency_L0_to_L1, m_config->latency_L1_to_L0);
    m_L0I.resize(m_config->gpgpu_num_sched_per_core);
    for(unsigned i = 0; i < m_config->gpgpu_num_sched_per_core; i++) {
      char nameL0[STRSIZE];
      snprintf(nameL0, STRSIZE, "L0I_%03d_%d", m_sid, i);
      m_L0I[i] = new read_only_cache(nameL0, m_config->m_L0I_config, m_sid, get_shader_instruction_cache_id(), m_icnt_L0I, IN_L0_MISS_QUEUE);
      static_cast<L0_icnt*>(m_icnt_L0I)->add_L0(m_L0I[i]);
    }
  }
  m_subcore_req_fetch_L1I_priority = 0;
  // MOD. End. Added L0I

  // MOD. Begin. Improving fetch and decode
  if(m_config->is_fetch_and_decode_improved) {
    m_improved_fetch_decode_inst_fetch_buffer.resize(m_config->gpgpu_num_sched_per_core);
    m_improved_fetch_decode_last_warp_fetched.resize(m_config->gpgpu_num_sched_per_core);
    for(unsigned int i = 0; i < m_config->gpgpu_num_sched_per_core; i++) {
      m_improved_fetch_decode_last_warp_fetched[i] = i;
    }
  }
  // MOD. End
  
}

void shader_core_ctx::create_schedulers() {
  m_scoreboard = new Scoreboard(m_sid, m_config->max_warps_per_shader, m_gpu, m_config->is_trace_mode);

  // MOD. Begin. Fix WAR at baseline.

  m_scoreboard_reads = new Scoreboard_reads(m_sid, m_config->max_warps_per_shader, m_gpu, m_config->scoreboard_war_reads_mode,  m_config->scoreboard_war_max_uses_per_reg, m_config->is_trace_mode, m_stats);

  const concrete_scheduler scheduler = m_config->warp_scheduling_mode;

  for (unsigned i = 0; i < m_config->gpgpu_num_sched_per_core; i++) {
    switch (scheduler) {
      case CONCRETE_SCHEDULER_LRR:
        schedulers.push_back(new lrr_scheduler(
            m_stats, this, m_scoreboard, m_scoreboard_reads, m_simt_stack, &m_warp, // MOD. Fix WAR at baseline.
            &m_pipeline_reg[ID_OC_SP], &m_pipeline_reg[ID_OC_DP],
            &m_pipeline_reg[ID_OC_SFU], &m_pipeline_reg[ID_OC_INT],
            &m_pipeline_reg[ID_OC_TENSOR_CORE], m_specilized_dispatch_reg,
            &m_pipeline_reg[ID_OC_MEM], i, scheduler)); // MOD. VPREG
        break;
      case CONCRETE_SCHEDULER_TWO_LEVEL_ACTIVE:
        schedulers.push_back(new two_level_active_scheduler(
            m_stats, this, m_scoreboard, m_scoreboard_reads, m_simt_stack, &m_warp, // MOD. Fix WAR at baseline.
            &m_pipeline_reg[ID_OC_SP], &m_pipeline_reg[ID_OC_DP],
            &m_pipeline_reg[ID_OC_SFU], &m_pipeline_reg[ID_OC_INT],
            &m_pipeline_reg[ID_OC_TENSOR_CORE], m_specilized_dispatch_reg,
            &m_pipeline_reg[ID_OC_MEM], i, m_config->gpgpu_scheduler_string, scheduler));
        break;
      case CONCRETE_SCHEDULER_GTO:
        schedulers.push_back(new gto_scheduler(
            m_stats, this, m_scoreboard, m_scoreboard_reads, m_simt_stack, &m_warp, // MOD. Fix WAR at baseline.
            &m_pipeline_reg[ID_OC_SP], &m_pipeline_reg[ID_OC_DP],
            &m_pipeline_reg[ID_OC_SFU], &m_pipeline_reg[ID_OC_INT],
            &m_pipeline_reg[ID_OC_TENSOR_CORE], m_specilized_dispatch_reg,
            &m_pipeline_reg[ID_OC_MEM], i, scheduler)); 
        break;
      case CONCRETE_SCHEDULER_RRR:
        schedulers.push_back(new rrr_scheduler(
            m_stats, this, m_scoreboard, m_scoreboard_reads, m_simt_stack, &m_warp, // MOD. Fix WAR at baseline.
            &m_pipeline_reg[ID_OC_SP], &m_pipeline_reg[ID_OC_DP],
            &m_pipeline_reg[ID_OC_SFU], &m_pipeline_reg[ID_OC_INT],
            &m_pipeline_reg[ID_OC_TENSOR_CORE], m_specilized_dispatch_reg,
            &m_pipeline_reg[ID_OC_MEM], i, scheduler
            )); 
        break;
      case CONCRETE_SCHEDULER_OLDEST_FIRST:
        schedulers.push_back(new oldest_scheduler(
            m_stats, this, m_scoreboard, m_scoreboard_reads, m_simt_stack, &m_warp, // MOD. Fix WAR at baseline.
            &m_pipeline_reg[ID_OC_SP], &m_pipeline_reg[ID_OC_DP],
            &m_pipeline_reg[ID_OC_SFU], &m_pipeline_reg[ID_OC_INT],
            &m_pipeline_reg[ID_OC_TENSOR_CORE], m_specilized_dispatch_reg,
            &m_pipeline_reg[ID_OC_MEM], i, scheduler));
        break;
      case CONCRETE_SCHEDULER_WARP_LIMITING:
        schedulers.push_back(new swl_scheduler(
            m_stats, this, m_scoreboard, m_scoreboard_reads, m_simt_stack, &m_warp, // MOD. Fix WAR at baseline.
            &m_pipeline_reg[ID_OC_SP], &m_pipeline_reg[ID_OC_DP],
            &m_pipeline_reg[ID_OC_SFU], &m_pipeline_reg[ID_OC_INT],
            &m_pipeline_reg[ID_OC_TENSOR_CORE], m_specilized_dispatch_reg,
            &m_pipeline_reg[ID_OC_MEM], i, m_config->gpgpu_scheduler_string, scheduler));
        break;
      default:
        abort();
    };
  }

  for (unsigned i = 0; i < m_warp.size(); i++) {
    // distribute i's evenly though schedulers;
    schedulers[i % m_config->gpgpu_num_sched_per_core]->add_supervised_warp_id(
        i);
  }
  for (unsigned i = 0; i < m_config->gpgpu_num_sched_per_core; ++i) {
    schedulers[i]->done_adding_supervised_warps();
  }
}

void shader_core_ctx::create_exec_pipeline() {
  // op collector configuration
  enum { SP_CUS, DP_CUS, SFU_CUS, TENSOR_CORE_CUS, INT_CUS, MEM_CUS, GEN_CUS };

  opndcoll_rfu_t::port_vector_t in_ports;
  opndcoll_rfu_t::port_vector_t out_ports;
  opndcoll_rfu_t::uint_vector_t cu_sets;

  // configure generic collectors
  m_operand_collector.add_cu_set(
      GEN_CUS, m_config->gpgpu_operand_collector_num_units_gen,
      m_config->gpgpu_operand_collector_num_out_ports_gen);

  for (unsigned i = 0; i < m_config->gpgpu_operand_collector_num_in_ports_gen;
       i++) {
    in_ports.push_back(&m_pipeline_reg[ID_OC_SP]);
    in_ports.push_back(&m_pipeline_reg[ID_OC_SFU]);
    in_ports.push_back(&m_pipeline_reg[ID_OC_MEM]);
    out_ports.push_back(&m_pipeline_reg[OC_EX_SP]);
    out_ports.push_back(&m_pipeline_reg[OC_EX_SFU]);
    out_ports.push_back(&m_pipeline_reg[OC_EX_MEM]);
    if (m_config->gpgpu_tensor_core_avail) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_TENSOR_CORE]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_TENSOR_CORE]);
    }
    if (m_config->gpgpu_num_dp_units > 0) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_DP]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_DP]);
    }
    if (m_config->gpgpu_num_int_units > 0) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_INT]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_INT]);
    }
    if (m_config->m_specialized_unit.size() > 0) {
      for (unsigned j = 0; j < m_config->m_specialized_unit.size(); ++j) {
        in_ports.push_back(
            &m_pipeline_reg[m_config->m_specialized_unit[j].ID_OC_SPEC_ID]);
        out_ports.push_back(
            &m_pipeline_reg[m_config->m_specialized_unit[j].OC_EX_SPEC_ID]);
      }
    }
    cu_sets.push_back((unsigned)GEN_CUS);
    m_operand_collector.add_port(in_ports, out_ports, cu_sets);
    in_ports.clear(), out_ports.clear(), cu_sets.clear();
  }

  if (m_config->enable_specialized_operand_collector) {
    m_operand_collector.add_cu_set(
        SP_CUS, m_config->gpgpu_operand_collector_num_units_sp,
        m_config->gpgpu_operand_collector_num_out_ports_sp);
    m_operand_collector.add_cu_set(
        DP_CUS, m_config->gpgpu_operand_collector_num_units_dp,
        m_config->gpgpu_operand_collector_num_out_ports_dp);
    m_operand_collector.add_cu_set(
        TENSOR_CORE_CUS,
        m_config->gpgpu_operand_collector_num_units_tensor_core,
        m_config->gpgpu_operand_collector_num_out_ports_tensor_core);
    m_operand_collector.add_cu_set(
        SFU_CUS, m_config->gpgpu_operand_collector_num_units_sfu,
        m_config->gpgpu_operand_collector_num_out_ports_sfu);
    m_operand_collector.add_cu_set(
        MEM_CUS, m_config->gpgpu_operand_collector_num_units_mem,
        m_config->gpgpu_operand_collector_num_out_ports_mem);
    m_operand_collector.add_cu_set(
        INT_CUS, m_config->gpgpu_operand_collector_num_units_int,
        m_config->gpgpu_operand_collector_num_out_ports_int);

    for (unsigned i = 0; i < m_config->gpgpu_operand_collector_num_in_ports_sp;
         i++) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_SP]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_SP]);
      cu_sets.push_back((unsigned)SP_CUS);
      cu_sets.push_back((unsigned)GEN_CUS);
      m_operand_collector.add_port(in_ports, out_ports, cu_sets);
      in_ports.clear(), out_ports.clear(), cu_sets.clear();
    }

    for (unsigned i = 0; i < m_config->gpgpu_operand_collector_num_in_ports_dp;
         i++) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_DP]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_DP]);
      cu_sets.push_back((unsigned)DP_CUS);
      cu_sets.push_back((unsigned)GEN_CUS);
      m_operand_collector.add_port(in_ports, out_ports, cu_sets);
      in_ports.clear(), out_ports.clear(), cu_sets.clear();
    }

    for (unsigned i = 0; i < m_config->gpgpu_operand_collector_num_in_ports_sfu;
         i++) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_SFU]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_SFU]);
      cu_sets.push_back((unsigned)SFU_CUS);
      cu_sets.push_back((unsigned)GEN_CUS);
      m_operand_collector.add_port(in_ports, out_ports, cu_sets);
      in_ports.clear(), out_ports.clear(), cu_sets.clear();
    }

    for (unsigned i = 0;
         i < m_config->gpgpu_operand_collector_num_in_ports_tensor_core; i++) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_TENSOR_CORE]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_TENSOR_CORE]);
      cu_sets.push_back((unsigned)TENSOR_CORE_CUS);
      cu_sets.push_back((unsigned)GEN_CUS);
      m_operand_collector.add_port(in_ports, out_ports, cu_sets);
      in_ports.clear(), out_ports.clear(), cu_sets.clear();
    }

    for (unsigned i = 0; i < m_config->gpgpu_operand_collector_num_in_ports_mem;
         i++) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_MEM]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_MEM]);
      cu_sets.push_back((unsigned)MEM_CUS);
      cu_sets.push_back((unsigned)GEN_CUS);
      m_operand_collector.add_port(in_ports, out_ports, cu_sets);
      in_ports.clear(), out_ports.clear(), cu_sets.clear();
    }

    for (unsigned i = 0; i < m_config->gpgpu_operand_collector_num_in_ports_int;
         i++) {
      in_ports.push_back(&m_pipeline_reg[ID_OC_INT]);
      out_ports.push_back(&m_pipeline_reg[OC_EX_INT]);
      cu_sets.push_back((unsigned)INT_CUS);
      cu_sets.push_back((unsigned)GEN_CUS);
      m_operand_collector.add_port(in_ports, out_ports, cu_sets);
      in_ports.clear(), out_ports.clear(), cu_sets.clear();
    }
  }

  m_operand_collector.init(m_config->gpgpu_num_reg_banks, this);

  m_num_function_units =
      m_config->gpgpu_num_sp_units + m_config->gpgpu_num_dp_units +
      m_config->gpgpu_num_sfu_units + m_config->gpgpu_num_tensor_core_units +
      m_config->gpgpu_num_int_units + m_config->m_specialized_unit_num +
      1;  // sp_unit, sfu, dp, tensor, int, ldst_unit
  // m_dispatch_port = new enum pipeline_stage_name_t[ m_num_function_units ];
  // m_issue_port = new enum pipeline_stage_name_t[ m_num_function_units ];

  // m_fu = new simd_function_unit*[m_num_function_units];

  for (unsigned int k = 0; k < m_config->gpgpu_num_sp_units; k++) {
    m_fu.push_back(new sp_unit(&m_pipeline_reg[EX_WB], m_config, this, k));
    m_dispatch_port.push_back(ID_OC_SP);
    m_issue_port.push_back(OC_EX_SP);
  }

  for (unsigned int k = 0; k < m_config->gpgpu_num_dp_units; k++) {
    m_fu.push_back(new dp_unit(&m_pipeline_reg[EX_WB], m_config, this, k));
    m_dispatch_port.push_back(ID_OC_DP);
    m_issue_port.push_back(OC_EX_DP);
  }
  for (unsigned int k = 0; k < m_config->gpgpu_num_int_units; k++) {
    m_fu.push_back(new int_unit(&m_pipeline_reg[EX_WB], m_config, this, k));
    m_dispatch_port.push_back(ID_OC_INT);
    m_issue_port.push_back(OC_EX_INT);
  }

  for (unsigned int k = 0; k < m_config->gpgpu_num_sfu_units; k++) {
    m_fu.push_back(new sfu(&m_pipeline_reg[EX_WB], m_config, this, k));
    m_dispatch_port.push_back(ID_OC_SFU);
    m_issue_port.push_back(OC_EX_SFU);
  }

  for (unsigned int k = 0; k < m_config->gpgpu_num_tensor_core_units; k++) {
    m_fu.push_back(new tensor_core(&m_pipeline_reg[EX_WB], m_config, this, k));
    m_dispatch_port.push_back(ID_OC_TENSOR_CORE);
    m_issue_port.push_back(OC_EX_TENSOR_CORE);
  }

  for (std::size_t j = 0; j < m_config->m_specialized_unit.size(); j++) {
    for (unsigned int k = 0; k < m_config->m_specialized_unit[j].num_units; k++) {
      m_fu.push_back(new specialized_unit(
          &m_pipeline_reg[EX_WB], m_config, this, SPEC_UNIT_START_ID + j,
          m_config->m_specialized_unit[j].name,
          m_config->m_specialized_unit[j].latency, k));
      m_dispatch_port.push_back(m_config->m_specialized_unit[j].ID_OC_SPEC_ID);
      m_issue_port.push_back(m_config->m_specialized_unit[j].OC_EX_SPEC_ID);
    }
  }

  // MOD. Begin Fixed LDST_Unit model
  unsigned int assert_function_units_offset = 0;
  if(m_config->is_improved_ldst_unit_enabled) {
    m_ldst_unit = nullptr;
    for(unsigned int k = 0; k < get_num_subcores(); k++) {
      m_dispatch_port.push_back(ID_OC_MEM);
      m_issue_port.push_back(OC_EX_MEM);
    }
    assert_function_units_offset = (get_num_subcores() - 1);
  }else {
    m_ldst_unit = new ldst_unit(m_icnt, m_mem_fetch_allocator, this,
                                &m_operand_collector, m_scoreboard, m_scoreboard_reads, m_config, // MOD. Fix WAR at baseline.
                                m_memory_config, m_stats, m_sid, m_tpc);
    m_fu.push_back(m_ldst_unit);
    m_dispatch_port.push_back(ID_OC_MEM);
    m_issue_port.push_back(OC_EX_MEM);
  }
  // MOD. End

  
  

  assert(m_num_function_units == m_fu.size() and 
         (m_fu.size() + assert_function_units_offset ) == m_dispatch_port.size() and // MOD. Fixed LDST_Unit model
         (m_fu.size() + assert_function_units_offset) == m_issue_port.size()); // MOD. Fixed LDST_Unit model

  // there are as many result buses as the width of the EX_WB stage
  num_result_bus = m_config->pipe_widths[EX_WB];
  for (unsigned i = 0; i < num_result_bus; i++) {
    this->m_result_bus.push_back(new std::bitset<MAX_ALU_LATENCY>());
  }
  
  // MOD. Begin Improved Result bus to take into account conflicts with RF banks
  if(m_config->is_improved_result_bus) {
    assert(m_config->gpgpu_num_reg_banks == num_result_bus); // We ensure that we have a result bus per bank
    m_res_bus_improved.init(num_result_bus, m_config->gpgpu_num_reg_banks, &m_operand_collector);
  }
  // MOD. End
}

shader_core_ctx::shader_core_ctx(class gpgpu_sim *gpu,
                                 class simt_core_cluster *cluster,
                                 unsigned shader_id, unsigned tpc_id,
                                 const shader_core_config *config,
                                 const memory_config *mem_config,
                                 shader_core_stats *stats)
    : core_t(gpu, NULL, config->warp_size, config->n_thread_per_shader),
      m_barriers(this, config->max_warps_per_shader, config->max_cta_per_core,
                 config->max_barriers_per_cta, config->warp_size),
      m_active_warps(0),
      m_dynamic_warp_id(0) {
  m_cluster = cluster;
  m_config = config;
  m_memory_config = mem_config;
  m_stats = stats;
  Issue_Prio = 0;

  m_sid = shader_id;
  m_tpc = tpc_id;

  if(get_gpu()->get_config().g_power_simulation_enabled){
    scaling_coeffs =  get_gpu()->get_scaling_coeffs();
  }

  m_last_inst_gpu_sim_cycle = 0;
  m_last_inst_gpu_tot_sim_cycle = 0;

  // Jin: for concurrent kernels on a SM
  m_occupied_n_threads = 0;
  m_occupied_shmem = 0;
  m_occupied_regs = 0;
  m_occupied_ctas = 0;
  m_occupied_hwtid.reset();
  m_occupied_cta_to_hwtid.clear();
}

void shader_core_ctx::reinit(unsigned start_thread, unsigned end_thread,
                             bool reset_not_completed) {
  if (reset_not_completed) {
    m_not_completed = 0;
    m_active_threads.reset();

    // Jin: for concurrent kernels on a SM
    m_occupied_n_threads = 0;
    m_occupied_shmem = 0;
    m_occupied_regs = 0;
    m_occupied_ctas = 0;
    m_occupied_hwtid.reset();
    m_occupied_cta_to_hwtid.clear();
    m_active_warps = 0;
  }
  for (unsigned i = start_thread; i < end_thread; i++) {
    m_threadState[i].n_insn = 0;
    m_threadState[i].m_cta_id = -1;
  }
  for (unsigned i = start_thread / m_config->warp_size;
       i < end_thread / m_config->warp_size; ++i) {
    m_warp[i]->reset();
    m_simt_stack[i]->reset();
  }
}

void shader_core_ctx::init_warps(unsigned cta_id, unsigned start_thread,
                                 unsigned end_thread, unsigned ctaid,
                                 int cta_size, kernel_info_t &kernel) {
  //
  address_type start_pc = next_pc(start_thread);
  unsigned kernel_id = kernel.get_uid();
  if (m_config->model == POST_DOMINATOR) {
    unsigned start_warp = start_thread / m_config->warp_size;
    unsigned warp_per_cta = cta_size / m_config->warp_size;
    unsigned end_warp = end_thread / m_config->warp_size +
                        ((end_thread % m_config->warp_size) ? 1 : 0);

    m_stats->number_of_warps_per_kernel[m_stats->m_current_kernel_pos] += end_warp - start_warp; // MOD. Custom Stats
    for (unsigned i = start_warp; i < end_warp; ++i) {
      unsigned n_active = 0;
      simt_mask_t active_threads;
      for (unsigned t = 0; t < m_config->warp_size; t++) {
        unsigned hwtid = i * m_config->warp_size + t;
        if (hwtid < end_thread) {
          n_active++;
          assert(!m_active_threads.test(hwtid));
          m_active_threads.set(hwtid);
          active_threads.set(t);
        }
      }
      m_simt_stack[i]->launch(start_pc, active_threads);

      if (m_gpu->resume_option == 1 && kernel_id == m_gpu->resume_kernel &&
          ctaid >= m_gpu->resume_CTA && ctaid < m_gpu->checkpoint_CTA_t) {
        char fname[2048];
        snprintf(fname, 2048, "checkpoint_files/warp_%d_%d_simt.txt",
                 i % warp_per_cta, ctaid);
        unsigned pc, rpc;
        m_simt_stack[i]->resume(fname);
        m_simt_stack[i]->get_pdom_stack_top_info(&pc, &rpc);
        for (unsigned t = 0; t < m_config->warp_size; t++) {
          if (m_thread != NULL) {
            m_thread[i * m_config->warp_size + t]->set_npc(pc);
            m_thread[i * m_config->warp_size + t]->update_pc();
          }
        }
        start_pc = pc;
      }

      m_warp[i]->init(start_pc, cta_id, i, active_threads, m_dynamic_warp_id, m_sid); // MOD. IBuffer_ooo
      ++m_dynamic_warp_id;
      m_not_completed += n_active;
      ++m_active_warps;
    }
  }
}

// return the next pc of a thread
address_type shader_core_ctx::next_pc(int tid) const {
  if (tid == -1) return -1;
  ptx_thread_info *the_thread = m_thread[tid];
  if (the_thread == NULL) return -1;
  return the_thread
      ->get_pc();  // PC should already be updatd to next PC at this point (was
                   // set in shader_decode() last time thread ran)
}

void gpgpu_sim::get_pdom_stack_top_info(unsigned sid, unsigned tid,
                                        unsigned *pc, unsigned *rpc) {
  unsigned cluster_id = m_shader_config->sid_to_cluster(sid);
  m_cluster[cluster_id]->get_pdom_stack_top_info(sid, tid, pc, rpc);
}

void shader_core_ctx::get_pdom_stack_top_info(unsigned tid, unsigned *pc,
                                              unsigned *rpc) const {
  unsigned warp_id = tid / m_config->warp_size;
  m_simt_stack[warp_id]->get_pdom_stack_top_info(pc, rpc);
}

float shader_core_ctx::get_current_occupancy(unsigned long long &active,
                                             unsigned long long &total) const {
  // To match the achieved_occupancy in nvprof, only SMs that are active are
  // counted toward the occupancy.
  if (m_active_warps > 0) {
    total += m_warp.size();
    active += m_active_warps;
    return float(active) / float(total);
  } else {
    return 0;
  }
}

// MOD. Begin. Custom Stats
void shader_core_stats::compute_derived_custom_stats()
{
  long double occupancy_numerator = 0;
  long double weighted_warp_ipc_numerator = 0;
  unsigned long long total_num_sim_winsn_per_kernel = 0;
  unsigned long long sum_shader_cycles = 0;
  unsigned long long sum_sym_cycles = 0;
  unsigned long long sum_shader_cycles_no_separating_kernels = 0;

  total_weighted_average_warp_ipc_between_shaders = 0;
  
  // Memory
  total_avg_usage_l1d_bank = 0;
  int memory_numerator = 0;

  for(unsigned int i = 0; i < m_config->num_shader(); i++)
  {
    shader_occupancy_per_kernel[m_current_kernel_pos][i] = (shader_maximum_theoretical_warps_per_kernel[m_current_kernel_pos][i] ) ?
        ( ((double)shader_active_warps_per_kernel[m_current_kernel_pos][i])/shader_maximum_theoretical_warps_per_kernel[m_current_kernel_pos][i] ) : 0;
    occupancy_numerator += shader_occupancy_per_kernel[m_current_kernel_pos][i] * shader_cycles_per_kernel[m_current_kernel_pos][i];
    
    shader_warp_ipc_per_kernel[m_current_kernel_pos][i] = (shader_cycles_per_kernel[m_current_kernel_pos][i]) ?
        ( ((double)m_num_sim_winsn_per_shader_per_kernel[m_current_kernel_pos][i])/shader_cycles_per_kernel[m_current_kernel_pos][i] ) : 0;
    weighted_warp_ipc_numerator += shader_warp_ipc_per_kernel[m_current_kernel_pos][i] * shader_cycles_per_kernel[m_current_kernel_pos][i];
    total_num_sim_winsn_per_kernel += shader_warp_ipc_per_kernel[m_current_kernel_pos][i];

    shader_warp_ipc_per_shader[i] = (shader_cycles[i]) ? ( ( (double)m_num_sim_winsn_per_shader[i])/shader_cycles[i] ) : 0;
    total_weighted_average_warp_ipc_between_shaders += shader_warp_ipc_per_shader[i] * shader_cycles[i];

    sum_shader_cycles += shader_cycles_per_kernel[m_current_kernel_pos][i];
    sum_shader_cycles_no_separating_kernels += shader_cycles[i];

    // Memory
    for(unsigned int j = 0; j < m_config->m_L1D_config.l1_banks; j++) {
      if (l1d_accesses_per_sid_per_bank[i][j] > 0) {
        memory_numerator++;
        double aux_l1d_avg_usage_per_sid_per_bank = ((double)l1d_accesses_per_sid_per_bank[i][j]) / l1d_evals_per_sid_per_bank[i][j];
        total_avg_usage_l1d_bank += aux_l1d_avg_usage_per_sid_per_bank;
        if (aux_l1d_avg_usage_per_sid_per_bank > max_avg_usage_l1d_bank) {
          max_avg_usage_l1d_bank = aux_l1d_avg_usage_per_sid_per_bank;
        }
      }
    }
  }
  if(memory_numerator > 0) {
    total_avg_usage_l1d_bank = total_avg_usage_l1d_bank / memory_numerator;
  }else {
    total_avg_usage_l1d_bank = 0;
  }

  total_weighted_average_warp_ipc_between_shaders = total_weighted_average_warp_ipc_between_shaders / sum_shader_cycles_no_separating_kernels;

  average_num_shader_active_per_kernel[m_current_kernel_pos] = ((double)sum_shader_cycles) / gpu_cycles_per_kernel[m_current_kernel_pos];
  weighted_average_shader_occupancy_per_kernel[m_current_kernel_pos] = occupancy_numerator / sum_shader_cycles;
  weighted_average_shader_warp_ipc_per_kernel[m_current_kernel_pos] = weighted_warp_ipc_numerator / sum_shader_cycles;

  total_weighted_average_shader_occupancy = 0;
  total_weighted_average_shader_warp_ipc_with_kernels = 0;
  total_weighted_average_num_shader_active = 0;
  total_weighted_average_warps_per_kernel = 0;
  number_of_total_warps = 0;

  for(unsigned int i = 0; i < m_last_kernel_id; i++)
  {
    total_weighted_average_shader_occupancy += weighted_average_shader_occupancy_per_kernel[i] * gpu_cycles_per_kernel[i];
    total_weighted_average_shader_warp_ipc_with_kernels += weighted_average_shader_warp_ipc_per_kernel[i] * gpu_cycles_per_kernel[i];
    total_weighted_average_num_shader_active += average_num_shader_active_per_kernel[i] * gpu_cycles_per_kernel[i];
    total_weighted_average_warps_per_kernel += number_of_warps_per_kernel[i] * gpu_cycles_per_kernel[i];
    number_of_total_warps += number_of_warps_per_kernel[i];

    sum_sym_cycles += gpu_cycles_per_kernel[i];
  }

  total_weighted_average_warps_per_kernel = ((double)total_weighted_average_warps_per_kernel) / sum_sym_cycles;
  total_weighted_average_shader_occupancy = ((double)total_weighted_average_shader_occupancy) / sum_sym_cycles;
  total_weighted_average_shader_warp_ipc_with_kernels = ((double)total_weighted_average_shader_warp_ipc_with_kernels) / sum_sym_cycles;
  total_weighted_average_num_shader_active = ((double)total_weighted_average_num_shader_active) / sum_sym_cycles;
}

void shader_core_stats::print_single_custom_shader_stat_long(FILE *fout, std::string stat_name, std::vector<std::vector<unsigned long long>> vector_stat) const {
  auto it_max = std::max_element(std::begin(vector_stat[m_current_kernel_pos]),std::end(vector_stat[m_current_kernel_pos]));
  auto it_min = std::min_element(std::begin(vector_stat[m_current_kernel_pos]),std::end(vector_stat[m_current_kernel_pos]));
  int pos_max = it_max - vector_stat[m_current_kernel_pos].begin();
  int pos_min = it_min - vector_stat[m_current_kernel_pos].begin();
  int number_of_0s = std::count(std::begin(vector_stat[m_current_kernel_pos]),std::end(vector_stat[m_current_kernel_pos]),0);
  fprintf(fout, "%s summary\n", stat_name.c_str());
  fprintf(fout, "%s_max_pos:%d\t%s_max_val:%lld\n", stat_name.c_str(),pos_max,stat_name.c_str(),*it_max);
  fprintf(fout, "%s_min_pos:%d\t%s_min_val:%lld\n", stat_name.c_str(),pos_min,stat_name.c_str(),*it_min);
  fprintf(fout, "%s_number_of_0s:%d\n", stat_name.c_str(),number_of_0s);
  fprintf(fout, "%s detailed\n", stat_name.c_str());
  for(unsigned int i = 0; i < m_config->num_shader(); i++)
  {
    fprintf(fout,"%s_SM[%d]:%lld\t", stat_name.c_str(), i, vector_stat[m_current_kernel_pos][i]);
  }
  fprintf(fout, "\n");
}

void shader_core_stats::print_single_custom_shader_stat_double(FILE *fout, std::string stat_name, std::vector<std::vector<double>> vector_stat) const {
  auto it_max = std::max_element(std::begin(vector_stat[m_current_kernel_pos]),std::end(vector_stat[m_current_kernel_pos]));
  auto it_min = std::min_element(std::begin(vector_stat[m_current_kernel_pos]),std::end(vector_stat[m_current_kernel_pos]));
  int pos_max = it_max - vector_stat[m_current_kernel_pos].begin();
  int pos_min = it_min - vector_stat[m_current_kernel_pos].begin();
  int number_of_0s = std::count(std::begin(vector_stat[m_current_kernel_pos]),std::end(vector_stat[m_current_kernel_pos]),0);
  fprintf(fout, "%s summary\n", stat_name.c_str());
  fprintf(fout, "%s_max_pos:%d\t%s_max_val:%.4lf\n", stat_name.c_str(),pos_max,stat_name.c_str(),*it_max);
  fprintf(fout, "%s_min_pos:%d\t%s_min_val:%.4lf\n", stat_name.c_str(),pos_min,stat_name.c_str(),*it_min);
  fprintf(fout, "%s_number_of_0s:%d\n", stat_name.c_str(),number_of_0s);
  fprintf(fout, "%s detailed\n", stat_name.c_str());
  for(unsigned int i = 0; i < m_config->num_shader(); i++)
  {
    fprintf(fout,"%s_SM[%d]:%.4lf\t", stat_name.c_str(), i, vector_stat[m_current_kernel_pos][i]);
  }
  fprintf(fout, "\n");
}

void shader_core_stats::print_custom_shader_stats(FILE *fout) const {
  fprintf(fout, "Custom shader stats\n");

  print_single_custom_shader_stat_long(fout,"shader_maximum_theoretical_warps_per_kernel", shader_maximum_theoretical_warps_per_kernel);
  print_single_custom_shader_stat_long(fout,"shader_active_warps_per_kernel", shader_active_warps_per_kernel);
  print_single_custom_shader_stat_long(fout,"shader_cycles_per_kernel", shader_cycles_per_kernel);
  print_single_custom_shader_stat_long(fout,"m_num_sim_winsn_per_shader_per_kernel", m_num_sim_winsn_per_shader_per_kernel);
  print_single_custom_shader_stat_double(fout,"shader_occupancy_per_kernel", shader_occupancy_per_kernel);
  print_single_custom_shader_stat_double(fout,"shader_warp_ipc_per_kernel", shader_warp_ipc_per_kernel);
  fprintf(fout,"number_of_warps_last_kernel = %lld\n",number_of_warps_per_kernel[m_current_kernel_pos]);

  fprintf(fout, "weighted_average_shader_occupancy_per_kernel = %.4lf\n",weighted_average_shader_occupancy_per_kernel[m_current_kernel_pos]);
  fprintf(fout, "weighted_average_shader_warp_ipc_per_kernel = %.4lf\n",weighted_average_shader_warp_ipc_per_kernel[m_current_kernel_pos]);
  fprintf(fout, "average_num_shader_active_per_kernel = %.4lf\n",average_num_shader_active_per_kernel[m_current_kernel_pos]);
  fprintf(fout, "total_weighted_average_shader_occupancy = %.4lf\n",total_weighted_average_shader_occupancy);
  fprintf(fout, "total_weighted_average_shader_warp_ipc_with_kernels = %.4lf\n",total_weighted_average_shader_warp_ipc_with_kernels);
  fprintf(fout, "total_weighted_average_warp_ipc_between_shaders = %.4lf\n",total_weighted_average_warp_ipc_between_shaders);
  fprintf(fout, "total_average_num_shader_active = %.4lf\n",total_weighted_average_num_shader_active);
  fprintf(fout, "total_weighted_average_warps_per_kernel = %.4LF\n",total_weighted_average_warps_per_kernel);
  fprintf(fout, "number_of_total_warps = %lld\n",number_of_total_warps);

  fprintf(fout, "tot_scheduler_cycles = %lld\n", tot_scheduler_cycles);
  fprintf(fout, "tot_scheduler_issues = %lld\n", tot_scheduler_issues);

  double per_cyc_sched_issued = ( ((double) tot_scheduler_issues)/ tot_scheduler_cycles) * 100;
  double per_cyc_sched_stall_idle = ( ((double) shader_cycle_distro[0])/ tot_scheduler_cycles) * 100;
  double per_cyc_sched_stall_dependencies = ( ((double) shader_cycle_distro[1])/ tot_scheduler_cycles) * 100;
  double per_cyc_sche_stall_pipeline = ( ((double) shader_cycle_distro[2])/ tot_scheduler_cycles) * 100;
  double per_cyc_sche_stall_war_scoreboard_dependencies = ( ((double) num_scheduler_stall_cycle_due_to_war_scoreboard)/ tot_scheduler_cycles) * 100;
  double per_cyc_sche_stall_dependencies_other_reasons_not_war_scoreboard = ( ((double) num_scheduler_stall_cycle_dependencies_other_reasons_not_war_scoreboard)/ tot_scheduler_cycles) * 100;
  fprintf(fout, "per_cyc_sched_issued = %.4lf\n", per_cyc_sched_issued);
  fprintf(fout, "per_cyc_sched_stall_idle = %.4lf\n", per_cyc_sched_stall_idle);
  fprintf(fout, "per_cyc_sched_stall_dependencies = %.4lf\n", per_cyc_sched_stall_dependencies);
  fprintf(fout, "per_cyc_sche_stall_pipeline = %.4lf\n", per_cyc_sche_stall_pipeline);
  fprintf(fout, "per_cyc_sche_stall_war_scoreboard_dependencies = %.4lf\n", per_cyc_sche_stall_war_scoreboard_dependencies);
  fprintf(fout, "per_cyc_sche_stall_dependencies_other_reasons_not_war_scoreboard = %.4lf\n", per_cyc_sche_stall_dependencies_other_reasons_not_war_scoreboard);

  fprintf(fout, "tot_num_expected_wb = %lld\n", tot_num_expected_wb);
  fprintf(fout, "tot_num_allocated_wb = %lld\n", tot_num_allocated_wb);
  double percentage_allocated_wb_respect_expected = ( ((double) tot_num_allocated_wb)/ tot_num_expected_wb) * 100;
  fprintf(fout, "percentage_allocated_wb_respect_expected = %.4lf\n", percentage_allocated_wb_respect_expected);



  // MOD. Begin. Fix misaligned fetched instructions
  double per_fetch_instruction_misalignments = tot_fetch_instruction_misalignments ? ( ( ((double) tot_fetch_instruction_misalignments)/ tot_fetch_requests) * 100 ) : 0; // Avoid NaN because there is not any fetch instruction misalignment
  fprintf(fout, "tot_fetch_instruction_misalignments = %lld\n", tot_fetch_instruction_misalignments);
  fprintf(fout, "tot_fetch_requests = %lld\n", tot_fetch_requests);
  fprintf(fout, "per_fetch_instruction_misalignments = %.4lf\n", per_fetch_instruction_misalignments);
  double scoreboard_reads_max_usage_collision = num_scoreboard_reads_collision_due_to_max_uses_per_reg ? ( ( ((double) num_scoreboard_reads_collision_due_to_max_uses_per_reg)/ num_scoreboard_reads_check_collision) * 100 ) : 0; // Avoid NaN because there is not any fetch instruction misalignment
  fprintf(fout, "total_num_scoreboard_reads_check_collision = %u\n", num_scoreboard_reads_check_collision);
  fprintf(fout, "total_num_scoreboard_reads_collision_due_to_max_uses_per_reg = %u\n", num_scoreboard_reads_collision_due_to_max_uses_per_reg);
  fprintf(fout, "total_scoreboard_reads_max_usage_collision = %.4lf\n", scoreboard_reads_max_usage_collision);
  // MOD. End. Fix misaligned fetched instructions

  // MOD. Begin. Memory stats
  fprintf(fout, "total_percentage_avg_usage_l1d_banks = %.4Lf\n", total_avg_usage_l1d_bank * 100) ;
  fprintf(fout, "total_percentage_max_avg_usage_of_l1d_bank = %.4lf\n", max_avg_usage_l1d_bank * 100);
  long double total_avg_usage_shared_mem = total_shared_mem_accesses ? ( ( ((double) total_shared_mem_accesses)/ total_shared_mem_evals) * 100 ) : 0; // Avoid NaN
  fprintf(fout, "total_percentage_avg_usage_shared_mem = %.4Lf\n", total_avg_usage_shared_mem);
  long double total_percentage_ldst_unit_instructions = total_num_ldst_unit_instructions ? ( ( ((double) total_num_ldst_unit_instructions)/ total_num_warp_instructions) * 100 ) : 0; // Avoid NaN
  fprintf(fout, "total_percentage_ldst_unit_instructions = %.4Lf\n", total_percentage_ldst_unit_instructions);
  long double total_percentage_dp_instructions = total_num_dp_instructions ? ( ( ((double) total_num_dp_instructions)/ total_num_warp_instructions) * 100 ) : 0; // Avoid NaN
  fprintf(fout, "total_percentage_dp_instructions = %.4Lf\n", total_percentage_dp_instructions);
  long double total_accesses_per_l1d_instruction = total_l1d_instructions ? ( ( ((double) total_accesses_l1d_instructions)/ total_l1d_instructions)) : 0; // Avoid NaN
  fprintf(fout, "total_accesses_per_l1d_instruction = %.4Lf\n", total_accesses_per_l1d_instruction);
  long double total_avg_cycles_to_schedule_accesses_per_l1d_instruction = total_l1d_instructions ? ( ( ((double) total_avg_cycles_to_schedule_accesses)/ total_l1d_instructions)) : 0; // Avoid NaN
  fprintf(fout, "total_avg_cycles_to_schedule_accesses_per_l1d_instruction = %.4Lf\n", total_avg_cycles_to_schedule_accesses_per_l1d_instruction);
  long double total_conflicts_per_shared_instruction = total_shared_instructions ? ( ( ((double) total_conflicts_shared_instructions)/ total_shared_instructions)) : 0; // Avoid NaN
  fprintf(fout, "total_conflicts_per_shared_instruction = %.4Lf\n", total_conflicts_per_shared_instruction);
  long double total_cyles_in_ldst_unit_dispatch_reg_per_ldst_unit_instruction = total_num_ldst_unit_instructions ? ( ( ((double) total_cycles_instructions_in_ldst_unit_dispatch_reg)/ total_num_ldst_unit_instructions)) : 0; // Avoid NaN
  fprintf(fout, "total_cyles_in_ldst_unit_dispatch_reg_per_ldst_unit_instruction = %.4Lf\n", total_cyles_in_ldst_unit_dispatch_reg_per_ldst_unit_instruction);
  long double total_cyles_in_ldst_unit_arbiter_latch_per_ldst_unit_instruction = total_num_ldst_unit_instructions ? ( ( ((double) total_cycles_instructions_in_ldst_unit_arbiter_latch)/ total_num_ldst_unit_instructions)) : 0; // Avoid NaN
  fprintf(fout, "total_cyles_in_ldst_unit_arbiter_latch_per_ldst_unit_instruction = %.4Lf\n", total_cyles_in_ldst_unit_arbiter_latch_per_ldst_unit_instruction); // MOD. Fixed LDST_Unit model
  // MOD. End. Memory stats
}


void shader_core_stats::print_coalescing_stats(FILE *out) {
  total_l1d_instructions = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_l1d_instructions"]->get_value();
  total_shared_instructions = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_shared_instructions"]->get_value();
  long double avg_accesses_per_l1d_instruction = total_l1d_instructions ? ( ( ((double) m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_accesses_l1d_instructions"]->get_value())/ total_l1d_instructions)) : 0; // Avoid NaN 
  fprintf(out, "total_accesses_per_l1d_instruction = %.4Lf\n", avg_accesses_per_l1d_instruction);
  long double avg_accesses_per_shared_instruction = total_shared_instructions ? ( ( ((double) m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_conflicts_shared_instructions"]->get_value())/ total_shared_instructions)) : 0; // Avoid NaN
  fprintf(out, "total_accesses_per_shared_instruction = %.4Lf\n", avg_accesses_per_shared_instruction);
  unsigned long long total_num_accesses_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_total_eval_accesses;
  unsigned long long total_num_coalesced_intrawarp_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing;
  unsigned long long total_num_coalesced_interwarp_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing;
  unsigned long long total_not_coalesced_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_not_coalesced;

  unsigned long long total_num_coalesced_intrawarp_less_equal_than_5_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_5_cyc;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_10_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_10_cyc + total_num_coalesced_intrawarp_less_equal_than_5_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_20_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_20_cyc + total_num_coalesced_intrawarp_less_equal_than_10_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_30_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_30_cyc + total_num_coalesced_intrawarp_less_equal_than_20_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_40_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_40_cyc + total_num_coalesced_intrawarp_less_equal_than_30_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_50_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_50_cyc + total_num_coalesced_intrawarp_less_equal_than_40_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_100_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_100_cyc + total_num_coalesced_intrawarp_less_equal_than_50_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_200_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_less_or_equal_than_200_cyc + total_num_coalesced_intrawarp_less_equal_than_100_cyc_l1d;
  unsigned long long total_num_coalesced_intrawarp_bigger_than_200_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_intrawarp_coalescing_bigger_than_200_cyc;

  unsigned long long total_num_coalesced_interwarp_less_equal_than_5_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_5_cyc;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_10_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_10_cyc + total_num_coalesced_interwarp_less_equal_than_5_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_20_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_20_cyc + total_num_coalesced_interwarp_less_equal_than_10_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_30_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_30_cyc + total_num_coalesced_interwarp_less_equal_than_20_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_40_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_40_cyc + total_num_coalesced_interwarp_less_equal_than_30_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_50_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_50_cyc + total_num_coalesced_interwarp_less_equal_than_40_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_100_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_100_cyc + total_num_coalesced_interwarp_less_equal_than_50_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_200_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_less_or_equal_than_200_cyc + total_num_coalesced_interwarp_less_equal_than_100_cyc_l1d;
  unsigned long long total_num_coalesced_interwarp_bigger_than_200_cyc_l1d = m_gpu->m_coalescing_stats_across_sms_l1d.m_num_interwarp_coalescing_bigger_than_200_cyc;

  long double total_percentage_coalesced_intrawarp_l1d = total_num_accesses_l1d ? ( ( ((double) total_num_coalesced_intrawarp_l1d)/ total_num_accesses_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_l1d = total_num_accesses_l1d ? ( ( ((double) total_num_coalesced_interwarp_l1d)/ total_num_accesses_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_not_coalesced_l1d = total_num_accesses_l1d ? ( ( ((double) total_not_coalesced_l1d)/ total_num_accesses_l1d) * 100 ) : 0; // Avoid NaN
  
  long double total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_5_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_10_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_20_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_30_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_40_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_50_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_100_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_200_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_bigger_than_200_cyc_l1d = total_num_coalesced_intrawarp_l1d ? ( ( ((double) total_num_coalesced_intrawarp_bigger_than_200_cyc_l1d)/ total_num_coalesced_intrawarp_l1d) * 100 ) : 0; // Avoid NaN

  long double total_percentage_coalesced_interwarp_less_equal_than_5_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_5_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_10_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_10_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_20_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_20_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_30_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_30_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_40_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_40_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_50_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_50_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_100_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_100_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_200_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_200_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_bigger_than_200_cyc_l1d = total_num_coalesced_interwarp_l1d ? ( ( ((double) total_num_coalesced_interwarp_bigger_than_200_cyc_l1d)/ total_num_coalesced_interwarp_l1d) * 100 ) : 0; // Avoid NaN


  fprintf(out, "total_percentage_coalesced_intrawarp_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_l1d);
  fprintf(out, "total_percentage_not_coalesced_l1d = %.4Lf\n", total_percentage_not_coalesced_l1d);

  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_intrawarp_bigger_than_200_cyc_l1d = %.4Lf\n", total_percentage_coalesced_intrawarp_bigger_than_200_cyc_l1d);

  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_5_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_5_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_10_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_10_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_20_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_20_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_30_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_30_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_40_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_40_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_50_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_50_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_100_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_100_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_200_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_200_cyc_l1d);
  fprintf(out, "total_percentage_coalesced_interwarp_bigger_than_200_cyc_l1d = %.4Lf\n", total_percentage_coalesced_interwarp_bigger_than_200_cyc_l1d);

  unsigned long long total_num_accesses_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_total_eval_accesses;
  unsigned long long total_num_coalesced_intrawarp_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing;
  unsigned long long total_num_coalesced_interwarp_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing;
  unsigned long long total_not_coalesced_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_not_coalesced;

  unsigned long long total_num_coalesced_intrawarp_less_equal_than_5_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_5_cyc;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_10_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_10_cyc + total_num_coalesced_intrawarp_less_equal_than_5_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_20_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_20_cyc + total_num_coalesced_intrawarp_less_equal_than_10_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_30_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_30_cyc + total_num_coalesced_intrawarp_less_equal_than_20_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_40_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_40_cyc + total_num_coalesced_intrawarp_less_equal_than_30_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_50_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_50_cyc + total_num_coalesced_intrawarp_less_equal_than_40_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_100_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_100_cyc + total_num_coalesced_intrawarp_less_equal_than_50_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_200_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_less_or_equal_than_200_cyc + total_num_coalesced_intrawarp_less_equal_than_100_cyc_const;
  unsigned long long total_num_coalesced_intrawarp_bigger_than_200_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_intrawarp_coalescing_bigger_than_200_cyc;

  unsigned long long total_num_coalesced_interwarp_less_equal_than_5_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_5_cyc;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_10_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_10_cyc + total_num_coalesced_interwarp_less_equal_than_5_cyc_const;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_20_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_20_cyc + total_num_coalesced_interwarp_less_equal_than_10_cyc_const;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_30_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_30_cyc + total_num_coalesced_interwarp_less_equal_than_20_cyc_const;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_40_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_40_cyc + total_num_coalesced_interwarp_less_equal_than_30_cyc_const;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_50_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_50_cyc + total_num_coalesced_interwarp_less_equal_than_40_cyc_const;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_100_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_100_cyc + total_num_coalesced_interwarp_less_equal_than_50_cyc_const;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_200_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_less_or_equal_than_200_cyc + total_num_coalesced_interwarp_less_equal_than_100_cyc_const;
  unsigned long long total_num_coalesced_interwarp_bigger_than_200_cyc_const = m_gpu->m_coalescing_stats_across_sms_const.m_num_interwarp_coalescing_bigger_than_200_cyc;

  long double total_percentage_coalesced_intrawarp_const = total_num_accesses_const ? ( ( ((double) total_num_coalesced_intrawarp_const)/ total_num_accesses_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_const = total_num_accesses_const ? ( ( ((double) total_num_coalesced_interwarp_const)/ total_num_accesses_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_not_coalesced_const = total_num_accesses_const ? ( ( ((double) total_not_coalesced_const)/ total_num_accesses_const) * 100 ) : 0; // Avoid NaN
  
  long double total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_5_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_10_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_20_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_30_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_40_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_50_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_100_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_200_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_bigger_than_200_cyc_const = total_num_coalesced_intrawarp_const ? ( ( ((double) total_num_coalesced_intrawarp_bigger_than_200_cyc_const)/ total_num_coalesced_intrawarp_const) * 100 ) : 0; // Avoid NaN

  long double total_percentage_coalesced_interwarp_less_equal_than_5_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_5_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_10_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_10_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_20_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_20_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_30_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_30_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_40_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_40_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_50_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_50_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_100_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_100_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_200_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_200_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_bigger_than_200_cyc_const = total_num_coalesced_interwarp_const ? ( ( ((double) total_num_coalesced_interwarp_bigger_than_200_cyc_const)/ total_num_coalesced_interwarp_const) * 100 ) : 0; // Avoid NaN


  fprintf(out, "total_percentage_coalesced_intrawarp_const = %.4Lf\n", total_percentage_coalesced_intrawarp_const);
  fprintf(out, "total_percentage_coalesced_interwarp_const = %.4Lf\n", total_percentage_coalesced_interwarp_const);
  fprintf(out, "total_percentage_not_coalesced_const = %.4Lf\n", total_percentage_not_coalesced_const);

  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_const);
  fprintf(out, "total_percentage_coalesced_intrawarp_bigger_than_200_cyc_const = %.4Lf\n", total_percentage_coalesced_intrawarp_bigger_than_200_cyc_const);

  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_5_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_5_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_10_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_10_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_20_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_20_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_30_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_30_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_40_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_40_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_50_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_50_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_100_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_100_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_200_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_200_cyc_const);
  fprintf(out, "total_percentage_coalesced_interwarp_bigger_than_200_cyc_const = %.4Lf\n", total_percentage_coalesced_interwarp_bigger_than_200_cyc_const);


  unsigned long long total_num_accesses_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_total_eval_accesses;
  unsigned long long total_num_coalesced_intrawarp_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing;
  unsigned long long total_num_coalesced_interwarp_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing;
  unsigned long long total_not_coalesced_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_not_coalesced;

  unsigned long long total_num_coalesced_intrawarp_less_equal_than_5_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_5_cyc;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_10_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_10_cyc + total_num_coalesced_intrawarp_less_equal_than_5_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_20_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_20_cyc + total_num_coalesced_intrawarp_less_equal_than_10_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_30_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_30_cyc + total_num_coalesced_intrawarp_less_equal_than_20_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_40_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_40_cyc + total_num_coalesced_intrawarp_less_equal_than_30_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_50_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_50_cyc + total_num_coalesced_intrawarp_less_equal_than_40_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_100_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_100_cyc + total_num_coalesced_intrawarp_less_equal_than_50_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_less_equal_than_200_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_less_or_equal_than_200_cyc + total_num_coalesced_intrawarp_less_equal_than_100_cyc_sharedmem;
  unsigned long long total_num_coalesced_intrawarp_bigger_than_200_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_intrawarp_coalescing_bigger_than_200_cyc;

  unsigned long long total_num_coalesced_interwarp_less_equal_than_5_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_5_cyc;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_10_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_10_cyc + total_num_coalesced_interwarp_less_equal_than_5_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_20_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_20_cyc + total_num_coalesced_interwarp_less_equal_than_10_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_30_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_30_cyc + total_num_coalesced_interwarp_less_equal_than_20_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_40_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_40_cyc + total_num_coalesced_interwarp_less_equal_than_30_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_50_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_50_cyc + total_num_coalesced_interwarp_less_equal_than_40_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_100_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_100_cyc + total_num_coalesced_interwarp_less_equal_than_50_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_less_equal_than_200_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_less_or_equal_than_200_cyc + total_num_coalesced_interwarp_less_equal_than_100_cyc_sharedmem;
  unsigned long long total_num_coalesced_interwarp_bigger_than_200_cyc_sharedmem = m_gpu->m_coalescing_stats_across_sms_sharedmem.m_num_interwarp_coalescing_bigger_than_200_cyc;

  long double total_percentage_coalesced_intrawarp_sharedmem = total_num_accesses_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_sharedmem)/ total_num_accesses_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_sharedmem = total_num_accesses_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_sharedmem)/ total_num_accesses_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_not_coalesced_sharedmem = total_num_accesses_sharedmem ? ( ( ((double) total_not_coalesced_sharedmem)/ total_num_accesses_sharedmem) * 100 ) : 0; // Avoid NaN
  
  long double total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_5_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_10_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_20_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_30_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_40_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_50_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_100_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_less_equal_than_200_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_intrawarp_bigger_than_200_cyc_sharedmem = total_num_coalesced_intrawarp_sharedmem ? ( ( ((double) total_num_coalesced_intrawarp_bigger_than_200_cyc_sharedmem)/ total_num_coalesced_intrawarp_sharedmem) * 100 ) : 0; // Avoid NaN

  long double total_percentage_coalesced_interwarp_less_equal_than_5_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_5_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_10_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_10_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_20_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_20_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_30_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_30_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_40_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_40_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_50_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_50_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_100_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_100_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_less_equal_than_200_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_less_equal_than_200_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN
  long double total_percentage_coalesced_interwarp_bigger_than_200_cyc_sharedmem = total_num_coalesced_interwarp_sharedmem ? ( ( ((double) total_num_coalesced_interwarp_bigger_than_200_cyc_sharedmem)/ total_num_coalesced_interwarp_sharedmem) * 100 ) : 0; // Avoid NaN


  fprintf(out, "total_percentage_coalesced_intrawarp_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_sharedmem);
  fprintf(out, "total_percentage_not_coalesced_sharedmem = %.4Lf\n", total_percentage_not_coalesced_sharedmem);

  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_5_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_10_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_20_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_30_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_40_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_50_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_100_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_less_equal_than_200_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_intrawarp_bigger_than_200_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_intrawarp_bigger_than_200_cyc_sharedmem);

  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_5_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_5_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_10_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_10_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_20_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_20_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_30_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_30_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_40_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_40_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_50_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_50_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_100_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_100_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_less_equal_than_200_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_less_equal_than_200_cyc_sharedmem);
  fprintf(out, "total_percentage_coalesced_interwarp_bigger_than_200_cyc_sharedmem = %.4Lf\n", total_percentage_coalesced_interwarp_bigger_than_200_cyc_sharedmem);

  unsigned long long total_accesses_coalesced = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_accesses_coalesced"]->get_value();
  unsigned long long total_accesses_not_coalesced = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_accesses_not_coalesced"]->get_value();
  unsigned long long total_accesses = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_accesses"]->get_value();
  unsigned long long total_accesses_candidate_to_coalesce = total_accesses_coalesced + total_accesses_not_coalesced;
  long double total_percentage_accesses_candidate_to_coalesce = total_accesses ? ( ( ((double) total_accesses_candidate_to_coalesce)/ total_accesses) * 100 ) : 0; // Avoid NaN
  long double total_percentage_accesses_coalesced = total_accesses_candidate_to_coalesce ? ( ( ((double) total_accesses_coalesced)/ total_accesses_candidate_to_coalesce) * 100 ) : 0; // Avoid NaN

  fprintf(out, "total_percentage_accesses_candidate_to_coalesce = %.4Lf\n", total_percentage_accesses_candidate_to_coalesce);
  fprintf(out, "total_percentage_accesses_coalesced = %.4Lf\n", total_percentage_accesses_coalesced);
}

// MOD. Begin. Remodeling
void shader_core_stats::print_remodeling_stats(FILE *fout) {
  total_num_warp_instructions = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_warp_instructions"]->get_value();
  total_num_ldst_unit_instructions = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_ldst_unit_instructions"]->get_value();
  total_num_dp_instructions = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_dp_instructions"]->get_value();
  long double total_percentage_ldst_unit_instructions = total_num_ldst_unit_instructions ? ( ( ((double) total_num_ldst_unit_instructions)/ total_num_warp_instructions) * 100 ) : 0; // Avoid NaN
  fprintf(fout, "total_percentage_ldst_unit_instructions = %.4Lf\n", total_percentage_ldst_unit_instructions);
  long double total_percentage_dp_instructions = total_num_dp_instructions ? ( ( ((double) total_num_dp_instructions)/ total_num_warp_instructions) * 100 ) : 0; // Avoid NaN
  fprintf(fout, "total_percentage_dp_instructions = %.4Lf\n", total_percentage_dp_instructions);
  total_num_cycles_issue_stage_issuing = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_cycles_issue_stage_issuing"]->get_value();
  unsigned long long total_num_cycles_issue_stage_stall_next_stage_not_available = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_cycles_issue_stage_stall_next_stage_not_available"]->get_value();
  total_num_cycles_issue_stage_evaluated = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_cycles_issue_stage_evaluated"]->get_value();
  fprintf(fout, "total_percentage_cycles_issue_stage_issuing = %.4Lf\n", ((long double) total_num_cycles_issue_stage_issuing / total_num_cycles_issue_stage_evaluated) * 100);
  fprintf(fout, "total_percentage_cycles_issue_stage_not_issuing_stall_next_stage_not_available = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_next_stage_not_available / total_num_cycles_issue_stage_evaluated) * 100);

  fprintf(fout, "total_num_constant_cache_different_blocks = %zu\n", all_const_cache_accessed_blocks.size());
  fprintf(fout, "total_num_global_memory_blocks = %zu\n", all_global_memory_accessed_blocks.size());
  fprintf(fout, "total_num_different_virtual_pages = %zu\n", all_virtual_pages_accessed.size());


  unsigned long long total_num_evals_rf = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_evals_rf"]->get_value();
  unsigned long long total_num_evals_rf_with_conflict = m_gpu-> m_gpu_per_sm_stats.m_stats_map["total_num_evals_rf_with_conflict"]->get_value();
  fprintf(fout, "total_percentage_evals_rf_with_conflict = %.4Lf\n", ((long double) total_num_evals_rf_with_conflict / total_num_evals_rf) * 100);
  // OLD
  // fprintf(fout, "total_num_register_file_cache_hits = %lld\n", total_num_register_file_cache_hits);
  // fprintf(fout, "total_num_register_file_cache_allocations = %lld\n", total_num_register_file_cache_allocations);
  // long double total_ratio_hits_per_allocation_in_rfc = total_num_register_file_cache_allocations ? ( ( ((double) total_num_register_file_cache_hits)/ total_num_register_file_cache_allocations)) : 0; // Avoid NaN
  // fprintf(fout, "total_percentage_hits_per_allocation_in_register_file_cache = %.4Lf\n", total_ratio_hits_per_allocation_in_rfc * 100);
  // fprintf(fout, "total_num_regular_regfile_reads = %lld\n", total_num_regular_regfile_reads);
  // fprintf(fout, "total_num_regular_regfile_writes = %lld\n", total_num_regular_regfile_writes);
  // fprintf(fout, "total_num_uniform_regfile_reads = %lld\n", total_num_uniform_regfile_reads);
  // fprintf(fout, "total_num_uniform_regfile_writes = %lld\n", total_num_uniform_regfile_writes);
  // fprintf(fout, "total_num_predicate_regfile_reads = %lld\n", total_num_predicate_regfile_reads);
  // fprintf(fout, "total_num_predicate_regfile_writes = %lld\n", total_num_predicate_regfile_writes);
  // fprintf(fout, "total_num_uniform_predicate_regfile_reads = %lld\n", total_num_uniform_predicate_regfile_reads);
  // fprintf(fout, "total_num_uniform_predicate_regfile_writes = %lld\n", total_num_uniform_predicate_regfile_writes);
  // fprintf(fout, "total_num_constant_cache_reads = %lld\n", total_num_constant_cache_reads);
  // 

  // fprintf(fout, "total_num_cycles_issue_stage_evaluated = %lld\n", total_num_cycles_issue_stage_evaluated);
  // fprintf(fout, "total_num_cycles_issue_stage_issuing = %lld\n", total_num_cycles_issue_stage_issuing);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_issue_port_busy = %lld\n", total_num_cycles_issue_stage_stall_issue_port_busy);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_no_valid_instruction = %lld\n", total_num_cycles_issue_stage_stall_no_valid_instruction);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_no_warps_ready = %lld\n", total_num_cycles_issue_stage_stall_no_warps_ready);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_at_least_one_warp_with_fu_occupied = %lld\n", total_num_cycles_issue_stage_stall_at_least_one_warp_with_fu_occupied);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_inst_barrier = %lld\n", total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_inst_barrier);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_wait_barrier = %lld\n", total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_wait_barrier);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_yield = %lld\n", total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_yield);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_stall_count = %lld\n", total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_stall_count);
  // fprintf(fout, "total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_l1c = %lld\n", total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_l1c);
  // fprintf(fout, "total_num_kernel_not_in_binary = %u\n", num_kernel_not_in_binary);
  
  // fprintf(fout, "total_percentage_cycles_issue_stage_issuing = %.4Lf\n", ((long double) total_num_cycles_issue_stage_issuing / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_issue_port_busy = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_issue_port_busy / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_no_valid_instruction = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_no_valid_instruction / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_no_warps_ready = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_no_warps_ready / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_at_least_one_warp_with_fu_occupied = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_at_least_one_warp_with_fu_occupied / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_at_least_one_warp_waiting_inst_barrier = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_inst_barrier / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_at_least_one_warp_waiting_wait_barrier = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_wait_barrier / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_at_least_one_warp_waiting_yield = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_yield / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_at_least_one_warp_waiting_stall_count = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_stall_count / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_cycles_issue_stage_stall_at_least_one_warp_waiting_l1c = %.4Lf\n", ((long double) total_num_cycles_issue_stage_stall_at_least_one_warp_waiting_l1c / total_num_cycles_issue_stage_evaluated) * 100);
  // fprintf(fout, "total_percentage_num_kernel_not_in_binary = %.4lf\n", ((double) num_kernel_not_in_binary / m_last_kernel_id) * 100);
  // fprintf(fout, "total_percentage_conflicts_with_rf_bank_write_port = %.4Lf\n", ((long double) total_num_times_wb_port_conflict / total_num_times_wb_evaluated) * 100);
}
// MOD. End. Remodeling

// MOD. End

// MOD. Begin. IBuffer_ooo
void shader_core_stats::compute_ibuffer_ooo_stats() {
  last_ins_issued_per_kernel_per_sid_per_warp = 0;
  last_ins_released_wb_per_kernel_per_sid_per_warp = 0;
  last_ins_released_opc_per_kernel_per_sid_per_warp = 0;
  last_num_flushes_kernel_per_sid_per_warp = 0;
  last_num_times_ibooo_empty = 0;
  last_num_times_ibooo_empty_evaluated = 0;
  last_num_times_ibooo_full = 0;
  last_num_times_fetch_ibooo_tried = 0;
  for(unsigned int i = 0; i < m_config->num_shader(); i++)
  {
    for(unsigned int j = 0; j < m_config->max_warps_per_shader; j++)
    {
      last_ins_issued_per_kernel_per_sid_per_warp += ins_issued_per_kernel_per_sid_per_warp[ins_issued_per_kernel_per_sid_per_warp.size()-1][i][j];
      last_ins_released_wb_per_kernel_per_sid_per_warp += ins_released_wb_per_kernel_per_sid_per_warp[ins_released_wb_per_kernel_per_sid_per_warp.size()-1][i][j];
      last_ins_released_opc_per_kernel_per_sid_per_warp += ins_released_opc_per_kernel_per_sid_per_warp[ins_released_opc_per_kernel_per_sid_per_warp.size()-1][i][j];
      last_num_flushes_kernel_per_sid_per_warp += num_flushes_kernel_per_sid_per_warp[num_flushes_kernel_per_sid_per_warp.size()-1][i][j];
      last_num_times_ibooo_empty += num_times_ibooo_empty[num_times_ibooo_empty.size()-1][i][j];
      last_num_times_ibooo_empty_evaluated += num_times_ibooo_empty_evaluated[num_times_ibooo_empty_evaluated.size()-1][i][j];
      last_num_times_ibooo_full += num_times_ibooo_full[num_times_ibooo_full.size()-1][i][j];
      last_num_times_fetch_ibooo_tried += num_times_fetch_ibooo_tried[num_times_fetch_ibooo_tried.size()-1][i][j];
    }
  }
  total_ins_issued_per_kernel_per_sid_per_warp += last_ins_issued_per_kernel_per_sid_per_warp;
  total_ins_released_wb_per_kernel_per_sid_per_warp += last_ins_released_wb_per_kernel_per_sid_per_warp;
  total_ins_released_opc_per_kernel_per_sid_per_warp += last_ins_released_opc_per_kernel_per_sid_per_warp;
  total_num_flushes_kernel_per_sid_per_warp += last_num_flushes_kernel_per_sid_per_warp;
  total_num_times_ibooo_empty += last_num_times_ibooo_empty;
  total_num_times_ibooo_empty_evaluated += last_num_times_ibooo_empty_evaluated;
  total_num_times_ibooo_full += last_num_times_ibooo_full;
  total_num_times_fetch_ibooo_tried += last_num_times_fetch_ibooo_tried;

  last_percentage_ibooo_empty = ((long double) last_num_times_ibooo_empty / last_num_times_ibooo_empty_evaluated) * 100;
  last_percentage_ibooo_full = ((long double) last_num_times_ibooo_full / last_num_times_fetch_ibooo_tried) * 100;
  total_percentage_ibooo_empty = ((long double) total_num_times_ibooo_empty / total_num_times_ibooo_empty_evaluated) * 100;
  total_percentage_ibooo_full = ((long double) total_num_times_ibooo_full / total_num_times_fetch_ibooo_tried) * 100;
}

void shader_core_stats::print_ibuffer_ooo_stats(FILE *fout) const {
  fprintf(fout, "IBuffer_ooo stats\n");
  // for(int i = 0; i < m_config->num_shader(); i++)
  // {
  //   for(int j = 0; j < m_config->max_warps_per_shader; j++)
  //   {
  //     fprintf(fout, "sid_warp[%d][%d]. issued: %lld, released_wb: %lld, released_opc: %lld, flushes: %lld\n", i, j,
  //       ins_issued_per_kernel_per_sid_per_warp[ins_issued_per_kernel_per_sid_per_warp.size()-1][i][j],
  //       ins_released_wb_per_kernel_per_sid_per_warp[ins_released_wb_per_kernel_per_sid_per_warp.size()-1][i][j],
  //       ins_released_opc_per_kernel_per_sid_per_warp[ins_released_opc_per_kernel_per_sid_per_warp.size()-1][i][j],
  //       num_flushes_kernel_per_sid_per_warp[num_flushes_kernel_per_sid_per_warp.size()-1][i][j]);
  //   }
  // }
  fprintf(fout, "last_ins_issued_per_kernel_per_sid_per_warp = %lld\n", last_ins_issued_per_kernel_per_sid_per_warp);
  fprintf(fout, "last_ins_released_wb_per_kernel_per_sid_per_warp = %lld\n", last_ins_released_wb_per_kernel_per_sid_per_warp);
  fprintf(fout, "last_ins_released_opc_per_kernel_per_sid_per_warp = %lld\n", last_ins_released_opc_per_kernel_per_sid_per_warp);
  fprintf(fout, "last_num_flushes_kernel_per_sid_per_warp = %lld\n", last_num_flushes_kernel_per_sid_per_warp);
  fprintf(fout, "last_num_times_ibooo_empty = %lld\n", last_num_times_ibooo_empty);
  fprintf(fout, "last_num_times_ibooo_empty_evaluated = %lld\n", last_num_times_ibooo_empty_evaluated);
  fprintf(fout, "last_num_times_ibooo_full = %lld\n", last_num_times_ibooo_full);
  fprintf(fout, "last_num_times_fetch_ibooo_tried = %lld\n", last_num_times_fetch_ibooo_tried);
  fprintf(fout, "last_percentage_ibooo_empty = %.4lf\n", last_percentage_ibooo_empty);
  fprintf(fout, "last_percentage_ibooo_full = %.4lf\n", last_percentage_ibooo_full);

  fprintf(fout, "total_ins_issued_per_kernel_per_sid_per_warp = %lld\n", total_ins_issued_per_kernel_per_sid_per_warp);
  fprintf(fout, "total_ins_released_wb_per_kernel_per_sid_per_warp = %lld\n", total_ins_released_wb_per_kernel_per_sid_per_warp);
  fprintf(fout, "total_ins_released_opc_per_kernel_per_sid_per_warp = %lld\n", total_ins_released_opc_per_kernel_per_sid_per_warp);
  fprintf(fout, "total_num_flushes_kernel_per_sid_per_warp = %lld\n", total_num_flushes_kernel_per_sid_per_warp);
  fprintf(fout, "total_num_times_ibooo_empty = %lld\n", total_num_times_ibooo_empty);
  fprintf(fout, "total_num_times_ibooo_empty_evaluated = %lld\n", total_num_times_ibooo_empty_evaluated);
  fprintf(fout, "total_num_times_ibooo_full = %lld\n", total_num_times_ibooo_full);
  fprintf(fout, "total_num_times_fetch_ibooo_tried = %lld\n", total_num_times_fetch_ibooo_tried);
  fprintf(fout, "total_percentage_ibooo_empty = %.4lf\n", total_percentage_ibooo_empty);
  fprintf(fout, "total_percentage_ibooo_full = %.4lf\n", total_percentage_ibooo_full);
  fprintf(fout, "total_num_barriers = %lld\n", total_num_barriers);
  fprintf(fout, "total_num_returns = %lld\n", total_num_returns);
  fprintf(fout, "total_num_branches = %lld\n", total_num_branches);
  fprintf(fout, "total_num_jumps = %lld\n", total_num_jumps);
  fprintf(fout, "total_num_warpsyncs = %lld\n", total_num_warpsyncs);
  fprintf(fout, "total_num_bsyncs = %lld\n", total_num_bsyncs);
  fprintf(fout, "total_num_rpcmovs = %lld\n", total_num_rpcmovs);
  fprintf(fout, "total_num_yields = %lld\n", total_num_yields);
  fprintf(fout, "total_num_barriers_and_controlflows = %lld\n", total_num_barriers_and_controlflows);

  fprintf(fout, "total_instructions_inserted_in_ibooo = %lld\n", total_instructions_inserted_in_ibooo);
  fprintf(fout, "total_war_waw_dependencies = %lld\n", total_war_waw_dependencies);
  fprintf(fout, "total_raw_dependencies = %lld\n", total_raw_dependencies);
  fprintf(fout, "total_stop_point_dependencies = %lld\n", total_stop_point_dependencies);
  fprintf(fout, "total_memory_reordering_dependencies = %lld\n", total_memory_reordering_dependencies);
  fprintf(fout, "total_war_waw_dependencies_per_decoded_instructions = %.4lf\n", double(total_war_waw_dependencies) / total_instructions_inserted_in_ibooo);
  fprintf(fout, "total_raw_dependencies_per_decoded_instructions = %.4lf\n", double(total_raw_dependencies) / total_instructions_inserted_in_ibooo);
  fprintf(fout, "total_stop_point_dependencies_per_decoded_instructions = %.4lf\n", double(total_stop_point_dependencies) / total_instructions_inserted_in_ibooo);
  fprintf(fout, "total_memory_reordering_dependencies_per_decoded_instructions = %.4lf\n", double(total_memory_reordering_dependencies) / total_instructions_inserted_in_ibooo);

  double total_avg_ibooo_num_entries_valid_and_not_issued = ((long double) total_ibooo_num_entries_valid_and_not_issued / total_ibooo_evaluations_compute_selection_stats);
  double total_avg_ibooo_num_entries_valid_not_issued_and_ready = ((long double) total_ibooo_num_entries_valid_not_issued_and_ready / total_ibooo_evaluations_compute_selection_stats);
  double total_avg_ibooo_num_entries = ((long double) total_ibooo_num_entries / total_ibooo_evaluations_compute_selection_stats);
  double total_percentage_times_without_any_candidate = ((long double) total_ibooo_num_times_without_any_candidate / total_ibooo_evaluations_compute_selection_stats) * 100;
  double total_percentage_times_without_any_ready_candidate = ((long double) total_ibooo_num_times_without_any_ready_candidate / total_ibooo_evaluations_compute_selection_stats) * 100;
  fprintf(fout, "total_avg_ibooo_num_entries_valid_and_not_issued = %.4lf\n", total_avg_ibooo_num_entries_valid_and_not_issued);
  fprintf(fout, "total_avg_ibooo_num_entries_valid_not_issued_and_ready = %.4lf\n", total_avg_ibooo_num_entries_valid_not_issued_and_ready);
  fprintf(fout, "total_avg_ibooo_num_entries = %.4lf\n", total_avg_ibooo_num_entries);
  fprintf(fout, "total_percentage_times_without_any_candidate = %.4lf\n", total_percentage_times_without_any_candidate);
  fprintf(fout, "total_percentage_times_without_any_ready_candidate = %.4lf\n", total_percentage_times_without_any_ready_candidate);
}

// MOD. End. IBuffer_ooo

// MOD. Begin. VPREG
void shader_core_stats::print_vpreg_stats(FILE *fout) const {
  fprintf(fout, "total_number_of_kernels_limited_by_regs = %u\n", total_number_of_kernels_limited_by_regs);
  fprintf(fout, "total_number_of_kernels_limited_by_ctas = %u\n", total_number_of_kernels_limited_by_ctas);
  fprintf(fout, "total_number_of_kernels_limited_by_threads = %u\n", total_number_of_kernels_limited_by_threads);
  fprintf(fout, "total_number_of_kernels_limited_by_shared_memory = %u\n", total_number_of_kernels_limited_by_shared_memory);
  fprintf(fout, "total_percentage_of_kernels_limited_by_regs = %.4f\n", (  (static_cast<double>(total_number_of_kernels_limited_by_regs) / m_last_kernel_id) * 100  )  );
  fprintf(fout, "total_percentage_of_kernels_limited_by_ctas = %.4f\n", (  (static_cast<double>(total_number_of_kernels_limited_by_ctas) / m_last_kernel_id) * 100  )  );
  fprintf(fout, "total_percentage_of_kernels_limited_by_threads = %.4f\n", (  (static_cast<double>(total_number_of_kernels_limited_by_threads) / m_last_kernel_id) * 100  )  );
  fprintf(fout, "total_percentage_of_kernels_limited_by_shared_memory = %.4f\n", (  (static_cast<double>(total_number_of_kernels_limited_by_shared_memory) / m_last_kernel_id) * 100  )  );
  fprintf(fout, "total_number_of_opc_conflicts = %lld\n", total_number_of_opc_conflicts);
  fprintf(fout, "total_number_of_opc_requests = %lld\n", total_number_of_opc_requests);
  fprintf(fout, "total_percentage_of_opc_conflicts = %.4f\n", (  (static_cast<double>(total_number_of_opc_conflicts) / total_number_of_opc_requests) * 100  )  );
  fprintf(fout, "total_cycles_instructions_in_cu = %lld\n", total_cycles_instructions_in_cu); // MOD. CU stats

  //MOD. OPC custom stats
  fprintf(fout, "total_num_times_cu_subcore_custom_stats_evaluated = %lld\n", num_times_cu_subcore_custom_stats_evaluated);
  fprintf(fout, "total_num_times_no_cu_dispatched = %lld\n", num_times_no_cu_dispatched);
  fprintf(fout, "total_num_times_no_cu_allocated = %lld\n", num_times_no_cu_allocated);
  fprintf(fout, "total_num_times_no_cu_allocated_and_nothing_to_allocate = %lld\n", num_times_no_cu_allocated_and_nothing_to_allocate);
  fprintf(fout, "total_num_times_no_cu_allocated_due_to_cus_are_full = %lld\n", num_times_no_cu_allocated_due_to_cus_are_full);
  fprintf(fout, "total_num_times_no_cu_dispatched_due_to_dispatch_reg_full = %lld\n", num_times_no_cu_dispatched_due_to_dispatch_reg_full);
  fprintf(fout, "total_num_times_no_cu_dispatched_due_to_no_ready_operands = %lld\n", num_times_no_cu_dispatched_due_to_no_ready_operands);
  fprintf(fout, "total_num_times_no_cu_dispatched_due_to_all_cus_empty = %lld\n", num_times_no_cu_dispatched_due_to_all_cus_empty);
  fprintf(fout, "total_num_times_no_cu_dispatched_and_all_cus_full = %lld\n", num_times_no_cu_dispatched_and_all_cus_full);
  fprintf(fout, "total_num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready = %lld\n", num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready);
  fprintf(fout, "total_num_times_no_cu_dispatched_and_all_cus_full_and_not_any_ready = %lld\n", num_times_no_cu_dispatched_and_all_cus_full_and_not_any_ready);
  fprintf(fout, "total_num_times_no_cu_dispatched_due_to_dispatch_reg_full_is_mem_op_and_ldst_unit_stalled = %lld\n", num_times_no_cu_dispatched_due_to_dispatch_reg_full_is_mem_op_and_ldst_unit_stalled);
  fprintf(fout, "total_num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready_mem_dispatch_full_and_ldst_unit_stalled = %lld\n", num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready_mem_dispatch_full_and_ldst_unit_stalled);
  fprintf(fout, "total_percentage_of_no_cu_dispatched = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_due_to_all_cus_empty = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_due_to_all_cus_empty) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_and_all_cus_full = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_and_all_cus_full) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_and_all_cus_full_and_not_any_ready = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_and_all_cus_full_and_not_any_ready) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready_mem_dispatch_full_and_ldst_unit_stalled = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready_mem_dispatch_full_and_ldst_unit_stalled) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready_mem_dispatch_full_and_ldst_unit_stalled_when_dispatch_reg_is_full = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_and_all_cus_full_and_at_least_one_ready_mem_dispatch_full_and_ldst_unit_stalled) / num_times_no_cu_dispatched_due_to_dispatch_reg_full) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_allocated = %.4f\n", (  (static_cast<double>(num_times_no_cu_allocated) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_allocated_and_nothing_to_allocate = %.4f\n", (  (static_cast<double>(num_times_no_cu_allocated_and_nothing_to_allocate) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_allocated_due_to_cus_are_full = %.4f\n", (  (static_cast<double>(num_times_no_cu_allocated_due_to_cus_are_full) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  // These three stats can have a % bigger than because they can be incremented more than than once than the denominator
  fprintf(fout, "total_percentage_of_no_cu_dispatched_due_to_dispatch_reg_full = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_due_to_dispatch_reg_full) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_due_to_no_ready_operands = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_due_to_no_ready_operands) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_no_cu_dispatched_due_to_dispatch_reg_full_is_mem_op_and_ldst_unit_stalled = %.4f\n", (  (static_cast<double>(num_times_no_cu_dispatched_due_to_dispatch_reg_full_is_mem_op_and_ldst_unit_stalled) / num_times_cu_subcore_custom_stats_evaluated) * 100  )  );
  fprintf(fout, "total_percentage_of_ldst_unit_dispatches_failed_due_to_not_empty_dispatch_reg = %.4f\n", (  (static_cast<double>(total_num_ldst_unit_dispatches_failed_due_to_not_empty_dispatch_reg) / total_num_try_ldst_unit_dispatches) * 100  )  );

  // MOD. OPC custom stats

  fprintf(fout, "total_number_of_vpreg_decode_rollbacks = %u\n", total_number_of_vpreg_decode_rollbacks);
  fprintf(fout, "total_number_of_vpreg_reissues = %u\n", total_number_of_vpreg_reissues);
  fprintf(fout, "total_number_of_vpreg_not_enough_virtual_at_decode = %u\n", total_number_of_vpreg_not_enough_virtual_at_decode);
  fprintf(fout, "max_vpreg_virtual_regs_used_in_subcore = %u\n", max_vpreg_virtual_regs_used_in_subcore);
  fprintf(fout, "max_vpreg_physical_regs_used_in_subcore = %u\n", max_vpreg_physical_regs_used_in_subcore);
  fprintf(fout, "max_vpreg_physical_freepool_usage_in_bank = %u\n", max_vpreg_physical_freepool_usage_in_bank);
  fprintf(fout, "max_vpreg_number_of_consumers = %u\n", max_vpreg_number_of_consumers);
  fprintf(fout, "total_vpreg_predication_dependencies = %lld\n", total_vpreg_predication_dependencies);
  fprintf(fout, "total_vpreg_predication_dependencies_per_decoded_instructions = %.4lf\n", double(total_vpreg_predication_dependencies) / total_instructions_inserted_in_ibooo);
  fprintf(fout, "total_vpreg_merges = %lld\n", total_vpreg_merges);
  fprintf(fout, "total_vpreg_extra_rf_reads = %lld\n", total_vpreg_extra_rf_reads);
  fprintf(fout, "total_rf_reads = %lld\n", total_rf_reads);
  fprintf(fout, "total_percentage_vpreg_extra_reads = %.4lf\n", double(total_vpreg_extra_rf_reads) / total_rf_reads * 100);
}
// MOD. End. VPREG

void shader_core_stats::print(FILE *fout) {
  unsigned long long thread_icount_uarch = 0;
  unsigned long long warp_icount_uarch = 0;
  print_remodeling_stats(fout); // MOD. Remodeling
  print_coalescing_stats(fout); // MOD. Remodeling
  // print_custom_shader_stats(fout); // MOD. Custom stats
  // print_ibuffer_ooo_stats(fout); // MOD. IBuffer_ooo custom stats
  // print_vpreg_stats(fout); // MOD. VPREG stats
  for (unsigned i = 0; i < m_config->num_shader(); i++) {
    thread_icount_uarch += m_num_sim_insn[i];
    warp_icount_uarch += m_num_sim_winsn[i];
  }
  fprintf(fout, "gpgpu_n_tot_thrd_icount = %lld\n", thread_icount_uarch);
  fprintf(fout, "gpgpu_n_tot_w_icount = %lld\n", warp_icount_uarch);

  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_stall_dispatch_to_subpipeline_mem"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_mem_read_local"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_mem_write_local"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_mem_read_global"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_mem_write_global"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_mem_texture"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_mem_const"]->print(fout);

  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_load_insn"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_store_insn"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_shmem_insn"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_sstarr_insn"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_tex_insn"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_const_mem_insn"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_param_mem_insn"]->print(fout);

  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_shmem_bkconflict"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_shmem_port_conflict"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_l1cache_bkconflict"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_l1cache_coalescing_conflicts"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_directly_to_l2_coalescing_conflicts"]->print(fout);

  fprintf(fout, "gpgpu_n_intrawarp_mshr_merge = %d\n",
          gpgpu_n_intrawarp_mshr_merge);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_cmem_portconflict"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_n_cmem_coalescing_conflicts"]->print(fout);
          
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[C_MEM][BK_CONF]"]->print(fout);
  m_gpu->m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[S_MEM][BK_CONF]"]->print(fout);

  unsigned long long coalescing_stall_at_data_cache = m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_LD][BK_CONF]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_ST][BK_CONF]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_LD][BK_CONF]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_ST][BK_CONF]"]->get_value();
  
  unsigned long long coalescing_stall_or_bank_conf_at_data_cache = m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_LD][COAL_STALL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_ST][COAL_STALL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_LD][COAL_STALL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_ST][COAL_STALL]"]->get_value();
  
  unsigned long long data_port_stall_at_data_cache = m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_LD][DATA_PORT_STALL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_ST][DATA_PORT_STALL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_LD][DATA_PORT_STALL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_ST][DATA_PORT_STALL]"]->get_value();

  unsigned long long icnt_stal_at_data_cache = m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_LD][ICNT_RC_FAIL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[G_MEM_ST][ICNT_RC_FAIL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_LD][ICNT_RC_FAIL]"]->get_value() +
                                                        m_gpu-> m_gpu_per_sm_stats.m_stats_map["gpgpu_stall_shd_mem[L_MEM_ST][ICNT_RC_FAIL]"]->get_value();

  fprintf(fout, "gpgpu_stall_shd_mem[gl_mem][resource_stall] = %llu\n",coalescing_stall_at_data_cache);  // coalescing stall at data cache
  fprintf(fout, "gpgpu_stall_shd_mem[gl_mem][coal_stall] = %llu\n", coalescing_stall_or_bank_conf_at_data_cache);  // coalescing stall + bank conflict at data cache
  fprintf(fout, "gpgpu_stall_shd_mem[gl_mem][data_port_stall] = %llu\n", data_port_stall_at_data_cache);  // data port stall at data cache
  fprintf(fout, "gpgpu_stall_shd_mem[gl_mem][icnt_stall] = %llu\n", icnt_stal_at_data_cache);

  fprintf(fout, "gpu_reg_bank_conflict_stalls = %d\n",
          gpu_reg_bank_conflict_stalls);

  // MOD. Begin. Custom Stats
  numEffectiveIncompleteWarps = m_gpu-> m_gpu_per_sm_stats.m_stats_map["Total_effective_incomplete_warps"]->get_value();
  fprintf(fout, "Total_effective_incomplete_warps: %d\n", numEffectiveIncompleteWarps);
  double total_percentage_effective_incomplete_warps = (((double)numEffectiveIncompleteWarps)/warp_icount_uarch) * 100;
  fprintf(fout, "Total_percentage_incomplete_warps: %.2f\n", total_percentage_effective_incomplete_warps);
  // MOD. End. Custom Stats

  fprintf(fout, "Warp Occupancy Distribution:\n");
  fprintf(fout, "Stall:%d\t", shader_cycle_distro[2]);
  fprintf(fout, "W0_Idle:%d\t", shader_cycle_distro[0]);
  fprintf(fout, "W0_Scoreboard:%d", shader_cycle_distro[1]);
  for(unsigned int i = 1; i < m_config->warp_size + 1; i++) {
    shader_cycle_distro[2 + i] += m_gpu-> m_gpu_per_sm_stats.m_stats_map["warp_occ_dist" + std::to_string(i)]->get_value();
    fprintf(fout, "\tW%d:%d", i, shader_cycle_distro[2 + i]);
  }
  fprintf(fout, "\n");
  fprintf(fout, "single_issue_nums: ");
  for (unsigned i = 0; i < m_config->gpgpu_num_sched_per_core; i++)
    fprintf(fout, "WS%d:%d\t", i, single_issue_nums[i]);
  fprintf(fout, "\n");
  fprintf(fout, "dual_issue_nums: ");
  for (unsigned i = 0; i < m_config->gpgpu_num_sched_per_core; i++)
    fprintf(fout, "WS%d:%d\t", i, dual_issue_nums[i]);
  fprintf(fout, "\n");

  // Not paralel safe yet. Needs to be fixed
  m_outgoing_traffic_stats->print(fout);
  m_incoming_traffic_stats->print(fout);
}

void shader_core_stats::event_warp_issued(unsigned s_id, unsigned warp_id,
                                          unsigned num_issued,
                                          unsigned dynamic_warp_id) {
  assert(warp_id <= m_config->max_warps_per_shader);
  for (unsigned i = 0; i < num_issued; ++i) {
    if (m_shader_dynamic_warp_issue_distro[s_id].size() <= dynamic_warp_id) {
      m_shader_dynamic_warp_issue_distro[s_id].resize(dynamic_warp_id + 1);
    }
    ++m_shader_dynamic_warp_issue_distro[s_id][dynamic_warp_id];
    if (m_shader_warp_slot_issue_distro[s_id].size() <= warp_id) {
      m_shader_warp_slot_issue_distro[s_id].resize(warp_id + 1);
    }
    ++m_shader_warp_slot_issue_distro[s_id][warp_id];
  }
}

void shader_core_stats::visualizer_print(gzFile visualizer_file) {
  // warp divergence breakdown
  gzprintf(visualizer_file, "WarpDivergenceBreakdown:");
  unsigned int total = 0;
  unsigned int cf =
      (m_config->gpgpu_warpdistro_shader == -1) ? m_config->num_shader() : 1;
  gzprintf(visualizer_file, " %d",
           (shader_cycle_distro[0] - last_shader_cycle_distro[0]) / cf);
  gzprintf(visualizer_file, " %d",
           (shader_cycle_distro[1] - last_shader_cycle_distro[1]) / cf);
  gzprintf(visualizer_file, " %d",
           (shader_cycle_distro[2] - last_shader_cycle_distro[2]) / cf);
  for (unsigned i = 0; i < m_config->warp_size + 3; i++) {
    if (i >= 3) {
      total += (shader_cycle_distro[i] - last_shader_cycle_distro[i]);
      if (((i - 3) % (m_config->warp_size / 8)) ==
          ((m_config->warp_size / 8) - 1)) {
        gzprintf(visualizer_file, " %d", total / cf);
        total = 0;
      }
    }
    last_shader_cycle_distro[i] = shader_cycle_distro[i];
  }
  gzprintf(visualizer_file, "\n");
  ctas_completed = m_gpu->m_gpu_per_sm_stats.m_stats_map["ctas_completed"]->get_value();
  gzprintf(visualizer_file, "ctas_completed: %d\n", ctas_completed);
  ctas_completed = 0;
  // warp issue breakdown
  unsigned sid = m_config->gpgpu_warp_issue_shader;
  unsigned count = 0;
  unsigned warp_id_issued_sum = 0;
  gzprintf(visualizer_file, "WarpIssueSlotBreakdown:");
  if (m_shader_warp_slot_issue_distro[sid].size() > 0) {
    for (std::vector<unsigned>::const_iterator iter =
             m_shader_warp_slot_issue_distro[sid].begin();
         iter != m_shader_warp_slot_issue_distro[sid].end(); iter++, count++) {
      unsigned diff = count < m_last_shader_warp_slot_issue_distro.size()
                          ? *iter - m_last_shader_warp_slot_issue_distro[count]
                          : *iter;
      gzprintf(visualizer_file, " %d", diff);
      warp_id_issued_sum += diff;
    }
    m_last_shader_warp_slot_issue_distro = m_shader_warp_slot_issue_distro[sid];
  } else {
    gzprintf(visualizer_file, " 0");
  }
  gzprintf(visualizer_file, "\n");

#define DYNAMIC_WARP_PRINT_RESOLUTION 32
  unsigned total_issued_this_resolution = 0;
  unsigned dynamic_id_issued_sum = 0;
  count = 0;
  gzprintf(visualizer_file, "WarpIssueDynamicIdBreakdown:");
  if (m_shader_dynamic_warp_issue_distro[sid].size() > 0) {
    for (std::vector<unsigned>::const_iterator iter =
             m_shader_dynamic_warp_issue_distro[sid].begin();
         iter != m_shader_dynamic_warp_issue_distro[sid].end();
         iter++, count++) {
      unsigned diff =
          count < m_last_shader_dynamic_warp_issue_distro.size()
              ? *iter - m_last_shader_dynamic_warp_issue_distro[count]
              : *iter;
      total_issued_this_resolution += diff;
      if ((count + 1) % DYNAMIC_WARP_PRINT_RESOLUTION == 0) {
        gzprintf(visualizer_file, " %d", total_issued_this_resolution);
        dynamic_id_issued_sum += total_issued_this_resolution;
        total_issued_this_resolution = 0;
      }
    }
    if (count % DYNAMIC_WARP_PRINT_RESOLUTION != 0) {
      gzprintf(visualizer_file, " %d", total_issued_this_resolution);
      dynamic_id_issued_sum += total_issued_this_resolution;
    }
    m_last_shader_dynamic_warp_issue_distro =
        m_shader_dynamic_warp_issue_distro[sid];
    assert(warp_id_issued_sum == dynamic_id_issued_sum);
  } else {
    gzprintf(visualizer_file, " 0");
  }
  gzprintf(visualizer_file, "\n");

  // overall cache miss rates
  gzprintf(visualizer_file, "gpgpu_n_l1cache_bkconflict: %d\n",
           gpgpu_n_l1cache_bkconflict);
  gzprintf(visualizer_file, "gpgpu_n_shmem_bkconflict: %d\n",
           gpgpu_n_shmem_bkconflict);

  // instruction count per shader core
  gzprintf(visualizer_file, "shaderinsncount:  ");
  for (unsigned i = 0; i < m_config->num_shader(); i++)
    gzprintf(visualizer_file, "%u ", m_num_sim_insn[i]);
  gzprintf(visualizer_file, "\n");
  // warp instruction count per shader core
  gzprintf(visualizer_file, "shaderwarpinsncount:  ");
  for (unsigned i = 0; i < m_config->num_shader(); i++)
    gzprintf(visualizer_file, "%u ", m_num_sim_winsn[i]);
  gzprintf(visualizer_file, "\n");
  // warp divergence per shader core
  gzprintf(visualizer_file, "shaderwarpdiv: ");
  for (unsigned i = 0; i < m_config->num_shader(); i++)
    gzprintf(visualizer_file, "%u ", m_n_diverge[i]);
  gzprintf(visualizer_file, "\n");
}

warp_inst_t *exec_shader_core_ctx::get_next_inst(unsigned warp_id,
                                                       address_type pc) {
  // read the inst from the functional model
  return m_gpu->gpgpu_ctx->ptx_fetch_inst(pc);
}

void exec_shader_core_ctx::decrement_trace_pc(unsigned warp_id) {
  // Empty Method. It is only used in trace mode and not in PTX mode.
}

void exec_shader_core_ctx::get_pdom_stack_top_info(unsigned warp_id,
                                                   const warp_inst_t *pI,
                                                   unsigned *pc,
                                                   unsigned *rpc) {
  m_simt_stack[warp_id]->get_pdom_stack_top_info(pc, rpc);
}

const active_mask_t &exec_shader_core_ctx::get_active_mask(
    unsigned warp_id, const warp_inst_t *pI) {
  return m_simt_stack[warp_id]->get_active_mask();
}

unsigned long long shader_core_ctx::get_current_gpu_cycle() {
    return m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle;
}

void shader_core_ctx::decode() {
  if (m_inst_fetch_buffer.m_valid) {
    // decode 1 or 2 instructions and place them into ibuffer
    address_type pc = m_inst_fetch_buffer.m_pc;
    const warp_inst_t *pI1 = get_next_inst(m_inst_fetch_buffer.m_warp_id, pc);
    m_warp[m_inst_fetch_buffer.m_warp_id]->ibuffer_fill(0, pI1);
    m_warp[m_inst_fetch_buffer.m_warp_id]->inc_inst_in_pipeline();
    if (pI1) {
      m_stats->m_num_decoded_insn[m_sid]++;
      if ((pI1->oprnd_type == INT_OP) || (pI1->oprnd_type == UN_OP))  { //these counters get added up in mcPat to compute scheduler power
        m_stats->m_num_INTdecoded_insn[m_sid]++;
      } else if (pI1->oprnd_type == FP_OP) {
        m_stats->m_num_FPdecoded_insn[m_sid]++;
      }
      const warp_inst_t *pI2 =
          get_next_inst(m_inst_fetch_buffer.m_warp_id, pc + pI1->isize);
      if (pI2) {
        m_warp[m_inst_fetch_buffer.m_warp_id]->ibuffer_fill(1, pI2);
        m_warp[m_inst_fetch_buffer.m_warp_id]->inc_inst_in_pipeline();
        m_stats->m_num_decoded_insn[m_sid]++;
        if ((pI2->oprnd_type == INT_OP) || (pI2->oprnd_type == UN_OP))  { //these counters get added up in mcPat to compute scheduler power
          m_stats->m_num_INTdecoded_insn[m_sid]++;
        } else if (pI2->oprnd_type == FP_OP) {
          m_stats->m_num_FPdecoded_insn[m_sid]++;
        }
      }
    }
    m_inst_fetch_buffer.m_valid = false;
  }
}

void shader_core_ctx::fetch() {
  if (!m_inst_fetch_buffer.m_valid) {
    if (m_L1I->access_ready()) {
      mem_fetch *mf = m_L1I->next_access();
      m_warp[mf->get_wid()]->clear_imiss_pending();
      m_inst_fetch_buffer =
          ifetch_buffer_t(m_warp[mf->get_wid()]->get_pc(),
                          mf->get_access_size(), mf->get_wid());
      assert(m_warp[mf->get_wid()]->get_pc() ==
             (mf->get_addr() -
              PROGRAM_MEM_START));  // Verify that we got the instruction we
                                    // were expecting.
      m_inst_fetch_buffer.m_valid = true;
      m_warp[mf->get_wid()]->set_last_fetch(m_gpu->gpu_sim_cycle);
      delete mf;
    } else {
      // find an active warp with space in instruction buffer that is not
      // already waiting on a cache miss and get next 1-2 instructions from
      // i-cache...
      for (unsigned i = 0; i < m_config->max_warps_per_shader; i++) {
        unsigned warp_id =
            (m_last_warp_fetched + 1 + i) % m_config->max_warps_per_shader;

        // this code checks if this warp has finished executing and can be
        // reclaimed
        if (m_warp[warp_id]->hardware_done() &&
            !m_scoreboard->pendingWrites(warp_id) && !m_scoreboard_reads->pendingReads(warp_id) && // MOD. Fix WAR at baseline.
            !m_warp[warp_id]->done_exit()) {
          bool did_exit = false;
          for (unsigned t = 0; t < m_config->warp_size; t++) {
            unsigned tid = warp_id * m_config->warp_size + t;
            if (m_threadState[tid].m_active == true) {
              m_threadState[tid].m_active = false;
              unsigned cta_id = m_warp[warp_id]->get_cta_id();
              if (m_thread[tid] == NULL) {
                register_cta_thread_exit(cta_id, m_warp[warp_id]->get_kernel_info());
              } else {
                register_cta_thread_exit(cta_id,
                                         &(m_thread[tid]->get_kernel()));
              }
              m_not_completed -= 1;
              m_active_threads.reset(tid);
              did_exit = true;
            }
          }
          if (did_exit) m_warp[warp_id]->set_done_exit();
          --m_active_warps;
          assert(m_active_warps >= 0);
        }

        // this code fetches instructions from the i-cache or generates memory
        if (!m_warp[warp_id]->functional_done() &&
            !m_warp[warp_id]->imiss_pending() &&
            m_warp[warp_id]->ibuffer_empty()) {
          address_type pc;
          pc = m_warp[warp_id]->get_pc();
          address_type ppc = pc + PROGRAM_MEM_START;
          unsigned nbytes = 16;
          unsigned offset_in_block =
              pc & (m_config->m_L1I_L1_half_C_cache_config.get_line_sz() - 1);
          if ((offset_in_block + nbytes) > m_config->m_L1I_L1_half_C_cache_config.get_line_sz())
            nbytes = (m_config->m_L1I_L1_half_C_cache_config.get_line_sz() - offset_in_block);

          // TODO: replace with use of allocator
          // mem_fetch *mf = m_mem_fetch_allocator->alloc()
          mem_access_t acc(INST_ACC_R, ppc, nbytes, false, m_gpu->gpgpu_ctx);
          mem_fetch *mf = new mem_fetch(
              acc, NULL /*we don't have an instruction yet*/, READ_PACKET_SIZE,
              warp_id, m_sid, m_tpc, m_memory_config,
              m_gpu->gpu_tot_sim_cycle + m_gpu->gpu_sim_cycle);
          std::list<cache_event> events;
          enum cache_request_status status;
          if (m_config->perfect_inst_const_cache){
            status = HIT;
            shader_cache_access_log(m_sid, INSTRUCTION, 0);
          }
          else
            status = m_L1I->access(
                (new_addr_type)ppc, mf,
                m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle, events);

          if (status == MISS) {
            m_last_warp_fetched = warp_id;
            m_warp[warp_id]->set_imiss_pending();
            m_warp[warp_id]->set_last_fetch(m_gpu->gpu_sim_cycle);
          } else if (status == HIT) {
            m_last_warp_fetched = warp_id;
            m_inst_fetch_buffer = ifetch_buffer_t(pc, nbytes, warp_id);
            m_warp[warp_id]->set_last_fetch(m_gpu->gpu_sim_cycle);
            delete mf;
          } else {
            m_last_warp_fetched = warp_id;
            assert(status == RESERVATION_FAIL);
            delete mf;
          }
          break;
        }
      }
    }
  }

  m_L1I->cycle();
}


void exec_shader_core_ctx::func_exec_inst(warp_inst_t &inst) {
  execute_warp_inst_t(inst);
  if (inst.is_load() || inst.is_store()) {
    inst.generate_mem_accesses();
    // inst.print_m_accessq();
  }
}

void shader_core_ctx::issue_warp(register_set &pipe_reg_set,
                                 const warp_inst_t *next_inst,
                                 const active_mask_t &active_mask,
                                 unsigned warp_id, unsigned sch_id) {
  warp_inst_t **pipe_reg =
      pipe_reg_set.get_free(m_config->sub_core_model, sch_id);
  assert(pipe_reg);
  
  assert(next_inst->valid());
  **pipe_reg = *next_inst;  // static instruction information

  // MOD. Begin. Fix loads after store
  if(m_config->is_fix_memory_reordering_enabled_baseline && (*pipe_reg)->is_store()) {
    m_warp[warp_id]->set_is_pending_store(true);
  }
  if(m_config->is_fix_memory_reordering_enabled_baseline && (*pipe_reg)->is_load()) {
    m_warp[warp_id]->set_is_pending_load(true);
  }
  // MOD. End

  m_warp[warp_id]->ibuffer_free();
  // MOD. End. IBuffer_ooo. MOD. LOOG. MOD. Extended Buffer
  
  (*pipe_reg)->issue(active_mask, warp_id,
                     m_gpu->gpu_tot_sim_cycle + m_gpu->gpu_sim_cycle,
                     m_warp[warp_id]->get_dynamic_warp_id(),
                     sch_id);  // dynamic instruction information
  int num_active_threads = (*pipe_reg)->active_count();
  if (num_active_threads > 0)
  {
    m_stats->shader_cycle_distro[2 + num_active_threads]++;
  }

  func_exec_inst(**pipe_reg);

  m_stats->warp_issues_from_last_power_sample[m_sid][warp_id]++; // MOD. Custom powermodel stats

  if (next_inst->op == BARRIER_OP) {
    m_warp[warp_id]->store_info_of_last_inst_at_barrier(*pipe_reg);
    warp_inst_t *inst_bar;
    inst_bar = const_cast<warp_inst_t *>(next_inst);
    m_barriers.warp_reaches_barrier(m_warp[warp_id]->get_cta_id(), warp_id,
                                    inst_bar);
    // MOD. Begin. VPREG
  } else if (next_inst->op == MEMORY_BARRIER_OP) {
    m_warp[warp_id]->set_membar();
  }

  updateSIMTStack(warp_id, *pipe_reg);
  m_scoreboard->reserveRegisters(*pipe_reg);
  m_warp[warp_id]->set_next_pc(next_inst->pc + next_inst->isize);
  

  m_scoreboard_reads->reserveRegisters(*pipe_reg);
}

void shader_core_ctx::issue() {
  // Ensure fair round robin issu between schedulers
  unsigned j;
  for (unsigned i = 0; i < schedulers.size(); i++) {
    j = (Issue_Prio + i) % schedulers.size();
    schedulers[j]->cycle();
  }
  Issue_Prio = (Issue_Prio + 1) % schedulers.size();

  // really is issue;
  // for (unsigned i = 0; i < schedulers.size(); i++) {
  //    schedulers[i]->cycle();
  //}
}

shd_warp_t &scheduler_unit::warp(int i) { return *((*m_warp)[i]); }

/**
 * A general function to order things in a Loose Round Robin way. The simplist
 * use of this function would be to implement a loose RR scheduler between all
 * the warps assigned to this core. A more sophisticated usage would be to order
 * a set of "fetch groups" in a RR fashion. In the first case, the templated
 * class variable would be a simple unsigned int representing the warp_id.  In
 * the 2lvl case, T could be a struct or a list representing a set of warp_ids.
 * @param result_list: The resultant list the caller wants returned.  This list
 * is cleared and then populated in a loose round robin way
 * @param input_list: The list of things that should be put into the
 * result_list. For a simple scheduler this can simply be the m_supervised_warps
 * list.
 * @param last_issued_from_input:  An iterator pointing the last member in the
 * input_list that issued. Since this function orders in a RR fashion, the
 * object pointed to by this iterator will be last in the prioritization list
 * @param num_warps_to_add: The number of warps you want the scheudler to pick
 * between this cycle. Normally, this will be all the warps availible on the
 * core, i.e. m_supervised_warps.size(). However, a more sophisticated scheduler
 * may wish to limit this number. If the number if < m_supervised_warps.size(),
 * then only the warps with highest RR priority will be placed in the
 * result_list.
 */
template <class T>
void scheduler_unit::order_lrr(
    std::vector<T> &result_list, const typename std::vector<T> &input_list,
    const typename std::vector<T>::const_iterator &last_issued_from_input,
    unsigned num_warps_to_add) {
  assert(num_warps_to_add <= input_list.size());
  result_list.clear();
  typename std::vector<T>::const_iterator iter =
      (last_issued_from_input == input_list.end()) ? input_list.begin()
                                                   : last_issued_from_input + 1;

  for (unsigned count = 0; count < num_warps_to_add; ++iter, ++count) {
    if (iter == input_list.end()) {
      iter = input_list.begin();
    }
    result_list.push_back(*iter);
  }
}

template <class T>
void scheduler_unit::order_rrr(
    std::vector<T> &result_list, const typename std::vector<T> &input_list,
    const typename std::vector<T>::const_iterator &last_issued_from_input,
    unsigned num_warps_to_add) {
  result_list.clear();

  if (m_num_issued_last_cycle > 0 || warp(m_current_turn_warp).done_exit() ||
      warp(m_current_turn_warp).waiting()) {
    std::vector<shd_warp_t *>::const_iterator iter =
      (last_issued_from_input == input_list.end()) ? 
        input_list.begin() : last_issued_from_input + 1;
    for (unsigned count = 0; count < num_warps_to_add; ++iter, ++count) {
      if (iter == input_list.end()) {
      iter = input_list.begin();
      }
      unsigned warp_id = (*iter)->get_warp_id();
      if (!(*iter)->done_exit() && !(*iter)->waiting()) {
        result_list.push_back(*iter);
        m_current_turn_warp = warp_id;
        break;
      }
    }
  } else {
    result_list.push_back(&warp(m_current_turn_warp));
  }
}
/**
 * A general function to order things in an priority-based way.
 * The core usage of the function is similar to order_lrr.
 * The explanation of the additional parameters (beyond order_lrr) explains the
 * further extensions.
 * @param ordering: An enum that determines how the age function will be treated
 * in prioritization see the definition of OrderingType.
 * @param priority_function: This function is used to sort the input_list.  It
 * is passed to stl::sort as the sorting fucntion. So, if you wanted to sort a
 * list of integer warp_ids with the oldest warps having the most priority, then
 * the priority_function would compare the age of the two warps.
 */
template <class T>
void scheduler_unit::order_by_priority(
    std::vector<T> &result_list, const typename std::vector<T> &input_list,
    const typename std::vector<T>::const_iterator &last_issued_from_input,
    unsigned num_warps_to_add, OrderingType ordering,
    bool (*priority_func)(T lhs, T rhs)) {
  assert(num_warps_to_add <= input_list.size());
  result_list.clear();
  typename std::vector<T> temp = input_list;

  if (ORDERING_GREEDY_THEN_PRIORITY_FUNC == ordering) {
    T greedy_value = *last_issued_from_input;
    result_list.push_back(greedy_value);

    std::sort(temp.begin(), temp.end(), priority_func);
    typename std::vector<T>::iterator iter = temp.begin();
    for (unsigned count = 0; count < num_warps_to_add; ++count, ++iter) {
      if (*iter != greedy_value) {
        result_list.push_back(*iter);
      }
    }
  } else if (ORDERED_PRIORITY_FUNC_ONLY == ordering) {
    std::sort(temp.begin(), temp.end(), priority_func);
    typename std::vector<T>::iterator iter = temp.begin();
    for (unsigned count = 0; count < num_warps_to_add; ++count, ++iter) {
      result_list.push_back(*iter);
    }
  } else {
    fprintf(stderr, "Unknown ordering - %d\n", ordering);
    abort();
  }
}


void scheduler_unit::cycle() {
  
}

void scheduler_unit::do_on_warp_issued(
    unsigned warp_id, unsigned num_issued,
    const std::vector<shd_warp_t *>::const_iterator &prioritized_iter) {
  m_stats->event_warp_issued(m_shader->get_sid(), warp_id, num_issued,
                             warp(warp_id).get_dynamic_warp_id());
  warp(warp_id).ibuffer_step();
}

bool scheduler_unit::sort_warps_by_oldest_dynamic_id(shd_warp_t *lhs,
                                                     shd_warp_t *rhs) {
  if (rhs && lhs) {
    if (lhs->done_exit() || lhs->waiting()) {
      return false;
    } else if (rhs->done_exit() || rhs->waiting()) {
      return true;
    } else {
      return lhs->get_dynamic_warp_id() < rhs->get_dynamic_warp_id();
    }
  } else {
    return lhs < rhs;
  }
}

void lrr_scheduler::order_warps() {
  order_lrr(m_next_cycle_prioritized_warps, m_supervised_warps,
            m_last_supervised_issued, m_supervised_warps.size());
}
void rrr_scheduler::order_warps() {
  order_rrr(m_next_cycle_prioritized_warps, m_supervised_warps,
            m_last_supervised_issued, m_supervised_warps.size());
}

void gto_scheduler::order_warps() {
  order_by_priority(m_next_cycle_prioritized_warps, m_supervised_warps,
                    m_last_supervised_issued, m_supervised_warps.size(),
                    ORDERING_GREEDY_THEN_PRIORITY_FUNC,
                    scheduler_unit::sort_warps_by_oldest_dynamic_id);
}

void oldest_scheduler::order_warps() {
  order_by_priority(m_next_cycle_prioritized_warps, m_supervised_warps,
                    m_last_supervised_issued, m_supervised_warps.size(),
                    ORDERED_PRIORITY_FUNC_ONLY,
                    scheduler_unit::sort_warps_by_oldest_dynamic_id);
}

void two_level_active_scheduler::do_on_warp_issued(
    unsigned warp_id, unsigned num_issued,
    const std::vector<shd_warp_t *>::const_iterator &prioritized_iter) {
  scheduler_unit::do_on_warp_issued(warp_id, num_issued, prioritized_iter);
  if (SCHEDULER_PRIORITIZATION_LRR == m_inner_level_prioritization) {
    std::vector<shd_warp_t *> new_active;
    order_lrr(new_active, m_next_cycle_prioritized_warps, prioritized_iter,
              m_next_cycle_prioritized_warps.size());
    m_next_cycle_prioritized_warps = new_active;
  } else {
    fprintf(stderr, "Unimplemented m_inner_level_prioritization: %d\n",
            m_inner_level_prioritization);
    abort();
  }
}

void two_level_active_scheduler::order_warps() {
  
}

swl_scheduler::swl_scheduler(shader_core_stats *stats, shader_core_ctx *shader,
                             Scoreboard *scoreboard, Scoreboard_reads *scoreboard_reads, // MOD. Fix WAR at baseline.
                             simt_stack **simt, std::vector<shd_warp_t *> *warp,
                             register_set *sp_out, register_set *dp_out,
                             register_set *sfu_out, register_set *int_out,
                             register_set *tensor_core_out,
                             std::vector<register_set *> &spec_cores_out,
                             register_set *mem_out, int id, char *config_string, const concrete_scheduler scheduler
                            ) 
    : scheduler_unit(stats, shader, scoreboard, scoreboard_reads, simt, warp, sp_out, dp_out, // MOD. Fix WAR at baseline.
                     sfu_out, int_out, tensor_core_out, spec_cores_out, mem_out,
                     id, scheduler ) { 
  unsigned m_prioritization_readin;
  int ret = sscanf(config_string, "warp_limiting:%d:%d",
                   &m_prioritization_readin, &m_num_warps_to_limit);
  assert(2 == ret);
  m_prioritization = (scheduler_prioritization_type)m_prioritization_readin;
  // Currently only GTO is implemented
  assert(m_prioritization == SCHEDULER_PRIORITIZATION_GTO);
  assert(m_num_warps_to_limit <= shader->get_config()->max_warps_per_shader);
}

void swl_scheduler::order_warps() {
  if (SCHEDULER_PRIORITIZATION_GTO == m_prioritization) {
    order_by_priority(m_next_cycle_prioritized_warps, m_supervised_warps,
                      m_last_supervised_issued,
                      MIN(m_num_warps_to_limit, m_supervised_warps.size()),
                      ORDERING_GREEDY_THEN_PRIORITY_FUNC,
                      scheduler_unit::sort_warps_by_oldest_dynamic_id);
  } else {
    fprintf(stderr, "swl_scheduler m_prioritization = %d\n", m_prioritization);
    abort();
  }
}

void shader_core_ctx::read_operands() {
  // MOD. Begin. Improving OPC. OPC custom stats
  m_operand_collector.reset_structures_opc_custom_stats();
  if(m_config->is_opc_improved) {
    m_operand_collector.step();
  }else {
    for (unsigned int i = 0; i < m_config->reg_file_port_throughput; ++i) { 
      m_operand_collector.step();
    }
  }
  m_operand_collector.calculate_opc_custom_stats();
  // MOD. End. Improving OPC. OPC custom stats
}

address_type coalesced_segment(address_type addr,
                               unsigned segment_size_lg2bytes) {
  return (addr >> segment_size_lg2bytes);
}

// Returns numbers of addresses in translated_addrs, each addr points to a 4B
// (32-bit) word
unsigned shader_core_ctx::translate_local_memaddr(
    address_type localaddr, unsigned tid, unsigned num_shader,
    unsigned datasize, new_addr_type *translated_addrs) {
  // During functional execution, each thread sees its own memory space for
  // local memory, but these need to be mapped to a shared address space for
  // timing simulation.  We do that mapping here.

  address_type thread_base = 0;
  unsigned max_concurrent_threads = 0;
  if (m_config->gpgpu_local_mem_map) {
    // Dnew = D*N + T%nTpC + nTpC*C
    // N = nTpC*nCpS*nS (max concurent threads)
    // C = nS*K + S (hw cta number per gpu)
    // K = T/nTpC   (hw cta number per core)
    // D = data index
    // T = thread
    // nTpC = number of threads per CTA
    // nCpS = number of CTA per shader
    //
    // for a given local memory address threads in a CTA map to contiguous
    // addresses, then distribute across memory space by CTAs from successive
    // shader cores first, then by successive CTA in same shader core
    thread_base =
        4 * (kernel_padded_threads_per_cta *
                 (m_sid + num_shader * (tid / kernel_padded_threads_per_cta)) +
             tid % kernel_padded_threads_per_cta);
    max_concurrent_threads =
        kernel_padded_threads_per_cta * kernel_max_cta_per_shader * num_shader;
  } else {
    // legacy mapping that maps the same address in the local memory space of
    // all threads to a single contiguous address region
    thread_base = 4 * (m_config->n_thread_per_shader * m_sid + tid);
    max_concurrent_threads = num_shader * m_config->n_thread_per_shader;
  }
  assert(thread_base < 4 /*word size*/ * max_concurrent_threads);

  // If requested datasize > 4B, split into multiple 4B accesses
  // otherwise do one sub-4 byte memory access
  unsigned num_accesses = 0;

  if (datasize >= 4) {
    // >4B access, split into 4B chunks
    assert(datasize % 4 == 0);  // Must be a multiple of 4B
    num_accesses = datasize / 4;
    assert(num_accesses <= MAX_ACCESSES_PER_INSN_PER_THREAD);  // max 32B
    assert(
        localaddr % 4 ==
        0);  // Address must be 4B aligned - required if accessing 4B per
             // request, otherwise access will overflow into next thread's space
    for (unsigned i = 0; i < num_accesses; i++) {
      address_type local_word = localaddr / 4 + i;
      address_type linear_address = local_word * max_concurrent_threads * 4 +
                                    thread_base + LOCAL_GENERIC_START;
      translated_addrs[i] = linear_address;
    }
  } else {
    // Sub-4B access, do only one access
    assert(datasize > 0);
    num_accesses = 1;
    address_type local_word = localaddr / 4;
    address_type local_word_offset = localaddr % 4;
    assert((localaddr + datasize - 1) / 4 ==
           local_word);  // Make sure access doesn't overflow into next 4B chunk
    address_type linear_address = local_word * max_concurrent_threads * 4 +
                                  local_word_offset + thread_base +
                                  LOCAL_GENERIC_START;
    translated_addrs[0] = linear_address;
  }
  return num_accesses;
}

/////////////////////////////////////////////////////////////////////////////////////////
int shader_core_ctx::test_res_bus(int latency) {
  for (unsigned i = 0; i < num_result_bus; i++) {
    if (!m_result_bus[i]->test(latency)) {
      return i;
    }
  }
  return -1;
}

void shader_core_ctx::execute() {
  
}

void ldst_unit::print_cache_stats(FILE *fp, unsigned &dl1_accesses,
                                  unsigned &dl1_misses) {
  if (m_L1D) {
    m_L1D->print(fp, dl1_accesses, dl1_misses);
  }
}

void ldst_unit::get_cache_stats(cache_stats &cs) {
  // Adds stats to 'cs' from each cache
  if (m_L1D) cs += m_L1D->get_stats();
  if (m_L1C) cs += m_L1C->get_stats();
  if (m_L1T) cs += m_L1T->get_stats();
}

void ldst_unit::get_L1D_sub_stats(struct cache_sub_stats &css) const {
  if (m_L1D) m_L1D->get_sub_stats(css);
}
void ldst_unit::get_L1C_sub_stats(struct cache_sub_stats &css) const {
  if (m_L1C) m_L1C->get_sub_stats(css);
}
void ldst_unit::get_L1T_sub_stats(struct cache_sub_stats &css) const {
  if (m_L1T) m_L1T->get_sub_stats(css);
}

void shader_core_ctx::warp_inst_complete(const warp_inst_t &inst) {
#if 0
      printf("[warp_inst_complete] uid=%u core=%u warp=%u pc=%#x @ time=%llu \n",
             inst.get_uid(), m_sid, inst.warp_id(), inst.pc,  m_gpu->gpu_tot_sim_cycle +  m_gpu->gpu_sim_cycle);
#endif

  if (inst.op_pipe == SP__OP)
    m_stats->m_num_sp_committed[m_sid]++;
  else if (inst.op_pipe == SFU__OP)
    m_stats->m_num_sfu_committed[m_sid]++;
  else if (inst.op_pipe == MEM__OP)
    m_stats->m_num_mem_committed[m_sid]++;

  if (m_config->gpgpu_clock_gated_lanes == false)
    m_stats->m_num_sim_insn[m_sid] += m_config->warp_size;
  else
    m_stats->m_num_sim_insn[m_sid] += inst.active_count();

  m_stats->m_num_sim_winsn[m_sid]++;
  m_stats->total_num_warp_instructions++;// MOD.

  m_stats->m_num_sim_winsn_per_shader_per_kernel[m_stats->m_current_kernel_pos][m_sid]++; // MOD. Custom Stats
  m_stats->m_num_sim_winsn_per_shader[m_sid]++; // MOD. Custom Stats

  m_gpu->gpu_sim_insn += inst.active_count();
  inst.completed(m_gpu->gpu_tot_sim_cycle + m_gpu->gpu_sim_cycle);
  customStatsWarpActiveLanes(inst); // MOD. Custom Stats
}

void shader_core_ctx::customStatsWarpActiveLanes(const warp_inst_t &inst) {
  if(inst.active_count()<32 && inst.active_count() != 0)
  {
    m_stats->numEffectiveIncompleteWarps++;
  }
}

void shader_core_ctx::writeback() {

}

bool ldst_unit::shared_cycle(warp_inst_t &inst, mem_stage_stall_type &rc_fail,
                             mem_stage_access_type &fail_type) {
  if (inst.space.get_type() != shared_space) return true;

  if (inst.active_count() == 0) return true;

  if (inst.has_dispatch_delay()) {
    m_stats->gpgpu_n_shmem_bank_access[m_sid]++;
  }

  bool stall = inst.dispatch_delay();
  if (stall) {
    fail_type = S_MEM;
    rc_fail = BK_CONF;
    m_stats->gpgpu_n_shmem_bkconflict++;
  } else
    rc_fail = NO_RC_FAIL;
  return !stall;
}

mem_stage_stall_type ldst_unit::process_cache_access(
    cache_t *cache, new_addr_type address, warp_inst_t &inst,
    std::list<cache_event> &events, mem_fetch *mf,
    enum cache_request_status status) {
  mem_stage_stall_type result = NO_RC_FAIL;
  bool write_sent = was_write_sent(events);
  bool read_sent = was_read_sent(events);
  if (write_sent) {
    unsigned inc_ack = (m_config->m_L1D_config.get_mshr_type() == SECTOR_ASSOC)
                           ? (mf->get_data_size() / SECTOR_SIZE)
                           : 1;

    for (unsigned i = 0; i < inc_ack; ++i)
      m_core->inc_store_req(inst.warp_id());
  }
  if (status == HIT) {
    assert(!read_sent);
    inst.accessq_pop_back();
    if (inst.is_load()) {
      for (unsigned r = 0; r < MAX_OUTPUT_VALUES; r++)
        if (inst.out[r] > 0) m_pending_writes[get_first_key_pending_writes(&inst)][get_second_key_pending_writes(&inst, r)]--; // MOD. LOOG. MOD. VPREG
    }
    if (!write_sent) delete mf;
  } else if (status == RESERVATION_FAIL) {
    result = BK_CONF;
    assert(!read_sent);
    assert(!write_sent);
    delete mf;
  } else {
    assert(status == MISS || status == HIT_RESERVED);
    // inst.clear_active( access.get_warp_mask() ); // threads in mf writeback
    // when mf returns
    inst.accessq_pop_back();
  }
  if (!inst.accessq_empty() && result == NO_RC_FAIL) result = COAL_STALL;
  return result;
}

mem_stage_stall_type ldst_unit::process_memory_access_queue(cache_t *cache,
                                                            warp_inst_t &inst) {
  mem_stage_stall_type result = NO_RC_FAIL;
  if (inst.accessq_empty()) return result;

  if (!cache->data_port_free()) return DATA_PORT_STALL;

  // const mem_access_t &access = inst.accessq_back();
  mem_fetch *mf = m_mf_allocator->alloc(
      inst, inst.accessq_back(),
      m_core->get_gpu()->gpu_sim_cycle + m_core->get_gpu()->gpu_tot_sim_cycle);
  std::list<cache_event> events;
  enum cache_request_status status = cache->access(
      mf->get_addr(), mf,
      m_core->get_gpu()->gpu_sim_cycle + m_core->get_gpu()->gpu_tot_sim_cycle,
      events);
  return process_cache_access(cache, mf->get_addr(), inst, events, mf, status);
}

mem_stage_stall_type ldst_unit::process_memory_access_queue_l1cache(
    l1_cache *cache, warp_inst_t &inst) {
  mem_stage_stall_type result = NO_RC_FAIL;
  if (inst.accessq_empty()) return result;

  if (m_config->m_L1D_config.l1_latency > 0) {
    for (unsigned int j = 0; j < m_config->m_L1D_config.l1_banks;
         j++) {  // We can handle at max l1_banks reqs per cycle

      if (inst.accessq_empty()) return result;

      mem_fetch *mf =
          m_mf_allocator->alloc(inst, inst.accessq_back(),
                                m_core->get_gpu()->gpu_sim_cycle +
                                    m_core->get_gpu()->gpu_tot_sim_cycle);
      unsigned int bank_id = m_config->m_L1D_config.set_bank(mf->get_addr());
      assert(bank_id < m_config->m_L1D_config.l1_banks);

      if ((l1_latency_queue[bank_id][m_config->m_L1D_config.l1_latency - 1]) ==
          NULL) {
        l1_latency_queue[bank_id][m_config->m_L1D_config.l1_latency - 1] = mf;

        if (mf->get_inst().is_store()) {
          unsigned inc_ack =
              (m_config->m_L1D_config.get_mshr_type() == SECTOR_ASSOC)
                  ? (mf->get_data_size() / SECTOR_SIZE)
                  : 1;

          for (unsigned i = 0; i < inc_ack; ++i)
            m_core->inc_store_req(inst.warp_id());
        }

        inst.accessq_pop_back();
      } else {
        result = BK_CONF;
        m_stats->gpgpu_n_l1cache_bkconflict++;
        delete mf;
        break;  // do not try again, just break from the loop and try the next
                // cycle
      }
    }
    if (!inst.accessq_empty() && result != BK_CONF) {
      result = COAL_STALL;
      m_stats->gpgpu_n_l1cache_coalescing_conflicts++; // MOD. Memory stats
    }

    return result;
  } else {
    mem_fetch *mf =
        m_mf_allocator->alloc(inst, inst.accessq_back(),
                              m_core->get_gpu()->gpu_sim_cycle +
                                  m_core->get_gpu()->gpu_tot_sim_cycle);
    std::list<cache_event> events;
    enum cache_request_status status = cache->access(
        mf->get_addr(), mf,
        m_core->get_gpu()->gpu_sim_cycle + m_core->get_gpu()->gpu_tot_sim_cycle,
        events);
    return process_cache_access(cache, mf->get_addr(), inst, events, mf,
                                status);
  }
}

unsigned ldst_unit::get_first_key_pending_writes(warp_inst_t *inst) {

  return inst->warp_id();
}
unsigned ldst_unit::get_second_key_pending_writes(warp_inst_t *inst, int idx) {

  return inst->out[idx];
}

void ldst_unit::print_L1_latency_queue(FILE *f) {
  fprintf(f, "L1 latency queue: \n");
  for (unsigned int j = 0; j < m_config->m_L1D_config.l1_banks; j++) {
    for (unsigned int stage = 0; stage < m_config->m_L1D_config.l1_latency;++stage) {
      fprintf(f,"l1_latency_queue[%d][%d] =", j, stage);
      if(l1_latency_queue[j][stage] != NULL) {
        l1_latency_queue[j][stage]->print(f, true);
      }else {
        fprintf(f, " empty\n");
      }
    }
  }
}

// MOD. End. VPREG

void ldst_unit::L1_latency_queue_cycle() {
}

bool ldst_unit::constant_cycle(warp_inst_t &inst, mem_stage_stall_type &rc_fail,
                               mem_stage_access_type &fail_type) {
  if (inst.empty() || ((inst.space.get_type() != const_space) &&
                       (inst.space.get_type() != param_space_kernel)))
    return true;
  if (inst.active_count() == 0) return true;

  mem_stage_stall_type fail;
  if (m_config->perfect_inst_const_cache) {
    fail = NO_RC_FAIL;
    unsigned access_count = inst.accessq_count();
    while (inst.accessq_count() > 0) inst.accessq_pop_back();
    if (inst.is_load()) {
      for (unsigned r = 0; r < MAX_OUTPUT_VALUES; r++)
        if (inst.out[r] > 0) m_pending_writes[get_first_key_pending_writes(&inst)][get_second_key_pending_writes(&inst, r)] -= access_count; // MOD. LOOG. MOD. VPREG
    }
  } else {
    fail = process_memory_access_queue(m_L1C, inst);
  }

  if (fail != NO_RC_FAIL) {
    rc_fail = fail;  // keep other fails if this didn't fail.
    fail_type = C_MEM;
    if (rc_fail == BK_CONF or rc_fail == COAL_STALL) {
      m_stats->gpgpu_n_cmem_portconflict++;  // coal stalls aren't really a bank
                                             // conflict, but this maintains
                                             // previous behavior.
    }
  }
  return inst.accessq_empty();  // done if empty.
}

bool ldst_unit::texture_cycle(warp_inst_t &inst, mem_stage_stall_type &rc_fail,
                              mem_stage_access_type &fail_type) {
  if (inst.empty() || inst.space.get_type() != tex_space) return true;
  if (inst.active_count() == 0) return true;
  mem_stage_stall_type fail = process_memory_access_queue(m_L1T, inst);
  if (fail != NO_RC_FAIL) {
    rc_fail = fail;  // keep other fails if this didn't fail.
    fail_type = T_MEM;
  }
  return inst.accessq_empty();  // done if empty.
}

bool ldst_unit::memory_cycle(warp_inst_t &inst,
                             mem_stage_stall_type &stall_reason,
                             mem_stage_access_type &access_type) {
  if (inst.empty() || ((inst.space.get_type() != global_space) &&
                       (inst.space.get_type() != local_space) &&
                       (inst.space.get_type() != param_space_local)))
    return true;
  if (inst.active_count() == 0) return true;
  if (inst.accessq_empty()) return true;

  mem_stage_stall_type stall_cond = NO_RC_FAIL;
  const mem_access_t &access = inst.accessq_back();

  bool bypassL1D = false;
  if (CACHE_GLOBAL == inst.cache_op || (m_L1D == NULL)) {
    bypassL1D = true;
  } else if (inst.space.is_global()) {  // global memory access
    // skip L1 cache if the option is enabled
    if (m_core->get_config()->gmem_skip_L1D && (CACHE_L1 != inst.cache_op))
      bypassL1D = true;
  }
  if (bypassL1D) {
    // bypass L1 cache
    unsigned control_size =
        inst.is_store() ? WRITE_PACKET_SIZE : READ_PACKET_SIZE;
    unsigned size = access.get_size() + control_size;
    // printf("Interconnect:Addr: %x, size=%d\n",access.get_addr(),size);
    if (m_icnt->full(size, inst.is_store() || inst.isatomic())) {
      stall_cond = ICNT_RC_FAIL;
    } else {
      mem_fetch *mf =
          m_mf_allocator->alloc(inst, access,
                                m_core->get_gpu()->gpu_sim_cycle +
                                    m_core->get_gpu()->gpu_tot_sim_cycle);
      m_icnt->push(mf);
      inst.accessq_pop_back();
      // inst.clear_active( access.get_warp_mask() );
      if (inst.is_load()) {
        for (unsigned r = 0; r < MAX_OUTPUT_VALUES; r++)
          if (inst.out[r] > 0)
            assert(m_pending_writes[get_first_key_pending_writes(&inst)][get_second_key_pending_writes(&inst, r)] > 0); // MOD. LOOG. MOD. VPREG
      } else if (inst.is_store())
        m_core->inc_store_req(inst.warp_id());
    }
  } else {
    assert(CACHE_UNDEFINED != inst.cache_op);
    stall_cond = process_memory_access_queue_l1cache(m_L1D, inst);
  }
  if (!inst.accessq_empty() && stall_cond == NO_RC_FAIL)
    stall_cond = COAL_STALL;
  if (stall_cond != NO_RC_FAIL) {
    stall_reason = stall_cond;
    bool iswrite = inst.is_store();
    if (inst.space.is_local())
      access_type = (iswrite) ? L_MEM_ST : L_MEM_LD;
    else
      access_type = (iswrite) ? G_MEM_ST : G_MEM_LD;
  }
  return inst.accessq_empty();
}

bool ldst_unit::response_buffer_full() const {
  return m_response_fifo.size() >= m_config->ldst_unit_response_queue_size;
}

void ldst_unit::fill(mem_fetch *mf) {
  mf->set_status(
      IN_SHADER_LDST_RESPONSE_FIFO,
      m_core->get_gpu()->gpu_sim_cycle + m_core->get_gpu()->gpu_tot_sim_cycle);
  m_response_fifo.push_back(mf);
}

void ldst_unit::flush() {
  // Flush L1D cache
  m_L1D->flush();
}

void ldst_unit::invalidate() {
  // Flush L1D cache
  m_L1D->invalidate();
}

simd_function_unit::simd_function_unit(const shader_core_config *config) {
  m_config = config;
  m_dispatch_reg = new warp_inst_t(config);
}

void simd_function_unit::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  bool partition_issue =
      m_config->sub_core_model && this->is_issue_partitioned();
  source_reg.move_out_to(partition_issue, this->get_issue_reg_id(),
                         m_dispatch_reg);
  occupied.set(m_dispatch_reg->latency);
}

sfu::sfu(register_set *result_port, const shader_core_config *config,
         shader_core_ctx *core, unsigned issue_reg_id)
    : pipelined_simd_unit(result_port, config, config->max_sfu_latency, core,
                          issue_reg_id) {
  m_name = "SFU";
}

tensor_core::tensor_core(register_set *result_port,
                         const shader_core_config *config,
                         shader_core_ctx *core, unsigned issue_reg_id)
    : pipelined_simd_unit(result_port, config, config->max_tensor_core_latency,
                          core, issue_reg_id) {
  m_name = "TENSOR_CORE";
}

void sfu::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t **ready_reg =
      source_reg.get_ready(m_config->sub_core_model, m_issue_reg_id);
  // m_core->incexecstat((*ready_reg));

  (*ready_reg)->op_pipe = SFU__OP;
  m_core->incsfu_stat(m_core->get_config()->warp_size, (*ready_reg)->latency);
  pipelined_simd_unit::issue(source_reg, subcore_id); // MOD. Fixed LDST_Unit model
}

void tensor_core::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t **ready_reg =
      source_reg.get_ready(m_config->sub_core_model, m_issue_reg_id);
  // m_core->incexecstat((*ready_reg));

  (*ready_reg)->op_pipe = TENSOR_CORE__OP;
  m_core->incsfu_stat(m_core->get_config()->warp_size, (*ready_reg)->latency);
  pipelined_simd_unit::issue(source_reg, subcore_id); // MOD. Fixed LDST_Unit model
}

unsigned pipelined_simd_unit::get_active_lanes_in_pipeline() {
  active_mask_t active_lanes;
  active_lanes.reset();
  if (m_core->get_gpu()->get_config().g_power_simulation_enabled) {
    for (unsigned stage = 0; (stage + 1) < m_pipeline_depth; stage++) {
      if (!m_pipeline_reg[stage]->empty())
        active_lanes |= m_pipeline_reg[stage]->get_active_mask();
    }
  }
  return active_lanes.count();
}

void ldst_unit::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  m_core->incfumemactivelanes_stat(active_count);
}

void sp_unit::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  m_core->incspactivelanes_stat(active_count);
  m_core->incfuactivelanes_stat(active_count);
  m_core->incfumemactivelanes_stat(active_count);
}
void dp_unit::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  //m_core->incspactivelanes_stat(active_count);
  m_core->incfuactivelanes_stat(active_count);
  m_core->incfumemactivelanes_stat(active_count);
}
void specialized_unit::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  m_core->incspactivelanes_stat(active_count);
  m_core->incfuactivelanes_stat(active_count);
  m_core->incfumemactivelanes_stat(active_count);
}

void int_unit::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  m_core->incspactivelanes_stat(active_count);
  m_core->incfuactivelanes_stat(active_count);
  m_core->incfumemactivelanes_stat(active_count);
}
void sfu::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  m_core->incsfuactivelanes_stat(active_count);
  m_core->incfuactivelanes_stat(active_count);
  m_core->incfumemactivelanes_stat(active_count);
}

void tensor_core::active_lanes_in_pipeline() {
  unsigned active_count = pipelined_simd_unit::get_active_lanes_in_pipeline();
  assert(active_count <= m_core->get_config()->warp_size);
  m_core->incsfuactivelanes_stat(active_count);
  m_core->incfuactivelanes_stat(active_count);
  m_core->incfumemactivelanes_stat(active_count);
}

sp_unit::sp_unit(register_set *result_port, const shader_core_config *config,
                 shader_core_ctx *core, unsigned issue_reg_id)
    : pipelined_simd_unit(result_port, config, config->max_sp_latency, core,
                          issue_reg_id) {
  m_name = "SP ";
}

specialized_unit::specialized_unit(register_set *result_port,
                                   const shader_core_config *config,
                                   shader_core_ctx *core, int supported_op,
                                   char *unit_name, unsigned latency,
                                   unsigned issue_reg_id)
    : pipelined_simd_unit(result_port, config, latency, core, issue_reg_id) {
  m_name = unit_name;
  m_supported_op = supported_op;
}

dp_unit::dp_unit(register_set *result_port, const shader_core_config *config,
                 shader_core_ctx *core, unsigned issue_reg_id)
    : pipelined_simd_unit(result_port, config, config->max_dp_latency, core,
                          issue_reg_id) {
  m_name = "DP ";
}

int_unit::int_unit(register_set *result_port, const shader_core_config *config,
                   shader_core_ctx *core, unsigned issue_reg_id)
    : pipelined_simd_unit(result_port, config, config->max_int_latency, core,
                          issue_reg_id) {
  m_name = "INT ";
}

void sp_unit ::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t **ready_reg =
      source_reg.get_ready(m_config->sub_core_model, m_issue_reg_id);
  // m_core->incexecstat((*ready_reg));
  (*ready_reg)->op_pipe = SP__OP;
  m_core->incsp_stat(m_core->get_config()->warp_size, (*ready_reg)->latency);
  pipelined_simd_unit::issue(source_reg, subcore_id); // MOD. Fixed LDST_Unit model
}

void dp_unit ::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t **ready_reg =
      source_reg.get_ready(m_config->sub_core_model, m_issue_reg_id);
  // m_core->incexecstat((*ready_reg));
  (*ready_reg)->op_pipe = DP__OP;
  m_core->incsp_stat(m_core->get_config()->warp_size, (*ready_reg)->latency);
  pipelined_simd_unit::issue(source_reg, subcore_id); // MOD. Fixed LDST_Unit model
}

void specialized_unit ::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t **ready_reg =
      source_reg.get_ready(m_config->sub_core_model, m_issue_reg_id);
  // m_core->incexecstat((*ready_reg));
  (*ready_reg)->op_pipe = SPECIALIZED__OP;
  m_core->incsp_stat(m_core->get_config()->warp_size, (*ready_reg)->latency);
  pipelined_simd_unit::issue(source_reg, subcore_id); // MOD. Fixed LDST_Unit model
}

void int_unit ::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t **ready_reg =
      source_reg.get_ready(m_config->sub_core_model, m_issue_reg_id);
  // m_core->incexecstat((*ready_reg));
  (*ready_reg)->op_pipe = INTP__OP;
  m_core->incsp_stat(m_core->get_config()->warp_size, (*ready_reg)->latency);
  pipelined_simd_unit::issue(source_reg, subcore_id); // MOD. Fixed LDST_Unit model
}

pipelined_simd_unit::pipelined_simd_unit(register_set *result_port,
                                         const shader_core_config *config,
                                         unsigned max_latency,
                                         shader_core_ctx_wrapper *core,
                                         unsigned issue_reg_id)
    : simd_function_unit(config) {
  m_result_port = result_port;
  m_pipeline_depth = max_latency;
  m_pipeline_reg = new warp_inst_t *[m_pipeline_depth];
  for (unsigned i = 0; i < m_pipeline_depth; i++)
    m_pipeline_reg[i] = new warp_inst_t(config);
  m_core = core;
  m_issue_reg_id = issue_reg_id;
  active_insts_in_pipeline = 0;
}

void pipelined_simd_unit::cycle() {
  if (!m_pipeline_reg[0]->empty()) {
    m_result_port->move_in(m_pipeline_reg[0]);
    assert(active_insts_in_pipeline > 0);
    active_insts_in_pipeline--;
  }
  if (active_insts_in_pipeline) {
    for (unsigned stage = 0; (stage + 1) < m_pipeline_depth; stage++)
      move_warp(m_pipeline_reg[stage], m_pipeline_reg[stage + 1]);
  }
  if (!m_dispatch_reg->empty()) {
    if (!m_dispatch_reg->dispatch_delay()) {
      int start_stage =
          m_dispatch_reg->latency - m_dispatch_reg->initiation_interval;
      if(m_pipeline_reg[start_stage]->empty()) // MOD. Begin. Fix Deepbench GTX1080TI
      {
        move_warp(m_pipeline_reg[start_stage], m_dispatch_reg);
        active_insts_in_pipeline++;
      } // MOD. End. Fix Deepbench GTX1080TI  
    }
  }
  occupied >>= 1;
}

void pipelined_simd_unit::issue(register_set &source_reg, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model)
  // move_warp(m_dispatch_reg,source_reg);
  bool partition_issue =
      m_config->sub_core_model && this->is_issue_partitioned();
  warp_inst_t **ready_reg =
      source_reg.get_ready(partition_issue, m_issue_reg_id);
  m_core->incexecstat((*ready_reg));
  // source_reg.move_out_to(m_dispatch_reg);
  simd_function_unit::issue(source_reg, subcore_id);
}

/*
    virtual void issue( register_set& source_reg )
    {
        //move_warp(m_dispatch_reg,source_reg);
        //source_reg.move_out_to(m_dispatch_reg);
        simd_function_unit::issue(source_reg);
    }
*/

void ldst_unit::init(mem_fetch_interface *icnt,
                     shader_core_mem_fetch_allocator *mf_allocator,
                     shader_core_ctx *core, opndcoll_rfu_t *operand_collector,
                     Scoreboard *scoreboard, Scoreboard_reads *scoreboard_reads, const shader_core_config *config, // MOD. Fix WAR at baseline.
                     const memory_config *mem_config, shader_core_stats *stats,
                     unsigned sid, unsigned tpc) {
  m_memory_config = mem_config;
  m_icnt = icnt;
  m_mf_allocator = mf_allocator;
  m_core = core;
  m_operand_collector = operand_collector;
  m_scoreboard = scoreboard;
  m_scoreboard_reads = scoreboard_reads; // MOD. Fix WAR at baseline.
  m_stats = stats;
  m_sid = sid;
  m_tpc = tpc;
#define STRSIZE 1024
  char L1T_name[STRSIZE];
  char L1C_name[STRSIZE];
  snprintf(L1T_name, STRSIZE, "L1T_%03d", m_sid);
  snprintf(L1C_name, STRSIZE, "L1C_%03d", m_sid);
  m_L1T = new tex_cache(L1T_name, m_config->m_L1T_config, m_sid,
                        get_shader_texture_cache_id(), icnt, IN_L1T_MISS_QUEUE,
                        IN_SHADER_L1T_ROB);
  m_L1C = new read_only_cache(L1C_name, m_config->m_L1C_config, m_sid,
                              get_shader_constant_cache_id(), icnt,
                              IN_L1C_MISS_QUEUE);
  m_L1D = NULL;
  m_mem_rc = NO_RC_FAIL;
  m_num_writeback_clients =
      5;  // = shared memory, global/local (uncached), L1D, L1T, L1C
  m_writeback_arb = 0;
  m_next_global = NULL;
  m_last_inst_gpu_sim_cycle = 0;
  m_last_inst_gpu_tot_sim_cycle = 0;
}

ldst_unit::ldst_unit(mem_fetch_interface *icnt,
                     shader_core_mem_fetch_allocator *mf_allocator,
                     shader_core_ctx *core, opndcoll_rfu_t *operand_collector,
                     Scoreboard *scoreboard, Scoreboard_reads *scoreboard_reads, const shader_core_config *config, // MOD. Fix WAR at baseline.
                     const memory_config *mem_config, shader_core_stats *stats,
                     unsigned sid, unsigned tpc)
    : pipelined_simd_unit(NULL, config, config->smem_latency, core, 0),
      m_next_wb(config) {
  assert(config->smem_latency > 1);
  init(icnt, mf_allocator, core, operand_collector, scoreboard, scoreboard_reads, config, // MOD. Fix WAR at baseline.
       mem_config, stats, sid, tpc);
  if (!m_config->m_L1D_config.disabled()) {
    char L1D_name[STRSIZE];
    snprintf(L1D_name, STRSIZE, "L1D_%03d", m_sid);
    m_L1D = new l1_cache(L1D_name, m_config->m_L1D_config, m_sid,
                         get_shader_normal_cache_id(), m_icnt, m_mf_allocator,
                         IN_L1D_MISS_QUEUE, core->get_gpu());

    l1_latency_queue.resize(m_config->m_L1D_config.l1_banks);
    assert(m_config->m_L1D_config.l1_latency > 0);

    for (unsigned int j = 0; j < m_config->m_L1D_config.l1_banks; j++)
      l1_latency_queue[j].resize(m_config->m_L1D_config.l1_latency,
                                 (mem_fetch *)NULL);
  }
  m_name = "MEM ";
}

ldst_unit::ldst_unit(mem_fetch_interface *icnt,
                     shader_core_mem_fetch_allocator *mf_allocator,
                     shader_core_ctx *core, opndcoll_rfu_t *operand_collector,
                     Scoreboard *scoreboard, Scoreboard_reads *Scoreboard_reads, const shader_core_config *config, // MOD. Fix WAR at baseline.
                     const memory_config *mem_config, shader_core_stats *stats,
                     unsigned sid, unsigned tpc, l1_cache *new_l1d_cache)
    : pipelined_simd_unit(NULL, config, 3, core, 0),
      m_L1D(new_l1d_cache),
      m_next_wb(config) {
  init(icnt, mf_allocator, core, operand_collector, scoreboard, Scoreboard_reads, config, // MOD. Fix WAR at baseline.
       mem_config, stats, sid, tpc);
}

void ldst_unit::issue(register_set &reg_set, unsigned int subcore_id) { // MOD. Fixed LDST_Unit model
  warp_inst_t *inst = *(reg_set.get_ready());

  // record how many pending register writes/memory accesses there are for this
  // instruction
  assert(inst->empty() == false);
  if (inst->is_load() and inst->space.get_type() != shared_space) {
    unsigned int n_accesses = inst->accessq_count();
    for (unsigned int r = 0; r < MAX_OUTPUT_VALUES; r++) {
      unsigned int reg_id = inst->out[r];
      if (reg_id > 0) {
        m_pending_writes[get_first_key_pending_writes(inst)][get_second_key_pending_writes(inst, r)] += n_accesses; // MOD. LOOG. MOD. VPREG
      }
    }
  }

  // MOD. Begin. Memory stats
  if( (inst->space.get_type() == global_space) || (inst->space.get_type() == local_space) || (inst->space.get_type() == param_space_local) ) {
    m_stats->total_accesses_l1d_instructions += inst->accessq_count();
    m_stats->total_l1d_instructions++;
    // if(!inst->accessq_empty()) {
    //   warp_inst_t inst_copy = *inst;
    //   std::vector <mem_access_t> aux_accesses = inst->get_mem_accesses();
    //   std::map<int,int> accesses_per_bank;
    //   int max_num_cycles_to_schedule_accesses = 0;
    //   for(auto it = aux_accesses.begin(); it != aux_accesses.end(); it++) {
    //     mem_fetch *mf = new mem_fetch(*it, &inst_copy, it->is_write() ? WRITE_PACKET_SIZE : READ_PACKET_SIZE,
    //       inst->warp_id(), m_sid, m_tpc, m_memory_config, m_core->get_gpu()->gpu_sim_cycle + m_core->get_gpu()->gpu_tot_sim_cycle);
    //     unsigned bank_id = m_config->m_L1D_config.set_bank(mf->get_addr());
    //     assert(bank_id < m_config->m_L1D_config.l1_banks);
    //     if(accesses_per_bank.find(bank_id) == accesses_per_bank.end()) {
    //       accesses_per_bank[bank_id] = 1;
    //     }else {
    //       accesses_per_bank[bank_id]++;
    //     }
    //     max_num_cycles_to_schedule_accesses = std::max(max_num_cycles_to_schedule_accesses, accesses_per_bank[bank_id]);
    //   }
    //   m_stats->total_avg_cycles_to_schedule_accesses += max_num_cycles_to_schedule_accesses;
    // }

  }else if(inst->space.get_type() == shared_space) {
    m_stats->total_shared_instructions++;
    m_stats->total_conflicts_shared_instructions += (inst->get_num_cycles() > 1);
  }
  m_dispatch_reg_allocation_cycle = m_core->get_gpu()->gpu_tot_sim_cycle + m_core->get_gpu()->gpu_sim_cycle;
  // MOD. End. Memory stats

  inst->op_pipe = MEM__OP;
  // stat collection
  m_core->mem_instruction_stats(*inst);
  m_core->incmem_stat(m_core->get_config()->warp_size, 1);
  pipelined_simd_unit::issue(reg_set, subcore_id); // MOD. Fixed LDST_Unit model
}

void ldst_unit::writeback() {
  
}

unsigned ldst_unit::clock_multiplier() const {
  // to model multiple read port, we give multiple cycles for the memory units
  if (m_config->mem_unit_ports)
    return m_config->mem_unit_ports;
  else
    return m_config->mem_warp_parts;
}
/*
void ldst_unit::issue( register_set &reg_set )
{
        warp_inst_t* inst = *(reg_set.get_ready());
   // stat collection
   m_core->mem_instruction_stats(*inst);

   // record how many pending register writes/memory accesses there are for this
instruction assert(inst->empty() == false); if (inst->is_load() and
inst->space.get_type() != shared_space) { unsigned warp_id = inst->warp_id();
      unsigned n_accesses = inst->accessq_count();
      for (unsigned r = 0; r < MAX_OUTPUT_VALUES; r++) {
         unsigned reg_id = inst->out[r];
         if (reg_id > 0) {
            m_pending_writes[warp_id][reg_id] += n_accesses;
         }
      }
   }

   pipelined_simd_unit::issue(reg_set);
}
*/
void ldst_unit::cycle() {
  
}

void shader_core_ctx::register_cta_thread_exit(unsigned cta_num,
                                               kernel_info_t *kernel) {
  assert(m_cta_status[cta_num] > 0);
  m_cta_status[cta_num]--;
  if (!m_cta_status[cta_num]) {
    // Increment the completed CTAs
    m_stats->ctas_completed++;
    m_gpu->inc_completed_cta();
    m_n_active_cta--;
    m_barriers.deallocate_barrier(cta_num);
    shader_CTA_count_unlog(m_sid, 1);

    SHADER_DPRINTF(
        LIVENESS,
        "GPGPU-Sim uArch: Finished CTA #%u (%lld,%lld), %u CTAs running\n",
        cta_num, m_gpu->gpu_sim_cycle, m_gpu->gpu_tot_sim_cycle,
        m_n_active_cta);

    if (m_n_active_cta == 0) {
      SHADER_DPRINTF(
          LIVENESS,
          "GPGPU-Sim uArch: Empty (last released kernel %u \'%s\').\n",
          kernel->get_uid(), kernel->name().c_str());
      fflush(stdout);

      // Shader can only be empty when no more cta are dispatched
      if (kernel != m_kernel) {
        assert(m_kernel == NULL || !m_gpu->kernel_more_cta_left(m_kernel));
      }
      m_kernel = NULL;
    }

    // Jin: for concurrent kernels on sm
    release_shader_resource_1block(cta_num, *kernel);
    kernel->dec_running();
    if (!m_gpu->kernel_more_cta_left(kernel)) {
      if (!kernel->running()) {
        SHADER_DPRINTF(LIVENESS,
                       "GPGPU-Sim uArch: GPU detected kernel %u \'%s\' "
                       "finished on shader %u.\n",
                       kernel->get_uid(), kernel->name().c_str(), m_sid);

        if (m_kernel == kernel) m_kernel = NULL;
        m_gpu->set_kernel_done(kernel);
      }
    }
  }
}

void gpgpu_sim::shader_print_runtime_stat(FILE *fout) {
  /*
 fprintf(fout, "SHD_INSN: ");
 for (unsigned i=0;i<m_n_shader;i++)
    fprintf(fout, "%u ",m_sc[i]->get_num_sim_insn());
 fprintf(fout, "\n");
 fprintf(fout, "SHD_THDS: ");
 for (unsigned i=0;i<m_n_shader;i++)
    fprintf(fout, "%u ",m_sc[i]->get_not_completed());
 fprintf(fout, "\n");
 fprintf(fout, "SHD_DIVG: ");
 for (unsigned i=0;i<m_n_shader;i++)
    fprintf(fout, "%u ",m_sc[i]->get_n_diverge());
 fprintf(fout, "\n");

 fprintf(fout, "THD_INSN: ");
 for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++)
    fprintf(fout, "%d ", m_sc[0]->get_thread_n_insn(i) );
 fprintf(fout, "\n");
 */
}

void gpgpu_sim::shader_print_scheduler_stat(FILE *fout,
                                            bool print_dynamic_info) {
  m_shader_stats->ctas_completed = m_gpu_per_sm_stats.m_stats_map["ctas_completed"]->get_value();
  fprintf(fout, "ctas_completed %d, ", m_shader_stats->ctas_completed);

  // Print out the stats from the sampling shader core
  const unsigned scheduler_sampling_core =
      m_shader_config->gpgpu_warp_issue_shader;
#define STR_SIZE 55
  char name_buff[STR_SIZE];
  name_buff[STR_SIZE - 1] = '\0';
  const std::vector<unsigned> &distro =
      print_dynamic_info
          ? m_shader_stats->get_dynamic_warp_issue()[scheduler_sampling_core]
          : m_shader_stats->get_warp_slot_issue()[scheduler_sampling_core];
  if (print_dynamic_info) {
    snprintf(name_buff, STR_SIZE - 1, "dynamic_warp_id");
  } else {
    snprintf(name_buff, STR_SIZE - 1, "warp_id");
  }
  fprintf(fout, "Shader %d %s issue ditsribution:\n", scheduler_sampling_core,
          name_buff);
  const unsigned num_warp_ids = distro.size();
  // First print out the warp ids
  fprintf(fout, "%s:\n", name_buff);
  for (unsigned warp_id = 0; warp_id < num_warp_ids; ++warp_id) {
    fprintf(fout, "%d, ", warp_id);
  }

  fprintf(fout, "\ndistro:\n");
  // Then print out the distribution of instuctions issued
  for (std::vector<unsigned>::const_iterator iter = distro.begin();
       iter != distro.end(); iter++) {
    fprintf(fout, "%d, ", *iter);
  }
  fprintf(fout, "\n");
}

void gpgpu_sim::shader_print_cache_stats(FILE *fout) const {
  // L1I
  struct cache_sub_stats total_css;
  struct cache_sub_stats css;

  fprintf(fout, "\n========= Core cache stats =========\n");

  // MOD. Begin. L0I
  if (m_shader_config->is_L0I_enabled) {
    total_css.clear();
    css.clear();
    fprintf(fout, "L0I_cache:\n");
    for (unsigned i = 0; i < m_shader_config->n_simt_clusters; ++i) {
      m_cluster[i]->get_L0I_sub_stats(css);
      total_css += css;
    }
    fprintf(fout, "\tL0I_total_cache_accesses = %llu\n", total_css.accesses);
    fprintf(fout, "\tL0I_total_cache_misses = %llu\n", total_css.misses);
    if (total_css.accesses > 0) {
      fprintf(fout, "\tL0I_total_cache_miss_rate = %.4lf\n",
              (double)total_css.misses / (double)total_css.accesses);
    }
    fprintf(fout, "\tL0I_total_cache_pending_hits = %llu\n",
            total_css.pending_hits);
    fprintf(fout, "\tL0I_total_cache_reservation_fails = %llu\n",
            total_css.res_fails);
  }
  // MOD. End. L0I

  if (!m_shader_config->m_L1I_L1_half_C_cache_config.disabled()) {
    total_css.clear();
    css.clear();
    fprintf(fout, "L1I_cache:\n");
    for (unsigned i = 0; i < m_shader_config->n_simt_clusters; ++i) {
      m_cluster[i]->get_L1I_sub_stats(css);
      total_css += css;
    }
    fprintf(fout, "\tL1I_total_cache_accesses = %llu\n", total_css.accesses);
    fprintf(fout, "\tL1I_total_cache_misses = %llu\n", total_css.misses);
    if (total_css.accesses > 0) {
      fprintf(fout, "\tL1I_total_cache_miss_rate = %.4lf\n",
              (double)total_css.misses / (double)total_css.accesses);
    }
    fprintf(fout, "\tL1I_total_cache_pending_hits = %llu\n",
            total_css.pending_hits);
    fprintf(fout, "\tL1I_total_cache_reservation_fails = %llu\n",
            total_css.res_fails);
  }

  // L1D
  if (!m_shader_config->m_L1D_config.disabled()) {
    total_css.clear();
    css.clear();
    fprintf(fout, "L1D_cache:\n");
    for (unsigned i = 0; i < m_shader_config->n_simt_clusters; i++) {
      m_cluster[i]->get_L1D_sub_stats(css);

      fprintf(stdout,
              "\tL1D_cache_core[%d]: Access = %llu, Miss = %llu, Miss_rate = "
              "%.3lf, Pending_hits = %llu, Reservation_fails = %llu\n",
              i, css.accesses, css.misses,
              css.accesses ? (double)css.misses / (double)css.accesses : 0.0,
              css.pending_hits, css.res_fails);

      total_css += css;
    }
    fprintf(fout, "\tL1D_total_cache_accesses = %llu\n", total_css.accesses);
    fprintf(fout, "\tL1D_total_cache_misses = %llu\n", total_css.misses);
    if (total_css.accesses > 0) {
      fprintf(fout, "\tL1D_total_cache_miss_rate = %.4lf\n",
              (double)total_css.misses / (double)total_css.accesses);
    }
    fprintf(fout, "\tL1D_total_cache_pending_hits = %llu\n",
            total_css.pending_hits);
    fprintf(fout, "\tL1D_total_cache_reservation_fails = %llu\n",
            total_css.res_fails);
    total_css.print_port_stats(fout, "\tL1D_cache");
  }

  // L1C
  if (!m_shader_config->m_L1C_config.disabled()) {
    total_css.clear();
    css.clear();
    fprintf(fout, "L1C_cache:\n");
    for (unsigned i = 0; i < m_shader_config->n_simt_clusters; ++i) {
      m_cluster[i]->get_L1C_sub_stats(css);
      total_css += css;
    }
    fprintf(fout, "\tL1C_total_cache_accesses = %llu\n", total_css.accesses);
    fprintf(fout, "\tL1C_total_cache_misses = %llu\n", total_css.misses);
    if (total_css.accesses > 0) {
      fprintf(fout, "\tL1C_total_cache_miss_rate = %.4lf\n",
              (double)total_css.misses / (double)total_css.accesses);
    }
    fprintf(fout, "\tL1C_total_cache_pending_hits = %llu\n",
            total_css.pending_hits);
    fprintf(fout, "\tL1C_total_cache_reservation_fails = %llu\n",
            total_css.res_fails);
  }

  // L1T
  if (!m_shader_config->m_L1T_config.disabled()) {
    total_css.clear();
    css.clear();
    fprintf(fout, "L1T_cache:\n");
    for (unsigned i = 0; i < m_shader_config->n_simt_clusters; ++i) {
      m_cluster[i]->get_L1T_sub_stats(css);
      total_css += css;
    }
    fprintf(fout, "\tL1T_total_cache_accesses = %llu\n", total_css.accesses);
    fprintf(fout, "\tL1T_total_cache_misses = %llu\n", total_css.misses);
    if (total_css.accesses > 0) {
      fprintf(fout, "\tL1T_total_cache_miss_rate = %.4lf\n",
              (double)total_css.misses / (double)total_css.accesses);
    }
    fprintf(fout, "\tL1T_total_cache_pending_hits = %llu\n",
            total_css.pending_hits);
    fprintf(fout, "\tL1T_total_cache_reservation_fails = %llu\n",
            total_css.res_fails);
  }
}

void gpgpu_sim::shader_print_l1_miss_stat(FILE *fout) const {
  unsigned total_d1_misses = 0, total_d1_accesses = 0;
  for (unsigned i = 0; i < m_shader_config->n_simt_clusters; ++i) {
    unsigned custer_d1_misses = 0, cluster_d1_accesses = 0;
    m_cluster[i]->print_cache_stats(fout, cluster_d1_accesses,
                                    custer_d1_misses);
    total_d1_misses += custer_d1_misses;
    total_d1_accesses += cluster_d1_accesses;
  }
  fprintf(fout, "total_dl1_misses=%d\n", total_d1_misses);
  fprintf(fout, "total_dl1_accesses=%d\n", total_d1_accesses);
  fprintf(fout, "total_dl1_miss_rate= %f\n",
          (float)total_d1_misses / (float)total_d1_accesses);
  /*
  fprintf(fout, "THD_INSN_AC: ");
  for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++)
     fprintf(fout, "%d ", m_sc[0]->get_thread_n_insn_ac(i));
  fprintf(fout, "\n");
  fprintf(fout, "T_L1_Mss: "); //l1 miss rate per thread
  for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++)
     fprintf(fout, "%d ", m_sc[0]->get_thread_n_l1_mis_ac(i));
  fprintf(fout, "\n");
  fprintf(fout, "T_L1_Mgs: "); //l1 merged miss rate per thread
  for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++)
     fprintf(fout, "%d ", m_sc[0]->get_thread_n_l1_mis_ac(i) -
  m_sc[0]->get_thread_n_l1_mrghit_ac(i)); fprintf(fout, "\n"); fprintf(fout,
  "T_L1_Acc: "); //l1 access per thread for (unsigned i=0;
  i<m_shader_config->n_thread_per_shader; i++) fprintf(fout, "%d ",
  m_sc[0]->get_thread_n_l1_access_ac(i)); fprintf(fout, "\n");

  //per warp
  int temp =0;
  fprintf(fout, "W_L1_Mss: "); //l1 miss rate per warp
  for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++) {
     temp += m_sc[0]->get_thread_n_l1_mis_ac(i);
     if (i%m_shader_config->warp_size ==
  (unsigned)(m_shader_config->warp_size-1)) { fprintf(fout, "%d ", temp); temp =
  0;
     }
  }
  fprintf(fout, "\n");
  temp=0;
  fprintf(fout, "W_L1_Mgs: "); //l1 merged miss rate per warp
  for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++) {
     temp += (m_sc[0]->get_thread_n_l1_mis_ac(i) -
  m_sc[0]->get_thread_n_l1_mrghit_ac(i) ); if (i%m_shader_config->warp_size ==
  (unsigned)(m_shader_config->warp_size-1)) { fprintf(fout, "%d ", temp); temp =
  0;
     }
  }
  fprintf(fout, "\n");
  temp =0;
  fprintf(fout, "W_L1_Acc: "); //l1 access per warp
  for (unsigned i=0; i<m_shader_config->n_thread_per_shader; i++) {
     temp += m_sc[0]->get_thread_n_l1_access_ac(i);
     if (i%m_shader_config->warp_size ==
  (unsigned)(m_shader_config->warp_size-1)) { fprintf(fout, "%d ", temp); temp =
  0;
     }
  }
  fprintf(fout, "\n");
  */
}

void warp_inst_t::print(FILE *fout) const {
  if (empty()) {
    fprintf(fout, "bubble\n");
    return;
  } else
    fprintf(fout, "0x%04llx ", pc);
  fprintf(fout, "w%02d[", m_warp_id);
  for (unsigned j = 0; j < m_config->warp_size; j++)
    fprintf(fout, "%c", (active(j) ? '1' : '0'));
  fprintf(fout, "]: ");
  m_config->gpgpu_ctx->func_sim->ptx_print_insn(pc, fout);
  fprintf(fout, "\n");
}
void shader_core_ctx::incexecstat(warp_inst_t *&inst)
{
    // Latency numbers for next operations are used to scale the power values
    // for special operations, according observations from microbenchmarking
    // TODO: put these numbers in the xml configuration
  if(get_gpu()->get_config().g_power_simulation_enabled){
    switch(inst->sp_op){
    case INT__OP:
      incialu_stat(inst->active_count(), scaling_coeffs->int_coeff);
      break;
    case INT_MUL_OP:
      incimul_stat(inst->active_count(), scaling_coeffs->int_mul_coeff);
      break;
    case INT_MUL24_OP:
      incimul24_stat(inst->active_count(), scaling_coeffs->int_mul24_coeff);
      break;
    case INT_MUL32_OP:
      incimul32_stat(inst->active_count(), scaling_coeffs->int_mul32_coeff);
      break;
    case INT_DIV_OP:
      incidiv_stat(inst->active_count(), scaling_coeffs->int_div_coeff);
      break;
    case FP__OP:
      incfpalu_stat(inst->active_count(),scaling_coeffs->fp_coeff);
      break;
    case FP_MUL_OP:
      incfpmul_stat(inst->active_count(), scaling_coeffs->fp_mul_coeff);
      break;
    case FP_DIV_OP:
      incfpdiv_stat(inst->active_count(), scaling_coeffs->fp_div_coeff);
      break;
    case DP___OP:
      incdpalu_stat(inst->active_count(), scaling_coeffs->dp_coeff);
      break;
    case DP_MUL_OP:
      incdpmul_stat(inst->active_count(), scaling_coeffs->dp_mul_coeff);
      break;
    case DP_DIV_OP:
      incdpdiv_stat(inst->active_count(), scaling_coeffs->dp_div_coeff);
      break;
    case FP_SQRT_OP:
      incsqrt_stat(inst->active_count(), scaling_coeffs->sqrt_coeff);
      break;
    case FP_LG_OP:
      inclog_stat(inst->active_count(), scaling_coeffs->log_coeff);
      break;
    case FP_SIN_OP:
      incsin_stat(inst->active_count(), scaling_coeffs->sin_coeff);
      break;
    case FP_EXP_OP:
      incexp_stat(inst->active_count(), scaling_coeffs->exp_coeff);
      break;
    case TENSOR__OP:
      inctensor_stat(inst->active_count(), scaling_coeffs->tensor_coeff);
      break;
    case TEX__OP:
      inctex_stat(inst->active_count(), scaling_coeffs->tex_coeff);
      break;
    default:
      break;
    }
    if(inst->const_cache_operand) //warp has const address space load as one operand
      inc_const_accesses(1);
  }
}
void shader_core_ctx::print_stage(unsigned int stage, FILE *fout) const {
  m_pipeline_reg[stage].print(fout);
  // m_pipeline_reg[stage].print(fout);
}

void shader_core_ctx::display_simt_state(FILE *fout, int mask) const {
  if ((mask & 4) && m_config->model == POST_DOMINATOR) {
    fprintf(fout, "per warp SIMT control-flow state:\n");
    unsigned n = m_config->n_thread_per_shader / m_config->warp_size;
    for (unsigned i = 0; i < n; i++) {
      unsigned nactive = 0;
      for (unsigned j = 0; j < m_config->warp_size; j++) {
        unsigned tid = i * m_config->warp_size + j;
        int done = ptx_thread_done(tid);
        nactive += (ptx_thread_done(tid) ? 0 : 1);
        if (done && (mask & 8)) {
          unsigned done_cycle = m_thread[tid]->donecycle();
          if (done_cycle) {
            printf("\n w%02u:t%03u: done @ cycle %u", i, tid, done_cycle);
          }
        }
      }
      if (nactive == 0) {
        continue;
      }
      m_simt_stack[i]->print(fout);
    }
    fprintf(fout, "\n");
  }
}

void ldst_unit::print(FILE *fout) const {
  fprintf(fout, "LD/ST unit  = ");
  m_dispatch_reg->print(fout);
  if (m_mem_rc != NO_RC_FAIL) {
    fprintf(fout, "              LD/ST stall condition: ");
    switch (m_mem_rc) {
      case BK_CONF:
        fprintf(fout, "BK_CONF");
        break;
      case MSHR_RC_FAIL:
        fprintf(fout, "MSHR_RC_FAIL");
        break;
      case ICNT_RC_FAIL:
        fprintf(fout, "ICNT_RC_FAIL");
        break;
      case COAL_STALL:
        fprintf(fout, "COAL_STALL");
        break;
      case WB_ICNT_RC_FAIL:
        fprintf(fout, "WB_ICNT_RC_FAIL");
        break;
      case WB_CACHE_RSRV_FAIL:
        fprintf(fout, "WB_CACHE_RSRV_FAIL");
        break;
      case N_MEM_STAGE_STALL_TYPE:
        fprintf(fout, "N_MEM_STAGE_STALL_TYPE");
        break;
      default:
        abort();
    }
    fprintf(fout, "\n");
  }
  fprintf(fout, "LD/ST wb    = ");
  m_next_wb.print(fout);
  fprintf(
      fout,
      "Last LD/ST writeback @ %llu + %llu (gpu_sim_cycle+gpu_tot_sim_cycle)\n",
      m_last_inst_gpu_sim_cycle, m_last_inst_gpu_tot_sim_cycle);
  fprintf(fout, "Pending register writes:\n");
  std::map<unsigned /*warp_id*/,
           std::map<unsigned /*regnum*/, unsigned /*count*/> >::const_iterator
      w;
  for (w = m_pending_writes.begin(); w != m_pending_writes.end(); w++) {
    unsigned warp_id = w->first;
    const std::map<unsigned /*regnum*/, unsigned /*count*/> &warp_info =
        w->second;
    if (warp_info.empty()) continue;
    fprintf(fout, "  w%2u : ", warp_id);
    std::map<unsigned /*regnum*/, unsigned /*count*/>::const_iterator r;
    for (r = warp_info.begin(); r != warp_info.end(); ++r) {
      fprintf(fout, "  %u(%u)", r->first, r->second);
    }
    fprintf(fout, "\n");
  }
  m_L1C->display_state(fout);
  m_L1T->display_state(fout);
  if (!m_config->m_L1D_config.disabled()) m_L1D->display_state(fout);
  fprintf(fout, "LD/ST response FIFO (occupancy = %zu):\n",
          m_response_fifo.size());
  for (std::list<mem_fetch *>::const_iterator i = m_response_fifo.begin();
       i != m_response_fifo.end(); i++) {
    const mem_fetch *mf = *i;
    mf->print(fout);
  }
  fflush(stdout);
}

void shader_core_ctx::display_pipeline(FILE *fout, int print_mem,
                                       int mask) const {
  
}

void shader_core_ctx::append_kernel_progress_debug_summary(
    std::string &out) const {
  unsigned active_warps = 0;
  unsigned functional_done = 0;
  unsigned in_pipeline = 0;
  unsigned ibuffer = 0;
  unsigned cta_barrier = 0;
  unsigned membar = 0;
  unsigned gridbar = 0;
  unsigned imiss = 0;
  unsigned atomic = 0;
  const shd_warp_t *selected = NULL;

  for (unsigned w = 0; w < m_config->max_warps_per_shader; w++) {
    const shd_warp_t *warp = m_warp[w];
    if (warp->functional_done()) {
      functional_done++;
    }
    if (warp->debug_is_active()) {
      active_warps++;
      if (selected == NULL) {
        selected = warp;
      }
    }
    if (warp->inst_in_pipeline()) {
      in_pipeline++;
    }
    ibuffer += warp->debug_ibuffer_count();
    if (warp_waiting_at_barrier(w)) {
      cta_barrier++;
    }
    if (warp->get_membar()) {
      membar++;
    }
    if (warp->get_gridbar()) {
      gridbar++;
    }
    if (warp->debug_imiss_pending()) {
      imiss++;
    }
    if (warp->is_atomic_pending()) {
      atomic++;
    }
  }

  std::ostringstream ss;
  ss << " sm" << m_sid << "{kernel=";
  if (m_kernel) {
    ss << m_kernel->get_uid();
  } else {
    ss << "none";
  }
  ss << ",cta=" << m_n_active_cta << ",notdone=" << m_not_completed
     << ",aw=" << active_warps << ",fdone=" << functional_done
     << ",pipew=" << in_pipeline << ",ibuf=" << ibuffer
     << ",bar=" << cta_barrier << ",membar=" << membar
     << ",gridbar=" << gridbar << ",imiss=" << imiss
     << ",atomic=" << atomic;
  if (selected) {
    ss << ",selw=" << selected->get_warp_id() << ",pc=0x" << std::hex
       << selected->get_pc() << std::dec
       << ",active=" << selected->debug_active_count()
       << ",pipe=" << selected->debug_inst_in_pipeline()
       << ",stores=" << selected->debug_store_count();
  }
  ss << "}";
  out += ss.str();
}

unsigned int shader_core_config::max_cta(const kernel_info_t &k) const {
  unsigned threads_per_cta = k.threads_per_cta();
  const class function_info *kernel = k.entry();
  unsigned int padded_cta_size = threads_per_cta;
  if (padded_cta_size % warp_size)
    padded_cta_size = ((padded_cta_size / warp_size) + 1) * (warp_size);

  // Limit by n_threads/shader
  unsigned int result_thread = n_thread_per_shader / padded_cta_size;

  const struct gpgpu_ptx_sim_info *kernel_info = ptx_sim_kernel_info(kernel);

  // Limit by shmem/shader
  unsigned int result_shmem = (unsigned)-1;
  if (kernel_info->smem > 0)
    result_shmem = gpgpu_shmem_size / kernel_info->smem;

  // Limit by register count, rounded up to multiple of 4.
  unsigned int result_regs = (unsigned)-1;

  unsigned int num_configured_regs = gpgpu_shader_registers;
  if (kernel_info->regs > 0)
    result_regs = num_configured_regs /
                  (padded_cta_size * ((kernel_info->regs + 3) & ~3));

  // Limit by CTA
  unsigned int result_cta = max_cta_per_core;

  unsigned result = result_thread;
  result = gs_min2(result, result_shmem);
  if(!is_skip_rf_limit_enabled) result = gs_min2(result, result_regs); // MOD. Begin. Skip RF limitation.
  result = gs_min2(result, result_cta);

  static const struct gpgpu_ptx_sim_info *last_kinfo = NULL;
  if (last_kinfo !=
      kernel_info) {  // Only print out stats if kernel_info struct changes
    last_kinfo = kernel_info;
    printf("GPGPU-Sim uArch: CTA/core = %u, limited by:", result);
    if (result == result_thread) printf(" threads");
    if (result == result_shmem) printf(" shmem");
    if (result == result_regs) printf(" regs");
    if (result == result_cta) printf(" cta_limit");
    printf("\n");
  }

  // gpu_max_cta_per_shader is limited by number of CTAs if not enough to keep
  // all cores busy
  if (k.num_blocks() < result * num_shader()) {
    result = k.num_blocks() / num_shader();
    if (k.num_blocks() % num_shader()) result++;
  }

  assert(result <= MAX_CTA_PER_SHADER);
  if (result < 1) {
    printf(
        "GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader "
        "has.\n");
    if (gpgpu_ignore_resources_limitation) {
      printf(
          "GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore "
          "the ERROR!\n");
      return 1;
    }
    abort();
  }

  if (adaptive_cache_config && !k.cache_config_set) {
    // For more info about adaptive cache, see
    // https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#shared-memory-7-x
    unsigned total_shmem = kernel_info->smem * result;
    assert(total_shmem >= 0 && total_shmem <= shmem_opt_list.back());

    // Unified cache config is in KB. Converting to B
    unsigned total_unified = m_L1D_config.m_unified_cache_size * 1024;

    bool l1d_configured = false;
    unsigned max_assoc = m_L1D_config.get_max_assoc();

    for (std::vector<unsigned>::const_iterator it = shmem_opt_list.begin();
         it < shmem_opt_list.end(); it++) {
      if (total_shmem <= *it) {
        float l1_ratio = 1 - ((float)*(it) / total_unified);
        // make sure the ratio is between 0 and 1
        assert(0 <= l1_ratio && l1_ratio <= 1);
        // round to nearest instead of round down
        m_L1D_config.set_assoc(max_assoc * l1_ratio + 0.5f);
        l1d_configured = true;
        break;
      }
    }

    assert(l1d_configured && "no shared memory option found");

    if (m_L1D_config.is_streaming()) {
      // for streaming cache, if the whole memory is allocated
      // to the L1 cache, then make the allocation to be on_MISS
      // otherwise, make it ON_FILL to eliminate line allocation fails
      // i.e. MSHR throughput is the same, independent on the L1 cache
      // size/associativity
      if (total_shmem == 0) {
        m_L1D_config.set_allocation_policy(ON_MISS);
        printf("GPGPU-Sim: Reconfigure L1 allocation to ON_MISS\n");
      } else {
        m_L1D_config.set_allocation_policy(ON_FILL);
        printf("GPGPU-Sim: Reconfigure L1 allocation to ON_FILL\n");
      }
    }
    printf("GPGPU-Sim: Reconfigure L1 cache to %uKB\n",
           m_L1D_config.get_total_size_inKB());

    k.cache_config_set = true;
  }

  return result;
}

void shader_core_config::set_pipeline_latency() {
  // calculate the max latency  based on the input

  unsigned int int_latency[6];
  unsigned int fp_latency[5];
  unsigned int dp_latency[5];
  unsigned int sfu_latency;
  unsigned int tensor_latency;

  int_latency[0] = fp_latency[0] = dp_latency[0] = 0;
  int_latency[1] = fp_latency[1] = dp_latency[1] = 0;
  int_latency[2] = fp_latency[2] = dp_latency[2] = 0;
  int_latency[3] = fp_latency[3] = dp_latency[3] = 0;
  int_latency[4] = fp_latency[4] = dp_latency[4] = 0;
  int_latency[5] = 0;
  /*
   * [0] ADD,SUB
   * [1] MAX,Min
   * [2] MUL
   * [3] MAD
   * [4] DIV
   * [5] SHFL
   */
  gpgpu_ctx->func_sim->parse_opcode_latency_options(
      int_latency, fp_latency, dp_latency, &sfu_latency, &tensor_latency);

  // all div operation are executed on sfu
  // assume that the max latency are dp div or normal sfu_latency
  max_sfu_latency = std::max(dp_latency[4], sfu_latency);
  // assume that the max operation has the max latency
  max_sp_latency = fp_latency[1];
  max_int_latency = std::max(int_latency[1], int_latency[5]);
  max_int_latency = std::max(max_int_latency, predicate_latency);
  max_dp_latency = dp_latency[1];
  max_tensor_core_latency = tensor_latency;
}

void shader_core_ctx::cycle() {
  if (!isactive() && get_not_completed() == 0) return;

  m_stats->shader_cycles[m_sid]++;

  // MOD. Begin. Custom Stats
  m_stats->shader_cycles_per_kernel[m_stats->m_current_kernel_pos][m_sid]++;
  m_stats->shader_active_warps_per_kernel[m_stats->m_current_kernel_pos][m_sid] += m_active_warps;
  m_stats->shader_maximum_theoretical_warps_per_kernel[m_stats->m_current_kernel_pos][m_sid] += m_config->max_warps_per_shader;
  // MOD. End. Custom Stats

  writeback();
  execute();
  read_operands();
  issue();
  for (unsigned int i = 0; i < m_config->inst_fetch_throughput; ++i) {
    decode();
    fetch();
  }
}

// Flushes all content of the cache to memory

void shader_core_ctx::cache_flush() { 
  m_ldst_unit->flush(); 
}

void shader_core_ctx::cache_invalidate() { 

    m_ldst_unit->invalidate(); 
}

// modifiers
std::list<opndcoll_rfu_t::op_t> opndcoll_rfu_t::arbiter_t::allocate_reads() {
  
  m_conflicts = 0; // MOD. VPREG
  m_total_req = 0; // MOD. VPREG

  std::list<op_t>
      result;  // a list of registers that (a) are in different register banks,
               // (b) do not go to the same operand collector

  unsigned int input;
  unsigned int output;
  unsigned int _inputs = m_num_banks;
  unsigned int _outputs = m_num_collectors;
  unsigned int _square = (_inputs > _outputs) ? _inputs : _outputs;
  assert(_square > 0);
  int _pri = (int)m_last_cu;
  if(m_is_improved_opc) { // MOD. Improved OPC. The whole if is the improved version
    // assert(m_ports_per_bank >= m_ports_per_cu); // Assumption that at least equal or more RF ports. If not, the code may need changes
    std::vector<unsigned int> ports_used_by_bank(m_num_banks,0);
    std::vector<unsigned int> ports_used_by_cu(m_num_collectors,0);

    ///// wavefront allocator from booksim... --->
    // Loop through diagonals of request matrix

    for (unsigned int port = 0; port < m_ports_per_bank; port++) {
      for (unsigned int p = 0; p < _square; ++p) {
        output = (_pri + p) % _outputs;
        // Step through the current diagonal
        for (input = 0; input < _inputs; ++input) {
          assert(input < _inputs);
          assert(output < _outputs);
          int i_q = 0;
          for (auto it_q = m_queue[input].begin();it_q != m_queue[input].end();) {
            op_t &op = *it_q;
            if ((op.get_oc_id() == output) &&
                ( (ports_used_by_bank[input] + get_num_used_ports(input) ) < m_ports_per_bank) &&
                (ports_used_by_cu[output] < m_ports_per_cu)) {
              // Grant!
              ports_used_by_bank[input]++;
              ports_used_by_cu[output]++;
              m_total_req++;
              result.push_back(op);
              it_q = m_queue[input].erase(it_q);
            } else {
              if(op.get_oc_id() == output) {
                m_conflicts++;
                m_total_req++;
              }
              it_q++;
              i_q++;
            }
          }
        }
        output = (output + 1) % _outputs;
      }
    }

    // Round-robin the priority diagonal
    _pri = (_pri + 1) % _outputs;
    /// <--- end code from booksim
    m_last_cu = _pri;
    return result;

  }else { // MOD. Improved OPC. Original code/mode
    // Clear matching
    for (unsigned int i = 0; i < _inputs; ++i) _inmatch[i] = -1;
    for (unsigned int j = 0; j < _outputs; ++j) _outmatch[j] = -1;

    for (unsigned i = 0; i < m_num_banks; i++) {
      for (unsigned j = 0; j < m_num_collectors; j++) {
        assert(i < (unsigned)_inputs);
        assert(j < (unsigned)_outputs);
        _request[i][j] = 0;
      }
      if (!m_queue[i].empty()) {
        const op_t &op = m_queue[i].front();
        unsigned int oc_id = op.get_oc_id();
        assert(i < (unsigned)_inputs);
        assert(oc_id < _outputs);
        _request[i][oc_id] = 1;
      }
      if (m_allocated_bank[i][0].is_write()) { // MOD. Improved OPC. As the original proposal only has one port, we only access position 0
        assert(i < (unsigned)_inputs);
        _inmatch[i] = 0;  // write gets priority
      }
    }

    ///// wavefront allocator from booksim... --->

    // Loop through diagonals of request matrix
    // printf("####\n");

    for (unsigned int p = 0; p < _square; ++p) {
      output = (_pri + p) % _outputs;

      // Step through the current diagonal
      for (input = 0; input < _inputs; ++input) {
        assert(input < _inputs);
        assert(output < _outputs);
        if ((output < _outputs) && (_inmatch[input] == -1) &&
            // ( _outmatch[output] == -1 ) &&   //allow OC to read multiple reg
            // banks at the same cycle
            (_request[input][output] /*.label != -1*/)) {
          // Grant!
          _inmatch[input] = output;
          _outmatch[output] = input;

          // printf("Register File: granting bank %d to OC %d, schedid %d, warpid
          // %d, Regid %d\n", input, output, (m_queue[input].front()).get_sid(),
          // (m_queue[input].front()).get_wid(),
          // (m_queue[input].front()).get_reg());

          // MOD. Begin. VPREG
          m_total_req++;
        }else if( (_inmatch[input] != -1) && (_request[input][output])) {
          m_conflicts++;
          m_total_req++;
        } // MOD. End. VPREG

        output = (output + 1) % _outputs;
      }
    }

    // Round-robin the priority diagonal
    _pri = (_pri + 1) % _outputs;

    /// <--- end code from booksim
    m_last_cu = _pri;
    for (unsigned i = 0; i < m_num_banks; i++) {
      if (_inmatch[i] != -1) {
        if (!m_allocated_bank[i][0].is_write()) {  // MOD. Improved OPC. As the original proposal only has one port, we only access position 0
          unsigned bank = (unsigned)i;
          op_t &op = m_queue[bank].front();
          result.push_back(op);
          m_queue[bank].pop_front();
        }
      }
    }
    return result;
  }
}

barrier_set_t::barrier_set_t(shader_core_ctx_wrapper *shader,
                             unsigned max_warps_per_core,
                             unsigned max_cta_per_core,
                             unsigned max_barriers_per_cta,
                             unsigned warp_size) {
  m_max_warps_per_core = max_warps_per_core;
  m_max_cta_per_core = max_cta_per_core;
  m_max_barriers_per_cta = max_barriers_per_cta;
  m_warp_size = warp_size;
  m_shader = shader;
  if (max_warps_per_core > WARP_PER_CTA_MAX) {
    printf(
        "ERROR ** increase WARP_PER_CTA_MAX in shader.h from %u to >= %u or "
        "warps per cta in gpgpusim.config\n",
        WARP_PER_CTA_MAX, max_warps_per_core);
    exit(1);
  }
  if (max_barriers_per_cta > MAX_BARRIERS_PER_CTA) {
    printf(
        "ERROR ** increase MAX_BARRIERS_PER_CTA in abstract_hardware_model.h "
        "from %u to >= %u or barriers per cta in gpgpusim.config\n",
        MAX_BARRIERS_PER_CTA, max_barriers_per_cta);
    exit(1);
  }
  m_warp_active.reset();
  m_warp_at_barrier.reset();
  for (unsigned i = 0; i < max_barriers_per_cta; i++) {
    m_bar_id_to_warps[i].reset();
  }
}

// during cta allocation
void barrier_set_t::allocate_barrier(unsigned cta_id, warp_set_t warps) {
  assert(cta_id < m_max_cta_per_core);
  cta_to_warp_t::iterator w = m_cta_to_warps.find(cta_id);
  assert(w == m_cta_to_warps.end());  // cta should not already be active or
                                      // allocated barrier resources
  m_cta_to_warps[cta_id] = warps;
  assert(m_cta_to_warps.size() <=
         m_max_cta_per_core);  // catch cta's that were not properly deallocated

  m_warp_active |= warps;
  m_warp_at_barrier &= ~warps;
  for (unsigned i = 0; i < m_max_barriers_per_cta; i++) {
    m_bar_id_to_warps[i] &= ~warps;
  }
}

// during cta deallocation
void barrier_set_t::deallocate_barrier(unsigned cta_id) {
  cta_to_warp_t::iterator w = m_cta_to_warps.find(cta_id);
  if (w == m_cta_to_warps.end()) return;
  warp_set_t warps = w->second;
  warp_set_t at_barrier = warps & m_warp_at_barrier;
  assert(at_barrier.any() == false);  // no warps stuck at barrier
  warp_set_t active = warps & m_warp_active;
  assert(active.any() == false);  // no warps in CTA still running
  m_warp_active &= ~warps;
  m_warp_at_barrier &= ~warps;

  for (unsigned i = 0; i < m_max_barriers_per_cta; i++) {
    warp_set_t at_a_specific_barrier = warps & m_bar_id_to_warps[i];
    assert(at_a_specific_barrier.any() == false);  // no warps stuck at barrier
    m_bar_id_to_warps[i] &= ~warps;
  }
  m_cta_to_warps.erase(w);
}

// individual warp hits barrier
void barrier_set_t::warp_reaches_barrier(unsigned cta_id, unsigned warp_id,
                                         warp_inst_t *inst) {
  barrier_type bar_type = inst->bar_type;
  unsigned bar_id = inst->bar_id;
  unsigned bar_count = inst->bar_count;
  assert(bar_id != (unsigned)-1);
  cta_to_warp_t::iterator w = m_cta_to_warps.find(cta_id);

  if (w == m_cta_to_warps.end()) {  // cta is active
    printf(
        "ERROR ** cta_id %u not found in barrier set on cycle %llu+%llu...\n",
        cta_id, m_shader->get_gpu()->gpu_tot_sim_cycle,
        m_shader->get_gpu()->gpu_sim_cycle);
    dump();
    abort();
  }
  assert(w->second.test(warp_id) == true);  // warp is in cta

  m_bar_id_to_warps[bar_id].set(warp_id);
  if (bar_type == SYNC || bar_type == RED) {
    m_warp_at_barrier.set(warp_id);
  }
  warp_set_t warps_in_cta = w->second;
  warp_set_t at_barrier = warps_in_cta & m_bar_id_to_warps[bar_id];
  warp_set_t active = warps_in_cta & m_warp_active;
  if (bar_count == (unsigned)-1) {
    if (at_barrier == active) {
      // all warps have reached barrier, so release waiting warps...
      m_bar_id_to_warps[bar_id] &= ~at_barrier;
      m_warp_at_barrier &= ~at_barrier;
      if (bar_type == RED) {
        m_shader->broadcast_barrier_reduction(cta_id, bar_id, at_barrier);
      }else if(inst->op == MEMORY_BARRIER_OP) {
        m_shader->num_cycles_to_stall_SM(inst->m_num_cycles_to_stall_SM);
      }
    }
  } else {
    // TODO: check on the hardware if the count should include warp that exited
    if ((at_barrier.count() * m_warp_size) == bar_count) {
      // required number of warps have reached barrier, so release waiting
      // warps...
      m_bar_id_to_warps[bar_id] &= ~at_barrier;
      m_warp_at_barrier &= ~at_barrier;
      if (bar_type == RED) {
        m_shader->broadcast_barrier_reduction(cta_id, bar_id, at_barrier);
      }
    }
  }
}

// warp reaches exit
void barrier_set_t::warp_exit(unsigned warp_id) {
  // caller needs to verify all threads in warp are done, e.g., by checking PDOM
  // stack to see it has only one entry during exit_impl()
  m_warp_active.reset(warp_id);

  // test for barrier release
  cta_to_warp_t::iterator w = m_cta_to_warps.begin();
  for (; w != m_cta_to_warps.end(); ++w) {
    if (w->second.test(warp_id) == true) break;
  }
  warp_set_t warps_in_cta = w->second;
  warp_set_t active = warps_in_cta & m_warp_active;

  for (unsigned i = 0; i < m_max_barriers_per_cta; i++) {
    warp_set_t at_a_specific_barrier = warps_in_cta & m_bar_id_to_warps[i];
    if (at_a_specific_barrier == active) {
      // all warps have reached barrier, so release waiting warps...
      m_bar_id_to_warps[i] &= ~at_a_specific_barrier;
      m_warp_at_barrier &= ~at_a_specific_barrier;
    }
  }
}

// assertions
bool barrier_set_t::warp_waiting_at_barrier(unsigned warp_id) const {
  return m_warp_at_barrier.test(warp_id);
}

void barrier_set_t::dump() {
  printf("barrier set information\n");
  printf("  m_max_cta_per_core = %u\n", m_max_cta_per_core);
  printf("  m_max_warps_per_core = %u\n", m_max_warps_per_core);
  printf(" m_max_barriers_per_cta =%u\n", m_max_barriers_per_cta);
  printf("  cta_to_warps:\n");

  cta_to_warp_t::const_iterator i;
  for (i = m_cta_to_warps.begin(); i != m_cta_to_warps.end(); i++) {
    unsigned cta_id = i->first;
    warp_set_t warps = i->second;
    printf("    cta_id %u : %s\n", cta_id, warps.to_string().c_str());
  }
  printf("  warp_active: %s\n", m_warp_active.to_string().c_str());
  printf("  warp_at_barrier: %s\n", m_warp_at_barrier.to_string().c_str());
  for (unsigned i = 0; i < m_max_barriers_per_cta; i++) {
    warp_set_t warps_reached_barrier = m_bar_id_to_warps[i];
    printf("  warp_at_barrier %u: %s\n", i,
           warps_reached_barrier.to_string().c_str());
  }
  fflush(stdout);
}

void shader_core_ctx::warp_exit(unsigned warp_id) {
  bool done = true;
  for (unsigned i = warp_id * get_config()->warp_size;
       i < (warp_id + 1) * get_config()->warp_size; i++) {
    //		if(this->m_thread[i]->m_functional_model_thread_state &&
    // this->m_thread[i].m_functional_model_thread_state->donecycle()==0) {
    // done = false;
    //		}

    if (m_thread[i] && !m_thread[i]->is_done()) done = false;
  }
  // if (m_warp[warp_id].get_n_completed() == get_config()->warp_size)
  // if (this->m_simt_stack[warp_id]->get_num_entries() == 0)
  if (done) m_barriers.warp_exit(warp_id);
}

bool shader_core_ctx::check_if_non_released_reduction_barrier(
    warp_inst_t &inst) {
  unsigned warp_id = inst.warp_id();
  bool bar_red_op = (inst.op == BARRIER_OP) && (inst.bar_type == RED);
  bool non_released_barrier_reduction = false;
  bool warp_stucked_at_barrier = warp_waiting_at_barrier(warp_id);
  bool single_inst_in_pipeline =
      (m_warp[warp_id]->num_issued_inst_in_pipeline() == 1);
  non_released_barrier_reduction =
      single_inst_in_pipeline and warp_stucked_at_barrier and bar_red_op;
  printf("non_released_barrier_reduction=%u\n", non_released_barrier_reduction);
  return non_released_barrier_reduction;
}

bool shader_core_ctx::warp_waiting_at_barrier(unsigned warp_id) const {
  return m_barriers.warp_waiting_at_barrier(warp_id);
}

bool shader_core_ctx::warp_waiting_at_mem_barrier(unsigned warp_id) {
  if (!m_warp[warp_id]->get_membar()) return false;
  if (!m_scoreboard->pendingWrites(warp_id) && !m_scoreboard_reads->pendingReads(warp_id)) { // MOD. Fix WAR at baseline.
    m_warp[warp_id]->clear_membar();
    if (m_gpu->get_config().flush_l1()) {
      // Mahmoud fixed this on Nov 2019
      // Invalidate L1 cache
      // Based on Nvidia Doc, at MEM barrier, we have to
      //(1) wait for all pending writes till they are acked
      //(2) invalidate L1 cache to ensure coherence and avoid reading stall data
      cache_invalidate();
      // TO DO: you need to stall the SM for 5k cycles.
    }
    return false;
  }
  return true;
}

void shader_core_ctx::set_max_cta(const kernel_info_t &kernel) {
  // calculate the max cta count and cta size for local memory address mapping
  kernel_max_cta_per_shader = m_config->max_cta(kernel);
  unsigned int gpu_cta_size = kernel.threads_per_cta();
  kernel_padded_threads_per_cta =
      (gpu_cta_size % m_config->warp_size)
          ? m_config->warp_size * ((gpu_cta_size / m_config->warp_size) + 1)
          : gpu_cta_size;
}

void shader_core_ctx::decrement_atomic_count(unsigned wid, unsigned n) {
  assert(m_warp[wid]->get_n_atomic() >= n);
  m_warp[wid]->dec_n_atomic(n);
}

void shader_core_ctx::broadcast_barrier_reduction(unsigned cta_id,
                                                  unsigned bar_id,
                                                  warp_set_t warps) {
  for (unsigned i = 0; i < m_config->max_warps_per_shader; i++) {
    if (warps.test(i)) {
      const warp_inst_t *inst =
          m_warp[i]->restore_info_of_last_inst_at_barrier();
      const_cast<warp_inst_t *>(inst)->broadcast_barrier_reduction(
          inst->get_active_mask());
    }
  }
}

bool shader_core_ctx::fetch_unit_response_buffer_full() const { return false; }

void shader_core_ctx::accept_fetch_response(mem_fetch *mf) {
  mf->set_status(IN_SHADER_FETCHED,
                 m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle);
  m_L1I->fill(mf, m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle);
}

bool shader_core_ctx::ldst_unit_response_buffer_full() const {
  return m_ldst_unit->response_buffer_full();
}

void shader_core_ctx::accept_ldst_unit_response(mem_fetch *mf) {

  m_ldst_unit->fill(mf);
}

void shader_core_ctx::store_ack(class mem_fetch *mf) {
  assert(mf->get_type() == WRITE_ACK ||
         (m_config->gpgpu_perfect_mem && mf->get_is_write()));
  unsigned warp_id = mf->get_wid();
  m_warp[warp_id]->dec_store_req();
}

void shader_core_ctx::print_cache_stats(FILE *fp, unsigned &dl1_accesses,
                                        unsigned &dl1_misses) {

  m_ldst_unit->print_cache_stats(fp, dl1_accesses, dl1_misses);
}

void shader_core_ctx::get_cache_stats(cache_stats &cs) {
  // Adds stats from each cache to 'cs'
  cs += m_L1I->get_stats();          // Get L1I stats
    m_ldst_unit->get_cache_stats(cs);  // Get L1D, L1C, L1T stats

}

void shader_core_ctx::get_L1I_sub_stats(struct cache_sub_stats &css) const {
  if (m_L1I) m_L1I->get_sub_stats(css);
}

// MOD. Begin. L0I
void shader_core_ctx::get_L0I_sub_stats(struct cache_sub_stats &css) const {
  struct cache_sub_stats temp_css;
  struct cache_sub_stats total_css;
  temp_css.clear();
  total_css.clear();
  if (m_L0I[0]) {
    for (unsigned i = 0; i < 4; i++) {
      m_L0I[i]->get_sub_stats(temp_css);
      total_css += temp_css;
    }
  }
  css = total_css;
}
// MOD. End. L0I

void shader_core_ctx::get_L1D_sub_stats(struct cache_sub_stats &css) const {

    m_ldst_unit->get_L1D_sub_stats(css);
  
}
void shader_core_ctx::get_L1C_sub_stats(struct cache_sub_stats &css) const {

    m_ldst_unit->get_L1C_sub_stats(css);
  
}
void shader_core_ctx::get_L1T_sub_stats(struct cache_sub_stats &css) const {

    m_ldst_unit->get_L1T_sub_stats(css);
  
}

void shader_core_ctx::get_icnt_power_stats(long &n_simt_to_mem,
                                           long &n_mem_to_simt) const {
  n_simt_to_mem += m_stats->n_simt_to_mem[m_sid];
  n_mem_to_simt += m_stats->n_mem_to_simt[m_sid];
}

kernel_info_t* shd_warp_t::get_kernel_info() const { return m_shader->get_kernel_info(); }

bool shd_warp_t::functional_done() const {
  return get_n_completed() == m_warp_size;
}

bool shd_warp_t::hardware_done() const {
  return functional_done() && stores_done() && !inst_in_pipeline();
}

bool shd_warp_t::waiting() {
  if (functional_done()) {
    // waiting to be initialized with a kernel
    return true;
  } else if (m_shader->warp_waiting_at_barrier(m_warp_id)) {
    // waiting for other warps in CTA to reach barrier
    return true;
  } else if (m_shader->warp_waiting_at_mem_barrier(m_warp_id)) {
    // waiting for memory barrier
    return true;
  }else if(m_shader->warp_waiting_grid_barrier(m_warp_id)) {
    return true;
  }
  // else if (m_n_atomic > 0) {
  //   // waiting for atomic operation to complete at memory:
  //   // this stall is not required for accurate timing model, but rather we
  //   // stall here since if a call/return instruction occurs in the meantime
  //   // the functional execution of the atomic when it hits DRAM can cause
  //   // the wrong register to be read.
  //   return true;
  // }
  return false;
}

void shd_warp_t::print(FILE *fout) const {
  if (!done_exit()) {
    fprintf(fout, "w%02u npc: 0x%04llx, done:%c%c%c%c:%2u i:%u s:%u a:%u (done: ",
            m_warp_id, m_next_pc, (functional_done() ? 'f' : ' '),
            (stores_done() ? 's' : ' '), (inst_in_pipeline() ? ' ' : 'i'),
            (done_exit() ? 'e' : ' '), n_completed, m_inst_in_pipeline,
            m_stores_outstanding, m_n_atomic);
    for (unsigned i = m_warp_id * m_warp_size;
         i < (m_warp_id + 1) * m_warp_size; i++) {
      if (m_shader->ptx_thread_done(i))
        fprintf(fout, "1");
      else
        fprintf(fout, "0");
      if ((((i + 1) % 4) == 0) && (i + 1) < (m_warp_id + 1) * m_warp_size)
        fprintf(fout, ",");
    }
    fprintf(fout, ") ");
    fprintf(fout, " active=%s", m_active_threads.to_string().c_str());
    fprintf(fout, " last fetched @ %5llu", m_last_fetch);
    if (m_imiss_pending) fprintf(fout, " i-miss pending");
    fprintf(fout, "\n");
  }
}

void shd_warp_t::print_ibuffer(FILE *fout) const {
  fprintf(fout, "  ibuffer[%2u] : ", m_warp_id);
  for (unsigned i = 0; i < IBUFFER_SIZE; i++) {
    const inst_t *inst = m_ibuffer[i].m_inst;
    if (inst)
      inst->print_insn(fout);
    else if (m_ibuffer[i].m_valid)
      fprintf(fout, " <invalid instruction> ");
    else
      fprintf(fout, " <empty> ");
  }
  fprintf(fout, "\n");
}

void opndcoll_rfu_t::add_cu_set(unsigned set_id, unsigned num_cu,
                                unsigned num_dispatch) {
  m_cus[set_id].reserve(num_cu);  // this is necessary to stop pointers in m_cu
                                  // from being invalid do to a resize;
  for (unsigned i = 0; i < num_cu; i++) {
    m_cus[set_id].push_back(collector_unit_t());
    m_cu.push_back(&m_cus[set_id].back());
  }
  // for now each collector set gets dedicated dispatch units.
  for (unsigned i = 0; i < num_dispatch; i++) {
    m_dispatch_units.push_back(dispatch_unit_t(&m_cus[set_id]));
  }
}


void opndcoll_rfu_t::add_port(port_vector_t &input, port_vector_t &output,
                              uint_vector_t cu_sets) {
  // m_num_ports++;
  // m_num_collectors += num_collector_units;
  // m_input.resize(m_num_ports);
  // m_output.resize(m_num_ports);
  // m_num_collector_units.resize(m_num_ports);
  // m_input[m_num_ports-1]=input_port;
  // m_output[m_num_ports-1]=output_port;
  // m_num_collector_units[m_num_ports-1]=num_collector_units;
  m_in_ports.push_back(input_port_t(input, output, cu_sets));
}

void opndcoll_rfu_t::init(unsigned num_banks, shader_core_ctx *shader) {

  // MOD. Begin. OPC custom stats
  m_num_cu_units_per_subcore = m_cu.size() / shader->get_num_subcores(); 
  m_has_subcore_allocated_cu.resize(shader->get_num_subcores()); 
  m_has_subcore_something_to_allocate_in_cu.resize(shader->get_num_subcores()); 
  m_num_dispatched_cus_this_cycle.resize(shader->get_num_subcores()); 
  // MOD. End. OPC custom stats
  m_shader = shader;
  int bank_num_ports = shader->get_config()->is_opc_improved ? shader->get_config()->reg_file_port_throughput : 1; // MOD. Improved OPC
  m_arbiter.init(m_cu.size(), num_banks, shader->get_config()->is_opc_improved, bank_num_ports, shader->get_config()->cu_num_ports); // MOD. Improved OPC
  // for( unsigned n=0; n<m_num_ports;n++ )
  //    m_dispatch_units[m_output[n]].init( m_num_collector_units[n] );
  m_num_banks = num_banks;
  m_bank_warp_shift = 0;
  m_warp_size = shader->get_config()->warp_size;
  m_bank_warp_shift = (unsigned)(int)(log(m_warp_size + 0.5) / log(2.0));
  assert((m_bank_warp_shift == 5) || (m_warp_size != 32));

  sub_core_model = shader->get_config()->sub_core_model;
  m_num_warp_scheds = shader->get_config()->gpgpu_num_sched_per_core;
  unsigned int reg_id = 0;
  if (sub_core_model) {
    assert(num_banks % shader->get_config()->gpgpu_num_sched_per_core == 0);
    assert(m_num_warp_scheds <= m_cu.size() &&
           m_cu.size() % m_num_warp_scheds == 0);
  }
  m_num_banks_per_sched =
      num_banks / shader->get_config()->gpgpu_num_sched_per_core;

  for (unsigned j = 0; j < m_cu.size(); j++) {
    if (sub_core_model) {
      unsigned cusPerSched = m_cu.size() / m_num_warp_scheds;
      reg_id = j / cusPerSched;
    }
    m_cu[j]->init(j, num_banks, m_bank_warp_shift, shader->get_config(), this,
                  sub_core_model, reg_id, m_num_banks_per_sched);
  }
  for (unsigned j = 0; j < m_dispatch_units.size(); j++) {
    m_dispatch_units[j].init(sub_core_model,m_num_warp_scheds);
  }
  m_initialized = true;
}

int register_bank(int regnum, int wid, unsigned num_banks,
                  unsigned bank_warp_shift, bool sub_core_model,
                  int banks_per_sched, unsigned sched_id) { 
  // MOD. Begin. Predication
  if(regnum >= FIRST_PRED_REG) {
    return BANK_ID_PREDICATE_REGS_TO_DETECT_SKIP;
  }
  // MOD. End. Predication
  int bank = regnum;
  if (bank_warp_shift) bank += wid;
  if (sub_core_model) {
    unsigned bank_num = (bank % banks_per_sched) + (sched_id * banks_per_sched);
    assert(bank_num < num_banks);
    return bank_num;
  } else
    return bank % num_banks;
}

bool opndcoll_rfu_t::writeback(warp_inst_t &inst) {
  return true;
}

void opndcoll_rfu_t::dispatch_ready_cu() {
  for (unsigned p = 0; p < m_dispatch_units.size(); ++p) {
    dispatch_unit_t &du = m_dispatch_units[p];
    collector_unit_t *cu = du.find_ready();
    if (cu) {
      for (unsigned i = 0; i < (cu->get_num_operands() - cu->get_num_regs());
           i++) {
        if (m_shader->get_config()->gpgpu_clock_gated_reg_file) {
          unsigned active_count = 0;
          for (unsigned i = 0; i < m_shader->get_config()->warp_size;
               i = i + m_shader->get_config()->n_regfile_gating_group) {
            for (unsigned j = 0;
                 j < m_shader->get_config()->n_regfile_gating_group; j++) {
              if (cu->get_active_mask().test(i + j)) {
                active_count += m_shader->get_config()->n_regfile_gating_group;
                break;
              }
            }
          }
          m_shader->incnon_rf_operands(active_count);
        } else {
          m_shader->incnon_rf_operands(
              m_shader->get_config()->warp_size);  // cu->get_active_count());
        }
      }
      cu->dispatch();
      m_num_dispatched_cus_this_cycle[cu->get_id()/m_num_cu_units_per_subcore]++;
    }
  }
}

void opndcoll_rfu_t::allocate_cu(unsigned port_num) {
  input_port_t &inp = m_in_ports[port_num];
  for (unsigned i = 0; i < inp.m_in.size(); i++) {
    if ((*inp.m_in[i]).has_ready()) {
      // find a free cu
      for (unsigned j = 0; j < inp.m_cu_sets.size(); j++) {
        std::vector<collector_unit_t> &cu_set = m_cus[inp.m_cu_sets[j]];
        bool allocated = false;
        unsigned cuLowerBound = 0;
        unsigned cuUpperBound = cu_set.size();
        unsigned schd_id;
        if (sub_core_model) {
          // Sub core model only allocates on the subset of CUs assigned to the
          // scheduler that issued
          unsigned reg_id = (*inp.m_in[i]).get_ready_reg_id();
          schd_id = (*inp.m_in[i]).get_schd_id(reg_id);
          assert(cu_set.size() % m_num_warp_scheds == 0 &&
                 cu_set.size() >= m_num_warp_scheds);
          unsigned cusPerSched = cu_set.size() / m_num_warp_scheds;
          cuLowerBound = schd_id * cusPerSched;
          cuUpperBound = cuLowerBound + cusPerSched;
          assert(0 <= cuLowerBound && cuUpperBound <= cu_set.size());
        }
        for (unsigned k = cuLowerBound; k < cuUpperBound; k++) {
          if (cu_set[k].is_free()) {
            collector_unit_t *cu = &cu_set[k];
            allocated = cu->allocate(inp.m_in[i], inp.m_out[i]);
            if(allocated) { // MOD. LOOG. Added to fix case with false allocation because not having enough RRS
              m_arbiter.add_read_requests(cu);
              m_shader->get_stats()->collector_unit_allocations_from_last_power_sample[m_shader->get_sid()][k]++;
              break;
            }
          }
        }
        m_has_subcore_something_to_allocate_in_cu[schd_id] = true; // MOD. OPC custom stats
        if (allocated) {
          m_has_subcore_allocated_cu[schd_id] = true; // MOD. OPC custom stats
          break;  // cu has been allocated, no need to search more.
        }
      }
      // break;  // can only service a single input, if it failed it will fail
      // for
      // others.
    }
  }
}

void opndcoll_rfu_t::allocate_reads() {
  // process read requests that do not have conflicts
  std::list<op_t> allocated = m_arbiter.allocate_reads();
  m_shader->get_stats()->total_number_of_opc_conflicts += m_arbiter.get_conflicts();
  m_shader->get_stats()->total_number_of_opc_requests += m_arbiter.get_total_requests();
  // MOD. Begin. Improved OPC. Deleted one of the loops due to redundancy and read_ops variable. Also removed op variable and used only rr but without being const.
  for (std::list<op_t>::iterator r = allocated.begin(); r != allocated.end(); r++) {
    op_t &rr = *r;
    unsigned reg = rr.get_reg();
    unsigned wid = rr.get_wid();
    unsigned bank =
        register_bank(reg, wid, m_num_banks, m_bank_warp_shift, sub_core_model,
                      m_num_banks_per_sched, rr.get_sid()); // 
    m_arbiter.allocate_for_read(bank, rr);

    unsigned cu = rr.get_oc_id();
    unsigned operand = rr.get_operand();
    m_cu[cu]->collect_operand(operand);
    if (m_shader->get_config()->gpgpu_clock_gated_reg_file) {
      unsigned active_count = 0;
      for (unsigned i = 0; i < m_shader->get_config()->warp_size;
           i = i + m_shader->get_config()->n_regfile_gating_group) {
        for (unsigned j = 0; j < m_shader->get_config()->n_regfile_gating_group;
             j++) {
          if (rr.get_active_mask().test(i + j)) {
            active_count += m_shader->get_config()->n_regfile_gating_group;
            break;
          }
        }
      }
      m_shader->incregfile_reads(active_count);
    } else {
      m_shader->incregfile_reads(
          m_shader->get_config()->warp_size);  // op.get_active_count());
    }
  }
  // MOD. End. Improved OPC
}

// MOD. Begin. OPC custom stats
void opndcoll_rfu_t::calculate_opc_custom_stats() {
}

void opndcoll_rfu_t::reset_structures_opc_custom_stats() {
  for(unsigned int i = 0; i < m_shader->get_num_subcores(); i++) {
    m_has_subcore_something_to_allocate_in_cu[i] = false;
    m_has_subcore_allocated_cu[i] = false;
    m_num_dispatched_cus_this_cycle[i] = 0;
  }
}
// MOD. End. OPC custom stats

bool opndcoll_rfu_t::collector_unit_t::ready() const {
  return (!m_free) && m_not_ready.none() &&
         (*m_output_register).has_free(m_sub_core_model, m_reg_id);
}

void opndcoll_rfu_t::collector_unit_t::dump(
    FILE *fp, const shader_core_ctx *shader) const {
  if (m_free) {
    fprintf(fp, "    <free>\n");
  } else {
    m_warp->print(fp);
    for (unsigned i = 0; i < MAX_REG_OPERANDS * 2; i++) {
      if (m_not_ready.test(i)) {
        std::string r = m_src_op[i].get_reg_string();
        fprintf(fp, "    '%s' not ready\n", r.c_str());
      }
    }
  }
}

void opndcoll_rfu_t::collector_unit_t::init(
    unsigned n, unsigned num_banks, unsigned log2_warp_size,
    const core_config *config, opndcoll_rfu_t *rfu, bool sub_core_model,
    unsigned reg_id, unsigned banks_per_sched) {
  m_rfu = rfu;
  m_cuid = n;
  m_num_banks = num_banks;
  assert(m_warp == NULL);
  m_warp = new warp_inst_t(config);
  m_bank_warp_shift = log2_warp_size;
  m_sub_core_model = sub_core_model;
  m_reg_id = reg_id;
  m_num_banks_per_sched = banks_per_sched;
}

bool opndcoll_rfu_t::collector_unit_t::allocate(register_set *pipeline_reg_set,
                                                register_set *output_reg_set) {
  return false;
}

void opndcoll_rfu_t::collector_unit_t::dispatch() {
  
}

void exec_simt_core_cluster::create_shader_core_ctx() {
  m_core.resize(m_config->n_simt_cores_per_cluster);
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++) {
    unsigned sid = m_config->cid_to_sid(i, m_cluster_id);
    if(m_config->is_SM_remodeling_enabled) {
      m_core[i] = new SM(m_config->num_subcores_in_SM, m_gpu, this, sid, m_cluster_id,
                                          m_config, m_mem_config, m_stats);
      m_core[i]->create_gpu_per_sm_stats(m_gpu->m_gpu_per_sm_stats);
      m_core[i]->init();
    }else {
      m_core[i] = new exec_shader_core_ctx(m_gpu, this, sid, m_cluster_id,
                                          m_config, m_mem_config, m_stats);
    }
    m_core_sim_order.push_back(i);
  }
}

simt_core_cluster::simt_core_cluster(class gpgpu_sim *gpu, unsigned cluster_id,
                                     const shader_core_config *config,
                                     const memory_config *mem_config,
                                     shader_core_stats *stats,
                                     class memory_stats_t *mstats) : m_cluster_stats("Cluster_" + std::to_string(cluster_id)), m_outgoing_traffic_stats(""), m_incoming_traffic_stats("") {
  m_config = config;
  m_cta_issue_next_core = m_config->n_simt_cores_per_cluster -
                          1;  // this causes first launch to use hw cta 0
  m_cluster_id = cluster_id;
  m_gpu = gpu;
  m_stats = stats;
  m_memory_stats = mstats;
  m_mem_config = mem_config;
}

void simt_core_cluster::core_cycle() {
  for (std::list<unsigned>::iterator it = m_core_sim_order.begin();
       it != m_core_sim_order.end(); ++it) {
    m_core[*it]->cycle();
  }

  if (m_config->simt_core_sim_order == 1) {
    m_core_sim_order.splice(m_core_sim_order.end(), m_core_sim_order,
                            m_core_sim_order.begin());
  }
}

void simt_core_cluster::reinit() {
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++)
    m_core[i]->reinit(0, m_config->n_thread_per_shader, true);
}

unsigned simt_core_cluster::max_cta(const kernel_info_t &kernel) {
  return m_config->n_simt_cores_per_cluster * m_config->max_cta(kernel);
}

unsigned simt_core_cluster::get_not_completed() const {
  unsigned not_completed = 0;
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++)
    not_completed += m_core[i]->get_not_completed();
  return not_completed;
}

void simt_core_cluster::print_not_completed(FILE *fp) const {
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++) {
    unsigned not_completed = m_core[i]->get_not_completed();
    unsigned sid = m_config->cid_to_sid(i, m_cluster_id);
    fprintf(fp, "%u(%u) ", sid, not_completed);
  }
}

float simt_core_cluster::get_current_occupancy(
    unsigned long long &active, unsigned long long &total) const {
  float aggregate = 0.f;
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++) {
    aggregate += m_core[i]->get_current_occupancy(active, total);
  }
  return aggregate / m_config->n_simt_cores_per_cluster;
}

unsigned simt_core_cluster::get_n_active_cta() const {
  unsigned n = 0;
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++)
    n += m_core[i]->get_n_active_cta();
  return n;
}

unsigned simt_core_cluster::get_n_active_sms() const {
  unsigned n = 0;
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++)
    n += m_core[i]->isactive();
  return n;
}

unsigned simt_core_cluster::issue_block2core() {
  unsigned num_blocks_issued = 0;
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++) {
    unsigned core =
        (i + m_cta_issue_next_core + 1) % m_config->n_simt_cores_per_cluster;

    kernel_info_t *kernel;
    // Jin: fetch kernel according to concurrent kernel setting
    if (m_config->gpgpu_concurrent_kernel_sm) {  // concurrent kernel on sm
      // always select latest issued kernel
      kernel_info_t *k = m_gpu->select_kernel();
      kernel = k;
    } else {
      // first select core kernel, if no more cta, get a new kernel
      // only when core completes
      kernel = m_core[core]->get_kernel();
      if (!m_gpu->kernel_more_cta_left(kernel)) {
        // wait till current kernel finishes
        if (m_core[core]->get_not_completed() == 0) {
          kernel_info_t *k = m_gpu->select_kernel();
          if (k) m_core[core]->set_kernel(k);
          kernel = k;
        }
      }
    }

    if (m_gpu->kernel_more_cta_left(kernel) &&
        //            (m_core[core]->get_n_active_cta() <
        //            m_config->max_cta(*kernel)) ) {
        m_core[core]->can_issue_1block(*kernel)) {
      m_core[core]->issue_block2core(*kernel);
      m_gpu->increase_num_threads_kernel(kernel->get_uid(), kernel->threads_per_cta());
      num_blocks_issued++;
      m_cta_issue_next_core = core;
      check_kernel_launch_limitation(*kernel, m_config, m_gpu->get_shader_stats()); 
      break;
    }
  }
  
  return num_blocks_issued;
}

void simt_core_cluster::cache_flush() {
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++)
    m_core[i]->cache_flush();
}

void simt_core_cluster::cache_invalidate() {
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++)
    m_core[i]->cache_invalidate();
}

bool simt_core_cluster::icnt_injection_buffer_full(unsigned size, bool write) {
  unsigned request_size = size;
  if (!write) request_size = READ_PACKET_SIZE;
  return !::icnt_has_buffer(m_cluster_id, request_size, 0);
}

void simt_core_cluster::icnt_inject_request_packet(class mem_fetch *mf) {
  // If the cluster starts allocating more than one core per cluster, this calls must change
  // stats
  if (mf->get_is_write())
    m_stats->made_write_mfs++;
  else
    m_stats->made_read_mfs++;
  switch (mf->get_access_type()) {
    case CONST_ACC_R:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_const", 1);
      break;
    case TEXTURE_ACC_R:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_texture", 1);
      break;
    case GLOBAL_ACC_R:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_read_global", 1);
      break;
    // case GLOBAL_ACC_R: m_stats->gpgpu_n_mem_read_global++;
    // printf("read_global%d\n",m_stats->gpgpu_n_mem_read_global); break;
    case GLOBAL_ACC_W:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_write_global", 1);
      break;
    case LOCAL_ACC_R:
       m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_read_local", 1);
      break;
    case LOCAL_ACC_W:
      //  m_core[0]->m_stats_map["gpgpu_n_mem_write_local"]->increment(1);
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_write_local", 1);
      break;
    case INST_ACC_R:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_read_inst", 1);
      break;
    case L1_WRBK_ACC:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_write_global", 1);
      break;
    case L2_WRBK_ACC:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_l2_writeback", 1);
      break;
    case L1_WR_ALLOC_R:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_l1_write_allocate", 1);
      break;
    case L2_WR_ALLOC_R:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_l2_write_allocate", 1);
      break;
    case GRID_BARRIER_ACC:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_grid_barrier", 1);
      break;
    case TLB_MISS_ACC_DATA:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_tlb_miss_data", 1);
      break;
    case TLB_MISS_ACC_INST:
      m_core[0]->increment_sm_stat_by_integer("gpgpu_n_mem_tlb_miss_inst", 1);
      break;
    default:
      assert(0);
  }

  // The packet size varies depending on the type of request:
  // - For write request and atomic request, the packet contains the data
  // - For read request (i.e. not write nor atomic), the packet only has control
  // metadata
  unsigned int packet_size = mf->size();
  if (!mf->get_is_write() && !mf->isatomic()) {
    packet_size = mf->get_ctrl_size();
  }

  m_outgoing_traffic_stats.record_traffic(mf, packet_size);

  unsigned destination = mf->get_sub_partition_id();
  mf->set_status(IN_ICNT_TO_MEM,
                 m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle);
  if (!mf->get_is_write() && !mf->isatomic())
    ::icnt_push(m_cluster_id, m_config->mem2device(destination), (void *)mf,
                mf->get_ctrl_size(), 0);
  else
    ::icnt_push(m_cluster_id, m_config->mem2device(destination), (void *)mf,
                mf->size(), 0);
}

void simt_core_cluster::icnt_cycle() {
  if (!m_response_fifo.empty()) {
    mem_fetch *mf = m_response_fifo.front();
    unsigned cid = m_config->sid_to_cid(mf->get_sid());
    if ((mf->get_access_type() == INST_ACC_R) || (mf->get_access_type() == CONST_ACC_R) || (mf->get_access_type() == TLB_MISS_ACC_INST)) {
      // instruction fetch response
      if (!m_core[cid]->fetch_unit_response_buffer_full()) {
        m_response_fifo.pop_front();
        m_core[cid]->accept_fetch_response(mf);
      }
    } else {
      // data response
      if (!m_core[cid]->ldst_unit_response_buffer_full()) {
        m_response_fifo.pop_front();
        m_memory_stats->memlatstat_read_done(mf);
        m_core[cid]->accept_ldst_unit_response(mf);
      }
    }
  }
  if (m_response_fifo.size() < m_config->n_simt_ejection_buffer_size) {
    mem_fetch *mf = (mem_fetch *)::icnt_pop(m_cluster_id, 0);
    if (!mf) return;
    assert(mf->get_tpc() == m_cluster_id);
    assert((mf->get_type() == READ_REPLY) || (mf->get_type() == WRITE_ACK));

    // The packet size varies depending on the type of request:
    // - For read request and atomic request, the packet contains the data
    // - For write-ack, the packet only has control metadata
    unsigned int packet_size =
        (mf->get_is_write()) ? mf->get_ctrl_size() : mf->size();
    m_incoming_traffic_stats.record_traffic(mf, packet_size);
    mf->set_status(IN_CLUSTER_TO_SHADER_QUEUE,
                   m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle);
    // m_memory_stats->memlatstat_read_done(mf,m_shader_config->max_warps_per_shader);
    m_response_fifo.push_back(mf);
    m_stats->n_mem_to_simt[m_cluster_id] += mf->get_num_flits(false);
  }
}

void simt_core_cluster::get_pdom_stack_top_info(unsigned sid, unsigned tid,
                                                unsigned *pc,
                                                unsigned *rpc) const {
  unsigned cid = m_config->sid_to_cid(sid);
  m_core[cid]->get_pdom_stack_top_info(tid, pc, rpc);
}

void simt_core_cluster::display_pipeline(unsigned sid, FILE *fout,
                                         int print_mem, int mask) {
  m_core[m_config->sid_to_cid(sid)]->display_pipeline(fout, print_mem, mask);

  fprintf(fout, "\n");
  fprintf(fout, "Cluster %u pipeline state\n", m_cluster_id);
  fprintf(fout, "Response FIFO (occupancy = %zu):\n", m_response_fifo.size());
  for (std::list<mem_fetch *>::const_iterator i = m_response_fifo.begin();
       i != m_response_fifo.end(); i++) {
    const mem_fetch *mf = *i;
    mf->print(fout);
  }
}

void simt_core_cluster::append_kernel_progress_debug_summary(
    unsigned max_sms, unsigned &printed, std::string &out) const {
  if (printed < max_sms) {
    std::ostringstream ss;
    ss << " cluster" << m_cluster_id << "_respq=" << response_queue_size();
    out += ss.str();
  }
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; i++) {
    if (printed >= max_sms) {
      return;
    }
    if (m_core[i]->get_not_completed() || m_core[i]->get_n_active_cta()) {
      m_core[i]->append_kernel_progress_debug_summary(out);
      printed++;
    }
  }
}

void simt_core_cluster::print_cache_stats(FILE *fp, unsigned &dl1_accesses,
                                          unsigned &dl1_misses) const {
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->print_cache_stats(fp, dl1_accesses, dl1_misses);
  }
}

void simt_core_cluster::get_icnt_stats(long &n_simt_to_mem,
                                       long &n_mem_to_simt) const {
  long simt_to_mem = 0;
  long mem_to_simt = 0;
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_icnt_power_stats(simt_to_mem, mem_to_simt);
  }
  n_simt_to_mem = simt_to_mem;
  n_mem_to_simt = mem_to_simt;
}

void simt_core_cluster::get_cache_stats(cache_stats &cs) const {
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_cache_stats(cs);
  }
}

void simt_core_cluster::get_L1I_sub_stats(struct cache_sub_stats &css) const {
  struct cache_sub_stats temp_css;
  struct cache_sub_stats total_css;
  temp_css.clear();
  total_css.clear();
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_L1I_sub_stats(temp_css);
    total_css += temp_css;
  }
  css = total_css;
}

// MOD. Begin. L0I
void simt_core_cluster::get_L0I_sub_stats(struct cache_sub_stats &css) const {
  struct cache_sub_stats temp_css;
  struct cache_sub_stats total_css;
  temp_css.clear();
  total_css.clear();
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_L0I_sub_stats(temp_css);
    total_css += temp_css;
  }
  css = total_css;
}
// MOD. End. L0I

void simt_core_cluster::get_L1D_sub_stats(struct cache_sub_stats &css) const {
  struct cache_sub_stats temp_css;
  struct cache_sub_stats total_css;
  temp_css.clear();
  total_css.clear();
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_L1D_sub_stats(temp_css);
    total_css += temp_css;
  }
  css = total_css;
}
void simt_core_cluster::get_L1C_sub_stats(struct cache_sub_stats &css) const {
  struct cache_sub_stats temp_css;
  struct cache_sub_stats total_css;
  temp_css.clear();
  total_css.clear();
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_L1C_sub_stats(temp_css);
    total_css += temp_css;
  }
  css = total_css;
}
void simt_core_cluster::get_L1T_sub_stats(struct cache_sub_stats &css) const {
  struct cache_sub_stats temp_css;
  struct cache_sub_stats total_css;
  temp_css.clear();
  total_css.clear();
  for (unsigned i = 0; i < m_config->n_simt_cores_per_cluster; ++i) {
    m_core[i]->get_L1T_sub_stats(temp_css);
    total_css += temp_css;
  }
  css = total_css;
}

void exec_shader_core_ctx::checkExecutionStatusAndUpdate(warp_inst_t &inst,
                                                         unsigned t,
                                                         unsigned tid) {
  if (inst.isatomic()) m_warp[inst.warp_id()]->inc_n_atomic();
  if (inst.space.is_local() && (inst.is_load() || inst.is_store())) {
    new_addr_type localaddrs[MAX_ACCESSES_PER_INSN_PER_THREAD];
    unsigned num_addrs;
    num_addrs = translate_local_memaddr(
        inst.get_addr(t), tid,
        m_config->n_simt_clusters * m_config->n_simt_cores_per_cluster,
        inst.data_size, (new_addr_type *)localaddrs);
    inst.set_addr(t, (new_addr_type *)localaddrs, num_addrs);
  }
  if (ptx_thread_done(tid)) {
    m_warp[inst.warp_id()]->set_completed(t);
    m_warp[inst.warp_id()]->ibuffer_flush();
  }

  // PC-Histogram Update
  unsigned warp_id = inst.warp_id();
  unsigned pc = inst.pc;
  for (unsigned t = 0; t < m_config->warp_size; t++) {
    if (inst.active(t)) {
      int tid = warp_id * m_config->warp_size + t;
      cflog_update_thread_pc(m_sid, tid, pc);
    }
  }
}
