

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x10ffa5c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd45d1bfd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd45d1bfd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd45d1bfcc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd45d1bfc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401a06 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvmoPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvmoPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvmoPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvmoPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvmoPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvmoPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvmoPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (sad.1.sm_70.ptx:48) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e0 (sad.1.sm_70.ptx:230) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c0 (sad.1.sm_70.ptx:57) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e0 (sad.1.sm_70.ptx:230) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d8 (sad.1.sm_70.ptx:227) @%p5 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e0 (sad.1.sm_70.ptx:230) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvmoPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvmoPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvmoPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: CTA/core = 18, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvmoPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvmoPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 209977
gpu_sim_insn = 239427936
gpu_ipc =    1140.2579
gpu_tot_sim_cycle = 209977
gpu_tot_sim_insn = 239427936
gpu_tot_ipc =    1140.2579
gpu_tot_issued_cta = 1584
gpu_occupancy = 46.3442% 
gpu_tot_occupancy = 46.3442% 
max_total_param_size = 0
gpu_stall_dramfull = 854280
gpu_stall_icnt2sh    = 903
partiton_level_parallism =      18.0510
partiton_level_parallism_total  =      18.0510
partiton_level_parallism_util =      19.3557
partiton_level_parallism_util_total  =      19.3557
L2_BW  =     661.8222 GB/Sec
L2_BW_total  =     661.8222 GB/Sec
gpu_total_sim_rate=135041
############## bottleneck_stats #############
cycles: core 209977, icnt 209977, l2 209977, dram 157668
gpu_ipc	1140.258
gpu_tot_issued_cta = 1584, average cycles = 133
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1711815 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.118	80
L1D data util	0.508	80	0.589	35
L1D tag util	0.157	80	0.182	35
L2 data util	0.659	64	0.662	58
L2 tag util	0.285	64	0.288	0
n_l2_access	 3836336
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.766	32	0.768	3

latency_l1_hit:	6774220, num_l1_reqs:	338711
L1 hit latency:	20
latency_l2_hit:	573867304, num_l2_reqs:	2003326
L2 hit latency:	286
latency_dram:	761351504, num_dram_reqs:	1833010
DRAM latency:	415

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.562
L1I tag util	0.239	80	0.278	35

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.120	80	0.139	35
sp pipe util	0.000	0	0.000	35
sfu pipe util	0.000	0	0.000	35
ldst mem cycle	0.103	80	0.119	35

smem port	0.000	0

n_reg_bank	16
reg port	0.192	16	0.234	1
L1D tag util	0.157	80	0.182	35
L1D fill util	0.019	80	0.022	67
n_l1d_mshr	4096
L1D mshr util	0.001	80
n_l1d_missq	16
L1D missq util	0.009	80
L1D hit rate	0.128
L1D miss rate	0.869
L1D rsfail rate	0.003
L2 tag util	0.285	64	0.288	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.004	64	0.004	35
L2 hit rate	0.522
L2 miss rate	0.478
L2 rsfail rate	0.000

dram activity	0.811	32	0.814	24

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.427

run 0.023, fetch 0.000, sync 0.084, control 0.000, data 0.889, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34965, Miss = 30428, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[1]: Access = 31635, Miss = 27674, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 36630, Miss = 31865, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36630, Miss = 31580, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 29023, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 31635, Miss = 27827, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[6]: Access = 33300, Miss = 29050, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 36630, Miss = 31306, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34965, Miss = 30523, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 28785, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 34965, Miss = 30177, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[11]: Access = 31635, Miss = 27757, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[12]: Access = 31635, Miss = 27568, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34965, Miss = 30239, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 36630, Miss = 31389, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 31635, Miss = 27746, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 29970, Miss = 26355, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 29039, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[18]: Access = 33300, Miss = 29155, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 29023, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[20]: Access = 34965, Miss = 30283, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 31635, Miss = 27834, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 28799, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 29970, Miss = 26602, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 34965, Miss = 30292, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 31635, Miss = 27779, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 29154, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 31635, Miss = 27803, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 362
	L1D_cache_core[28]: Access = 31635, Miss = 27793, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 29970, Miss = 26426, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[30]: Access = 33300, Miss = 29209, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[31]: Access = 33300, Miss = 28804, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[32]: Access = 31635, Miss = 27806, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[33]: Access = 31635, Miss = 27729, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 31635, Miss = 27637, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[35]: Access = 38295, Miss = 32723, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 34965, Miss = 30432, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 29015, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 31635, Miss = 27694, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 31635, Miss = 27484, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 28762, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[41]: Access = 33300, Miss = 29064, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 31635, Miss = 27703, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[43]: Access = 34965, Miss = 30220, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 733
	L1D_cache_core[44]: Access = 31635, Miss = 27649, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 29970, Miss = 26512, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 29246, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 31635, Miss = 27562, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 31635, Miss = 27914, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[49]: Access = 34965, Miss = 30494, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[50]: Access = 33300, Miss = 28736, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 34965, Miss = 30289, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[52]: Access = 31635, Miss = 27302, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[53]: Access = 31635, Miss = 27503, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[54]: Access = 31635, Miss = 27729, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 31635, Miss = 27602, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[56]: Access = 33300, Miss = 28727, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[57]: Access = 34965, Miss = 30301, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[58]: Access = 33300, Miss = 29027, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[59]: Access = 34965, Miss = 30198, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[60]: Access = 34965, Miss = 30218, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 29044, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[62]: Access = 33300, Miss = 28938, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 34965, Miss = 30354, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 33300, Miss = 29035, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 34965, Miss = 30282, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 33300, Miss = 29086, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 34965, Miss = 30551, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 33300, Miss = 29048, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 29970, Miss = 26414, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[70]: Access = 31635, Miss = 27579, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 27558, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 29970, Miss = 26353, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 29970, Miss = 26342, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[74]: Access = 31635, Miss = 27638, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[75]: Access = 34965, Miss = 30229, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[76]: Access = 31635, Miss = 27554, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 572
	L1D_cache_core[77]: Access = 29970, Miss = 26591, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 1632
	L1D_cache_core[78]: Access = 29970, Miss = 26564, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 33300, Miss = 28924, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 2298649
	L1D_total_cache_miss_rate = 0.8716
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8287
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15347
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159926
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 324189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 249484
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159926
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15347
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 69
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
5002, 5002, 2501, 2501, 5002, 5002, 2501, 2501, 5002, 5002, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 
gpgpu_n_tot_thrd_icount = 253541376
gpgpu_n_tot_w_icount = 7923168
gpgpu_n_stall_shd_mem = 10705275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 324996
gpgpu_n_mem_write_global = 3449952
gpgpu_n_mem_texture = 15347
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 3449952
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1671467
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1667952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22393786	W0_Idle:3361562	W0_Scoreboard:26972072	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1938816	W29:2022768	W30:0	W31:0	W32:3961584
single_issue_nums: WS0:1915766	WS1:1915766	WS2:2045818	WS3:2045818	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2599968 {8:324996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82798848 {8:1724976,40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 122776 {8:15347,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12999840 {40:324996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27599616 {8:3449952,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2455520 {40:61388,}
maxmflatency = 5647 
max_icnt2mem_latency = 5321 
maxmrqlatency = 1670 
max_icnt2sh_latency = 1005 
averagemflatency = 347 
avg_icnt2mem_latency = 122 
avg_mrq_latency = 129 
avg_icnt2sh_latency = 22 
mrq_lat_table:76963 	79121 	48756 	67441 	121662 	252696 	399578 	422338 	212923 	29925 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2497433 	949952 	214588 	104802 	64334 	5227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	152991 	131495 	205884 	1371334 	989491 	477527 	176857 	102586 	69607 	66529 	43550 	2444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1477948 	559541 	564710 	595942 	427898 	149271 	16094 	19507 	25425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	101 	11 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        51        48        43        37        35        51        49        52        51        58        54        49        41        44        56 
dram[1]:        42        49        51        46        33        56        42        49        44        44        43        58        44        42        46        54 
dram[2]:        35        43        51        43        34        56        43        49        42        39        45        49        43        42        49        58 
dram[3]:        43        48        55        44        36        56        35        35        51        57        35        49        51        41        49        56 
dram[4]:        55        44        57        44        38        56        41        36        50        51        35        43        44        34        49        56 
dram[5]:        36        53        56        51        41        50        37        57        49        50        42        43        50        35        54        57 
dram[6]:        36        56        56        47        44        51        42        42        43        46        55        45        49        43        58        50 
dram[7]:        36        56        56        42        50        52        42        44        47        44        58        44        49        50        58        58 
dram[8]:        37        59        56        43        38        51        42        43        42        44        58        42        54        45        58        51 
dram[9]:        38        56        58        47        39        49        40        42        42        43        40        42        57        42        56        50 
dram[10]:        35        58        58        35        40        56        42        46        42        46        44        42        58        45        56        49 
dram[11]:        35        58        58        35        44        58        28        47        43        58        35        42        58        50        37        49 
dram[12]:        35        58        42        42        44        59        44        35        43        58        35        49        58        36        42        54 
dram[13]:        36        57        40        44        42        58        47        51        46        58        33        52        54        37        43        57 
dram[14]:        41        58        37        44        29        57        51        56        49        58        42        57        56        40        49        58 
dram[15]:        36        56        56        56        35        57        51        53        49        58        44        51        56        42        48        58 
dram[16]:        47        50        53        58        36        51        35        51        48        56        43        57        51        42        47        58 
dram[17]:        51        51        56        58        46        51        44        49        58        56        35        51        50        42        48        57 
dram[18]:        51        52        69        54        37        49        43        48        44        56        35        49        58        43        49        56 
dram[19]:        48        58        50        50        35        50        49        37        44        58        35        49        52        45        50        56 
dram[20]:        36        58        66        51        41        51        51        49        49        58        45        49        49        43        49        56 
dram[21]:        48        56        66        46        39        52        51        50        49        58        40        53        49        50        49        57 
dram[22]:        42        50        49        42        39        49        45        50        44        58        44        44        53        52        56        58 
dram[23]:        50        58        43        43        36        49        49        48        49        56        44        43        59        51        99        58 
dram[24]:        51        53        44        42        42        49        49        51        49        50        45        45        58        51       105        51 
dram[25]:        49        50        43        50        35        48        49        49        37        51        43        44        57        50       105        45 
dram[26]:        51        49        42        48        40        44        50        49        38        50        49        44        56        47        55        36 
dram[27]:        51        49        49        45        49        43        35        43        41        44        44        53        51        42        54        37 
dram[28]:        51        49        45        44        49        47        35        44        41        47        43        49        43        42        57        42 
dram[29]:        39        50        36        51        53        57        37        42        42        42        42        43        41        42        59        43 
dram[30]:        42        50        42        51        43        44        43        51        43        43        43        55        36        42        45        51 
dram[31]:        43        51        42        51        41        35        44        44        51        53        45        58        37        41        50        51 
maximum service time to same row:
dram[0]:     14112     13855     14131     14252     13831     13446     13746     14093     13968     13858     14792     15072     13991     14057     13794     13803 
dram[1]:     14158     14530     14115     14248     13819     13442     13457     14068     13955     13846     14887     14855     13987     14266     13923     13924 
dram[2]:     14284     14244     13984     14261     13810     13493     13449     14064     13940     13835     14943     14701     15778     14228     13913     13916 
dram[3]:     14261     14136     13976     14389     13778     13485     13442     14055     13925     13823     14907     14689     15657     14196     13903     13909 
dram[4]:     14224     14124     13971     14377     13770     13478     13434     14036     13915     13812     14783     14666     15798     14197     13893     13901 
dram[5]:     14208     14128     13963     14289     13763     13473     13430     14013     13932     13695     14458     14669     16099     14376     15389     13889 
dram[6]:     14238     14112     13959     14292     13755     13450     13517     14008     13927     13687     14561     14031     14028     14388     15505     13995 
dram[7]:     14209     14108     14117     14253     13750     13445     13509     13952     13775     13682     14451     14016     14025     14365     15544     13984 
dram[8]:     14224     14330     14831     14238     13631     13437     13501     13939     13763     13671     14421     13996     14001     14333     15168     13979 
dram[9]:     14157     14815     14730     14258     13623     13426     13497     13931     13755     13666     14409     13985     13989     14734     14300     13967 
dram[10]:     14144     14950     14714     14374     13616     13418     13911     13923     13750     13658     14807     13964     13952     15818     14329     14273 
dram[11]:     14120     14971     14606     14353     13610     13413     13885     13915     13744     13651     14755     14250     13916     15850     14280     14236 
dram[12]:     14100     14205     14398     14280     13604     13405     13866     13912     13843     13643     14701     14176     13897     15769     14192     14201 
dram[13]:     14067     14200     14350     14221     13718     13398     13850     14071     13831     13639     14678     14149     13881     15701     14170     14264 
dram[14]:     14551     14229     14330     14246     13710     13393     13779     14088     13826     13810     15124     14161     13867     15553     14350     14325 
dram[15]:     14543     14205     14301     14258     13703     13695     13775     14084     13818     13802     15057     14523     14069     15602     14338     14358 
dram[16]:     14559     14115     14306     14244     13695     13687     13763     14068     13816     13795     15075     14839     14040     15533     14333     14305 
dram[17]:     14466     14079     14555     14173     14035     13679     13752     14509     13807     13787     15603     14882     14021     15514     14297     14285 
dram[18]:     14435     14084     14467     14051     14004     13671     13747     14469     13799     13774     15369     14882     13980     15647     14194     14272 
dram[19]:     14463     14049     14406     14027     13996     13612     13928     13554     13506     13766     15237     14717     13980     16783     14181     13933 
dram[20]:     14465     14044     14233     14015     13610     13604     13904     13546     13501     13755     14390     14567     14169     16135     14152     13925 
dram[21]:     14498     14416     14225     14004     13603     13598     13883     13541     13493     13747     14382     14586     14145     16176     13939     13920 
dram[22]:     14469     14393     14196     14313     13596     13591     13738     13533     13485     13740     14365     14499     14104     16275     13904     13903 
dram[23]:     13802     14475     14188     14341     13586     13588     13730     13526     13481     13754     14348     14643     14087     16437     13859     13895 
dram[24]:     13786     14590     14149     14325     13581     13667     13723     13525     13608     13746     14336     15012     14221     15144     13855     13888 
dram[25]:     13768     14739     14143     14316     13578     13662     13715     13614     13600     13738     14360     14987     14209     15124     13848     13881 
dram[26]:     13756     14437     14141     14238     13570     13651     13710     13606     13592     13731     14575     14827     14220     14995     13854     13872 
dram[27]:     13742     14384     14117     14228     13562     13646     13706     13598     13582     13734     14474     14882     14193     15036     13848     13862 
dram[28]:     13739     14200     14123     14346     13554     13643     13711     13596     13751     14084     14469     15216     14181     15103     13839     13818 
dram[29]:     13888     14180     14099     14401     13466     13759     13703     13915     13778     14069     14513     15488     14140     14055     13834     13812 
dram[30]:     13872     14166     14316     14178     13461     13754     13691     13907     13876     14043     15275     15288     14087     14025     13822     13803 
dram[31]:     13858     14120     14298     14139     13453     13746     13688     13900     13867     14028     15167     15136     14067     14003     13811     13798 
average row accesses per activate:
dram[0]: 10.874552 10.189189  9.636943 11.370787 12.051118 11.443149 11.784257 13.186275 13.445230 12.112211 10.956522 10.446366 10.472222 10.600000 10.255973 11.521072 
dram[1]: 10.130435 10.317406 10.910072 10.562937 12.135048 11.623145 11.574286 13.133117 12.955782 11.563292 10.719858 11.862745 11.691120 10.978102 10.023412 12.338776 
dram[2]: 10.177853 10.880866 11.248148 10.600000 12.060703 11.905775 11.690751 12.863057 14.605364 11.518867 10.517361 10.949091 10.610526 11.007273 11.603847 11.781250 
dram[3]: 10.212121 11.208179 11.286245 10.899281 11.883281 12.328075 11.988166 12.834921 14.231343 12.072369 10.524305 10.920000 11.043796 11.515152 11.551724 10.945652 
dram[4]: 11.282528 11.348485 11.412879 11.517110 11.821875 13.013289 11.822675 11.788405 13.564285 12.297659 10.122924 10.312715 11.000000 11.188889 11.062500 12.151395 
dram[5]: 10.992727 10.956204 11.551724 11.018182 12.128205 12.836065 12.171171 12.158683 13.329824 11.861290 10.052980 11.029411 11.664093 10.989051 11.932806 12.982979 
dram[6]: 10.353951 12.814346 12.859574 10.443299 11.429003 12.438095 11.857142 11.822158 14.465649 12.291946 10.057047 11.826087 11.420455 11.113971 11.449057 10.615385 
dram[7]:  9.908196 11.835938 12.036000 10.691228 12.253246 12.117284 11.771014 13.146580 13.142361 13.129032 10.938628 10.770609 10.681979 11.513308 11.367042 10.578397 
dram[8]: 10.814285 11.237918 11.579150 13.377193 11.736025 12.739413 12.026707 12.860317 12.908163 13.494506 10.906137 10.000000 10.610526 11.113971 10.096666 11.072727 
dram[9]: 10.290102 11.420455 11.996016 11.610687 10.916185 12.484076 11.785507 12.847619 12.305195 12.971731 10.491289 10.790035 11.555133 10.513986  9.739550 11.767442 
dram[10]:  9.788961 11.532319 13.349558 10.863799 10.968116 12.339622 11.539773 11.485795 12.655519 14.138461 11.218518 11.065694 11.524714  9.930464 10.935018 11.206642 
dram[11]:  9.615385 11.976285 13.030303 10.318493 12.313916 12.077161 10.892473 12.916667 13.730909 15.763948 11.374532 10.237288 10.946043 10.426117 11.354478 10.508651 
dram[12]: 10.210170 10.971014 10.894928 11.648648 11.557927 13.515571 11.693642 11.480114 12.514852 16.030703 11.328359 10.030000 10.903226 10.372014 10.429553 10.559028 
dram[13]: 10.540070 11.275093 10.503496 11.569231 11.971786 13.698246 12.020772 11.068493 12.573334 14.939024 10.710247 10.189189 11.825582 10.204698 10.938628 12.555555 
dram[14]: 10.261905 11.498114 11.309702 11.003650 11.298817 12.209375 11.897361 11.850877 13.670290 14.778226 10.400685 10.441380 11.150183 10.265993 11.315789 12.164659 
dram[15]: 10.103679 11.860465 11.441509  9.684888 10.874644 13.070000 12.059347 11.300836 14.147286 13.579926 11.698842 11.051282 11.275093 11.025362 11.835294 10.796429 
dram[16]: 10.415808 11.707692 10.663120 10.978339 11.426427 13.006644 14.051903 10.749333 12.673684 13.863636 11.871595 11.210332 11.047445 11.258303 11.827451 11.136532 
dram[17]: 10.237288 12.373983 10.554386 11.503788 10.647058 13.579861 13.903780 11.270195 12.658537 14.208494 10.554007 12.000000 11.843750 10.072847 11.174074 11.219331 
dram[18]: 10.505263 11.603847 10.909420 10.792857 10.434066 12.771987 13.829351 10.578534 13.259124 13.455882 10.503496 12.932489 11.976285 10.608392 11.073260 12.137096 
dram[19]: 10.293515 12.120000 11.626923 11.128676 10.160858 13.202021 13.103559 10.549738 13.579926 14.142858  9.891447 13.094420 11.948413 10.974638 12.794118 11.069853 
dram[20]: 10.508711 12.263158 10.654929 11.255555 10.675824 12.064615 13.543624 11.444759 13.901515 14.100386 10.534965 12.323887 12.334694 11.798450 12.011811 10.963636 
dram[21]: 11.180147 12.173388 12.055555 11.515152 11.143267 13.494845 14.514493 11.227147 13.838346 14.657258 10.806452 12.184000 11.867188 11.143382 11.018182 11.642307 
dram[22]: 11.161765 10.938406 13.147826 10.931159 11.142450 13.493103 13.699658 10.661417 14.247105 13.927481 10.817857 12.578512 11.319702 10.400685 11.785993 11.725869 
dram[23]: 10.267797 11.402256 14.431279 11.620689 11.169054 12.676375 12.663522 10.824468 14.306202 14.245136 10.171718 12.843882 11.460378 11.628352 12.313008 11.044118 
dram[24]:  9.838188 10.881721 13.343613 10.856631 10.861111 13.080000 12.521739 11.522727 13.370909 13.923954 11.177122 12.627615 11.206642 12.172690 12.533058 10.345890 
dram[25]: 10.588850  9.340557 11.630769 11.933071 10.880223 12.914474 12.114458 10.978261 12.175497 14.547619 11.289963 11.174074 11.483019 12.213710 11.905138 10.228956 
dram[26]: 10.829182  9.120481 10.567945 11.781250 10.941011 13.819788 12.307927 11.943953 12.365772 14.181467 10.096666 11.500000 11.664123 10.792114 11.174721 10.389078 
dram[27]: 10.580420  9.567823 11.835938 11.062500 11.050704 12.963576 12.147147 11.354930 12.390573 13.542436 10.316326 11.909804 10.864285 11.103321 11.477099 10.273648 
dram[28]: 10.178452  9.547170 11.244445  9.744336 11.497076 13.688811 11.658959 11.835294 12.262459 13.737827 10.375426 11.403773 10.397923 11.789884 11.680934 10.411765 
dram[29]: 10.645614  9.259147 10.585366 10.949091 10.933333 13.117450 11.598854 12.047761 11.669841 14.100386 10.631579 11.276119 10.293515 11.047445 10.461805  9.315789 
dram[30]: 10.949640  9.265244  9.459375 10.996350 11.882175 13.498270 13.048544 12.556250 11.411215 14.794354 10.226352 10.325424 10.378007 10.266212 10.884892 10.137584 
dram[31]: 10.006622  9.540880 11.270370 10.273973 11.343930 12.783607 12.462963 11.356742 11.896104 15.312500  9.820847 11.113139 11.084558  9.993356 11.043956 10.538462 
average row locality = 1711815/147888 = 11.575077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6933      6888      6865      6921      8514      8871      9050      9093      8483      8292      6823      6734      6827      6864      6843      6849 
dram[1]:      6781      6859      6864      6698      8503      8772      9104      9100      8536      8268      6863      6918      6936      6841      6823      6874 
dram[2]:      6772      6845      6882      6734      8458      8860      9213      9122      8670      8382      6898      6843      6752      6893      6867      6687 
dram[3]:      6793      6837      6871      6835      8544      8963      9286      9181      8591      8334      6893      6735      6736      6911      6815      6690 
dram[4]:      6935      6817      6873      6922      8575      8929      9156      9143      8481      8293      6919      6634      6822      6813      6776      6905 
dram[5]:      6851      6843      6858      6785      8469      8756      9066      9119      8534      8304      6810      6811      6904      6823      6904      6986 
dram[6]:      6721      6901      6872      6757      8414      8815      9202      9094      8547      8312      6825      6870      6844      6889      6906      6775 
dram[7]:      6653      6829      6792      6791      8541      8931      9250      9161      8595      8366      6921      6753      6758      6883      6899      6760 
dram[8]:      6869      6833      6829      6949      8595      8940      9208      9202      8539      8327      6835      6644      6733      6848      6807      6832 
dram[9]:      6920      6861      6874      6882      8484      8859      9110      9087      8492      8264      6710      6847      6923      6752      6867      6937 
dram[10]:      6775      6886      6860      6753      8472      8756      9106      9049      8449      8297      6877      6953      6918      6842      6916      6875 
dram[11]:      6640      6882      6817      6688      8588      8848      9175      9100      8588      8361      6927      6832      6856      6979      6943      6777 
dram[12]:      6800      6780      6735      6849      8578      8902      9254      9197      8600      8316      6902      6744      6740      6890      6812      6748 
dram[13]:      6930      6860      6842      6889      8653      8868      9087      9056      8502      8344      6762      6756      6871      6777      6819      6942 
dram[14]:      6825      6949      6942      6744      8606      8738      9063      9085      8420      8222      6792      6915      6968      6904      6837      6909 
dram[15]:      6746      6968      6846      6663      8533      8812      9156      9099      8293      8257      6895      6904      6896      6933      6897      6809 
dram[16]:      6802      6818      6712      6854      8593      8847      9230      9145      8266      8369      6965      6848      6733      6933      6829      6676 
dram[17]:      6882      6838      6800      6949      8696      8930      9172      9200      8194      8334      6803      6773      6847      6764      6727      6787 
dram[18]:      6854      6857      6877      6814      8592      8825      9082      9105      8082      8172      6709      6949      6906      6802      6802      6895 
dram[19]:      6807      6946      6872      6776      8467      8813      9130      8971      8256      8254      6730      6969      6886      6876      6975      6829 
dram[20]:      6735      6840      6747      6794      8746      8806      9120      9117      8392      8307      6923      6918      6813      6959      6882      6716 
dram[21]:      6912      6708      6805      6908      8893      8915      9076      9284      8325      8291      6833      6817      6845      6801      6708      6827 
dram[22]:      6925      6812      6848      6898      8900      8858      9024      9189      8277      8211      6745      6869      6894      6743      6784      6937 
dram[23]:      6891      6969      6963      6845      8741      8773      9066      9126      8274      8223      6702      6948      6932      6814      6876      6852 
dram[24]:      6796      6870      6789      6741      8779      8805      9068      9065      8378      8250      6922      6882      6917      6945      6913      6835 
dram[25]:      6829      6682      6747      6887      8858      8854      9087      9243      8398      8296      6915      6802      6834      6862      6761      6838 
dram[26]:      6946      6785      6776      6891      8892      8863      9140      9242      8336      8306      6708      6860      6930      6654      6707      6901 
dram[27]:      6902      6894      6932      6852      8897      8812      9071      9075      8193      8243      6757      6890      6914      6692      6753      6941 
dram[28]:      6796      6926      6859      6725      8837      8803      9040      8984      8401      8213      6868      6878      6848      6935      6898      6860 
dram[29]:      6862      6764      6732      6832      8831      8788      9130      9152      8371      8218      6941      6894      6866      6942      6774      6761 
dram[30]:      6899      6777      6708      6891      8951      8799      9144      9186      8368      8331      6794      6887      6855      6684      6738      6850 
dram[31]:      6871      6828      6928      6859      8961      8852      9103      9178      8234      8243      6712      6905      6877      6705      6683      6850 
total dram writes = 3866852
bank skew: 9286/6634 = 1.40
chip skew: 121015/120323 = 1.01
average mf latency per bank:
dram[0]:        611       605       320       273       265       269       280       274       285       282       306       326       325       302       327       316
dram[1]:        637       610       342       272       279       258       288       265       287       269       324       295       334       292       342       293
dram[2]:        699       602       364       291       302       262       315       265       312       270       358       305       379       302       375       308
dram[3]:        688       598       363       298       314       269       324       270       330       273       377       322       390       315       395       319
dram[4]:        626       609       347       273       292       258       303       258       314       259       344       306       369       296       368       284
dram[5]:        653       541       366       270       304       259       313       260       329       257       366       292       377       287       384       272
dram[6]:        642       589       329       294       279       271       278       278       290       275       325       309       335       296       336       295
dram[7]:        686       686       363       306       306       277       301       292       319       288       358       333       373       320       366       316
dram[8]:        724       620       379       291       332       274       330       286       345       290       385       338       404       312       391       317
dram[9]:        629       642       321       307       289       286       296       302       304       306       336       349       328       335       327       325
dram[10]:        663       624       328       303       303       279       302       284       307       296       331       332       331       322       329       314
dram[11]:        740       599       343       299       310       275       311       279       316       293       331       325       356       311       346       305
dram[12]:        723       629       332       301       298       278       299       279       309       300       323       332       351       320       344       318
dram[13]:        684       611       323       285       291       275       287       281       297       292       326       327       327       320       334       301
dram[14]:        676       585       316       294       289       273       283       279       298       293       336       316       323       311       342       294
dram[15]:        678       611       310       309       287       274       276       285       292       290       329       322       317       323       334       310
dram[16]:        671       581       319       289       299       269       275       283       295       283       331       330       331       321       340       315
dram[17]:        616       611       302       307       277       280       260       297       277       305       313       361       309       354       319       331
dram[18]:        596       619       286       307       266       276       255       300       269       305       304       347       287       358       298       320
dram[19]:        625       621       283       315       258       283       251       322       256       302       292       359       276       389       278       339
dram[20]:        659       668       339       319       292       293       268       322       285       316       323       358       316       394       330       345
dram[21]:        686       648       369       343       330       305       296       328       322       333       361       390       343       402       380       350
dram[22]:        668       619       320       321       286       291       272       326       291       319       334       365       305       391       338       324
dram[23]:        663       667       321       369       293       307       271       362       292       339       336       382       313       426       338       350
dram[24]:        596       619       277       342       252       288       254       325       254       311       287       360       269       389       274       344
dram[25]:        660       661       294       347       265       293       276       328       268       312       300       387       289       408       300       373
dram[26]:        656       594       321       322       280       279       293       310       295       287       340       344       311       380       341       343
dram[27]:        599       571       278       314       259       264       269       302       273       286       306       320       286       364       310       324
dram[28]:        586       599       267       333       259       274       264       318       259       298       292       334       280       377       293       334
dram[29]:        657       590       289       322       273       269       274       302       278       292       309       325       304       355       326       337
dram[30]:        657       526       309       286       281       250       284       273       301       267       342       291       332       327       352       307
dram[31]:        610       507       293       285       279       247       284       266       299       269       339       288       318       320       334       302
maximum mf latency per bank:
dram[0]:       4370      3549      4046      3411      3635      3286      3131      3129      3808      4225      4123      4792      3990      3993      4249      3795
dram[1]:       5228      4591      4342      3218      3820      2983      3449      2844      4104      3899      4405      4430      4199      3861      4572      3478
dram[2]:       4400      3042      4374      3493      3802      2960      3554      2652      4290      3878      4401      4380      4368      3887      4591      3249
dram[3]:       3949      4365      4004      3963      3533      3457      3270      2985      3898      4396      4046      4868      4225      4457      4148      3635
dram[4]:       5198      4155      4397      3666      4055      3271      3624      2637      4387      2914      4433      4444      4607      4220      4600      3409
dram[5]:       5056      3674      4830      3353      4476      2900      4033      2739      4959      2508      4890      3835      5105      3903      4876      3013
dram[6]:       4618      4082      4825      3544      4091      3187      3777      2867      3645      2768      4830      4095      5012      4136      4852      3254
dram[7]:       4412      3738      4862      3628      4181      3092      3740      2821      3725      2925      4927      4027      5040      4040      3654      3133
dram[8]:       4959      4382      4797      3880      3943      4574      4883      3045      3482      3116      4197      4283      4961      4339      3419      3715
dram[9]:       3667      5001      3038      4290      3596      5001      4410      4202      3129      3463      4026      5180      4402      4752      3015      4183
dram[10]:       4034      4611      3341      4037      3789      4713      4639      3974      3691      4808      4320      4919      4662      4500      3219      3971
dram[11]:       4657      4126      3574      3711      3948      4283      4859      3457      3785      4353      4529      4597      4983      3985      4397      3641
dram[12]:       4698      3993      3139      3917      3683      4295      4413      3544      3384      4356      4051      4865      4600      3967      4067      4100
dram[13]:       4291      3708      3407      3696      3838      3981      4808      3162      3764      4000      4764      4685      4208      3652      4273      3918
dram[14]:       4529      3725      3647      3581      4835      3938      5126      3099      4068      3905      5129      4532      4548      3582      4542      3894
dram[15]:       4543      4401      3566      3690      4859      4132      5055      3179      4112      4064      5022      4729      4565      3736      4519      3994
dram[16]:       5647      3741      4125      3735      4875      3917      5077      3026      4098      3870      4936      4760      4473      3421      4159      3822
dram[17]:       3555      4383      3750      3619      4444      3962      3314      3421      3607      4192      4330      5243      3901      3848      3724      4317
dram[18]:       3788      4174      4416      3967      3969      4539      2943      4364      2865      4576      3255      5449      3270      4405      3441      4899
dram[19]:       3443      4968      3883      4683      3436      4775      2551      4642      2597      5268      2801      5230      2813      5087      3008      5238
dram[20]:       2928      4625      4402      4076      2696      4504      2864      4310      2960      4542      3365      5091      2880      4654      3353      4774
dram[21]:       3545      4756      4179      4289      2610      4850      2669      4737      2833      4486      3236      5005      2657      4894      3292      4875
dram[22]:       4012      5041      4708      3709      3029      4244      2949      4780      3565      4228      3611      4198      2777      4324      3687      4179
dram[23]:       3209      5362      4317      4575      2842      4516      2742      5004      3381      4671      3432      4575      2530      5361      3477      4556
dram[24]:       3244      5207      3926      4904      2698      4671      2555      4952      3169      4804      3217      4648      2423      5285      3251      4629
dram[25]:       2960      5309      3675      5044      2539      4846      2451      5065      2894      5013      2923      4726      2331      5423      2987      4705
dram[26]:       3588      5259      4280      4738      3031      3934      2960      5087      3427      4365      3527      4708      2838      5437      3537      4525
dram[27]:       3697      5249      2900      4832      3003      4051      2905      5100      3879      4698      3407      4759      3482      5458      3418      4576
dram[28]:       3958      5351      2764      4460      2846      4127      2420      5133      3595      5239      3218      4786      3464      5495      3232      4718
dram[29]:       3417      5365      2954      4324      2918      4510      2570      5089      3889      5011      2558      4719      3710      5379      3433      4778
dram[30]:       4685      4775      3658      3671      3610      3677      3224      4163      4712      4177      3360      4080      4427      4460      4221      4179
dram[31]:       4019      4109      3605      4041      3507      3808      3298      4213      4494      4242      4977      4147      4249      4427      3441      4280
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36636 n_act=4739 n_pre=4723 n_ref_event=0 n_req=53453 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120850 bw_util=0.7665
n_activity=129570 dram_eff=0.9327
bk0: 0a 104928i bk1: 0a 105067i bk2: 0a 106144i bk3: 0a 108879i bk4: 0a 103394i bk5: 0a 100084i bk6: 0a 97746i bk7: 0a 98372i bk8: 0a 99833i bk9: 0a 99639i bk10: 0a 105972i bk11: 0a 105447i bk12: 0a 105240i bk13: 0a 103965i bk14: 0a 103881i bk15: 0a 104540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911343
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.911343
Bank_Level_Parallism = 7.215864
Bank_Level_Parallism_Col = 6.531791
Bank_Level_Parallism_Ready = 4.584965
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.391732 

BW Util details:
bwutil = 0.766484 
total_CMD = 157668 
util_bw = 120850 
Wasted_Col = 6764 
Wasted_Row = 300 
Idle = 29754 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 847 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7366 
rwq = 0 
CCDLc_limit_alone = 7366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36636 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120850 
n_act = 4739 
n_pre = 4723 
n_ref = 0 
n_req = 53453 
total_req = 120850 

Dual Bus Interface Util: 
issued_total_row = 9462 
issued_total_col = 120850 
Row_Bus_Util =  0.060012 
CoL_Bus_Util = 0.766484 
Either_Row_CoL_Bus_Util = 0.767638 
Issued_on_Two_Bus_Simul_Util = 0.058858 
issued_two_Eff = 0.076674 
queue_avg = 32.476906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4769
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36752 n_act=4686 n_pre=4670 n_ref_event=0 n_req=53460 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120740 bw_util=0.7658
n_activity=129604 dram_eff=0.9316
bk0: 0a 105493i bk1: 0a 103980i bk2: 0a 105993i bk3: 0a 108713i bk4: 0a 102035i bk5: 0a 101106i bk6: 0a 96403i bk7: 0a 97515i bk8: 0a 99781i bk9: 0a 99503i bk10: 0a 106809i bk11: 0a 107160i bk12: 0a 106698i bk13: 0a 107017i bk14: 0a 104176i bk15: 0a 104929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912346
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.912346
Bank_Level_Parallism = 7.188186
Bank_Level_Parallism_Col = 6.507425
Bank_Level_Parallism_Ready = 4.563119
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.371074 

BW Util details:
bwutil = 0.765786 
total_CMD = 157668 
util_bw = 120740 
Wasted_Col = 6829 
Wasted_Row = 257 
Idle = 29842 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 837 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7636 
rwq = 0 
CCDLc_limit_alone = 7636 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120740 
n_act = 4686 
n_pre = 4670 
n_ref = 0 
n_req = 53460 
total_req = 120740 

Dual Bus Interface Util: 
issued_total_row = 9356 
issued_total_col = 120740 
Row_Bus_Util =  0.059340 
CoL_Bus_Util = 0.765786 
Either_Row_CoL_Bus_Util = 0.766903 
Issued_on_Two_Bus_Simul_Util = 0.058224 
issued_two_Eff = 0.075920 
queue_avg = 32.331940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3319
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36665 n_act=4650 n_pre=4634 n_ref_event=0 n_req=53480 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120878 bw_util=0.7667
n_activity=129771 dram_eff=0.9315
bk0: 0a 103512i bk1: 0a 103772i bk2: 0a 107303i bk3: 0a 107032i bk4: 0a 101820i bk5: 0a 99391i bk6: 0a 96057i bk7: 0a 96745i bk8: 0a 99572i bk9: 0a 98690i bk10: 0a 105483i bk11: 0a 104274i bk12: 0a 105055i bk13: 0a 103889i bk14: 0a 104991i bk15: 0a 106781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913052
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913052
Bank_Level_Parallism = 7.284077
Bank_Level_Parallism_Col = 6.609871
Bank_Level_Parallism_Ready = 4.640207
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.391414 

BW Util details:
bwutil = 0.766662 
total_CMD = 157668 
util_bw = 120878 
Wasted_Col = 6757 
Wasted_Row = 288 
Idle = 29745 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 643 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7390 
rwq = 0 
CCDLc_limit_alone = 7390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36665 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120878 
n_act = 4650 
n_pre = 4634 
n_ref = 0 
n_req = 53480 
total_req = 120878 

Dual Bus Interface Util: 
issued_total_row = 9284 
issued_total_col = 120878 
Row_Bus_Util =  0.058883 
CoL_Bus_Util = 0.766662 
Either_Row_CoL_Bus_Util = 0.767454 
Issued_on_Two_Bus_Simul_Util = 0.058090 
issued_two_Eff = 0.075692 
queue_avg = 33.451244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4512
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 6): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36524 n_act=4610 n_pre=4594 n_ref_event=0 n_req=53504 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121015 bw_util=0.7675
n_activity=129685 dram_eff=0.9331
bk0: 0a 104852i bk1: 0a 104453i bk2: 0a 104730i bk3: 0a 108389i bk4: 0a 102287i bk5: 0a 101210i bk6: 0a 95781i bk7: 0a 94417i bk8: 0a 100187i bk9: 0a 98091i bk10: 0a 104343i bk11: 0a 105541i bk12: 0a 105690i bk13: 0a 103584i bk14: 0a 104092i bk15: 0a 107795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913838
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913838
Bank_Level_Parallism = 7.275292
Bank_Level_Parallism_Col = 6.605960
Bank_Level_Parallism_Ready = 4.621163
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.376424 

BW Util details:
bwutil = 0.767531 
total_CMD = 157668 
util_bw = 121015 
Wasted_Col = 6626 
Wasted_Row = 292 
Idle = 29735 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 622 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7136 
rwq = 0 
CCDLc_limit_alone = 7136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36524 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121015 
n_act = 4610 
n_pre = 4594 
n_ref = 0 
n_req = 53504 
total_req = 121015 

Dual Bus Interface Util: 
issued_total_row = 9204 
issued_total_col = 121015 
Row_Bus_Util =  0.058376 
CoL_Bus_Util = 0.767531 
Either_Row_CoL_Bus_Util = 0.768349 
Issued_on_Two_Bus_Simul_Util = 0.057558 
issued_two_Eff = 0.074911 
queue_avg = 33.287777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2878
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 7): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36542 n_act=4610 n_pre=4594 n_ref_event=0 n_req=53546 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120993 bw_util=0.7674
n_activity=129757 dram_eff=0.9325
bk0: 0a 106241i bk1: 0a 105949i bk2: 0a 108872i bk3: 0a 108578i bk4: 0a 103284i bk5: 0a 100036i bk6: 0a 95484i bk7: 0a 93417i bk8: 0a 99260i bk9: 0a 98317i bk10: 0a 103758i bk11: 0a 104246i bk12: 0a 105175i bk13: 0a 104030i bk14: 0a 107120i bk15: 0a 107915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913906
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913906
Bank_Level_Parallism = 7.220298
Bank_Level_Parallism_Col = 6.555710
Bank_Level_Parallism_Ready = 4.590910
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.354984 

BW Util details:
bwutil = 0.767391 
total_CMD = 157668 
util_bw = 120993 
Wasted_Col = 6774 
Wasted_Row = 282 
Idle = 29619 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 740 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7668 
rwq = 0 
CCDLc_limit_alone = 7668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36542 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120993 
n_act = 4610 
n_pre = 4594 
n_ref = 0 
n_req = 53546 
total_req = 120993 

Dual Bus Interface Util: 
issued_total_row = 9204 
issued_total_col = 120993 
Row_Bus_Util =  0.058376 
CoL_Bus_Util = 0.767391 
Either_Row_CoL_Bus_Util = 0.768234 
Issued_on_Two_Bus_Simul_Util = 0.057532 
issued_two_Eff = 0.074889 
queue_avg = 32.718636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7186
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 7): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36677 n_act=4559 n_pre=4543 n_ref_event=0 n_req=53497 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120823 bw_util=0.7663
n_activity=129754 dram_eff=0.9312
bk0: 0a 108717i bk1: 0a 105596i bk2: 0a 108487i bk3: 0a 108352i bk4: 0a 102697i bk5: 0a 99567i bk6: 0a 97427i bk7: 0a 95085i bk8: 0a 100339i bk9: 0a 98784i bk10: 0a 105047i bk11: 0a 106351i bk12: 0a 107460i bk13: 0a 107025i bk14: 0a 107185i bk15: 0a 108817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914780
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914780
Bank_Level_Parallism = 7.098351
Bank_Level_Parallism_Col = 6.445315
Bank_Level_Parallism_Ready = 4.490569
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.325665 

BW Util details:
bwutil = 0.766313 
total_CMD = 157668 
util_bw = 120823 
Wasted_Col = 6920 
Wasted_Row = 350 
Idle = 29575 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 886 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7704 
rwq = 0 
CCDLc_limit_alone = 7704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120823 
n_act = 4559 
n_pre = 4543 
n_ref = 0 
n_req = 53497 
total_req = 120823 

Dual Bus Interface Util: 
issued_total_row = 9102 
issued_total_col = 120823 
Row_Bus_Util =  0.057729 
CoL_Bus_Util = 0.766313 
Either_Row_CoL_Bus_Util = 0.767378 
Issued_on_Two_Bus_Simul_Util = 0.056663 
issued_two_Eff = 0.073840 
queue_avg = 32.585724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5857
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 7): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36766 n_act=4584 n_pre=4568 n_ref_event=0 n_req=53484 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120744 bw_util=0.7658
n_activity=129539 dram_eff=0.9321
bk0: 0a 107325i bk1: 0a 106356i bk2: 0a 107727i bk3: 0a 107547i bk4: 0a 102134i bk5: 0a 98384i bk6: 0a 97111i bk7: 0a 93965i bk8: 0a 99418i bk9: 0a 97662i bk10: 0a 105111i bk11: 0a 106755i bk12: 0a 106808i bk13: 0a 104535i bk14: 0a 106157i bk15: 0a 106105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914292
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914292
Bank_Level_Parallism = 7.226065
Bank_Level_Parallism_Col = 6.564393
Bank_Level_Parallism_Ready = 4.593719
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.355599 

BW Util details:
bwutil = 0.765812 
total_CMD = 157668 
util_bw = 120744 
Wasted_Col = 6700 
Wasted_Row = 298 
Idle = 29926 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 718 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7388 
rwq = 0 
CCDLc_limit_alone = 7388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120744 
n_act = 4584 
n_pre = 4568 
n_ref = 0 
n_req = 53484 
total_req = 120744 

Dual Bus Interface Util: 
issued_total_row = 9152 
issued_total_col = 120744 
Row_Bus_Util =  0.058046 
CoL_Bus_Util = 0.765812 
Either_Row_CoL_Bus_Util = 0.766814 
Issued_on_Two_Bus_Simul_Util = 0.057044 
issued_two_Eff = 0.074391 
queue_avg = 32.447220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4472
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 7): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36671 n_act=4603 n_pre=4587 n_ref_event=0 n_req=53510 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120883 bw_util=0.7667
n_activity=129226 dram_eff=0.9354
bk0: 0a 105805i bk1: 0a 104515i bk2: 0a 107632i bk3: 0a 108204i bk4: 0a 102854i bk5: 0a 98372i bk6: 0a 95544i bk7: 0a 95726i bk8: 0a 98150i bk9: 0a 98683i bk10: 0a 104265i bk11: 0a 104591i bk12: 0a 105164i bk13: 0a 104060i bk14: 0a 105406i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913979
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913979
Bank_Level_Parallism = 7.301903
Bank_Level_Parallism_Col = 6.631505
Bank_Level_Parallism_Ready = 4.633761
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.374602 

BW Util details:
bwutil = 0.766693 
total_CMD = 157668 
util_bw = 120883 
Wasted_Col = 6368 
Wasted_Row = 194 
Idle = 30223 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 590 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6992 
rwq = 0 
CCDLc_limit_alone = 6992 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36671 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120883 
n_act = 4603 
n_pre = 4587 
n_ref = 0 
n_req = 53510 
total_req = 120883 

Dual Bus Interface Util: 
issued_total_row = 9190 
issued_total_col = 120883 
Row_Bus_Util =  0.058287 
CoL_Bus_Util = 0.766693 
Either_Row_CoL_Bus_Util = 0.767416 
Issued_on_Two_Bus_Simul_Util = 0.057564 
issued_two_Eff = 0.075010 
queue_avg = 33.136532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1365
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 7): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36570 n_act=4594 n_pre=4578 n_ref_event=0 n_req=53525 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120990 bw_util=0.7674
n_activity=129483 dram_eff=0.9344
bk0: 0a 104371i bk1: 0a 105035i bk2: 0a 108610i bk3: 0a 108420i bk4: 0a 101194i bk5: 0a 98178i bk6: 0a 93794i bk7: 0a 91902i bk8: 0a 96333i bk9: 0a 95348i bk10: 0a 103013i bk11: 0a 102219i bk12: 0a 104889i bk13: 0a 102977i bk14: 0a 104131i bk15: 0a 106697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914171
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914171
Bank_Level_Parallism = 7.436471
Bank_Level_Parallism_Col = 6.763284
Bank_Level_Parallism_Ready = 4.747012
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.402687 

BW Util details:
bwutil = 0.767372 
total_CMD = 157668 
util_bw = 120990 
Wasted_Col = 6471 
Wasted_Row = 167 
Idle = 30040 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 545 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7283 
rwq = 0 
CCDLc_limit_alone = 7283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36570 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120990 
n_act = 4594 
n_pre = 4578 
n_ref = 0 
n_req = 53525 
total_req = 120990 

Dual Bus Interface Util: 
issued_total_row = 9172 
issued_total_col = 120990 
Row_Bus_Util =  0.058173 
CoL_Bus_Util = 0.767372 
Either_Row_CoL_Bus_Util = 0.768057 
Issued_on_Two_Bus_Simul_Util = 0.057488 
issued_two_Eff = 0.074848 
queue_avg = 33.517403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5174
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 7): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36666 n_act=4667 n_pre=4651 n_ref_event=0 n_req=53508 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120869 bw_util=0.7666
n_activity=129926 dram_eff=0.9303
bk0: 0a 105628i bk1: 0a 106237i bk2: 0a 107641i bk3: 0a 108463i bk4: 0a 100384i bk5: 0a 100134i bk6: 0a 97232i bk7: 0a 95022i bk8: 0a 98823i bk9: 0a 99255i bk10: 0a 107063i bk11: 0a 105296i bk12: 0a 106601i bk13: 0a 105095i bk14: 0a 103339i bk15: 0a 106387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912779
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.912779
Bank_Level_Parallism = 7.208836
Bank_Level_Parallism_Col = 6.532987
Bank_Level_Parallism_Ready = 4.589191
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.356776 

BW Util details:
bwutil = 0.766604 
total_CMD = 157668 
util_bw = 120869 
Wasted_Col = 7064 
Wasted_Row = 187 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 631 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8093 
rwq = 0 
CCDLc_limit_alone = 8093 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120869 
n_act = 4667 
n_pre = 4651 
n_ref = 0 
n_req = 53508 
total_req = 120869 

Dual Bus Interface Util: 
issued_total_row = 9318 
issued_total_col = 120869 
Row_Bus_Util =  0.059099 
CoL_Bus_Util = 0.766604 
Either_Row_CoL_Bus_Util = 0.767448 
Issued_on_Two_Bus_Simul_Util = 0.058255 
issued_two_Eff = 0.075908 
queue_avg = 32.412197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4122
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 8): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36749 n_act=4659 n_pre=4643 n_ref_event=0 n_req=53526 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120784 bw_util=0.7661
n_activity=129823 dram_eff=0.9304
bk0: 0a 104343i bk1: 0a 104901i bk2: 0a 108322i bk3: 0a 106703i bk4: 0a 99248i bk5: 0a 98724i bk6: 0a 95604i bk7: 0a 94951i bk8: 0a 99131i bk9: 0a 99858i bk10: 0a 106761i bk11: 0a 105931i bk12: 0a 105726i bk13: 0a 104951i bk14: 0a 103578i bk15: 0a 105365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912958
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.912958
Bank_Level_Parallism = 7.289112
Bank_Level_Parallism_Col = 6.613019
Bank_Level_Parallism_Ready = 4.649010
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.372795 

BW Util details:
bwutil = 0.766065 
total_CMD = 157668 
util_bw = 120784 
Wasted_Col = 6898 
Wasted_Row = 196 
Idle = 29790 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 698 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7783 
rwq = 0 
CCDLc_limit_alone = 7783 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36749 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120784 
n_act = 4659 
n_pre = 4643 
n_ref = 0 
n_req = 53526 
total_req = 120784 

Dual Bus Interface Util: 
issued_total_row = 9302 
issued_total_col = 120784 
Row_Bus_Util =  0.058997 
CoL_Bus_Util = 0.766065 
Either_Row_CoL_Bus_Util = 0.766922 
Issued_on_Two_Bus_Simul_Util = 0.058141 
issued_two_Eff = 0.075811 
queue_avg = 32.549076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5491
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 4): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36556 n_act=4601 n_pre=4585 n_ref_event=0 n_req=53516 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=121001 bw_util=0.7674
n_activity=129790 dram_eff=0.9323
bk0: 0a 103805i bk1: 0a 103838i bk2: 0a 108474i bk3: 0a 106559i bk4: 0a 100630i bk5: 0a 100437i bk6: 0a 95832i bk7: 0a 94470i bk8: 0a 99444i bk9: 0a 102369i bk10: 0a 105946i bk11: 0a 103413i bk12: 0a 104002i bk13: 0a 103263i bk14: 0a 103558i bk15: 0a 104591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914026
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914026
Bank_Level_Parallism = 7.309335
Bank_Level_Parallism_Col = 6.642993
Bank_Level_Parallism_Ready = 4.679763
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.385630 

BW Util details:
bwutil = 0.767442 
total_CMD = 157668 
util_bw = 121001 
Wasted_Col = 6852 
Wasted_Row = 144 
Idle = 29671 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 608 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7564 
rwq = 0 
CCDLc_limit_alone = 7564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36556 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 121001 
n_act = 4601 
n_pre = 4585 
n_ref = 0 
n_req = 53516 
total_req = 121001 

Dual Bus Interface Util: 
issued_total_row = 9186 
issued_total_col = 121001 
Row_Bus_Util =  0.058262 
CoL_Bus_Util = 0.767442 
Either_Row_CoL_Bus_Util = 0.768146 
Issued_on_Two_Bus_Simul_Util = 0.057558 
issued_two_Eff = 0.074931 
queue_avg = 33.085922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0859
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36706 n_act=4671 n_pre=4655 n_ref_event=0 n_req=53497 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120847 bw_util=0.7665
n_activity=129411 dram_eff=0.9338
bk0: 0a 105923i bk1: 0a 105527i bk2: 0a 107459i bk3: 0a 108754i bk4: 0a 101605i bk5: 0a 100794i bk6: 0a 98114i bk7: 0a 94402i bk8: 0a 97315i bk9: 0a 100393i bk10: 0a 104082i bk11: 0a 102797i bk12: 0a 103124i bk13: 0a 102950i bk14: 0a 103436i bk15: 0a 103652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912687
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.912687
Bank_Level_Parallism = 7.335345
Bank_Level_Parallism_Col = 6.659668
Bank_Level_Parallism_Ready = 4.667572
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.388748 

BW Util details:
bwutil = 0.766465 
total_CMD = 157668 
util_bw = 120847 
Wasted_Col = 6529 
Wasted_Row = 206 
Idle = 30086 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 582 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7322 
rwq = 0 
CCDLc_limit_alone = 7322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120847 
n_act = 4671 
n_pre = 4655 
n_ref = 0 
n_req = 53497 
total_req = 120847 

Dual Bus Interface Util: 
issued_total_row = 9326 
issued_total_col = 120847 
Row_Bus_Util =  0.059150 
CoL_Bus_Util = 0.766465 
Either_Row_CoL_Bus_Util = 0.767194 
Issued_on_Two_Bus_Simul_Util = 0.058420 
issued_two_Eff = 0.076148 
queue_avg = 32.669857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6699
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36593 n_act=4609 n_pre=4593 n_ref_event=0 n_req=53551 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120958 bw_util=0.7672
n_activity=129936 dram_eff=0.9309
bk0: 0a 105970i bk1: 0a 106581i bk2: 0a 108555i bk3: 0a 108697i bk4: 0a 102119i bk5: 0a 101757i bk6: 0a 98550i bk7: 0a 94076i bk8: 0a 99166i bk9: 0a 100051i bk10: 0a 104919i bk11: 0a 104537i bk12: 0a 105292i bk13: 0a 104062i bk14: 0a 106574i bk15: 0a 106149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913933
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913933
Bank_Level_Parallism = 7.171265
Bank_Level_Parallism_Col = 6.507726
Bank_Level_Parallism_Ready = 4.572720
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.352151 

BW Util details:
bwutil = 0.767169 
total_CMD = 157668 
util_bw = 120958 
Wasted_Col = 7010 
Wasted_Row = 208 
Idle = 29492 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 707 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7921 
rwq = 0 
CCDLc_limit_alone = 7921 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36593 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120958 
n_act = 4609 
n_pre = 4593 
n_ref = 0 
n_req = 53551 
total_req = 120958 

Dual Bus Interface Util: 
issued_total_row = 9202 
issued_total_col = 120958 
Row_Bus_Util =  0.058363 
CoL_Bus_Util = 0.767169 
Either_Row_CoL_Bus_Util = 0.767911 
Issued_on_Two_Bus_Simul_Util = 0.057621 
issued_two_Eff = 0.075036 
queue_avg = 32.206623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2066
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36597 n_act=4633 n_pre=4617 n_ref_event=0 n_req=53581 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120919 bw_util=0.7669
n_activity=130029 dram_eff=0.9299
bk0: 0a 106560i bk1: 0a 105402i bk2: 0a 106898i bk3: 0a 107234i bk4: 0a 100790i bk5: 0a 101406i bk6: 0a 100206i bk7: 0a 94243i bk8: 0a 101590i bk9: 0a 102346i bk10: 0a 106212i bk11: 0a 103616i bk12: 0a 105434i bk13: 0a 104951i bk14: 0a 106122i bk15: 0a 104769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913533
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913533
Bank_Level_Parallism = 7.169822
Bank_Level_Parallism_Col = 6.496380
Bank_Level_Parallism_Ready = 4.551882
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.343688 

BW Util details:
bwutil = 0.766922 
total_CMD = 157668 
util_bw = 120919 
Wasted_Col = 6990 
Wasted_Row = 196 
Idle = 29563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 761 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7986 
rwq = 0 
CCDLc_limit_alone = 7986 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36597 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120919 
n_act = 4633 
n_pre = 4617 
n_ref = 0 
n_req = 53581 
total_req = 120919 

Dual Bus Interface Util: 
issued_total_row = 9250 
issued_total_col = 120919 
Row_Bus_Util =  0.058668 
CoL_Bus_Util = 0.766922 
Either_Row_CoL_Bus_Util = 0.767886 
Issued_on_Two_Bus_Simul_Util = 0.057704 
issued_two_Eff = 0.075146 
queue_avg = 32.342937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3429
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36776 n_act=4619 n_pre=4603 n_ref_event=0 n_req=53451 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120707 bw_util=0.7656
n_activity=130057 dram_eff=0.9281
bk0: 0a 106015i bk1: 0a 104941i bk2: 0a 106647i bk3: 0a 108586i bk4: 0a 100935i bk5: 0a 101986i bk6: 0a 100153i bk7: 0a 94987i bk8: 0a 103525i bk9: 0a 101629i bk10: 0a 107605i bk11: 0a 104695i bk12: 0a 105210i bk13: 0a 105086i bk14: 0a 106954i bk15: 0a 105321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913584
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913584
Bank_Level_Parallism = 7.109774
Bank_Level_Parallism_Col = 6.445605
Bank_Level_Parallism_Ready = 4.524170
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.342076 

BW Util details:
bwutil = 0.765577 
total_CMD = 157668 
util_bw = 120707 
Wasted_Col = 7241 
Wasted_Row = 307 
Idle = 29413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 869 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8120 
rwq = 0 
CCDLc_limit_alone = 8120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36776 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120707 
n_act = 4619 
n_pre = 4603 
n_ref = 0 
n_req = 53451 
total_req = 120707 

Dual Bus Interface Util: 
issued_total_row = 9222 
issued_total_col = 120707 
Row_Bus_Util =  0.058490 
CoL_Bus_Util = 0.765577 
Either_Row_CoL_Bus_Util = 0.766750 
Issued_on_Two_Bus_Simul_Util = 0.057317 
issued_two_Eff = 0.074753 
queue_avg = 32.201355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2014
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36902 n_act=4556 n_pre=4540 n_ref_event=0 n_req=53408 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120620 bw_util=0.765
n_activity=129400 dram_eff=0.9321
bk0: 0a 104869i bk1: 0a 106055i bk2: 0a 107549i bk3: 0a 108959i bk4: 0a 99410i bk5: 0a 100025i bk6: 0a 100091i bk7: 0a 93927i bk8: 0a 101294i bk9: 0a 99943i bk10: 0a 104538i bk11: 0a 104475i bk12: 0a 106282i bk13: 0a 104727i bk14: 0a 106632i bk15: 0a 105596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914694
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914694
Bank_Level_Parallism = 7.216755
Bank_Level_Parallism_Col = 6.557181
Bank_Level_Parallism_Ready = 4.599793
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.364158 

BW Util details:
bwutil = 0.765025 
total_CMD = 157668 
util_bw = 120620 
Wasted_Col = 6825 
Wasted_Row = 275 
Idle = 29948 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 725 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7592 
rwq = 0 
CCDLc_limit_alone = 7592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36902 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120620 
n_act = 4556 
n_pre = 4540 
n_ref = 0 
n_req = 53408 
total_req = 120620 

Dual Bus Interface Util: 
issued_total_row = 9096 
issued_total_col = 120620 
Row_Bus_Util =  0.057691 
CoL_Bus_Util = 0.765025 
Either_Row_CoL_Bus_Util = 0.765951 
Issued_on_Two_Bus_Simul_Util = 0.056765 
issued_two_Eff = 0.074110 
queue_avg = 32.714737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7147
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36811 n_act=4569 n_pre=4553 n_ref_event=0 n_req=53412 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120696 bw_util=0.7655
n_activity=129195 dram_eff=0.9342
bk0: 0a 105792i bk1: 0a 106974i bk2: 0a 107487i bk3: 0a 109955i bk4: 0a 97479i bk5: 0a 101873i bk6: 0a 99221i bk7: 0a 94470i bk8: 0a 102438i bk9: 0a 100852i bk10: 0a 104500i bk11: 0a 107315i bk12: 0a 105950i bk13: 0a 103944i bk14: 0a 107395i bk15: 0a 104549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914457
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914457
Bank_Level_Parallism = 7.184253
Bank_Level_Parallism_Col = 6.519846
Bank_Level_Parallism_Ready = 4.553506
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.364380 

BW Util details:
bwutil = 0.765507 
total_CMD = 157668 
util_bw = 120696 
Wasted_Col = 6533 
Wasted_Row = 259 
Idle = 30180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 748 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7590 
rwq = 0 
CCDLc_limit_alone = 7590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36811 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120696 
n_act = 4569 
n_pre = 4553 
n_ref = 0 
n_req = 53412 
total_req = 120696 

Dual Bus Interface Util: 
issued_total_row = 9122 
issued_total_col = 120696 
Row_Bus_Util =  0.057856 
CoL_Bus_Util = 0.765507 
Either_Row_CoL_Bus_Util = 0.766528 
Issued_on_Two_Bus_Simul_Util = 0.056835 
issued_two_Eff = 0.074145 
queue_avg = 32.684040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.684
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=37136 n_act=4576 n_pre=4560 n_ref_event=0 n_req=53315 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120323 bw_util=0.7631
n_activity=129219 dram_eff=0.9312
bk0: 0a 106169i bk1: 0a 106837i bk2: 0a 107612i bk3: 0a 109172i bk4: 0a 96212i bk5: 0a 100845i bk6: 0a 99947i bk7: 0a 94613i bk8: 0a 104299i bk9: 0a 102718i bk10: 0a 108624i bk11: 0a 107899i bk12: 0a 108025i bk13: 0a 105491i bk14: 0a 107013i bk15: 0a 107733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914171
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914171
Bank_Level_Parallism = 7.082237
Bank_Level_Parallism_Col = 6.422339
Bank_Level_Parallism_Ready = 4.479468
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.316177 

BW Util details:
bwutil = 0.763142 
total_CMD = 157668 
util_bw = 120323 
Wasted_Col = 6885 
Wasted_Row = 265 
Idle = 30195 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 961 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7929 
rwq = 0 
CCDLc_limit_alone = 7929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 37136 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120323 
n_act = 4576 
n_pre = 4560 
n_ref = 0 
n_req = 53315 
total_req = 120323 

Dual Bus Interface Util: 
issued_total_row = 9136 
issued_total_col = 120323 
Row_Bus_Util =  0.057945 
CoL_Bus_Util = 0.763142 
Either_Row_CoL_Bus_Util = 0.764467 
Issued_on_Two_Bus_Simul_Util = 0.056619 
issued_two_Eff = 0.074063 
queue_avg = 31.741228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7412
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36939 n_act=4539 n_pre=4523 n_ref_event=0 n_req=53356 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120557 bw_util=0.7646
n_activity=129437 dram_eff=0.9314
bk0: 0a 106337i bk1: 0a 105299i bk2: 0a 109221i bk3: 0a 111685i bk4: 0a 98495i bk5: 0a 101714i bk6: 0a 99627i bk7: 0a 95896i bk8: 0a 101822i bk9: 0a 104565i bk10: 0a 107701i bk11: 0a 108538i bk12: 0a 107532i bk13: 0a 106461i bk14: 0a 107481i bk15: 0a 107810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914930
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.914930
Bank_Level_Parallism = 7.015678
Bank_Level_Parallism_Col = 6.364162
Bank_Level_Parallism_Ready = 4.425790
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.316313 

BW Util details:
bwutil = 0.764626 
total_CMD = 157668 
util_bw = 120557 
Wasted_Col = 6816 
Wasted_Row = 321 
Idle = 29974 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 862 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7661 
rwq = 0 
CCDLc_limit_alone = 7661 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120557 
n_act = 4539 
n_pre = 4523 
n_ref = 0 
n_req = 53356 
total_req = 120557 

Dual Bus Interface Util: 
issued_total_row = 9062 
issued_total_col = 120557 
Row_Bus_Util =  0.057475 
CoL_Bus_Util = 0.764626 
Either_Row_CoL_Bus_Util = 0.765717 
Issued_on_Two_Bus_Simul_Util = 0.056384 
issued_two_Eff = 0.073636 
queue_avg = 31.926624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9266
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36716 n_act=4516 n_pre=4500 n_ref_event=0 n_req=53504 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120815 bw_util=0.7663
n_activity=129344 dram_eff=0.9341
bk0: 0a 105334i bk1: 0a 106976i bk2: 0a 107547i bk3: 0a 110784i bk4: 0a 97395i bk5: 0a 102755i bk6: 0a 101442i bk7: 0a 96282i bk8: 0a 103089i bk9: 0a 102093i bk10: 0a 107846i bk11: 0a 107512i bk12: 0a 107287i bk13: 0a 105265i bk14: 0a 106404i bk15: 0a 107943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915595
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.915595
Bank_Level_Parallism = 7.051896
Bank_Level_Parallism_Col = 6.397165
Bank_Level_Parallism_Ready = 4.434855
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.321391 

BW Util details:
bwutil = 0.766262 
total_CMD = 157668 
util_bw = 120815 
Wasted_Col = 6606 
Wasted_Row = 238 
Idle = 30009 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 768 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7409 
rwq = 0 
CCDLc_limit_alone = 7409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36716 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120815 
n_act = 4516 
n_pre = 4500 
n_ref = 0 
n_req = 53504 
total_req = 120815 

Dual Bus Interface Util: 
issued_total_row = 9016 
issued_total_col = 120815 
Row_Bus_Util =  0.057183 
CoL_Bus_Util = 0.766262 
Either_Row_CoL_Bus_Util = 0.767131 
Issued_on_Two_Bus_Simul_Util = 0.056315 
issued_two_Eff = 0.073409 
queue_avg = 32.698658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6987
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 12): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36607 n_act=4419 n_pre=4403 n_ref_event=0 n_req=53516 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120948 bw_util=0.7671
n_activity=129321 dram_eff=0.9353
bk0: 0a 105327i bk1: 0a 107806i bk2: 0a 108056i bk3: 0a 109219i bk4: 0a 96667i bk5: 0a 101099i bk6: 0a 101283i bk7: 0a 94875i bk8: 0a 100661i bk9: 0a 100265i bk10: 0a 105104i bk11: 0a 106360i bk12: 0a 106102i bk13: 0a 105623i bk14: 0a 106863i bk15: 0a 106260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917427
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.917427
Bank_Level_Parallism = 7.170169
Bank_Level_Parallism_Col = 6.527847
Bank_Level_Parallism_Ready = 4.534453
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.344275 

BW Util details:
bwutil = 0.767106 
total_CMD = 157668 
util_bw = 120948 
Wasted_Col = 6410 
Wasted_Row = 203 
Idle = 30107 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 588 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7412 
rwq = 0 
CCDLc_limit_alone = 7412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36607 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120948 
n_act = 4419 
n_pre = 4403 
n_ref = 0 
n_req = 53516 
total_req = 120948 

Dual Bus Interface Util: 
issued_total_row = 8822 
issued_total_col = 120948 
Row_Bus_Util =  0.055953 
CoL_Bus_Util = 0.767106 
Either_Row_CoL_Bus_Util = 0.767822 
Issued_on_Two_Bus_Simul_Util = 0.055236 
issued_two_Eff = 0.071939 
queue_avg = 33.972580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.9726
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 14): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36625 n_act=4489 n_pre=4473 n_ref_event=0 n_req=53556 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120914 bw_util=0.7669
n_activity=129435 dram_eff=0.9342
bk0: 0a 106496i bk1: 0a 106681i bk2: 0a 110092i bk3: 0a 109612i bk4: 0a 96997i bk5: 0a 103163i bk6: 0a 101653i bk7: 0a 94195i bk8: 0a 100807i bk9: 0a 102412i bk10: 0a 106271i bk11: 0a 107253i bk12: 0a 106016i bk13: 0a 106438i bk14: 0a 107287i bk15: 0a 107349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916181
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.916181
Bank_Level_Parallism = 7.066826
Bank_Level_Parallism_Col = 6.417828
Bank_Level_Parallism_Ready = 4.451850
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.325551 

BW Util details:
bwutil = 0.766890 
total_CMD = 157668 
util_bw = 120914 
Wasted_Col = 6663 
Wasted_Row = 277 
Idle = 29814 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 664 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7635 
rwq = 0 
CCDLc_limit_alone = 7635 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36625 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120914 
n_act = 4489 
n_pre = 4473 
n_ref = 0 
n_req = 53556 
total_req = 120914 

Dual Bus Interface Util: 
issued_total_row = 8962 
issued_total_col = 120914 
Row_Bus_Util =  0.056841 
CoL_Bus_Util = 0.766890 
Either_Row_CoL_Bus_Util = 0.767708 
Issued_on_Two_Bus_Simul_Util = 0.056023 
issued_two_Eff = 0.072974 
queue_avg = 33.054222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=33.0542
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 14): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36538 n_act=4478 n_pre=4462 n_ref_event=0 n_req=53574 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120995 bw_util=0.7674
n_activity=129707 dram_eff=0.9328
bk0: 0a 104258i bk1: 0a 105815i bk2: 0a 109777i bk3: 0a 108453i bk4: 0a 98257i bk5: 0a 103349i bk6: 0a 100127i bk7: 0a 94613i bk8: 0a 100173i bk9: 0a 102438i bk10: 0a 104824i bk11: 0a 107814i bk12: 0a 105210i bk13: 0a 107839i bk14: 0a 108015i bk15: 0a 107683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916415
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.916415
Bank_Level_Parallism = 7.094804
Bank_Level_Parallism_Col = 6.441278
Bank_Level_Parallism_Ready = 4.467581
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.303520 

BW Util details:
bwutil = 0.767404 
total_CMD = 157668 
util_bw = 120995 
Wasted_Col = 6724 
Wasted_Row = 208 
Idle = 29741 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 663 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7811 
rwq = 0 
CCDLc_limit_alone = 7811 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120995 
n_act = 4478 
n_pre = 4462 
n_ref = 0 
n_req = 53574 
total_req = 120995 

Dual Bus Interface Util: 
issued_total_row = 8940 
issued_total_col = 120995 
Row_Bus_Util =  0.056701 
CoL_Bus_Util = 0.767404 
Either_Row_CoL_Bus_Util = 0.768260 
Issued_on_Two_Bus_Simul_Util = 0.055845 
issued_two_Eff = 0.072690 
queue_avg = 33.185356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1854
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 15): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36560 n_act=4530 n_pre=4514 n_ref_event=0 n_req=53564 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120955 bw_util=0.7671
n_activity=130036 dram_eff=0.9302
bk0: 0a 105488i bk1: 0a 106162i bk2: 0a 107998i bk3: 0a 108927i bk4: 0a 97457i bk5: 0a 103047i bk6: 0a 100581i bk7: 0a 96082i bk8: 0a 99142i bk9: 0a 102555i bk10: 0a 107731i bk11: 0a 108803i bk12: 0a 106542i bk13: 0a 106619i bk14: 0a 108582i bk15: 0a 106494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915428
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.915428
Bank_Level_Parallism = 7.045819
Bank_Level_Parallism_Col = 6.393760
Bank_Level_Parallism_Ready = 4.447993
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.302659 

BW Util details:
bwutil = 0.767150 
total_CMD = 157668 
util_bw = 120955 
Wasted_Col = 7052 
Wasted_Row = 302 
Idle = 29359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 758 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8213 
rwq = 0 
CCDLc_limit_alone = 8213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36560 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120955 
n_act = 4530 
n_pre = 4514 
n_ref = 0 
n_req = 53564 
total_req = 120955 

Dual Bus Interface Util: 
issued_total_row = 9044 
issued_total_col = 120955 
Row_Bus_Util =  0.057361 
CoL_Bus_Util = 0.767150 
Either_Row_CoL_Bus_Util = 0.768120 
Issued_on_Two_Bus_Simul_Util = 0.056391 
issued_two_Eff = 0.073414 
queue_avg = 32.556252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5563
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 14): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36636 n_act=4643 n_pre=4627 n_ref_event=0 n_req=53524 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120893 bw_util=0.7668
n_activity=129713 dram_eff=0.932
bk0: 0a 105625i bk1: 0a 105239i bk2: 0a 107357i bk3: 0a 108009i bk4: 0a 97844i bk5: 0a 103998i bk6: 0a 98804i bk7: 0a 93362i bk8: 0a 98500i bk9: 0a 100859i bk10: 0a 104652i bk11: 0a 106430i bk12: 0a 108220i bk13: 0a 106779i bk14: 0a 108265i bk15: 0a 105286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913254
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.913254
Bank_Level_Parallism = 7.170316
Bank_Level_Parallism_Col = 6.490705
Bank_Level_Parallism_Ready = 4.521345
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.341783 

BW Util details:
bwutil = 0.766757 
total_CMD = 157668 
util_bw = 120893 
Wasted_Col = 6783 
Wasted_Row = 210 
Idle = 29782 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 727 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7820 
rwq = 0 
CCDLc_limit_alone = 7820 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36636 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120893 
n_act = 4643 
n_pre = 4627 
n_ref = 0 
n_req = 53524 
total_req = 120893 

Dual Bus Interface Util: 
issued_total_row = 9270 
issued_total_col = 120893 
Row_Bus_Util =  0.058794 
CoL_Bus_Util = 0.766757 
Either_Row_CoL_Bus_Util = 0.767638 
Issued_on_Two_Bus_Simul_Util = 0.057913 
issued_two_Eff = 0.075443 
queue_avg = 33.196514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1965
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 14): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36602 n_act=4686 n_pre=4670 n_ref_event=0 n_req=53552 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120937 bw_util=0.767
n_activity=129846 dram_eff=0.9314
bk0: 0a 103917i bk1: 0a 104175i bk2: 0a 107665i bk3: 0a 109597i bk4: 0a 98907i bk5: 0a 103823i bk6: 0a 98214i bk7: 0a 94093i bk8: 0a 99542i bk9: 0a 101408i bk10: 0a 105112i bk11: 0a 105771i bk12: 0a 106950i bk13: 0a 106673i bk14: 0a 107180i bk15: 0a 104596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912496
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.912496
Bank_Level_Parallism = 7.171037
Bank_Level_Parallism_Col = 6.488354
Bank_Level_Parallism_Ready = 4.540868
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.358932 

BW Util details:
bwutil = 0.767036 
total_CMD = 157668 
util_bw = 120937 
Wasted_Col = 6894 
Wasted_Row = 270 
Idle = 29567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 655 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7812 
rwq = 0 
CCDLc_limit_alone = 7812 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120937 
n_act = 4686 
n_pre = 4670 
n_ref = 0 
n_req = 53552 
total_req = 120937 

Dual Bus Interface Util: 
issued_total_row = 9356 
issued_total_col = 120937 
Row_Bus_Util =  0.059340 
CoL_Bus_Util = 0.767036 
Either_Row_CoL_Bus_Util = 0.767854 
Issued_on_Two_Bus_Simul_Util = 0.058522 
issued_two_Eff = 0.076215 
queue_avg = 33.086613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0866
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 14): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36690 n_act=4702 n_pre=4686 n_ref_event=0 n_req=53531 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120818 bw_util=0.7663
n_activity=130085 dram_eff=0.9288
bk0: 0a 105343i bk1: 0a 104954i bk2: 0a 107833i bk3: 0a 108963i bk4: 0a 98193i bk5: 0a 102571i bk6: 0a 99212i bk7: 0a 95755i bk8: 0a 101945i bk9: 0a 103453i bk10: 0a 105360i bk11: 0a 108156i bk12: 0a 106494i bk13: 0a 107083i bk14: 0a 107848i bk15: 0a 104221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912163
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.912163
Bank_Level_Parallism = 7.090911
Bank_Level_Parallism_Col = 6.409887
Bank_Level_Parallism_Ready = 4.494314
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.348164 

BW Util details:
bwutil = 0.766281 
total_CMD = 157668 
util_bw = 120818 
Wasted_Col = 7054 
Wasted_Row = 297 
Idle = 29499 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 746 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7904 
rwq = 0 
CCDLc_limit_alone = 7904 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36690 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120818 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 53531 
total_req = 120818 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 120818 
Row_Bus_Util =  0.059543 
CoL_Bus_Util = 0.766281 
Either_Row_CoL_Bus_Util = 0.767296 
Issued_on_Two_Bus_Simul_Util = 0.058528 
issued_two_Eff = 0.076278 
queue_avg = 32.136662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1367
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 15): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36636 n_act=4726 n_pre=4710 n_ref_event=0 n_req=53478 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120871 bw_util=0.7666
n_activity=130040 dram_eff=0.9295
bk0: 0a 104194i bk1: 0a 103446i bk2: 0a 106902i bk3: 0a 107369i bk4: 0a 97090i bk5: 0a 101884i bk6: 0a 98178i bk7: 0a 95706i bk8: 0a 100924i bk9: 0a 102691i bk10: 0a 104171i bk11: 0a 107491i bk12: 0a 106213i bk13: 0a 106016i bk14: 0a 108297i bk15: 0a 105859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911627
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.911627
Bank_Level_Parallism = 7.173660
Bank_Level_Parallism_Col = 6.486598
Bank_Level_Parallism_Ready = 4.558083
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.368668 

BW Util details:
bwutil = 0.766617 
total_CMD = 157668 
util_bw = 120871 
Wasted_Col = 7085 
Wasted_Row = 254 
Idle = 29458 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 786 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7893 
rwq = 0 
CCDLc_limit_alone = 7893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36636 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120871 
n_act = 4726 
n_pre = 4710 
n_ref = 0 
n_req = 53478 
total_req = 120871 

Dual Bus Interface Util: 
issued_total_row = 9436 
issued_total_col = 120871 
Row_Bus_Util =  0.059847 
CoL_Bus_Util = 0.766617 
Either_Row_CoL_Bus_Util = 0.767638 
Issued_on_Two_Bus_Simul_Util = 0.058826 
issued_two_Eff = 0.076633 
queue_avg = 32.536255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5363
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 8): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36645 n_act=4822 n_pre=4806 n_ref_event=0 n_req=53494 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120858 bw_util=0.7665
n_activity=129995 dram_eff=0.9297
bk0: 0a 103423i bk1: 0a 101881i bk2: 0a 106607i bk3: 0a 107187i bk4: 0a 98010i bk5: 0a 101813i bk6: 0a 98171i bk7: 0a 94585i bk8: 0a 99306i bk9: 0a 102554i bk10: 0a 104787i bk11: 0a 106801i bk12: 0a 104763i bk13: 0a 105490i bk14: 0a 106007i bk15: 0a 102443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909859
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.909859
Bank_Level_Parallism = 7.277364
Bank_Level_Parallism_Col = 6.580040
Bank_Level_Parallism_Ready = 4.626231
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.375084 

BW Util details:
bwutil = 0.766535 
total_CMD = 157668 
util_bw = 120858 
Wasted_Col = 6947 
Wasted_Row = 312 
Idle = 29551 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 858 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7501 
rwq = 0 
CCDLc_limit_alone = 7501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120858 
n_act = 4822 
n_pre = 4806 
n_ref = 0 
n_req = 53494 
total_req = 120858 

Dual Bus Interface Util: 
issued_total_row = 9628 
issued_total_col = 120858 
Row_Bus_Util =  0.061065 
CoL_Bus_Util = 0.766535 
Either_Row_CoL_Bus_Util = 0.767581 
Issued_on_Two_Bus_Simul_Util = 0.060019 
issued_two_Eff = 0.078192 
queue_avg = 32.465206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4652
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36676 n_act=4769 n_pre=4753 n_ref_event=0 n_req=53487 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120862 bw_util=0.7666
n_activity=129463 dram_eff=0.9336
bk0: 0a 102833i bk1: 0a 103146i bk2: 0a 107885i bk3: 0a 106189i bk4: 0a 97216i bk5: 0a 101106i bk6: 0a 98310i bk7: 0a 94434i bk8: 0a 99189i bk9: 0a 101687i bk10: 0a 103875i bk11: 0a 103162i bk12: 0a 103520i bk13: 0a 103795i bk14: 0a 105174i bk15: 0a 102582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910838
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.910838
Bank_Level_Parallism = 7.381679
Bank_Level_Parallism_Col = 6.686946
Bank_Level_Parallism_Ready = 4.701800
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.424250 

BW Util details:
bwutil = 0.766560 
total_CMD = 157668 
util_bw = 120862 
Wasted_Col = 6477 
Wasted_Row = 284 
Idle = 30045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 695 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7215 
rwq = 0 
CCDLc_limit_alone = 7215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36676 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120862 
n_act = 4769 
n_pre = 4753 
n_ref = 0 
n_req = 53487 
total_req = 120862 

Dual Bus Interface Util: 
issued_total_row = 9522 
issued_total_col = 120862 
Row_Bus_Util =  0.060393 
CoL_Bus_Util = 0.766560 
Either_Row_CoL_Bus_Util = 0.767385 
Issued_on_Two_Bus_Simul_Util = 0.059568 
issued_two_Eff = 0.077625 
queue_avg = 33.022427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0224
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157668 n_nop=36721 n_act=4774 n_pre=4758 n_ref_event=0 n_req=53455 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=120789 bw_util=0.7661
n_activity=129450 dram_eff=0.9331
bk0: 0a 104011i bk1: 0a 103531i bk2: 0a 107181i bk3: 0a 107078i bk4: 0a 98046i bk5: 0a 101349i bk6: 0a 97737i bk7: 0a 94278i bk8: 0a 98529i bk9: 0a 100976i bk10: 0a 104390i bk11: 0a 103416i bk12: 0a 102635i bk13: 0a 104155i bk14: 0a 104666i bk15: 0a 103023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910691
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.910691
Bank_Level_Parallism = 7.368618
Bank_Level_Parallism_Col = 6.682548
Bank_Level_Parallism_Ready = 4.702216
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.407978 

BW Util details:
bwutil = 0.766097 
total_CMD = 157668 
util_bw = 120789 
Wasted_Col = 6587 
Wasted_Row = 347 
Idle = 29945 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 775 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7285 
rwq = 0 
CCDLc_limit_alone = 7285 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157668 
n_nop = 36721 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 120789 
n_act = 4774 
n_pre = 4758 
n_ref = 0 
n_req = 53455 
total_req = 120789 

Dual Bus Interface Util: 
issued_total_row = 9532 
issued_total_col = 120789 
Row_Bus_Util =  0.060456 
CoL_Bus_Util = 0.766097 
Either_Row_CoL_Bus_Util = 0.767099 
Issued_on_Two_Bus_Simul_Util = 0.059454 
issued_two_Eff = 0.077505 
queue_avg = 32.674885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60571, Miss = 28649, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60358, Miss = 28644, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60420, Miss = 28641, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60309, Miss = 28645, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 60445, Miss = 28652, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60267, Miss = 28648, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 60255, Miss = 28651, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60472, Miss = 28652, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60456, Miss = 28650, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 60449, Miss = 28655, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60333, Miss = 28663, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60432, Miss = 28646, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 60073, Miss = 28655, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60331, Miss = 28638, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 60084, Miss = 28660, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60384, Miss = 28631, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60104, Miss = 28649, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60397, Miss = 28643, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60164, Miss = 28629, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 59964, Miss = 28651, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60172, Miss = 28646, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 59679, Miss = 28652, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60170, Miss = 28664, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 59854, Miss = 28655, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 60303, Miss = 28641, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 59920, Miss = 28658, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 60348, Miss = 28652, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 59802, Miss = 28668, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 60228, Miss = 28654, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 59970, Miss = 28653, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 60102, Miss = 28554, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 59961, Miss = 28655, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 59961, Miss = 28515, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 59660, Miss = 28652, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 60144, Miss = 28521, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 59404, Miss = 28672, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 60267, Miss = 28527, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 59339, Miss = 28662, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 60322, Miss = 28529, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 59487, Miss = 28658, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 60278, Miss = 28646, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 59623, Miss = 28657, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 60366, Miss = 28653, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 58881, Miss = 28666, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 60411, Miss = 28649, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 58686, Miss = 28658, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 60409, Miss = 28645, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 58666, Miss = 28648, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 60426, Miss = 28646, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 58639, Miss = 28651, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 60463, Miss = 28652, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 58689, Miss = 28638, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 60532, Miss = 28658, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 58648, Miss = 28640, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 60528, Miss = 28662, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 58789, Miss = 28642, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 60450, Miss = 28668, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 58863, Miss = 28645, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 60533, Miss = 28643, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 58910, Miss = 28649, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 60296, Miss = 28623, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 58773, Miss = 28664, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 60209, Miss = 28621, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 58907, Miss = 28646, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3836336
L2_total_cache_misses = 1833010
L2_total_cache_miss_rate = 0.4778
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 324996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61388
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1616942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1805371
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 324996
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 61388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3449952
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.437
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3836336
icnt_total_pkts_simt_to_mem=3790295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3790295
Req_Network_cycles = 209977
Req_Network_injected_packets_per_cycle =      18.0510 
Req_Network_conflicts_per_cycle =       8.2233
Req_Network_conflicts_per_cycle_util =       8.8183
Req_Bank_Level_Parallism =      19.3571
Req_Network_in_buffer_full_per_cycle =       0.2702
Req_Network_in_buffer_avg_util =      13.4716
Req_Network_out_buffer_full_per_cycle =       0.0684
Req_Network_out_buffer_avg_util =      14.5040

Reply_Network_injected_packets_num = 3836336
Reply_Network_cycles = 209977
Reply_Network_injected_packets_per_cycle =       18.2703
Reply_Network_conflicts_per_cycle =       17.7992
Reply_Network_conflicts_per_cycle_util =      18.9414
Reply_Bank_Level_Parallism =      19.4427
Reply_Network_in_buffer_full_per_cycle =       0.0043
Reply_Network_in_buffer_avg_util =       5.7233
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2284
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 33 sec (1773 sec)
gpgpu_simulation_rate = 135041 (inst/sec)
gpgpu_simulation_rate = 118 (cycle/sec)
gpgpu_silicon_slowdown = 9593220x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd45d1bfe8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd45d1bfe4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd45d1bfe0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403bec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22larger_sad_calc_8_nvmoPtii'...
GPGPU-Sim PTX: Finding dominators for '_Z22larger_sad_calc_8_nvmoPtii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22larger_sad_calc_8_nvmoPtii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22larger_sad_calc_8_nvmoPtii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22larger_sad_calc_8_nvmoPtii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22larger_sad_calc_8_nvmoPtii'...
GPGPU-Sim PTX: reconvergence points for _Z22larger_sad_calc_8_nvmoPtii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a40 (sad.2.sm_70.ptx:260) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b08 (sad.2.sm_70.ptx:288) mov.u32 %r257, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8b18 (sad.2.sm_70.ptx:290) @%p2 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9778 (sad.2.sm_70.ptx:840) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8b50 (sad.2.sm_70.ptx:298) @%p3 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9200 (sad.2.sm_70.ptx:581) setp.lt.u32%p6, %r37, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8b88 (sad.2.sm_70.ptx:306) @%p4 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ff0 (sad.2.sm_70.ptx:493) shr.u32 %r130, %r14, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8bc0 (sad.2.sm_70.ptx:314) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8de0 (sad.2.sm_70.ptx:405) shr.u32 %r93, %r14, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9208 (sad.2.sm_70.ptx:582) @%p6 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9778 (sad.2.sm_70.ptx:840) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9770 (sad.2.sm_70.ptx:837) @%p7 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9778 (sad.2.sm_70.ptx:840) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22larger_sad_calc_8_nvmoPtii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22larger_sad_calc_8_nvmoPtii'.
GPGPU-Sim PTX: pushing kernel '_Z22larger_sad_calc_8_nvmoPtii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z22larger_sad_calc_8_nvmoPtii'
Destroy streams for kernel 2: size 0
kernel_name = _Z22larger_sad_calc_8_nvmoPtii 
kernel_launch_uid = 2 
gpu_sim_cycle = 40769
gpu_sim_insn = 10204128
gpu_ipc =     250.2914
gpu_tot_sim_cycle = 250746
gpu_tot_sim_insn = 249632064
gpu_tot_ipc =     995.5575
gpu_tot_issued_cta = 1683
gpu_occupancy = 7.2896% 
gpu_tot_occupancy = 40.9598% 
max_total_param_size = 0
gpu_stall_dramfull = 854280
gpu_stall_icnt2sh    = 903
partiton_level_parallism =      11.6912
partiton_level_parallism_total  =      17.0170
partiton_level_parallism_util =      15.2593
partiton_level_parallism_util_total  =      18.7922
L2_BW  =     423.5016 GB/Sec
L2_BW_total  =     623.0734 GB/Sec
gpu_total_sim_rate=130629
############## bottleneck_stats #############
cycles: core 40769, icnt 40769, l2 40769, dram 30613
gpu_ipc	250.291
gpu_tot_issued_cta = 1683, average cycles = 24
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 28664 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 47587 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.027	80
L1D data util	0.376	80	0.608	61
L1D tag util	0.094	80	0.152	57
L2 data util	0.159	64	0.164	25
L2 tag util	0.183	64	0.183	54
n_l2_access	 476638
icnt s2m util	0.000	0	0.000	54	flits per packet: -nan
icnt m2s util	0.000	0	0.000	54	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.164	32	0.168	26

latency_l1_hit:	2920, num_l1_reqs:	146
L1 hit latency:	20
latency_l2_hit:	28965585, num_l2_reqs:	146533
L2 hit latency:	197
latency_dram:	78471173, num_dram_reqs:	330105
DRAM latency:	237

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.054	80	0.087	57

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.042	80	0.068	57
sp pipe util	0.000	0	0.000	57
sfu pipe util	0.000	0	0.000	57
ldst mem cycle	0.052	80	0.084	57

smem port	0.000	0

n_reg_bank	16
reg port	0.013	16	0.015	1
L1D tag util	0.094	80	0.152	57
L1D fill util	0.042	80	0.068	61
n_l1d_mshr	4096
L1D mshr util	0.003	80
n_l1d_missq	16
L1D missq util	0.006	80
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.183	64	0.183	54
L2 fill util	0.011	64	0.012	18
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.038	64	0.042	18
L2 missq util	0.001	64	0.001	25
L2 hit rate	0.307
L2 miss rate	0.693
L2 rsfail rate	0.000

dram activity	0.550	32	0.568	9

load trans eff	0.792
load trans sz	32.000
load_useful_bytes 3453120, load_transaction_bytes 4359168, icnt_m2s_bytes 0
n_gmem_load_insns 28512, n_gmem_load_accesses 136224
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.203

run 0.031, fetch 0.000, sync 0.594, control 0.000, data 0.375, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38061, Miss = 33524, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[1]: Access = 34731, Miss = 30766, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 39726, Miss = 34960, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 39726, Miss = 34676, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36396, Miss = 32114, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 34731, Miss = 30923, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[6]: Access = 36396, Miss = 32146, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 39726, Miss = 34402, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 38061, Miss = 33611, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36396, Miss = 31881, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 38061, Miss = 33273, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[11]: Access = 34731, Miss = 30853, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[12]: Access = 34731, Miss = 30664, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 38061, Miss = 33335, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 39726, Miss = 34481, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 34731, Miss = 30842, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33066, Miss = 29451, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36396, Miss = 32131, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[18]: Access = 36396, Miss = 32251, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 36396, Miss = 32115, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[20]: Access = 38061, Miss = 33375, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 34731, Miss = 30930, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 36396, Miss = 31895, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33066, Miss = 29698, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 38061, Miss = 33388, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 34731, Miss = 30869, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36396, Miss = 32246, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 34731, Miss = 30899, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 362
	L1D_cache_core[28]: Access = 34731, Miss = 30889, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33066, Miss = 29522, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[30]: Access = 36396, Miss = 32305, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[31]: Access = 36396, Miss = 31900, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[32]: Access = 34731, Miss = 30902, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[33]: Access = 34731, Miss = 30824, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 34731, Miss = 30733, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[35]: Access = 41391, Miss = 35813, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 38061, Miss = 33528, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 36396, Miss = 32107, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 34731, Miss = 30789, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 34731, Miss = 30580, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 36396, Miss = 31858, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[41]: Access = 36396, Miss = 32160, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 34731, Miss = 30796, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[43]: Access = 38061, Miss = 33308, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 733
	L1D_cache_core[44]: Access = 34731, Miss = 30745, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33066, Miss = 29604, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 36396, Miss = 32338, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 34731, Miss = 30658, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 34731, Miss = 31010, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[49]: Access = 38061, Miss = 33586, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[50]: Access = 36396, Miss = 31826, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 38061, Miss = 33381, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[52]: Access = 34731, Miss = 30398, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[53]: Access = 34731, Miss = 30599, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[54]: Access = 34731, Miss = 30821, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 34731, Miss = 30698, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[56]: Access = 36396, Miss = 31819, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[57]: Access = 41157, Miss = 36485, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[58]: Access = 39492, Miss = 35217, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[59]: Access = 41157, Miss = 36386, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[60]: Access = 41157, Miss = 36409, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 39492, Miss = 35236, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[62]: Access = 39492, Miss = 35130, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 41157, Miss = 36546, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 39492, Miss = 35222, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 41157, Miss = 36474, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 39492, Miss = 35278, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 41157, Miss = 36739, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 39492, Miss = 35239, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 36162, Miss = 32606, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[70]: Access = 37827, Miss = 33762, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 37827, Miss = 33746, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 36162, Miss = 32543, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 36162, Miss = 32534, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[74]: Access = 37827, Miss = 33829, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[75]: Access = 41157, Miss = 36417, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[76]: Access = 34731, Miss = 30650, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 572
	L1D_cache_core[77]: Access = 33066, Miss = 29683, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 1632
	L1D_cache_core[78]: Access = 33066, Miss = 29660, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 36396, Miss = 32020, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2605007
	L1D_total_cache_miss_rate = 0.8849
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8287
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15347
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159926
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 460038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 249713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159926
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15347
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 69
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
5883, 5883, 3382, 3382, 5002, 5002, 2501, 2501, 5002, 5002, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 2501, 
gpgpu_n_tot_thrd_icount = 264705408
gpgpu_n_tot_w_icount = 8272044
gpgpu_n_stall_shd_mem = 11082267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 461074
gpgpu_n_mem_write_global = 3790512
gpgpu_n_mem_texture = 15347
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 5608152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1913819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1802592
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22396598	W0_Idle:8938528	W0_Scoreboard:30742542	W1:28908	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1938816	W29:2022768	W30:0	W31:0	W32:4281552
single_issue_nums: WS0:2002985	WS1:2002985	WS2:2133037	WS3:2133037	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3688592 {8:461074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90972288 {8:1895256,40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 122776 {8:15347,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18442960 {40:461074,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30324096 {8:3790512,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2455520 {40:61388,}
maxmflatency = 5647 
max_icnt2mem_latency = 5321 
maxmrqlatency = 1670 
max_icnt2sh_latency = 1005 
averagemflatency = 334 
avg_icnt2mem_latency = 110 
avg_mrq_latency = 125 
avg_icnt2sh_latency = 19 
mrq_lat_table:103041 	97974 	50486 	70100 	127276 	267038 	405469 	423392 	212953 	29925 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2942969 	952585 	242914 	104945 	64334 	5227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	249279 	179974 	226085 	1621191 	1044811 	483714 	177163 	102586 	69607 	66529 	43550 	2444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1894919 	611211 	572319 	596327 	427901 	149271 	16094 	19507 	25425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	323 	127 	11 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       107       107       167       274       678       638       639       812       624       531        86        90       117        98        91        82 
dram[1]:       109       110       170       277       675       682       663       824       608       529        70        89       124       100        92        91 
dram[2]:       105       109       177       270       655       682       656       700       623       531        76        91       123       109        96        91 
dram[3]:       101       108       177       255       673       682       649       692       634       524        64        98        72       108        98        94 
dram[4]:       103       105       176       244       690       674       713       699       635       535        70        91        74       107       100        91 
dram[5]:       105       100       170       251       691       682       752       696       649       542        72        88        80       105       100        94 
dram[6]:       105       102       179       246       701       698       760       682       633       542        80        94        77       100       106        94 
dram[7]:       104       105       177       244       608       698       757       682       642       563        89        72        76       106       108        90 
dram[8]:       105       107       175       258       600       682       744       697       638       552        92        67        76       112       105        85 
dram[9]:       109       107       200       270       563       770       784       698       666       559        91        67        81       116       101        89 
dram[10]:       109       107       205       270       552       817       791       695       661       560       108        70        87       107        97        91 
dram[11]:       109       108       212       270       538       810       791       647       684       563        96        70        87       119       105        90 
dram[12]:       124       105       216       263       552       810       773       642       684       535        98        69        78       114       107       132 
dram[13]:       140       101       139       272       563       791       844       641       649       556       101        70        68       112       110       129 
dram[14]:       105        94       192       273       562       801       901       575       635       556        98        72        70       108        96       131 
dram[15]:       104       109       233       259       558       805       901       518       556       556        98        72        70        92       100       130 
dram[16]:       109       113       232       263       462       770       897       537       538       535        93        79        73        91        98       125 
dram[17]:        96       116       233       277       448       742       877       549       536       550        91        81        77        94        98       139 
dram[18]:        94       123       224       277       461       820       898       548       525       554        91        82        80        92        95       154 
dram[19]:        92       121       248       276       449       865       898       543       534       556        93        84        79       101        96       119 
dram[20]:        85       119       235       279       453       866       896       537       542       552       101        84        78       114       106       118 
dram[21]:        77       119       236       197       470       866       855       541       542       542       102        95        74       112       109       126 
dram[22]:        77       110       302       188       470       855       869       539       528       556       102       114        75       105        65       131 
dram[23]:        91        97       303       184       529       870       879       524       528       556       104       116        77       102        99       137 
dram[24]:        92        99       303       178       603       870       883       524       531       533       104       108        77        95       105       132 
dram[25]:        95       102       270       177       612       861       789       542       529       506       112       101       119       101       105       112 
dram[26]:        95        99       268       184       612       849       781       542       524       524       112       108       121       102        69       129 
dram[27]:        93       106       262       184       583       879       799       601       516       527       110       112       124        97        60       133 
dram[28]:        87        98       272       183       582       881       798       642       528       528       101       112       107        92        57       133 
dram[29]:        76        98       272       180       598       883       784       654       527       514        94       115       101        91        59       109 
dram[30]:        84        96       275       180       605       780       803       653       528       521        94        74        96        91        45       106 
dram[31]:        84        91       270       186       577       763       823       646       519       528        92        79        98        90        50       101 
maximum service time to same row:
dram[0]:     14112     13855     14131     14252     13831     13446     13746     14093     13968     13858     14792     15072     13991     14057     13794     13803 
dram[1]:     14158     14530     14115     14248     13819     13442     13457     14068     13955     13846     14887     14855     13987     14266     13923     13924 
dram[2]:     14284     14244     13984     14261     13810     13493     13449     14064     13940     13835     14943     14701     15778     14228     13913     13916 
dram[3]:     14261     14136     13976     14389     13778     13485     13442     14055     13925     13823     14907     14689     15657     14196     13903     13909 
dram[4]:     14224     14124     13971     14377     13770     13478     13434     14036     13915     13812     14783     14666     15798     14197     13893     13901 
dram[5]:     14208     14128     13963     14289     13763     13473     13430     14013     13932     13695     14458     14669     16099     14376     15389     13889 
dram[6]:     14238     14112     13959     14292     13755     13450     13517     14008     13927     13687     14561     14031     14028     14388     15505     13995 
dram[7]:     14209     14108     14117     14253     13750     13445     13509     13952     13775     13682     14451     14016     14025     14365     15544     13984 
dram[8]:     14224     14330     14831     14238     13631     13437     13501     13939     13763     13671     14421     13996     14001     14333     15168     13979 
dram[9]:     14157     14815     14730     14258     13623     13426     13497     13931     13755     13666     14409     13985     13989     14734     14300     13967 
dram[10]:     14144     14950     14714     14374     13616     13418     13911     13923     13750     13658     14807     13964     13952     15818     14329     14273 
dram[11]:     14120     14971     14606     14353     13610     13413     13885     13915     13744     13651     14755     14250     13916     15850     14280     14236 
dram[12]:     14100     14205     14398     14280     13604     13405     13866     13912     13843     13643     14701     14176     13897     15769     14192     14201 
dram[13]:     14067     14200     14350     14221     13718     13398     13850     14071     13831     13639     14678     14149     13881     15701     14170     14264 
dram[14]:     14551     14229     14330     14246     13710     13393     13779     14088     13826     13810     15124     14161     13867     15553     14350     14325 
dram[15]:     14543     14205     14301     14258     13703     13695     13775     14084     13818     13802     15057     14523     14069     15602     14338     14358 
dram[16]:     14559     14115     14306     14244     13695     13687     13763     14068     13816     13795     15075     14839     14040     15533     14333     14305 
dram[17]:     14466     14079     14555     14173     14035     13679     13752     14509     13807     13787     15603     14882     14021     15514     14297     14285 
dram[18]:     14435     14084     14467     14051     14004     13671     13747     14469     13799     13774     15369     14882     13980     15647     14194     14272 
dram[19]:     14463     14049     14406     14027     13996     13612     13928     13554     13506     13766     15237     14717     13980     16783     14181     13933 
dram[20]:     14465     14044     14233     14015     13610     13604     13904     13546     13501     13755     14390     14567     14169     16135     14152     13925 
dram[21]:     14498     14416     14225     14004     13603     13598     13883     13541     13493     13747     14382     14586     14145     16176     13939     13920 
dram[22]:     14469     14393     14196     14313     13596     13591     13738     13533     13485     13740     14365     14499     14104     16275     13904     13903 
dram[23]:     13802     14475     14188     14341     13586     13588     13730     13526     13481     13754     14348     14643     14087     16437     13859     13895 
dram[24]:     13786     14590     14149     14325     13581     13667     13723     13525     13608     13746     14336     15012     14221     15144     13855     13888 
dram[25]:     13768     14739     14143     14316     13578     13662     13715     13614     13600     13738     14360     14987     14209     15124     13848     13881 
dram[26]:     13756     14437     14141     14238     13570     13651     13710     13606     13592     13731     14575     14827     14220     14995     13854     13872 
dram[27]:     13742     14384     14117     14228     13562     13646     13706     13598     13582     13734     14474     14882     14193     15036     13848     13862 
dram[28]:     13739     14200     14123     14346     13554     13643     13711     13596     13751     14084     14469     15216     14181     15103     13839     13818 
dram[29]:     13888     14180     14099     14401     13466     13759     13703     13915     13778     14069     14513     15488     14140     14055     13834     13812 
dram[30]:     13872     14166     14316     14178     13461     13754     13691     13907     13876     14043     15275     15288     14087     14025     13822     13803 
dram[31]:     13858     14120     14298     14139     13453     13746     13688     13900     13867     14028     15167     15136     14067     14003     13811     13798 
average row accesses per activate:
dram[0]:  8.768595  8.690411  8.140306  8.837016  9.798005  9.639151 10.055156 10.766067 10.941989 10.082228  9.255132  8.945868  8.734072  8.859944  8.389920  9.370150 
dram[1]:  8.330709  8.818436  8.806094  8.435013  9.994911  9.892944  9.802325 10.904145 10.790761  9.735218  9.124277  9.881620  9.338235  9.210526  8.350133  9.822430 
dram[2]:  8.541779  9.151163  8.850000  8.648501 10.136247  9.992647  9.947867 10.523809 11.894895  9.703046  8.845939  9.297935  8.629428  9.229651  9.612804  9.410714 
dram[3]:  8.720995  9.281525  8.994382  8.896358 10.069054  9.968215 10.045346 10.487500 12.171779 10.189333  8.863510  9.210526  9.187861  9.501501  9.563637  9.000000 
dram[4]:  9.178675  9.335312  9.019943  9.067988 10.010179 10.480819  9.985849 10.019002 11.095775 10.357723  8.572580  8.648352  8.940845  9.290322  9.086455 10.082540 
dram[5]:  9.074498  9.331344  8.985755  8.579088 10.061069 10.497422 10.224390 10.309583 11.078651 10.235294  8.456000  8.889831  9.542169  9.176811  9.684049 10.436482 
dram[6]:  8.763889 10.366014  9.622356  8.561498  9.526443 10.511628 10.078947  9.971631 11.978659 10.283784  8.284961  9.416167  9.294118  9.094556  9.464072  8.921569 
dram[7]:  8.462566  9.661586  9.339233  8.814404 10.112532 10.074074  9.985816 10.816538 10.905556 10.660167  8.699453  8.861972  8.770719  9.359882  9.308824  8.940678 
dram[8]:  8.895775  9.266082  9.342183 10.091483  9.434367 10.559586 10.208738 10.560302 10.575269 11.037464  8.726027  8.448925  8.761773  9.137931  8.449198  9.262391 
dram[9]:  8.528302  9.482142  9.461309  9.170940  9.168982 10.313131 10.000000 10.714286 10.281250 10.795455  8.751381  8.901408  9.402367  8.848314  8.198454  9.711657 
dram[10]:  8.112821  9.465672 10.182109  8.668478  9.201389 10.036855  9.841122  9.873536 10.486702 11.358209  9.272727  8.943662  9.265306  8.416667  9.135447  9.114943 
dram[11]:  8.166234  9.612122 10.006289  8.328947 10.165816  9.883495  9.389262 10.746154 11.223495 12.142406  9.448378  8.709945  9.028329  8.708791  9.458333  8.798343 
dram[12]:  8.678670  9.074286  8.752066  9.091429  9.617073 10.812169  9.957447  9.575964 10.449468 12.410423  9.439169  8.500000  8.905028  8.504000  8.566038  8.798343 
dram[13]:  8.704109  9.577040  8.428191  9.062500  9.974937 10.981133 10.352217  9.370536 10.387268 11.996856  8.946327  8.604904  9.749235  8.500000  9.129683  9.885093 
dram[14]:  8.622283  9.495522  9.000000  8.800000  9.360656 10.257576 10.220874  9.920000 11.058989 11.746914  8.706849  8.732044  9.281977  8.684783  9.213450  9.857585 
dram[15]:  8.445333  9.692073  8.786302  8.132993  9.084091 10.731579 10.287805  9.645308 11.322388 11.179941  9.586102  9.034286  9.319648  9.228986  9.634970  8.832402 
dram[16]:  8.816156  9.570571  8.347368  8.893855  9.529976 10.561039 11.633609  9.241151 10.430555 11.258161  9.671687  9.100000  9.286550  9.367647  9.623854  9.246334 
dram[17]:  8.621253  9.891304  8.601626  8.843407  9.050228 10.880000 11.584022  9.647466 10.288043 11.568389  8.866295  9.817902  9.726994  8.529570  9.008547  9.271386 
dram[18]:  8.685082  9.442771  8.713499  8.626017  8.892377 10.500000 11.559229  9.171053 10.728813 11.240356  8.870422 10.394822  9.987421  9.062857  9.112069  9.847352 
dram[19]:  8.569106 10.128617  9.082621  8.941011  8.662281 10.770449 10.921875  9.062635 11.046377 11.866044  8.331565 10.397394  9.810559  9.071428 10.204473  9.218658 
dram[20]:  9.101745 10.003155  8.571428  8.883333  9.117117 10.009804 11.341463  9.656682 11.450451 11.361194  8.676712 10.118211 10.192926  9.513433  9.916149  9.140804 
dram[21]:  9.176811  9.758514  9.404130  9.204023  9.418224 10.994653 11.486263  9.679724 11.473054 11.911950  8.879213 10.383607  9.784616  9.208695  9.356083  9.578313 
dram[22]:  9.149426  9.314540 10.128205  8.739011  9.516356 11.018867 11.336957  9.225383 11.596970 11.332335  9.106322 10.146965  9.517964  8.822222  9.665653  9.689970 
dram[23]:  8.662126  9.404762 10.310679  9.210982  9.609929 10.476804 10.542713  9.316483 11.613293 11.663609  8.544716 10.349673  9.572289  9.632219  9.742332  9.089337 
dram[24]:  8.328084  8.938202 10.066246  8.730027  9.247727 10.529563 10.511278  9.813519 11.302670 11.456193  9.269006 10.494984  9.564565 10.096154 10.047468  8.794444 
dram[25]:  9.008523  7.947369  9.424333  9.169540  9.064445 10.854112 10.301471  9.321507  9.958224 11.702454  9.236152  9.218658  9.359882 10.105769  9.709480  8.926967 
dram[26]:  9.102564  7.858561  8.703804  8.958100  9.185520 11.108992 10.223301 10.149758 10.275401 11.575758  8.681318  9.491018  9.779141  9.301775  9.451807  8.994350 
dram[27]:  8.587601  8.162371  9.288630  8.808865  9.320455 10.580311 10.115108  9.645977 10.356757 11.049133  8.805014  9.587349  9.380531  9.231671  9.576220  8.721312 
dram[28]:  8.570652  8.136247  8.797260  8.002525  9.417431 11.164384 10.021583 10.145631 10.137567 11.063583  8.770719  9.522658  8.798882  9.657493  9.337278  8.699724 
dram[29]:  9.002866  7.935484  8.621984  8.774105  9.244344 10.749340 10.000000 10.177615  9.789203 11.230088  8.640326  9.551516  8.643052  9.224490  8.695055  8.087403 
dram[30]:  9.172414  7.974937  7.772616  8.716621  9.903148 11.086720 10.627848 10.559494  9.555000 11.801858  8.615804  9.106017  8.755555  8.774373  8.943343  8.622951 
dram[31]:  8.302083  8.115682  9.000000  8.236979  9.605634 10.429306 10.422886  9.661290  9.852714 12.169329  8.276316  9.408284  9.195907  8.501348  9.074713  8.835654 
average row locality = 1788066/186823 = 9.570910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        58        56        53        51        61        71        63        68        71        51        45        38        47        51        63        49 
dram[1]:        58        43        38        51        72        67        77        71        71        53        43        53        55        50        67        47 
dram[2]:        48        49        44        46        78        73        71        73        62        66        37        49        52        44        49        57 
dram[3]:        34        59        47        39        59        76        73        68        54        75        46        49        66        39        49        65 
dram[4]:        57        55        46        49        51        85        78        61        52        64        36        48        56        57        54        47 
dram[5]:        55        32        39        57        62        67        57        55        63        57        46        67        56        68        51        60 
dram[6]:        49        38        54        52        81        55        68        82        53        58        52        58        50        60        43        57 
dram[7]:        47        52        53        34        72        67        71        59        52        72        62        55        64        49        46        48 
dram[8]:        47        56        55        41        72        70        68        66        57        54        64        52        54        58        50        40 
dram[9]:        61        53        56        55        76        70        60        65        72        53        60        52        55        60        63        50 
dram[10]:        62        38        49        49        87        66        66        83        79        47        52        54        57        43        49        55 
dram[11]:        47        49        59        47        83        77        61        76        57        68        57        39        54        37        43        49 
dram[12]:        41        41        65        48        58        87        78        83        51        73        51        49        65        53        50        59 
dram[13]:        64        43        62        58        63        84        65        72        54        54        43        53        48        43        49        50 
dram[14]:        50        33        44        42        89        59        73        75        76        51        57        51        50        55        48        57 
dram[15]:        49        31        67        51        83        70        73        79        57        46        55        49        52        53        39        50 
dram[16]:        41        46        55        36        72        64        71        63        50        50        62        63        57        46        46        45 
dram[17]:        55        48        51        61        69        75        60        63        66        42        56        49        41        42        59        48 
dram[18]:        49        31        40        51        75        66        60        62        83        45        55        58        45        53        57        58 
dram[19]:        47        23        49        46        78        75        64        84        69        57        48        46        47        43        57        56 
dram[20]:        26        45        48        45        74        79        62        63        54        71        57        41        47        51        50        69 
dram[21]:        43        42        53        43        56        91        86        61        47        52        54        34        50        52        38        57 
dram[22]:        55        25        35        57        72        76        60        61        53        44        46        43        36        50        56        61 
dram[23]:        54        33        35        47        80        59        67        84        61        50        42        43        46        56        54        62 
dram[24]:        42        54        52        42        75        77        72        75        47        40        54        34        49        37        43        59 
dram[25]:        45        49        46        49        71        72        85        79        53        51        43        55        50        34        57        51 
dram[26]:        59        45        44        65        74        78        76        64        72        45        35        45        35        35        46        52 
dram[27]:        58        34        37        52        87        73        69        77        75        51        42        57        39        59        49        66 
dram[28]:        35        39        62        46        84        80        57        61        63        58        55        46        55        38        60        53 
dram[29]:        21        52        59        45        67        86        78        55        47        69        53        40        60        47        61        46 
dram[30]:        57        42        51        71        67        88        81        66        63        44        37        39        43        48        54        47 
dram[31]:        62        45        38        56        77        64        66        67        57        45        44        53        45        57        55        63 
total dram reads = 28664
bank skew: 91/21 = 4.33
chip skew: 961/830 = 1.16
number of total write accesses:
dram[0]:      7184      7152      7135      7254      8786      9107      9296      9337      8733      8526      7072      6976      7079      7121      7094      7086 
dram[1]:      7036      7120      7152      7025      8739      9004      9350      9367      8780      8501      7102      7172      7204      7086      7056      7113 
dram[2]:      7021      7092      7169      7046      8717      9099      9428      9352      8914      8627      7133      7100      7016      7163      7110      6952 
dram[3]:      7052      7107      7186      7148      8848      9202      9508      9432      8861      8547      7167      7007      6977      7154      7082      6935 
dram[4]:      7188      7080      7151      7261      8862      9183      9392      9400      8748      8518      7203      6913      7071      7070      7016      7126 
dram[5]:      7115      7099      7130      7117      8761      9002      9304      9359      8775      8548      7050      7046      7166      7039      7140      7254 
dram[6]:      6980      7167      7171      7067      8687      9077      9425      9322      8796      8550      7074      7130      7114      7137      7145      7029 
dram[7]:      6908      7099      7090      7085      8805      9164      9492      9419      8842      8604      7161      7007      7010      7147      7141      6993 
dram[8]:      7105      7092      7120      7251      8880      9181      9436      9445      8782      8573      7120      6890      6984      7116      7047      7091 
dram[9]:      7170      7150      7183      7226      8779      9102      9338      9347      8750      8483      6974      7081      7170      6995      7102      7159 
dram[10]:      7041      7152      7188      7051      8758      9015      9352      9303      8679      8534      7092      7214      7172      7082      7158      7112 
dram[11]:      6910      7147      7113      6993      8862      9079      9410      9329      8827      8600      7212      7096      7104      7249      7185      7057 
dram[12]:      7036      7070      7029      7170      8836      9147      9486      9471      8852      8537      7155      6984      6983      7158      7077      6991 
dram[13]:      7189      7111      7111      7240      8924      9099      9327      9310      8761      8584      7035      7012      7134      7009      7059      7180 
dram[14]:      7102      7212      7246      7065      8860      8995      9288      9329      8678      8484      7035      7155      7232      7140      7088      7187 
dram[15]:      7008      7223      7152      6976      8790      9058      9390      9326      8539      8501      7126      7160      7167      7175      7135      7056 
dram[16]:      7069      7102      7021      7145      8853      9091      9463      9381      8513      8583      7231      7095      6992      7181      7069      6934 
dram[17]:      7137      7104      7120      7283      8957      9160      9421      9429      8447      8581      7062      7018      7120      7026      6987      7004 
dram[18]:      7118      7107      7175      7138      8844      9057      9313      9345      8319      8401      6954      7203      7172      7042      7060      7140 
dram[19]:      7081      7215      7179      7079      8709      9059      9367      9217      8506      8499      6962      7231      7156      7136      7229      7079 
dram[20]:      6976      7104      7059      7117      8992      9045      9361      9362      8636      8524      7167      7160      7069      7211      7143      6977 
dram[21]:      7158      6982      7092      7229      9126      9154      9307      9538      8604      8558      7084      7065      7102      7065      6953      7089 
dram[22]:      7187      7072      7122      7192      9155      9128      9284      9436      8515      8466      7023      7125      7174      6986      7051      7192 
dram[23]:      7159      7240      7274      7144      8977      9027      9337      9366      8539      8505      6956      7188      7181      7035      7124      7104 
dram[24]:      7047      7116      7118      7008      9016      9069      9328      9296      8610      8493      7157      7119      7178      7175      7183      7082 
dram[25]:      7083      6970      7048      7192      9150      9107      9344      9469      8636      8556      7169      7048      7074      7103      7037      7090 
dram[26]:      7209      7050      7101      7237      9141      9098      9408      9485      8570      8586      6965      7119      7205      6933      6964      7145 
dram[27]:      7173      7177      7262      7169      9147      9080      9361      9318      8415      8512      7001      7144      7185      6929      6983      7174 
dram[28]:      7067      7167      7183      7030      9095      9046      9290      9238      8626      8486      7104      7108      7090      7180      7155      7118 
dram[29]:      7112      7034      7063      7171      9075      9022      9369      9411      8606      8460      7187      7125      7130      7202      7033      7012 
dram[30]:      7174      7055      7009      7200      9191      9050      9385      9410      8639      8596      7059      7139      7106      6946      6964      7085 
dram[31]:      7163      7054      7230      7157      9209      9106      9341      9409      8479      8493      6977      7148      7121      6950      6931      7111 
total dram writes = 3999108
bank skew: 9538/6890 = 1.38
chip skew: 125216/124388 = 1.01
average mf latency per bank:
dram[0]:        613       606       337       289       280       284       294       289       299       297       321       340       339       317       341       330
dram[1]:        637       611       356       289       295       274       303       279       302       284       338       310       346       308       357       308
dram[2]:        697       604       377       307       317       278       329       281       325       285       371       319       390       316       387       323
dram[3]:        686       599       375       314       327       285       337       285       342       290       387       335       402       328       404       334
dram[4]:        627       610       362       289       305       274       317       273       326       276       354       319       382       311       381       300
dram[5]:        652       545       381       288       318       275       327       275       343       272       378       309       387       305       396       288
dram[6]:        642       591       344       311       295       285       293       293       304       290       339       324       347       311       350       310
dram[7]:        684       683       376       322       320       293       315       305       332       303       372       346       385       334       378       331
dram[8]:        723       621       392       308       345       289       343       300       358       304       395       352       415       326       403       330
dram[9]:        630       639       336       321       303       301       310       316       318       321       349       363       342       349       342       340
dram[10]:        661       624       341       320       317       294       315       299       322       310       346       345       345       336       343       329
dram[11]:        734       601       357       316       324       290       325       294       329       308       343       337       369       324       359       318
dram[12]:        721       627       348       317       312       294       314       293       322       316       337       346       365       333       356       332
dram[13]:        682       612       340       301       305       292       301       296       310       307       338       341       340       334       348       316
dram[14]:        672       587       331       310       305       288       298       294       313       306       350       331       336       327       355       308
dram[15]:        676       612       326       326       303       289       291       300       306       304       343       336       331       337       348       325
dram[16]:        669       581       334       306       314       284       290       297       309       298       344       344       344       335       354       329
dram[17]:        617       611       317       322       292       296       274       311       292       318       327       373       322       365       333       346
dram[18]:        597       621       303       322       283       292       270       314       286       319       320       360       301       371       313       335
dram[19]:        625       621       300       331       275       298       267       336       272       316       309       371       291       399       294       352
dram[20]:        660       666       353       334       308       309       283       335       299       331       337       370       330       404       343       359
dram[21]:        685       646       383       357       343       320       312       340       333       345       373       401       356       412       392       363
dram[22]:        667       619       336       338       301       305       286       339       306       332       346       376       318       403       351       338
dram[23]:        661       664       335       383       309       320       285       374       306       350       349       394       327       438       352       363
dram[24]:        598       621       294       359       269       302       269       339       269       324       303       372       285       400       289       357
dram[25]:        660       657       311       361       279       308       291       342       283       325       314       399       305       419       315       385
dram[26]:        655       595       336       336       295       295       307       323       311       299       353       356       324       389       354       356
dram[27]:        600       572       294       330       275       280       283       316       290       299       320       334       300       378       326       339
dram[28]:        587       602       285       348       276       289       279       331       275       311       308       348       296       389       308       347
dram[29]:        657       591       306       335       288       286       289       315       292       307       324       339       319       367       340       350
dram[30]:        655       530       325       304       296       267       299       288       314       281       353       305       345       340       366       322
dram[31]:        608       515       309       303       294       262       298       281       314       283       351       303       332       335       347       317
maximum mf latency per bank:
dram[0]:       4370      3549      4046      3411      3635      3286      3131      3129      3808      4225      4123      4792      3990      3993      4249      3795
dram[1]:       5228      4591      4342      3218      3820      2983      3449      2844      4104      3899      4405      4430      4199      3861      4572      3478
dram[2]:       4400      3042      4374      3493      3802      2960      3554      2652      4290      3878      4401      4380      4368      3887      4591      3249
dram[3]:       3949      4365      4004      3963      3533      3457      3270      2985      3898      4396      4046      4868      4225      4457      4148      3635
dram[4]:       5198      4155      4397      3666      4055      3271      3624      2637      4387      2914      4433      4444      4607      4220      4600      3409
dram[5]:       5056      3674      4830      3353      4476      2900      4033      2739      4959      2508      4890      3835      5105      3903      4876      3013
dram[6]:       4618      4082      4825      3544      4091      3187      3777      2867      3645      2768      4830      4095      5012      4136      4852      3254
dram[7]:       4412      3738      4862      3628      4181      3092      3740      2821      3725      2925      4927      4027      5040      4040      3654      3133
dram[8]:       4959      4382      4797      3880      3943      4574      4883      3045      3482      3116      4197      4283      4961      4339      3419      3715
dram[9]:       3667      5001      3038      4290      3596      5001      4410      4202      3129      3463      4026      5180      4402      4752      3015      4183
dram[10]:       4034      4611      3341      4037      3789      4713      4639      3974      3691      4808      4320      4919      4662      4500      3219      3971
dram[11]:       4657      4126      3574      3711      3948      4283      4859      3457      3785      4353      4529      4597      4983      3985      4397      3641
dram[12]:       4698      3993      3139      3917      3683      4295      4413      3544      3384      4356      4051      4865      4600      3967      4067      4100
dram[13]:       4291      3708      3407      3696      3838      3981      4808      3162      3764      4000      4764      4685      4208      3652      4273      3918
dram[14]:       4529      3725      3647      3581      4835      3938      5126      3099      4068      3905      5129      4532      4548      3582      4542      3894
dram[15]:       4543      4401      3566      3690      4859      4132      5055      3179      4112      4064      5022      4729      4565      3736      4519      3994
dram[16]:       5647      3741      4125      3735      4875      3917      5077      3026      4098      3870      4936      4760      4473      3421      4159      3822
dram[17]:       3555      4383      3750      3619      4444      3962      3314      3421      3607      4192      4330      5243      3901      3848      3724      4317
dram[18]:       3788      4174      4416      3967      3969      4539      2943      4364      2865      4576      3255      5449      3270      4405      3441      4899
dram[19]:       3443      4968      3883      4683      3436      4775      2551      4642      2597      5268      2801      5230      2813      5087      3008      5238
dram[20]:       2928      4625      4402      4076      2696      4504      2864      4310      2960      4542      3365      5091      2880      4654      3353      4774
dram[21]:       3545      4756      4179      4289      2610      4850      2669      4737      2833      4486      3236      5005      2657      4894      3292      4875
dram[22]:       4012      5041      4708      3709      3029      4244      2949      4780      3565      4228      3611      4198      2777      4324      3687      4179
dram[23]:       3209      5362      4317      4575      2842      4516      2742      5004      3381      4671      3432      4575      2530      5361      3477      4556
dram[24]:       3244      5207      3926      4904      2698      4671      2555      4952      3169      4804      3217      4648      2423      5285      3251      4629
dram[25]:       2960      5309      3675      5044      2539      4846      2451      5065      2894      5013      2923      4726      2331      5423      2987      4705
dram[26]:       3588      5259      4280      4738      3031      3934      2960      5087      3427      4365      3527      4708      2838      5437      3537      4525
dram[27]:       3697      5249      2900      4832      3003      4051      2905      5100      3879      4698      3407      4759      3482      5458      3418      4576
dram[28]:       3958      5351      2764      4460      2846      4127      2420      5133      3595      5239      3218      4786      3464      5495      3232      4718
dram[29]:       3417      5365      2954      4324      2918      4510      2570      5089      3889      5011      2558      4719      3710      5379      3433      4778
dram[30]:       4685      4775      3658      3671      3610      3677      3224      4163      4712      4177      3360      4080      4427      4460      4221      4179
dram[31]:       4019      4109      3605      4041      3507      3808      3298      4213      4494      4242      4977      4147      4249      4427      3441      4280
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60457 n_act=5974 n_pre=5958 n_ref_event=0 n_req=55818 n_rd=896 n_rd_L2_A=0 n_write=0 n_wr_bk=124938 bw_util=0.6683
n_activity=149437 dram_eff=0.8421
bk0: 58a 132634i bk1: 56a 133404i bk2: 53a 133988i bk3: 51a 136205i bk4: 61a 130912i bk5: 71a 127819i bk6: 63a 125821i bk7: 68a 126095i bk8: 71a 127856i bk9: 51a 127736i bk10: 45a 134177i bk11: 38a 133794i bk12: 47a 133398i bk13: 51a 132059i bk14: 63a 131582i bk15: 49a 132584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892974
Row_Buffer_Locality_read = 0.677455
Row_Buffer_Locality_write = 0.896490
Bank_Level_Parallism = 6.679659
Bank_Level_Parallism_Col = 6.100365
Bank_Level_Parallism_Ready = 4.451961
write_to_read_ratio_blp_rw_average = 0.978890
GrpLevelPara = 3.224339 

BW Util details:
bwutil = 0.668331 
total_CMD = 188281 
util_bw = 125834 
Wasted_Col = 15388 
Wasted_Row = 3733 
Idle = 43326 

BW Util Bottlenecks: 
RCDc_limit = 2314 
RCDWRc_limit = 7139 
WTRc_limit = 1906 
RTWc_limit = 4111 
CCDLc_limit = 10519 
rwq = 0 
CCDLc_limit_alone = 10149 
WTRc_limit_alone = 1720 
RTWc_limit_alone = 3927 

Commands details: 
total_CMD = 188281 
n_nop = 60457 
Read = 896 
Write = 0 
L2_Alloc = 0 
L2_WB = 124938 
n_act = 5974 
n_pre = 5958 
n_ref = 0 
n_req = 55818 
total_req = 125834 

Dual Bus Interface Util: 
issued_total_row = 11932 
issued_total_col = 125834 
Row_Bus_Util =  0.063373 
CoL_Bus_Util = 0.668331 
Either_Row_CoL_Bus_Util = 0.678900 
Issued_on_Two_Bus_Simul_Util = 0.052804 
issued_two_Eff = 0.077779 
queue_avg = 27.358734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3587
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60589 n_act=5901 n_pre=5885 n_ref_event=0 n_req=55821 n_rd=916 n_rd_L2_A=0 n_write=0 n_wr_bk=124807 bw_util=0.6677
n_activity=149029 dram_eff=0.8436
bk0: 58a 133244i bk1: 43a 132196i bk2: 38a 133721i bk3: 51a 135940i bk4: 72a 129822i bk5: 67a 128993i bk6: 77a 124189i bk7: 71a 125421i bk8: 71a 127643i bk9: 53a 127470i bk10: 43a 135084i bk11: 53a 135575i bk12: 55a 134387i bk13: 50a 135170i bk14: 67a 132086i bk15: 47a 132906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894287
Row_Buffer_Locality_read = 0.697598
Row_Buffer_Locality_write = 0.897569
Bank_Level_Parallism = 6.675364
Bank_Level_Parallism_Col = 6.097528
Bank_Level_Parallism_Ready = 4.431878
write_to_read_ratio_blp_rw_average = 0.979754
GrpLevelPara = 3.216128 

BW Util details:
bwutil = 0.667741 
total_CMD = 188281 
util_bw = 125723 
Wasted_Col = 15026 
Wasted_Row = 3733 
Idle = 43799 

BW Util Bottlenecks: 
RCDc_limit = 2226 
RCDWRc_limit = 6963 
WTRc_limit = 1900 
RTWc_limit = 4233 
CCDLc_limit = 10737 
rwq = 0 
CCDLc_limit_alone = 10362 
WTRc_limit_alone = 1702 
RTWc_limit_alone = 4056 

Commands details: 
total_CMD = 188281 
n_nop = 60589 
Read = 916 
Write = 0 
L2_Alloc = 0 
L2_WB = 124807 
n_act = 5901 
n_pre = 5885 
n_ref = 0 
n_req = 55821 
total_req = 125723 

Dual Bus Interface Util: 
issued_total_row = 11786 
issued_total_col = 125723 
Row_Bus_Util =  0.062598 
CoL_Bus_Util = 0.667741 
Either_Row_CoL_Bus_Util = 0.678199 
Issued_on_Two_Bus_Simul_Util = 0.052140 
issued_two_Eff = 0.076880 
queue_avg = 27.241840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2418
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60517 n_act=5858 n_pre=5842 n_ref_event=0 n_req=55845 n_rd=898 n_rd_L2_A=0 n_write=0 n_wr_bk=124939 bw_util=0.6683
n_activity=149586 dram_eff=0.8412
bk0: 48a 131604i bk1: 49a 132030i bk2: 44a 135127i bk3: 46a 134803i bk4: 78a 129573i bk5: 73a 127143i bk6: 71a 124087i bk7: 73a 124572i bk8: 62a 127759i bk9: 66a 126572i bk10: 37a 133902i bk11: 49a 132612i bk12: 52a 132983i bk13: 44a 132069i bk14: 49a 133466i bk15: 57a 134518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895103
Row_Buffer_Locality_read = 0.695991
Row_Buffer_Locality_write = 0.898357
Bank_Level_Parallism = 6.755265
Bank_Level_Parallism_Col = 6.183129
Bank_Level_Parallism_Ready = 4.505471
write_to_read_ratio_blp_rw_average = 0.979280
GrpLevelPara = 3.229763 

BW Util details:
bwutil = 0.668347 
total_CMD = 188281 
util_bw = 125837 
Wasted_Col = 14981 
Wasted_Row = 3591 
Idle = 43872 

BW Util Bottlenecks: 
RCDc_limit = 2130 
RCDWRc_limit = 6854 
WTRc_limit = 1899 
RTWc_limit = 3554 
CCDLc_limit = 10471 
rwq = 0 
CCDLc_limit_alone = 10142 
WTRc_limit_alone = 1719 
RTWc_limit_alone = 3405 

Commands details: 
total_CMD = 188281 
n_nop = 60517 
Read = 898 
Write = 0 
L2_Alloc = 0 
L2_WB = 124939 
n_act = 5858 
n_pre = 5842 
n_ref = 0 
n_req = 55845 
total_req = 125837 

Dual Bus Interface Util: 
issued_total_row = 11700 
issued_total_col = 125837 
Row_Bus_Util =  0.062141 
CoL_Bus_Util = 0.668347 
Either_Row_CoL_Bus_Util = 0.678581 
Issued_on_Two_Bus_Simul_Util = 0.051906 
issued_two_Eff = 0.076493 
queue_avg = 28.175360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1754
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60298 n_act=5798 n_pre=5782 n_ref_event=0 n_req=55906 n_rd=898 n_rd_L2_A=0 n_write=0 n_wr_bk=125213 bw_util=0.6698
n_activity=149484 dram_eff=0.8436
bk0: 34a 133146i bk1: 59a 132627i bk2: 47a 132362i bk3: 39a 136227i bk4: 59a 130169i bk5: 76a 128764i bk6: 73a 123600i bk7: 68a 122113i bk8: 54a 128440i bk9: 75a 126087i bk10: 46a 132254i bk11: 49a 133777i bk12: 66a 133774i bk13: 39a 131800i bk14: 49a 132271i bk15: 65a 135737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896290
Row_Buffer_Locality_read = 0.711581
Row_Buffer_Locality_write = 0.899306
Bank_Level_Parallism = 6.743656
Bank_Level_Parallism_Col = 6.176954
Bank_Level_Parallism_Ready = 4.483954
write_to_read_ratio_blp_rw_average = 0.979738
GrpLevelPara = 3.215357 

BW Util details:
bwutil = 0.669802 
total_CMD = 188281 
util_bw = 126111 
Wasted_Col = 14914 
Wasted_Row = 3593 
Idle = 43663 

BW Util Bottlenecks: 
RCDc_limit = 2064 
RCDWRc_limit = 6780 
WTRc_limit = 2170 
RTWc_limit = 3680 
CCDLc_limit = 10516 
rwq = 0 
CCDLc_limit_alone = 10142 
WTRc_limit_alone = 1936 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 188281 
n_nop = 60298 
Read = 898 
Write = 0 
L2_Alloc = 0 
L2_WB = 125213 
n_act = 5798 
n_pre = 5782 
n_ref = 0 
n_req = 55906 
total_req = 126111 

Dual Bus Interface Util: 
issued_total_row = 11580 
issued_total_col = 126111 
Row_Bus_Util =  0.061504 
CoL_Bus_Util = 0.669802 
Either_Row_CoL_Bus_Util = 0.679745 
Issued_on_Two_Bus_Simul_Util = 0.051561 
issued_two_Eff = 0.075854 
queue_avg = 28.060648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0606
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60289 n_act=5835 n_pre=5819 n_ref_event=0 n_req=55951 n_rd=896 n_rd_L2_A=0 n_write=0 n_wr_bk=125182 bw_util=0.6696
n_activity=149553 dram_eff=0.843
bk0: 57a 134287i bk1: 55a 133895i bk2: 46a 136491i bk3: 49a 136051i bk4: 51a 131375i bk5: 85a 127614i bk6: 78a 123433i bk7: 61a 121358i bk8: 52a 127205i bk9: 64a 126483i bk10: 36a 131753i bk11: 48a 132363i bk12: 56a 133193i bk13: 57a 132188i bk14: 54a 135346i bk15: 47a 136355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895712
Row_Buffer_Locality_read = 0.691964
Row_Buffer_Locality_write = 0.899028
Bank_Level_Parallism = 6.693168
Bank_Level_Parallism_Col = 6.130619
Bank_Level_Parallism_Ready = 4.454338
write_to_read_ratio_blp_rw_average = 0.979007
GrpLevelPara = 3.195534 

BW Util details:
bwutil = 0.669627 
total_CMD = 188281 
util_bw = 126078 
Wasted_Col = 15049 
Wasted_Row = 3656 
Idle = 43498 

BW Util Bottlenecks: 
RCDc_limit = 2013 
RCDWRc_limit = 7007 
WTRc_limit = 2214 
RTWc_limit = 3482 
CCDLc_limit = 10824 
rwq = 0 
CCDLc_limit_alone = 10464 
WTRc_limit_alone = 1974 
RTWc_limit_alone = 3362 

Commands details: 
total_CMD = 188281 
n_nop = 60289 
Read = 896 
Write = 0 
L2_Alloc = 0 
L2_WB = 125182 
n_act = 5835 
n_pre = 5819 
n_ref = 0 
n_req = 55951 
total_req = 126078 

Dual Bus Interface Util: 
issued_total_row = 11654 
issued_total_col = 126078 
Row_Bus_Util =  0.061897 
CoL_Bus_Util = 0.669627 
Either_Row_CoL_Bus_Util = 0.679792 
Issued_on_Two_Bus_Simul_Util = 0.051731 
issued_two_Eff = 0.076099 
queue_avg = 27.566971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.567
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 1): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60564 n_act=5775 n_pre=5759 n_ref_event=0 n_req=55847 n_rd=892 n_rd_L2_A=0 n_write=0 n_wr_bk=124905 bw_util=0.6681
n_activity=149373 dram_eff=0.8422
bk0: 55a 136653i bk1: 32a 134148i bk2: 39a 135977i bk3: 57a 135590i bk4: 62a 130243i bk5: 67a 127248i bk6: 57a 125378i bk7: 55a 123013i bk8: 63a 128284i bk9: 57a 127139i bk10: 46a 133071i bk11: 67a 134010i bk12: 56a 135437i bk13: 68a 135341i bk14: 51a 135380i bk15: 60a 136731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896592
Row_Buffer_Locality_read = 0.693946
Row_Buffer_Locality_write = 0.899882
Bank_Level_Parallism = 6.597652
Bank_Level_Parallism_Col = 6.046371
Bank_Level_Parallism_Ready = 4.362473
write_to_read_ratio_blp_rw_average = 0.979271
GrpLevelPara = 3.176525 

BW Util details:
bwutil = 0.668134 
total_CMD = 188281 
util_bw = 125797 
Wasted_Col = 15036 
Wasted_Row = 3870 
Idle = 43578 

BW Util Bottlenecks: 
RCDc_limit = 2000 
RCDWRc_limit = 7152 
WTRc_limit = 2078 
RTWc_limit = 3802 
CCDLc_limit = 10727 
rwq = 0 
CCDLc_limit_alone = 10299 
WTRc_limit_alone = 1837 
RTWc_limit_alone = 3615 

Commands details: 
total_CMD = 188281 
n_nop = 60564 
Read = 892 
Write = 0 
L2_Alloc = 0 
L2_WB = 124905 
n_act = 5775 
n_pre = 5759 
n_ref = 0 
n_req = 55847 
total_req = 125797 

Dual Bus Interface Util: 
issued_total_row = 11534 
issued_total_col = 125797 
Row_Bus_Util =  0.061260 
CoL_Bus_Util = 0.668134 
Either_Row_CoL_Bus_Util = 0.678332 
Issued_on_Two_Bus_Simul_Util = 0.051062 
issued_two_Eff = 0.075276 
queue_avg = 27.462648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4626
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 2): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60548 n_act=5806 n_pre=5790 n_ref_event=0 n_req=55875 n_rd=910 n_rd_L2_A=0 n_write=0 n_wr_bk=124871 bw_util=0.668
n_activity=149607 dram_eff=0.8407
bk0: 49a 135656i bk1: 38a 134440i bk2: 54a 135191i bk3: 52a 135074i bk4: 81a 129630i bk5: 55a 126408i bk6: 68a 125068i bk7: 82a 121720i bk8: 53a 127549i bk9: 58a 125831i bk10: 52a 132801i bk11: 58a 134494i bk12: 50a 134822i bk13: 60a 132482i bk14: 43a 134293i bk15: 57a 134131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896089
Row_Buffer_Locality_read = 0.695604
Row_Buffer_Locality_write = 0.899409
Bank_Level_Parallism = 6.685259
Bank_Level_Parallism_Col = 6.138924
Bank_Level_Parallism_Ready = 4.460117
write_to_read_ratio_blp_rw_average = 0.978861
GrpLevelPara = 3.194962 

BW Util details:
bwutil = 0.668049 
total_CMD = 188281 
util_bw = 125781 
Wasted_Col = 15163 
Wasted_Row = 3969 
Idle = 43368 

BW Util Bottlenecks: 
RCDc_limit = 2123 
RCDWRc_limit = 7016 
WTRc_limit = 2186 
RTWc_limit = 3796 
CCDLc_limit = 10515 
rwq = 0 
CCDLc_limit_alone = 10174 
WTRc_limit_alone = 1982 
RTWc_limit_alone = 3659 

Commands details: 
total_CMD = 188281 
n_nop = 60548 
Read = 910 
Write = 0 
L2_Alloc = 0 
L2_WB = 124871 
n_act = 5806 
n_pre = 5790 
n_ref = 0 
n_req = 55875 
total_req = 125781 

Dual Bus Interface Util: 
issued_total_row = 11596 
issued_total_col = 125781 
Row_Bus_Util =  0.061589 
CoL_Bus_Util = 0.668049 
Either_Row_CoL_Bus_Util = 0.678417 
Issued_on_Two_Bus_Simul_Util = 0.051221 
issued_two_Eff = 0.075501 
queue_avg = 27.355947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3559
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 2): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60498 n_act=5843 n_pre=5827 n_ref_event=0 n_req=55887 n_rd=903 n_rd_L2_A=0 n_write=0 n_wr_bk=124967 bw_util=0.6685
n_activity=149351 dram_eff=0.8428
bk0: 47a 133889i bk1: 52a 132543i bk2: 53a 135154i bk3: 34a 136240i bk4: 72a 130662i bk5: 67a 126274i bk6: 71a 123158i bk7: 59a 123636i bk8: 52a 126228i bk9: 72a 126512i bk10: 62a 131821i bk11: 55a 132617i bk12: 64a 133192i bk13: 49a 131995i bk14: 46a 133428i bk15: 48a 134900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895450
Row_Buffer_Locality_read = 0.676633
Row_Buffer_Locality_write = 0.899043
Bank_Level_Parallism = 6.755019
Bank_Level_Parallism_Col = 6.200397
Bank_Level_Parallism_Ready = 4.498165
write_to_read_ratio_blp_rw_average = 0.979090
GrpLevelPara = 3.215798 

BW Util details:
bwutil = 0.668522 
total_CMD = 188281 
util_bw = 125870 
Wasted_Col = 14745 
Wasted_Row = 3890 
Idle = 43776 

BW Util Bottlenecks: 
RCDc_limit = 2156 
RCDWRc_limit = 6837 
WTRc_limit = 2301 
RTWc_limit = 3565 
CCDLc_limit = 10065 
rwq = 0 
CCDLc_limit_alone = 9716 
WTRc_limit_alone = 2099 
RTWc_limit_alone = 3418 

Commands details: 
total_CMD = 188281 
n_nop = 60498 
Read = 903 
Write = 0 
L2_Alloc = 0 
L2_WB = 124967 
n_act = 5843 
n_pre = 5827 
n_ref = 0 
n_req = 55887 
total_req = 125870 

Dual Bus Interface Util: 
issued_total_row = 11670 
issued_total_col = 125870 
Row_Bus_Util =  0.061982 
CoL_Bus_Util = 0.668522 
Either_Row_CoL_Bus_Util = 0.678682 
Issued_on_Two_Bus_Simul_Util = 0.051821 
issued_two_Eff = 0.076356 
queue_avg = 27.927073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9271
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 1): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60310 n_act=5850 n_pre=5834 n_ref_event=0 n_req=55903 n_rd=904 n_rd_L2_A=0 n_write=0 n_wr_bk=125113 bw_util=0.6693
n_activity=149351 dram_eff=0.8438
bk0: 47a 132198i bk1: 56a 133077i bk2: 55a 136328i bk3: 41a 136138i bk4: 72a 128507i bk5: 70a 126057i bk6: 68a 121804i bk7: 66a 119797i bk8: 57a 124358i bk9: 54a 123388i bk10: 64a 130530i bk11: 52a 130230i bk12: 54a 132940i bk13: 58a 130873i bk14: 50a 132110i bk15: 40a 134801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895354
Row_Buffer_Locality_read = 0.678097
Row_Buffer_Locality_write = 0.898925
Bank_Level_Parallism = 6.884917
Bank_Level_Parallism_Col = 6.319081
Bank_Level_Parallism_Ready = 4.607862
write_to_read_ratio_blp_rw_average = 0.978685
GrpLevelPara = 3.239065 

BW Util details:
bwutil = 0.669303 
total_CMD = 188281 
util_bw = 126017 
Wasted_Col = 14904 
Wasted_Row = 3636 
Idle = 43724 

BW Util Bottlenecks: 
RCDc_limit = 2224 
RCDWRc_limit = 6997 
WTRc_limit = 2110 
RTWc_limit = 3692 
CCDLc_limit = 10330 
rwq = 0 
CCDLc_limit_alone = 9998 
WTRc_limit_alone = 1919 
RTWc_limit_alone = 3551 

Commands details: 
total_CMD = 188281 
n_nop = 60310 
Read = 904 
Write = 0 
L2_Alloc = 0 
L2_WB = 125113 
n_act = 5850 
n_pre = 5834 
n_ref = 0 
n_req = 55903 
total_req = 126017 

Dual Bus Interface Util: 
issued_total_row = 11684 
issued_total_col = 126017 
Row_Bus_Util =  0.062056 
CoL_Bus_Util = 0.669303 
Either_Row_CoL_Bus_Util = 0.679681 
Issued_on_Two_Bus_Simul_Util = 0.051678 
issued_two_Eff = 0.076033 
queue_avg = 28.253685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2537
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60356 n_act=5896 n_pre=5880 n_ref_event=0 n_req=55954 n_rd=961 n_rd_L2_A=0 n_write=0 n_wr_bk=125009 bw_util=0.6691
n_activity=150219 dram_eff=0.8386
bk0: 61a 133463i bk1: 53a 134218i bk2: 56a 135216i bk3: 55a 135970i bk4: 76a 127970i bk5: 70a 127696i bk6: 60a 125220i bk7: 65a 122851i bk8: 72a 126774i bk9: 53a 127442i bk10: 60a 135079i bk11: 52a 133415i bk12: 55a 134700i bk13: 60a 133272i bk14: 63a 131465i bk15: 50a 134583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894628
Row_Buffer_Locality_read = 0.693028
Row_Buffer_Locality_write = 0.898151
Bank_Level_Parallism = 6.659630
Bank_Level_Parallism_Col = 6.095613
Bank_Level_Parallism_Ready = 4.453338
write_to_read_ratio_blp_rw_average = 0.977719
GrpLevelPara = 3.192082 

BW Util details:
bwutil = 0.669053 
total_CMD = 188281 
util_bw = 125970 
Wasted_Col = 15798 
Wasted_Row = 3753 
Idle = 42760 

BW Util Bottlenecks: 
RCDc_limit = 2347 
RCDWRc_limit = 6940 
WTRc_limit = 2112 
RTWc_limit = 3927 
CCDLc_limit = 11300 
rwq = 0 
CCDLc_limit_alone = 10956 
WTRc_limit_alone = 1906 
RTWc_limit_alone = 3789 

Commands details: 
total_CMD = 188281 
n_nop = 60356 
Read = 961 
Write = 0 
L2_Alloc = 0 
L2_WB = 125009 
n_act = 5896 
n_pre = 5880 
n_ref = 0 
n_req = 55954 
total_req = 125970 

Dual Bus Interface Util: 
issued_total_row = 11776 
issued_total_col = 125970 
Row_Bus_Util =  0.062545 
CoL_Bus_Util = 0.669053 
Either_Row_CoL_Bus_Util = 0.679437 
Issued_on_Two_Bus_Simul_Util = 0.052161 
issued_two_Eff = 0.076772 
queue_avg = 27.321041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.321
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60474 n_act=5917 n_pre=5901 n_ref_event=0 n_req=55936 n_rd=936 n_rd_L2_A=0 n_write=0 n_wr_bk=124903 bw_util=0.6684
n_activity=149617 dram_eff=0.8411
bk0: 62a 132074i bk1: 38a 132878i bk2: 49a 136011i bk3: 49a 134194i bk4: 87a 126954i bk5: 66a 126063i bk6: 66a 123636i bk7: 83a 122915i bk8: 79a 127017i bk9: 47a 127847i bk10: 52a 134871i bk11: 54a 133859i bk12: 57a 133567i bk13: 43a 133103i bk14: 49a 131487i bk15: 55a 133091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894218
Row_Buffer_Locality_read = 0.681624
Row_Buffer_Locality_write = 0.897836
Bank_Level_Parallism = 6.762032
Bank_Level_Parallism_Col = 6.187901
Bank_Level_Parallism_Ready = 4.513489
write_to_read_ratio_blp_rw_average = 0.979988
GrpLevelPara = 3.216004 

BW Util details:
bwutil = 0.668357 
total_CMD = 188281 
util_bw = 125839 
Wasted_Col = 15305 
Wasted_Row = 3615 
Idle = 43522 

BW Util Bottlenecks: 
RCDc_limit = 2319 
RCDWRc_limit = 7084 
WTRc_limit = 1829 
RTWc_limit = 3989 
CCDLc_limit = 10838 
rwq = 0 
CCDLc_limit_alone = 10484 
WTRc_limit_alone = 1655 
RTWc_limit_alone = 3809 

Commands details: 
total_CMD = 188281 
n_nop = 60474 
Read = 936 
Write = 0 
L2_Alloc = 0 
L2_WB = 124903 
n_act = 5917 
n_pre = 5901 
n_ref = 0 
n_req = 55936 
total_req = 125839 

Dual Bus Interface Util: 
issued_total_row = 11818 
issued_total_col = 125839 
Row_Bus_Util =  0.062768 
CoL_Bus_Util = 0.668357 
Either_Row_CoL_Bus_Util = 0.678810 
Issued_on_Two_Bus_Simul_Util = 0.052315 
issued_two_Eff = 0.077069 
queue_avg = 27.428158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4282
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60288 n_act=5835 n_pre=5819 n_ref_event=0 n_req=55938 n_rd=903 n_rd_L2_A=0 n_write=0 n_wr_bk=125173 bw_util=0.6696
n_activity=150077 dram_eff=0.8401
bk0: 47a 131840i bk1: 49a 131679i bk2: 59a 135906i bk3: 47a 134291i bk4: 83a 128269i bk5: 77a 128088i bk6: 61a 123668i bk7: 76a 122482i bk8: 57a 127591i bk9: 68a 130044i bk10: 57a 133713i bk11: 39a 131792i bk12: 54a 132133i bk13: 37a 131144i bk14: 43a 131728i bk15: 49a 132701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895688
Row_Buffer_Locality_read = 0.685493
Row_Buffer_Locality_write = 0.899137
Bank_Level_Parallism = 6.750901
Bank_Level_Parallism_Col = 6.196099
Bank_Level_Parallism_Ready = 4.540801
write_to_read_ratio_blp_rw_average = 0.978336
GrpLevelPara = 3.217947 

BW Util details:
bwutil = 0.669616 
total_CMD = 188281 
util_bw = 126076 
Wasted_Col = 15591 
Wasted_Row = 3701 
Idle = 42913 

BW Util Bottlenecks: 
RCDc_limit = 2204 
RCDWRc_limit = 7087 
WTRc_limit = 2185 
RTWc_limit = 3839 
CCDLc_limit = 10896 
rwq = 0 
CCDLc_limit_alone = 10468 
WTRc_limit_alone = 1911 
RTWc_limit_alone = 3685 

Commands details: 
total_CMD = 188281 
n_nop = 60288 
Read = 903 
Write = 0 
L2_Alloc = 0 
L2_WB = 125173 
n_act = 5835 
n_pre = 5819 
n_ref = 0 
n_req = 55938 
total_req = 126076 

Dual Bus Interface Util: 
issued_total_row = 11654 
issued_total_col = 126076 
Row_Bus_Util =  0.061897 
CoL_Bus_Util = 0.669616 
Either_Row_CoL_Bus_Util = 0.679798 
Issued_on_Two_Bus_Simul_Util = 0.051715 
issued_two_Eff = 0.076074 
queue_avg = 27.901764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9018
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 2): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60316 n_act=5932 n_pre=5916 n_ref_event=0 n_req=55938 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=124982 bw_util=0.6689
n_activity=149093 dram_eff=0.8447
bk0: 41a 134364i bk1: 41a 133587i bk2: 65a 134841i bk3: 48a 136363i bk4: 58a 129599i bk5: 87a 128410i bk6: 78a 126031i bk7: 83a 121933i bk8: 51a 125446i bk9: 73a 128134i bk10: 51a 132030i bk11: 49a 131013i bk12: 65a 130965i bk13: 53a 130606i bk14: 50a 131483i bk15: 59a 131619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893954
Row_Buffer_Locality_read = 0.692227
Row_Buffer_Locality_write = 0.897447
Bank_Level_Parallism = 6.797799
Bank_Level_Parallism_Col = 6.218670
Bank_Level_Parallism_Ready = 4.528348
write_to_read_ratio_blp_rw_average = 0.978357
GrpLevelPara = 3.224090 

BW Util details:
bwutil = 0.668862 
total_CMD = 188281 
util_bw = 125934 
Wasted_Col = 15045 
Wasted_Row = 3481 
Idle = 43821 

BW Util Bottlenecks: 
RCDc_limit = 2332 
RCDWRc_limit = 7101 
WTRc_limit = 2021 
RTWc_limit = 3809 
CCDLc_limit = 10549 
rwq = 0 
CCDLc_limit_alone = 10176 
WTRc_limit_alone = 1807 
RTWc_limit_alone = 3650 

Commands details: 
total_CMD = 188281 
n_nop = 60316 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 124982 
n_act = 5932 
n_pre = 5916 
n_ref = 0 
n_req = 55938 
total_req = 125934 

Dual Bus Interface Util: 
issued_total_row = 11848 
issued_total_col = 125934 
Row_Bus_Util =  0.062927 
CoL_Bus_Util = 0.668862 
Either_Row_CoL_Bus_Util = 0.679649 
Issued_on_Two_Bus_Simul_Util = 0.052140 
issued_two_Eff = 0.076716 
queue_avg = 27.549429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5494
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 1): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60373 n_act=5832 n_pre=5816 n_ref_event=0 n_req=55918 n_rd=905 n_rd_L2_A=0 n_write=0 n_wr_bk=125085 bw_util=0.6692
n_activity=149571 dram_eff=0.8423
bk0: 64a 133960i bk1: 43a 134915i bk2: 62a 136343i bk3: 58a 135908i bk4: 63a 130124i bk5: 84a 129484i bk6: 65a 126654i bk7: 72a 121856i bk8: 54a 127062i bk9: 54a 128103i bk10: 43a 132854i bk11: 53a 132599i bk12: 48a 133338i bk13: 43a 132234i bk14: 49a 134731i bk15: 50a 134034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895704
Row_Buffer_Locality_read = 0.686188
Row_Buffer_Locality_write = 0.899151
Bank_Level_Parallism = 6.650859
Bank_Level_Parallism_Col = 6.087787
Bank_Level_Parallism_Ready = 4.439098
write_to_read_ratio_blp_rw_average = 0.979579
GrpLevelPara = 3.191733 

BW Util details:
bwutil = 0.669159 
total_CMD = 188281 
util_bw = 125990 
Wasted_Col = 15424 
Wasted_Row = 3562 
Idle = 43305 

BW Util Bottlenecks: 
RCDc_limit = 2164 
RCDWRc_limit = 7017 
WTRc_limit = 2120 
RTWc_limit = 3720 
CCDLc_limit = 11187 
rwq = 0 
CCDLc_limit_alone = 10814 
WTRc_limit_alone = 1870 
RTWc_limit_alone = 3597 

Commands details: 
total_CMD = 188281 
n_nop = 60373 
Read = 905 
Write = 0 
L2_Alloc = 0 
L2_WB = 125085 
n_act = 5832 
n_pre = 5816 
n_ref = 0 
n_req = 55918 
total_req = 125990 

Dual Bus Interface Util: 
issued_total_row = 11648 
issued_total_col = 125990 
Row_Bus_Util =  0.061865 
CoL_Bus_Util = 0.669159 
Either_Row_CoL_Bus_Util = 0.679346 
Issued_on_Two_Bus_Simul_Util = 0.051678 
issued_two_Eff = 0.076070 
queue_avg = 27.142946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1429
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 1): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60354 n_act=5861 n_pre=5845 n_ref_event=0 n_req=56000 n_rd=910 n_rd_L2_A=0 n_write=0 n_wr_bk=125096 bw_util=0.6692
n_activity=149936 dram_eff=0.8404
bk0: 50a 134568i bk1: 33a 133744i bk2: 44a 134663i bk3: 42a 134802i bk4: 89a 128357i bk5: 59a 129459i bk6: 73a 128399i bk7: 75a 121918i bk8: 76a 129451i bk9: 51a 130345i bk10: 57a 134050i bk11: 51a 131808i bk12: 50a 133601i bk13: 55a 133091i bk14: 48a 134187i bk15: 57a 132868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895339
Row_Buffer_Locality_read = 0.684615
Row_Buffer_Locality_write = 0.898820
Bank_Level_Parallism = 6.650498
Bank_Level_Parallism_Col = 6.078550
Bank_Level_Parallism_Ready = 4.416909
write_to_read_ratio_blp_rw_average = 0.978871
GrpLevelPara = 3.187310 

BW Util details:
bwutil = 0.669244 
total_CMD = 188281 
util_bw = 126006 
Wasted_Col = 15275 
Wasted_Row = 3548 
Idle = 43452 

BW Util Bottlenecks: 
RCDc_limit = 2083 
RCDWRc_limit = 7005 
WTRc_limit = 2304 
RTWc_limit = 3276 
CCDLc_limit = 11152 
rwq = 0 
CCDLc_limit_alone = 10797 
WTRc_limit_alone = 2094 
RTWc_limit_alone = 3131 

Commands details: 
total_CMD = 188281 
n_nop = 60354 
Read = 910 
Write = 0 
L2_Alloc = 0 
L2_WB = 125096 
n_act = 5861 
n_pre = 5845 
n_ref = 0 
n_req = 56000 
total_req = 126006 

Dual Bus Interface Util: 
issued_total_row = 11706 
issued_total_col = 126006 
Row_Bus_Util =  0.062173 
CoL_Bus_Util = 0.669244 
Either_Row_CoL_Bus_Util = 0.679447 
Issued_on_Two_Bus_Simul_Util = 0.051970 
issued_two_Eff = 0.076489 
queue_avg = 27.262592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2626
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60628 n_act=5851 n_pre=5835 n_ref_event=0 n_req=55824 n_rd=904 n_rd_L2_A=0 n_write=0 n_wr_bk=124782 bw_util=0.6675
n_activity=150210 dram_eff=0.8367
bk0: 49a 133983i bk1: 31a 133211i bk2: 67a 133823i bk3: 51a 136428i bk4: 83a 128637i bk5: 70a 129792i bk6: 73a 128142i bk7: 79a 122987i bk8: 57a 131473i bk9: 46a 129725i bk10: 55a 135791i bk11: 49a 132521i bk12: 52a 133326i bk13: 53a 133314i bk14: 39a 135019i bk15: 50a 133301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895188
Row_Buffer_Locality_read = 0.688053
Row_Buffer_Locality_write = 0.898598
Bank_Level_Parallism = 6.585728
Bank_Level_Parallism_Col = 6.025839
Bank_Level_Parallism_Ready = 4.393162
write_to_read_ratio_blp_rw_average = 0.979600
GrpLevelPara = 3.182945 

BW Util details:
bwutil = 0.667545 
total_CMD = 188281 
util_bw = 125686 
Wasted_Col = 15783 
Wasted_Row = 3822 
Idle = 42990 

BW Util Bottlenecks: 
RCDc_limit = 2110 
RCDWRc_limit = 7220 
WTRc_limit = 2152 
RTWc_limit = 3412 
CCDLc_limit = 11219 
rwq = 0 
CCDLc_limit_alone = 10911 
WTRc_limit_alone = 1947 
RTWc_limit_alone = 3309 

Commands details: 
total_CMD = 188281 
n_nop = 60628 
Read = 904 
Write = 0 
L2_Alloc = 0 
L2_WB = 124782 
n_act = 5851 
n_pre = 5835 
n_ref = 0 
n_req = 55824 
total_req = 125686 

Dual Bus Interface Util: 
issued_total_row = 11686 
issued_total_col = 125686 
Row_Bus_Util =  0.062067 
CoL_Bus_Util = 0.667545 
Either_Row_CoL_Bus_Util = 0.677992 
Issued_on_Two_Bus_Simul_Util = 0.051620 
issued_two_Eff = 0.076136 
queue_avg = 27.136747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1367
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60798 n_act=5776 n_pre=5760 n_ref_event=0 n_req=55754 n_rd=867 n_rd_L2_A=0 n_write=0 n_wr_bk=124723 bw_util=0.667
n_activity=149114 dram_eff=0.8422
bk0: 41a 133111i bk1: 46a 134140i bk2: 55a 134831i bk3: 36a 136722i bk4: 72a 127214i bk5: 64a 127626i bk6: 71a 127906i bk7: 63a 121869i bk8: 50a 129019i bk9: 50a 128078i bk10: 62a 132448i bk11: 63a 132369i bk12: 57a 134336i bk13: 46a 132893i bk14: 46a 134656i bk15: 45a 133862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896402
Row_Buffer_Locality_read = 0.685121
Row_Buffer_Locality_write = 0.899739
Bank_Level_Parallism = 6.691782
Bank_Level_Parallism_Col = 6.146060
Bank_Level_Parallism_Ready = 4.469926
write_to_read_ratio_blp_rw_average = 0.980706
GrpLevelPara = 3.208853 

BW Util details:
bwutil = 0.667035 
total_CMD = 188281 
util_bw = 125590 
Wasted_Col = 14972 
Wasted_Row = 3969 
Idle = 43750 

BW Util Bottlenecks: 
RCDc_limit = 2037 
RCDWRc_limit = 6919 
WTRc_limit = 2023 
RTWc_limit = 3373 
CCDLc_limit = 10542 
rwq = 0 
CCDLc_limit_alone = 10215 
WTRc_limit_alone = 1819 
RTWc_limit_alone = 3250 

Commands details: 
total_CMD = 188281 
n_nop = 60798 
Read = 867 
Write = 0 
L2_Alloc = 0 
L2_WB = 124723 
n_act = 5776 
n_pre = 5760 
n_ref = 0 
n_req = 55754 
total_req = 125590 

Dual Bus Interface Util: 
issued_total_row = 11536 
issued_total_col = 125590 
Row_Bus_Util =  0.061270 
CoL_Bus_Util = 0.667035 
Either_Row_CoL_Bus_Util = 0.677089 
Issued_on_Two_Bus_Simul_Util = 0.051216 
issued_two_Eff = 0.075641 
queue_avg = 27.587128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5871
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60555 n_act=5800 n_pre=5784 n_ref_event=0 n_req=55783 n_rd=885 n_rd_L2_A=0 n_write=0 n_wr_bk=124856 bw_util=0.6678
n_activity=149077 dram_eff=0.8435
bk0: 55a 134064i bk1: 48a 134979i bk2: 51a 135121i bk3: 61a 137111i bk4: 69a 125303i bk5: 75a 129573i bk6: 60a 127369i bk7: 63a 122621i bk8: 66a 130265i bk9: 42a 129117i bk10: 56a 132689i bk11: 49a 135513i bk12: 41a 134216i bk13: 42a 132193i bk14: 59a 135330i bk15: 48a 132789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896026
Row_Buffer_Locality_read = 0.680226
Row_Buffer_Locality_write = 0.899505
Bank_Level_Parallism = 6.644468
Bank_Level_Parallism_Col = 6.085866
Bank_Level_Parallism_Ready = 4.417843
write_to_read_ratio_blp_rw_average = 0.978948
GrpLevelPara = 3.200521 

BW Util details:
bwutil = 0.667837 
total_CMD = 188281 
util_bw = 125741 
Wasted_Col = 15044 
Wasted_Row = 3700 
Idle = 43796 

BW Util Bottlenecks: 
RCDc_limit = 2163 
RCDWRc_limit = 7159 
WTRc_limit = 2144 
RTWc_limit = 3225 
CCDLc_limit = 10727 
rwq = 0 
CCDLc_limit_alone = 10398 
WTRc_limit_alone = 1932 
RTWc_limit_alone = 3108 

Commands details: 
total_CMD = 188281 
n_nop = 60555 
Read = 885 
Write = 0 
L2_Alloc = 0 
L2_WB = 124856 
n_act = 5800 
n_pre = 5784 
n_ref = 0 
n_req = 55783 
total_req = 125741 

Dual Bus Interface Util: 
issued_total_row = 11584 
issued_total_col = 125741 
Row_Bus_Util =  0.061525 
CoL_Bus_Util = 0.667837 
Either_Row_CoL_Bus_Util = 0.678380 
Issued_on_Two_Bus_Simul_Util = 0.050982 
issued_two_Eff = 0.075153 
queue_avg = 27.523712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5237
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=61035 n_act=5771 n_pre=5755 n_ref_event=0 n_req=55670 n_rd=888 n_rd_L2_A=0 n_write=0 n_wr_bk=124388 bw_util=0.6654
n_activity=149143 dram_eff=0.84
bk0: 49a 134016i bk1: 31a 134870i bk2: 40a 135394i bk3: 51a 136529i bk4: 75a 123870i bk5: 66a 128724i bk6: 60a 128072i bk7: 62a 122825i bk8: 83a 132090i bk9: 45a 131100i bk10: 55a 136780i bk11: 58a 136052i bk12: 45a 136439i bk13: 53a 133920i bk14: 57a 135167i bk15: 58a 135892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896336
Row_Buffer_Locality_read = 0.703829
Row_Buffer_Locality_write = 0.899456
Bank_Level_Parallism = 6.557012
Bank_Level_Parallism_Col = 6.007093
Bank_Level_Parallism_Ready = 4.351400
write_to_read_ratio_blp_rw_average = 0.980649
GrpLevelPara = 3.159441 

BW Util details:
bwutil = 0.665367 
total_CMD = 188281 
util_bw = 125276 
Wasted_Col = 15265 
Wasted_Row = 3797 
Idle = 43943 

BW Util Bottlenecks: 
RCDc_limit = 2007 
RCDWRc_limit = 7208 
WTRc_limit = 2065 
RTWc_limit = 3260 
CCDLc_limit = 11019 
rwq = 0 
CCDLc_limit_alone = 10680 
WTRc_limit_alone = 1871 
RTWc_limit_alone = 3115 

Commands details: 
total_CMD = 188281 
n_nop = 61035 
Read = 888 
Write = 0 
L2_Alloc = 0 
L2_WB = 124388 
n_act = 5771 
n_pre = 5755 
n_ref = 0 
n_req = 55670 
total_req = 125276 

Dual Bus Interface Util: 
issued_total_row = 11526 
issued_total_col = 125276 
Row_Bus_Util =  0.061217 
CoL_Bus_Util = 0.665367 
Either_Row_CoL_Bus_Util = 0.675830 
Issued_on_Two_Bus_Simul_Util = 0.050754 
issued_two_Eff = 0.075099 
queue_avg = 26.740919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7409
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60760 n_act=5747 n_pre=5731 n_ref_event=0 n_req=55748 n_rd=889 n_rd_L2_A=0 n_write=0 n_wr_bk=124704 bw_util=0.6671
n_activity=149164 dram_eff=0.842
bk0: 47a 134126i bk1: 23a 133669i bk2: 49a 136596i bk3: 46a 139346i bk4: 78a 126259i bk5: 75a 129390i bk6: 64a 127522i bk7: 84a 123544i bk8: 69a 129758i bk9: 57a 133144i bk10: 48a 135825i bk11: 46a 136633i bk12: 47a 135736i bk13: 43a 134472i bk14: 57a 135396i bk15: 56a 135725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896911
Row_Buffer_Locality_read = 0.687289
Row_Buffer_Locality_write = 0.900308
Bank_Level_Parallism = 6.515123
Bank_Level_Parallism_Col = 5.960867
Bank_Level_Parallism_Ready = 4.299404
write_to_read_ratio_blp_rw_average = 0.979686
GrpLevelPara = 3.161443 

BW Util details:
bwutil = 0.667051 
total_CMD = 188281 
util_bw = 125593 
Wasted_Col = 15114 
Wasted_Row = 3742 
Idle = 43832 

BW Util Bottlenecks: 
RCDc_limit = 2201 
RCDWRc_limit = 6999 
WTRc_limit = 2112 
RTWc_limit = 3617 
CCDLc_limit = 10815 
rwq = 0 
CCDLc_limit_alone = 10479 
WTRc_limit_alone = 1930 
RTWc_limit_alone = 3463 

Commands details: 
total_CMD = 188281 
n_nop = 60760 
Read = 889 
Write = 0 
L2_Alloc = 0 
L2_WB = 124704 
n_act = 5747 
n_pre = 5731 
n_ref = 0 
n_req = 55748 
total_req = 125593 

Dual Bus Interface Util: 
issued_total_row = 11478 
issued_total_col = 125593 
Row_Bus_Util =  0.060962 
CoL_Bus_Util = 0.667051 
Either_Row_CoL_Bus_Util = 0.677291 
Issued_on_Two_Bus_Simul_Util = 0.050722 
issued_two_Eff = 0.074890 
queue_avg = 26.934019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.934
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60609 n_act=5709 n_pre=5693 n_ref_event=0 n_req=55872 n_rd=882 n_rd_L2_A=0 n_write=0 n_wr_bk=124903 bw_util=0.6681
n_activity=149262 dram_eff=0.8427
bk0: 26a 133846i bk1: 45a 135081i bk2: 48a 135128i bk3: 45a 138127i bk4: 74a 125186i bk5: 79a 130520i bk6: 62a 129428i bk7: 63a 124221i bk8: 54a 131306i bk9: 71a 129903i bk10: 57a 135839i bk11: 41a 135747i bk12: 47a 135581i bk13: 51a 133104i bk14: 50a 134529i bk15: 69a 135941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897820
Row_Buffer_Locality_read = 0.684807
Row_Buffer_Locality_write = 0.901237
Bank_Level_Parallism = 6.538788
Bank_Level_Parallism_Col = 5.982982
Bank_Level_Parallism_Ready = 4.308153
write_to_read_ratio_blp_rw_average = 0.979810
GrpLevelPara = 3.163715 

BW Util details:
bwutil = 0.668071 
total_CMD = 188281 
util_bw = 125785 
Wasted_Col = 15084 
Wasted_Row = 3635 
Idle = 43777 

BW Util Bottlenecks: 
RCDc_limit = 2237 
RCDWRc_limit = 6969 
WTRc_limit = 1922 
RTWc_limit = 4252 
CCDLc_limit = 10641 
rwq = 0 
CCDLc_limit_alone = 10310 
WTRc_limit_alone = 1784 
RTWc_limit_alone = 4059 

Commands details: 
total_CMD = 188281 
n_nop = 60609 
Read = 882 
Write = 0 
L2_Alloc = 0 
L2_WB = 124903 
n_act = 5709 
n_pre = 5693 
n_ref = 0 
n_req = 55872 
total_req = 125785 

Dual Bus Interface Util: 
issued_total_row = 11402 
issued_total_col = 125785 
Row_Bus_Util =  0.060558 
CoL_Bus_Util = 0.668071 
Either_Row_CoL_Bus_Util = 0.678093 
Issued_on_Two_Bus_Simul_Util = 0.050536 
issued_two_Eff = 0.074527 
queue_avg = 27.561867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5619
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60498 n_act=5607 n_pre=5591 n_ref_event=0 n_req=55872 n_rd=859 n_rd_L2_A=0 n_write=0 n_wr_bk=125106 bw_util=0.669
n_activity=149014 dram_eff=0.8453
bk0: 43a 133382i bk1: 42a 135598i bk2: 53a 135652i bk3: 43a 136968i bk4: 56a 124391i bk5: 91a 128645i bk6: 86a 128709i bk7: 61a 122801i bk8: 47a 128781i bk9: 52a 128287i bk10: 54a 133163i bk11: 34a 134855i bk12: 50a 134241i bk13: 52a 133398i bk14: 38a 135113i bk15: 57a 134315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899646
Row_Buffer_Locality_read = 0.678696
Row_Buffer_Locality_write = 0.903096
Bank_Level_Parallism = 6.657945
Bank_Level_Parallism_Col = 6.119295
Bank_Level_Parallism_Ready = 4.405272
write_to_read_ratio_blp_rw_average = 0.979542
GrpLevelPara = 3.190693 

BW Util details:
bwutil = 0.669027 
total_CMD = 188281 
util_bw = 125965 
Wasted_Col = 14556 
Wasted_Row = 3678 
Idle = 44082 

BW Util Bottlenecks: 
RCDc_limit = 2176 
RCDWRc_limit = 6511 
WTRc_limit = 1865 
RTWc_limit = 4043 
CCDLc_limit = 10520 
rwq = 0 
CCDLc_limit_alone = 10171 
WTRc_limit_alone = 1675 
RTWc_limit_alone = 3884 

Commands details: 
total_CMD = 188281 
n_nop = 60498 
Read = 859 
Write = 0 
L2_Alloc = 0 
L2_WB = 125106 
n_act = 5607 
n_pre = 5591 
n_ref = 0 
n_req = 55872 
total_req = 125965 

Dual Bus Interface Util: 
issued_total_row = 11198 
issued_total_col = 125965 
Row_Bus_Util =  0.059475 
CoL_Bus_Util = 0.669027 
Either_Row_CoL_Bus_Util = 0.678682 
Issued_on_Two_Bus_Simul_Util = 0.049819 
issued_two_Eff = 0.073406 
queue_avg = 28.620508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6205
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60486 n_act=5662 n_pre=5646 n_ref_event=0 n_req=55893 n_rd=830 n_rd_L2_A=0 n_write=0 n_wr_bk=125108 bw_util=0.6689
n_activity=148719 dram_eff=0.8468
bk0: 55a 134154i bk1: 25a 135104i bk2: 35a 137715i bk3: 57a 137018i bk4: 72a 124881i bk5: 76a 130723i bk6: 60a 129512i bk7: 61a 121869i bk8: 53a 128750i bk9: 44a 130506i bk10: 46a 134403i bk11: 43a 135558i bk12: 36a 134164i bk13: 50a 134567i bk14: 56a 135262i bk15: 61a 135408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898699
Row_Buffer_Locality_read = 0.684337
Row_Buffer_Locality_write = 0.901931
Bank_Level_Parallism = 6.581724
Bank_Level_Parallism_Col = 6.028633
Bank_Level_Parallism_Ready = 4.325636
write_to_read_ratio_blp_rw_average = 0.980878
GrpLevelPara = 3.176066 

BW Util details:
bwutil = 0.668883 
total_CMD = 188281 
util_bw = 125938 
Wasted_Col = 14575 
Wasted_Row = 3643 
Idle = 44125 

BW Util Bottlenecks: 
RCDc_limit = 2016 
RCDWRc_limit = 6597 
WTRc_limit = 1971 
RTWc_limit = 3403 
CCDLc_limit = 10942 
rwq = 0 
CCDLc_limit_alone = 10570 
WTRc_limit_alone = 1740 
RTWc_limit_alone = 3262 

Commands details: 
total_CMD = 188281 
n_nop = 60486 
Read = 830 
Write = 0 
L2_Alloc = 0 
L2_WB = 125108 
n_act = 5662 
n_pre = 5646 
n_ref = 0 
n_req = 55893 
total_req = 125938 

Dual Bus Interface Util: 
issued_total_row = 11308 
issued_total_col = 125938 
Row_Bus_Util =  0.060059 
CoL_Bus_Util = 0.668883 
Either_Row_CoL_Bus_Util = 0.678746 
Issued_on_Two_Bus_Simul_Util = 0.050196 
issued_two_Eff = 0.073954 
queue_avg = 27.897999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=27.898
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60315 n_act=5689 n_pre=5673 n_ref_event=0 n_req=55932 n_rd=873 n_rd_L2_A=0 n_write=0 n_wr_bk=125156 bw_util=0.6694
n_activity=149610 dram_eff=0.8424
bk0: 54a 132274i bk1: 33a 133848i bk2: 35a 137099i bk3: 47a 136120i bk4: 80a 126223i bk5: 59a 131304i bk6: 67a 127977i bk7: 84a 122569i bk8: 61a 128242i bk9: 50a 130530i bk10: 42a 132970i bk11: 43a 136070i bk12: 46a 133354i bk13: 56a 135948i bk14: 54a 135716i bk15: 62a 135642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898287
Row_Buffer_Locality_read = 0.686140
Row_Buffer_Locality_write = 0.901651
Bank_Level_Parallism = 6.568531
Bank_Level_Parallism_Col = 6.021981
Bank_Level_Parallism_Ready = 4.337716
write_to_read_ratio_blp_rw_average = 0.979604
GrpLevelPara = 3.146739 

BW Util details:
bwutil = 0.669367 
total_CMD = 188281 
util_bw = 126029 
Wasted_Col = 15221 
Wasted_Row = 3766 
Idle = 43265 

BW Util Bottlenecks: 
RCDc_limit = 2161 
RCDWRc_limit = 6956 
WTRc_limit = 2089 
RTWc_limit = 3735 
CCDLc_limit = 11030 
rwq = 0 
CCDLc_limit_alone = 10613 
WTRc_limit_alone = 1820 
RTWc_limit_alone = 3587 

Commands details: 
total_CMD = 188281 
n_nop = 60315 
Read = 873 
Write = 0 
L2_Alloc = 0 
L2_WB = 125156 
n_act = 5689 
n_pre = 5673 
n_ref = 0 
n_req = 55932 
total_req = 126029 

Dual Bus Interface Util: 
issued_total_row = 11362 
issued_total_col = 126029 
Row_Bus_Util =  0.060346 
CoL_Bus_Util = 0.669367 
Either_Row_CoL_Bus_Util = 0.679654 
Issued_on_Two_Bus_Simul_Util = 0.050058 
issued_two_Eff = 0.073652 
queue_avg = 27.968277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9683
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60565 n_act=5704 n_pre=5688 n_ref_event=0 n_req=55869 n_rd=852 n_rd_L2_A=0 n_write=0 n_wr_bk=124995 bw_util=0.6684
n_activity=149265 dram_eff=0.8431
bk0: 42a 133566i bk1: 54a 134049i bk2: 52a 135477i bk3: 42a 136611i bk4: 75a 125159i bk5: 77a 130604i bk6: 72a 128291i bk7: 75a 123821i bk8: 47a 127465i bk9: 40a 130779i bk10: 54a 135715i bk11: 34a 137396i bk12: 49a 134941i bk13: 37a 135201i bk14: 43a 136526i bk15: 59a 134750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897904
Row_Buffer_Locality_read = 0.687793
Row_Buffer_Locality_write = 0.901158
Bank_Level_Parallism = 6.553440
Bank_Level_Parallism_Col = 5.999815
Bank_Level_Parallism_Ready = 4.322741
write_to_read_ratio_blp_rw_average = 0.981440
GrpLevelPara = 3.154292 

BW Util details:
bwutil = 0.668400 
total_CMD = 188281 
util_bw = 125847 
Wasted_Col = 15130 
Wasted_Row = 3682 
Idle = 43622 

BW Util Bottlenecks: 
RCDc_limit = 2011 
RCDWRc_limit = 6742 
WTRc_limit = 1726 
RTWc_limit = 4008 
CCDLc_limit = 11235 
rwq = 0 
CCDLc_limit_alone = 10850 
WTRc_limit_alone = 1540 
RTWc_limit_alone = 3809 

Commands details: 
total_CMD = 188281 
n_nop = 60565 
Read = 852 
Write = 0 
L2_Alloc = 0 
L2_WB = 124995 
n_act = 5704 
n_pre = 5688 
n_ref = 0 
n_req = 55869 
total_req = 125847 

Dual Bus Interface Util: 
issued_total_row = 11392 
issued_total_col = 125847 
Row_Bus_Util =  0.060505 
CoL_Bus_Util = 0.668400 
Either_Row_CoL_Bus_Util = 0.678327 
Issued_on_Two_Bus_Simul_Util = 0.050579 
issued_two_Eff = 0.074564 
queue_avg = 27.434851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4349
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60422 n_act=5851 n_pre=5835 n_ref_event=0 n_req=55925 n_rd=890 n_rd_L2_A=0 n_write=0 n_wr_bk=125076 bw_util=0.669
n_activity=149337 dram_eff=0.8435
bk0: 45a 134029i bk1: 49a 133157i bk2: 46a 135158i bk3: 49a 135436i bk4: 71a 125432i bk5: 72a 131989i bk6: 85a 126721i bk7: 79a 121047i bk8: 53a 126200i bk9: 51a 128961i bk10: 43a 132757i bk11: 55a 134616i bk12: 50a 136147i bk13: 34a 135309i bk14: 57a 136274i bk15: 51a 133802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895378
Row_Buffer_Locality_read = 0.692135
Row_Buffer_Locality_write = 0.898664
Bank_Level_Parallism = 6.643765
Bank_Level_Parallism_Col = 6.072316
Bank_Level_Parallism_Ready = 4.388081
write_to_read_ratio_blp_rw_average = 0.980034
GrpLevelPara = 3.183478 

BW Util details:
bwutil = 0.669032 
total_CMD = 188281 
util_bw = 125966 
Wasted_Col = 15074 
Wasted_Row = 3665 
Idle = 43576 

BW Util Bottlenecks: 
RCDc_limit = 2071 
RCDWRc_limit = 6903 
WTRc_limit = 2080 
RTWc_limit = 3364 
CCDLc_limit = 11054 
rwq = 0 
CCDLc_limit_alone = 10681 
WTRc_limit_alone = 1856 
RTWc_limit_alone = 3215 

Commands details: 
total_CMD = 188281 
n_nop = 60422 
Read = 890 
Write = 0 
L2_Alloc = 0 
L2_WB = 125076 
n_act = 5851 
n_pre = 5835 
n_ref = 0 
n_req = 55925 
total_req = 125966 

Dual Bus Interface Util: 
issued_total_row = 11686 
issued_total_col = 125966 
Row_Bus_Util =  0.062067 
CoL_Bus_Util = 0.669032 
Either_Row_CoL_Bus_Util = 0.679086 
Issued_on_Two_Bus_Simul_Util = 0.052013 
issued_two_Eff = 0.076592 
queue_avg = 27.979849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9798
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60332 n_act=5867 n_pre=5851 n_ref_event=0 n_req=55970 n_rd=870 n_rd_L2_A=0 n_write=0 n_wr_bk=125216 bw_util=0.6697
n_activity=149734 dram_eff=0.8421
bk0: 59a 131785i bk1: 45a 132236i bk2: 44a 135472i bk3: 65a 136376i bk4: 74a 126546i bk5: 78a 131440i bk6: 76a 125685i bk7: 64a 122151i bk8: 72a 127233i bk9: 45a 129421i bk10: 35a 133638i bk11: 45a 134039i bk12: 35a 135494i bk13: 35a 135162i bk14: 46a 135421i bk15: 52a 133103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895176
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = 0.898258
Bank_Level_Parallism = 6.636884
Bank_Level_Parallism_Col = 6.063100
Bank_Level_Parallism_Ready = 4.405715
write_to_read_ratio_blp_rw_average = 0.979692
GrpLevelPara = 3.196747 

BW Util details:
bwutil = 0.669669 
total_CMD = 188281 
util_bw = 126086 
Wasted_Col = 15318 
Wasted_Row = 3734 
Idle = 43143 

BW Util Bottlenecks: 
RCDc_limit = 2002 
RCDWRc_limit = 6812 
WTRc_limit = 2103 
RTWc_limit = 3608 
CCDLc_limit = 10995 
rwq = 0 
CCDLc_limit_alone = 10676 
WTRc_limit_alone = 1919 
RTWc_limit_alone = 3473 

Commands details: 
total_CMD = 188281 
n_nop = 60332 
Read = 870 
Write = 0 
L2_Alloc = 0 
L2_WB = 125216 
n_act = 5867 
n_pre = 5851 
n_ref = 0 
n_req = 55970 
total_req = 126086 

Dual Bus Interface Util: 
issued_total_row = 11718 
issued_total_col = 126086 
Row_Bus_Util =  0.062237 
CoL_Bus_Util = 0.669669 
Either_Row_CoL_Bus_Util = 0.679564 
Issued_on_Two_Bus_Simul_Util = 0.052342 
issued_two_Eff = 0.077023 
queue_avg = 27.909889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9099
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 2): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60393 n_act=5922 n_pre=5906 n_ref_event=0 n_req=55978 n_rd=925 n_rd_L2_A=0 n_write=0 n_wr_bk=125030 bw_util=0.669
n_activity=149797 dram_eff=0.8408
bk0: 58a 132862i bk1: 34a 133199i bk2: 37a 135315i bk3: 52a 136332i bk4: 87a 125742i bk5: 73a 130362i bk6: 69a 126621i bk7: 77a 123579i bk8: 75a 129996i bk9: 51a 131513i bk10: 42a 133710i bk11: 57a 135978i bk12: 39a 135080i bk13: 59a 135163i bk14: 49a 136134i bk15: 66a 132460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894208
Row_Buffer_Locality_read = 0.700541
Row_Buffer_Locality_write = 0.897462
Bank_Level_Parallism = 6.586486
Bank_Level_Parallism_Col = 6.005411
Bank_Level_Parallism_Ready = 4.361502
write_to_read_ratio_blp_rw_average = 0.980393
GrpLevelPara = 3.192961 

BW Util details:
bwutil = 0.668974 
total_CMD = 188281 
util_bw = 125955 
Wasted_Col = 15247 
Wasted_Row = 3705 
Idle = 43374 

BW Util Bottlenecks: 
RCDc_limit = 2085 
RCDWRc_limit = 6886 
WTRc_limit = 1981 
RTWc_limit = 3989 
CCDLc_limit = 11127 
rwq = 0 
CCDLc_limit_alone = 10768 
WTRc_limit_alone = 1762 
RTWc_limit_alone = 3849 

Commands details: 
total_CMD = 188281 
n_nop = 60393 
Read = 925 
Write = 0 
L2_Alloc = 0 
L2_WB = 125030 
n_act = 5922 
n_pre = 5906 
n_ref = 0 
n_req = 55978 
total_req = 125955 

Dual Bus Interface Util: 
issued_total_row = 11828 
issued_total_col = 125955 
Row_Bus_Util =  0.062821 
CoL_Bus_Util = 0.668974 
Either_Row_CoL_Bus_Util = 0.679240 
Issued_on_Two_Bus_Simul_Util = 0.052554 
issued_two_Eff = 0.077372 
queue_avg = 27.108206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1082
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60454 n_act=5951 n_pre=5935 n_ref_event=0 n_req=55848 n_rd=892 n_rd_L2_A=0 n_write=0 n_wr_bk=124983 bw_util=0.6685
n_activity=149650 dram_eff=0.8411
bk0: 35a 132392i bk1: 39a 131668i bk2: 62a 134044i bk3: 46a 135038i bk4: 84a 124364i bk5: 80a 129815i bk6: 57a 126267i bk7: 61a 123892i bk8: 63a 129053i bk9: 58a 130499i bk10: 55a 132385i bk11: 46a 135657i bk12: 55a 134450i bk13: 38a 134071i bk14: 60a 136112i bk15: 53a 133798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893443
Row_Buffer_Locality_read = 0.698430
Row_Buffer_Locality_write = 0.896608
Bank_Level_Parallism = 6.658930
Bank_Level_Parallism_Col = 6.071762
Bank_Level_Parallism_Ready = 4.425931
write_to_read_ratio_blp_rw_average = 0.980223
GrpLevelPara = 3.211766 

BW Util details:
bwutil = 0.668549 
total_CMD = 188281 
util_bw = 125875 
Wasted_Col = 15376 
Wasted_Row = 3643 
Idle = 43387 

BW Util Bottlenecks: 
RCDc_limit = 2114 
RCDWRc_limit = 7078 
WTRc_limit = 1873 
RTWc_limit = 4127 
CCDLc_limit = 11008 
rwq = 0 
CCDLc_limit_alone = 10677 
WTRc_limit_alone = 1706 
RTWc_limit_alone = 3963 

Commands details: 
total_CMD = 188281 
n_nop = 60454 
Read = 892 
Write = 0 
L2_Alloc = 0 
L2_WB = 124983 
n_act = 5951 
n_pre = 5935 
n_ref = 0 
n_req = 55848 
total_req = 125875 

Dual Bus Interface Util: 
issued_total_row = 11886 
issued_total_col = 125875 
Row_Bus_Util =  0.063129 
CoL_Bus_Util = 0.668549 
Either_Row_CoL_Bus_Util = 0.678916 
Issued_on_Two_Bus_Simul_Util = 0.052762 
issued_two_Eff = 0.077714 
queue_avg = 27.408379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4084
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60445 n_act=6030 n_pre=6014 n_ref_event=0 n_req=55889 n_rd=886 n_rd_L2_A=0 n_write=0 n_wr_bk=125012 bw_util=0.6687
n_activity=149514 dram_eff=0.842
bk0: 21a 131952i bk1: 52a 129835i bk2: 59a 133952i bk3: 45a 134647i bk4: 67a 125851i bk5: 86a 129644i bk6: 78a 126167i bk7: 55a 122422i bk8: 47a 127361i bk9: 69a 130491i bk10: 53a 132782i bk11: 40a 135327i bk12: 60a 132825i bk13: 47a 133648i bk14: 61a 134059i bk15: 46a 130707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892108
Row_Buffer_Locality_read = 0.688488
Row_Buffer_Locality_write = 0.895388
Bank_Level_Parallism = 6.740893
Bank_Level_Parallism_Col = 6.147673
Bank_Level_Parallism_Ready = 4.489325
write_to_read_ratio_blp_rw_average = 0.978824
GrpLevelPara = 3.213158 

BW Util details:
bwutil = 0.668671 
total_CMD = 188281 
util_bw = 125898 
Wasted_Col = 15341 
Wasted_Row = 3655 
Idle = 43387 

BW Util Bottlenecks: 
RCDc_limit = 2126 
RCDWRc_limit = 7074 
WTRc_limit = 2210 
RTWc_limit = 3306 
CCDLc_limit = 10672 
rwq = 0 
CCDLc_limit_alone = 10401 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3200 

Commands details: 
total_CMD = 188281 
n_nop = 60445 
Read = 886 
Write = 0 
L2_Alloc = 0 
L2_WB = 125012 
n_act = 6030 
n_pre = 6014 
n_ref = 0 
n_req = 55889 
total_req = 125898 

Dual Bus Interface Util: 
issued_total_row = 12044 
issued_total_col = 125898 
Row_Bus_Util =  0.063968 
CoL_Bus_Util = 0.668671 
Either_Row_CoL_Bus_Util = 0.678964 
Issued_on_Two_Bus_Simul_Util = 0.053675 
issued_two_Eff = 0.079054 
queue_avg = 27.371115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3711
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60465 n_act=5972 n_pre=5956 n_ref_event=0 n_req=55891 n_rd=898 n_rd_L2_A=0 n_write=0 n_wr_bk=125008 bw_util=0.6687
n_activity=149085 dram_eff=0.8445
bk0: 57a 131014i bk1: 42a 131140i bk2: 51a 135422i bk3: 71a 133455i bk4: 67a 124975i bk5: 88a 128897i bk6: 81a 125924i bk7: 66a 122469i bk8: 63a 126938i bk9: 44a 129785i bk10: 37a 132017i bk11: 39a 131724i bk12: 43a 131573i bk13: 48a 132177i bk14: 54a 133407i bk15: 47a 130722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893149
Row_Buffer_Locality_read = 0.685969
Row_Buffer_Locality_write = 0.896532
Bank_Level_Parallism = 6.839166
Bank_Level_Parallism_Col = 6.246144
Bank_Level_Parallism_Ready = 4.562316
write_to_read_ratio_blp_rw_average = 0.978716
GrpLevelPara = 3.257403 

BW Util details:
bwutil = 0.668713 
total_CMD = 188281 
util_bw = 125906 
Wasted_Col = 14869 
Wasted_Row = 3504 
Idle = 44002 

BW Util Bottlenecks: 
RCDc_limit = 2224 
RCDWRc_limit = 6739 
WTRc_limit = 2077 
RTWc_limit = 3976 
CCDLc_limit = 10442 
rwq = 0 
CCDLc_limit_alone = 10025 
WTRc_limit_alone = 1848 
RTWc_limit_alone = 3788 

Commands details: 
total_CMD = 188281 
n_nop = 60465 
Read = 898 
Write = 0 
L2_Alloc = 0 
L2_WB = 125008 
n_act = 5972 
n_pre = 5956 
n_ref = 0 
n_req = 55891 
total_req = 125906 

Dual Bus Interface Util: 
issued_total_row = 11928 
issued_total_col = 125906 
Row_Bus_Util =  0.063352 
CoL_Bus_Util = 0.668713 
Either_Row_CoL_Bus_Util = 0.678858 
Issued_on_Two_Bus_Simul_Util = 0.053208 
issued_two_Eff = 0.078378 
queue_avg = 27.836851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8369
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188281 n_nop=60548 n_act=6001 n_pre=5985 n_ref_event=0 n_req=55811 n_rd=894 n_rd_L2_A=0 n_write=0 n_wr_bk=124879 bw_util=0.668
n_activity=149336 dram_eff=0.8422
bk0: 62a 131672i bk1: 45a 131785i bk2: 38a 134794i bk3: 56a 134276i bk4: 77a 125753i bk5: 64a 129271i bk6: 66a 125725i bk7: 67a 122088i bk8: 57a 126238i bk9: 45a 129000i bk10: 44a 132593i bk11: 53a 131481i bk12: 45a 130663i bk13: 57a 132393i bk14: 55a 132903i bk15: 63a 130907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892476
Row_Buffer_Locality_read = 0.677852
Row_Buffer_Locality_write = 0.895970
Bank_Level_Parallism = 6.822921
Bank_Level_Parallism_Col = 6.252495
Bank_Level_Parallism_Ready = 4.566314
write_to_read_ratio_blp_rw_average = 0.978831
GrpLevelPara = 3.245409 

BW Util details:
bwutil = 0.668007 
total_CMD = 188281 
util_bw = 125773 
Wasted_Col = 14880 
Wasted_Row = 3972 
Idle = 43656 

BW Util Bottlenecks: 
RCDc_limit = 2214 
RCDWRc_limit = 6977 
WTRc_limit = 2122 
RTWc_limit = 3418 
CCDLc_limit = 10389 
rwq = 0 
CCDLc_limit_alone = 10051 
WTRc_limit_alone = 1934 
RTWc_limit_alone = 3268 

Commands details: 
total_CMD = 188281 
n_nop = 60548 
Read = 894 
Write = 0 
L2_Alloc = 0 
L2_WB = 124879 
n_act = 6001 
n_pre = 5985 
n_ref = 0 
n_req = 55811 
total_req = 125773 

Dual Bus Interface Util: 
issued_total_row = 11986 
issued_total_col = 125773 
Row_Bus_Util =  0.063660 
CoL_Bus_Util = 0.668007 
Either_Row_CoL_Bus_Util = 0.678417 
Issued_on_Two_Bus_Simul_Util = 0.053250 
issued_two_Eff = 0.078492 
queue_avg = 27.550697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68020, Miss = 33812, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 67807, Miss = 33807, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 67872, Miss = 33853, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 67758, Miss = 33807, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 67894, Miss = 33823, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 67714, Miss = 33810, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 67705, Miss = 33749, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 67924, Miss = 33864, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 67904, Miss = 33788, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 67899, Miss = 33827, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 67785, Miss = 33823, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 67882, Miss = 33827, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 67525, Miss = 33830, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 67782, Miss = 33790, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 67535, Miss = 33829, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 67833, Miss = 33803, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 67556, Miss = 33844, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 67847, Miss = 33793, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 67609, Miss = 33843, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 67411, Miss = 33828, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 67624, Miss = 33875, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 67127, Miss = 33799, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 67618, Miss = 33818, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 67304, Miss = 33806, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 67750, Miss = 33822, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 67372, Miss = 33839, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 67799, Miss = 33818, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 67251, Miss = 33844, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 67679, Miss = 33842, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 67419, Miss = 33773, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 67546, Miss = 33765, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 67412, Miss = 33790, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 67401, Miss = 33669, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 67112, Miss = 33793, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 67583, Miss = 33669, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 66852, Miss = 33836, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 67709, Miss = 33685, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 66789, Miss = 33818, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 67762, Miss = 33703, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 66935, Miss = 33788, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 67708, Miss = 33745, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 67073, Miss = 33830, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 67795, Miss = 33780, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 66334, Miss = 33797, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 67843, Miss = 33760, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 66136, Miss = 33772, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 67842, Miss = 33759, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 66115, Miss = 33810, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 67856, Miss = 33774, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 66090, Miss = 33809, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 67892, Miss = 33800, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 66140, Miss = 33788, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 67977, Miss = 33768, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 66098, Miss = 33765, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 67982, Miss = 33819, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 66240, Miss = 33816, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 67900, Miss = 33870, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 66311, Miss = 33774, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 67983, Miss = 33800, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 66363, Miss = 33790, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 67746, Miss = 33797, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 66227, Miss = 33783, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 67661, Miss = 33775, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 66356, Miss = 33832, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4312974
L2_total_cache_misses = 2163115
L2_total_cache_miss_rate = 0.5015
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21126
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61388
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1656061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2001039
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 461074
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 61388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3790512
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.382
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4312974
icnt_total_pkts_simt_to_mem=4266933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4266933
Req_Network_cycles = 250746
Req_Network_injected_packets_per_cycle =      17.0170 
Req_Network_conflicts_per_cycle =       7.5227
Req_Network_conflicts_per_cycle_util =       8.3080
Req_Bank_Level_Parallism =      18.7933
Req_Network_in_buffer_full_per_cycle =       0.2262
Req_Network_in_buffer_avg_util =      11.3952
Req_Network_out_buffer_full_per_cycle =       0.0572
Req_Network_out_buffer_avg_util =      12.1755

Reply_Network_injected_packets_num = 4312974
Reply_Network_cycles = 250746
Reply_Network_injected_packets_per_cycle =       17.2006
Reply_Network_conflicts_per_cycle =       15.2634
Reply_Network_conflicts_per_cycle_util =      16.7359
Reply_Bank_Level_Parallism =      18.8601
Reply_Network_in_buffer_full_per_cycle =       0.0036
Reply_Network_in_buffer_avg_util =       4.8099
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2150
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 51 sec (1911 sec)
gpgpu_simulation_rate = 130629 (inst/sec)
gpgpu_simulation_rate = 131 (cycle/sec)
gpgpu_silicon_slowdown = 8641221x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
