# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab1.srcs/sources_1/new/MUX8TO1_seq.vhd"
vhdl xil_defaultlib  "../../../lab1.srcs/sim_1/new/MUX8TO1_seq_tb.vhd"

# Do not sort compile order
nosort
