{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572753467114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572753467124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 11:57:46 2019 " "Processing started: Sun Nov 03 11:57:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572753467124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753467124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task5_sec -c task5_sec " "Command: quartus_map --read_settings_files=on --write_settings_files=off task5_sec -c task5_sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753467125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572753468306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572753468306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xd-a " "Found design unit 1: xd-a" {  } { { "xd.vhd" "" { Text "D:/VHDL/task5_sec/xd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481316 ""} { "Info" "ISGN_ENTITY_NAME" "1 xd " "Found entity 1: xd" {  } { { "xd.vhd" "" { Text "D:/VHDL/task5_sec/xd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753481316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_scan-bhv " "Found design unit 1: serial_scan-bhv" {  } { { "serial_scan.vhd" "" { Text "D:/VHDL/task5_sec/serial_scan.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481326 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_scan " "Found entity 1: serial_scan" {  } { { "serial_scan.vhd" "" { Text "D:/VHDL/task5_sec/serial_scan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753481326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-behav " "Found design unit 1: clock_gen-behav" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481337 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753481337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-bhv " "Found design unit 1: cnt-bhv" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481347 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753481347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task5_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 task5_sec-bhv " "Found design unit 1: task5_sec-bhv" {  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481357 ""} { "Info" "ISGN_ENTITY_NAME" "1 task5_sec " "Found entity 1: task5_sec" {  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753481357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bhv " "Found design unit 1: decoder-bhv" {  } { { "decoder.vhd" "" { Text "D:/VHDL/task5_sec/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481368 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/VHDL/task5_sec/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753481368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753481368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task5_sec " "Elaborating entity \"task5_sec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572753481463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout3 task5_sec.vhd(87) " "Verilog HDL or VHDL warning at task5_sec.vhd(87): object \"cout3\" assigned a value but never read" {  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572753481465 "|task5_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xd xd:clear " "Elaborating entity \"xd\" for hierarchy \"xd:clear\"" {  } { { "task5_sec.vhd" "clear" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753481469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:clock_10ms " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:clock_10ms\"" {  } { { "task5_sec.vhd" "clock_10ms" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753481474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_500ms clock_gen.vhd(15) " "VHDL Signal Declaration warning at clock_gen.vhd(15): used implicit default value for signal \"clk_500ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572753481475 "|task5_sec|clock_gen:clock_10ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:cnt0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:cnt0\"" {  } { { "task5_sec.vhd" "cnt0" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753481478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder0\"" {  } { { "task5_sec.vhd" "decoder0" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753481498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_scan serial_scan:serial_scan0 " "Elaborating entity \"serial_scan\" for hierarchy \"serial_scan:serial_scan0\"" {  } { { "task5_sec.vhd" "serial_scan0" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753481506 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt0\|temp\[0\] cnt:cnt0\|temp\[0\]~_emulated cnt:cnt0\|temp\[0\]~1 " "Register \"cnt:cnt0\|temp\[0\]\" is converted into an equivalent circuit using register \"cnt:cnt0\|temp\[0\]~_emulated\" and latch \"cnt:cnt0\|temp\[0\]~1\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt0|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt0\|temp\[1\] cnt:cnt0\|temp\[1\]~_emulated cnt:cnt0\|temp\[1\]~5 " "Register \"cnt:cnt0\|temp\[1\]\" is converted into an equivalent circuit using register \"cnt:cnt0\|temp\[1\]~_emulated\" and latch \"cnt:cnt0\|temp\[1\]~5\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt0|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt0\|temp\[2\] cnt:cnt0\|temp\[2\]~_emulated cnt:cnt0\|temp\[2\]~9 " "Register \"cnt:cnt0\|temp\[2\]\" is converted into an equivalent circuit using register \"cnt:cnt0\|temp\[2\]~_emulated\" and latch \"cnt:cnt0\|temp\[2\]~9\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt0|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt0\|temp\[3\] cnt:cnt0\|temp\[3\]~_emulated cnt:cnt0\|temp\[3\]~13 " "Register \"cnt:cnt0\|temp\[3\]\" is converted into an equivalent circuit using register \"cnt:cnt0\|temp\[3\]~_emulated\" and latch \"cnt:cnt0\|temp\[3\]~13\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt0|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt2\|temp\[0\] cnt:cnt2\|temp\[0\]~_emulated cnt:cnt2\|temp\[0\]~1 " "Register \"cnt:cnt2\|temp\[0\]\" is converted into an equivalent circuit using register \"cnt:cnt2\|temp\[0\]~_emulated\" and latch \"cnt:cnt2\|temp\[0\]~1\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt2|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt2\|temp\[1\] cnt:cnt2\|temp\[1\]~_emulated cnt:cnt2\|temp\[1\]~5 " "Register \"cnt:cnt2\|temp\[1\]\" is converted into an equivalent circuit using register \"cnt:cnt2\|temp\[1\]~_emulated\" and latch \"cnt:cnt2\|temp\[1\]~5\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt2|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt2\|temp\[2\] cnt:cnt2\|temp\[2\]~_emulated cnt:cnt2\|temp\[2\]~9 " "Register \"cnt:cnt2\|temp\[2\]\" is converted into an equivalent circuit using register \"cnt:cnt2\|temp\[2\]~_emulated\" and latch \"cnt:cnt2\|temp\[2\]~9\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt2|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt2\|temp\[3\] cnt:cnt2\|temp\[3\]~_emulated cnt:cnt2\|temp\[3\]~13 " "Register \"cnt:cnt2\|temp\[3\]\" is converted into an equivalent circuit using register \"cnt:cnt2\|temp\[3\]~_emulated\" and latch \"cnt:cnt2\|temp\[3\]~13\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt2|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt1\|temp\[0\] cnt:cnt1\|temp\[0\]~_emulated cnt:cnt1\|temp\[0\]~1 " "Register \"cnt:cnt1\|temp\[0\]\" is converted into an equivalent circuit using register \"cnt:cnt1\|temp\[0\]~_emulated\" and latch \"cnt:cnt1\|temp\[0\]~1\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt1|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt1\|temp\[1\] cnt:cnt1\|temp\[1\]~_emulated cnt:cnt1\|temp\[1\]~5 " "Register \"cnt:cnt1\|temp\[1\]\" is converted into an equivalent circuit using register \"cnt:cnt1\|temp\[1\]~_emulated\" and latch \"cnt:cnt1\|temp\[1\]~5\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt1|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt1\|temp\[2\] cnt:cnt1\|temp\[2\]~_emulated cnt:cnt1\|temp\[2\]~9 " "Register \"cnt:cnt1\|temp\[2\]\" is converted into an equivalent circuit using register \"cnt:cnt1\|temp\[2\]~_emulated\" and latch \"cnt:cnt1\|temp\[2\]~9\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt1|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt1\|temp\[3\] cnt:cnt1\|temp\[3\]~_emulated cnt:cnt1\|temp\[3\]~13 " "Register \"cnt:cnt1\|temp\[3\]\" is converted into an equivalent circuit using register \"cnt:cnt1\|temp\[3\]~_emulated\" and latch \"cnt:cnt1\|temp\[3\]~13\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt1|temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt3\|temp\[0\] cnt:cnt3\|temp\[0\]~_emulated cnt:cnt3\|temp\[0\]~1 " "Register \"cnt:cnt3\|temp\[0\]\" is converted into an equivalent circuit using register \"cnt:cnt3\|temp\[0\]~_emulated\" and latch \"cnt:cnt3\|temp\[0\]~1\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt3|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt3\|temp\[1\] cnt:cnt3\|temp\[1\]~_emulated cnt:cnt3\|temp\[1\]~5 " "Register \"cnt:cnt3\|temp\[1\]\" is converted into an equivalent circuit using register \"cnt:cnt3\|temp\[1\]~_emulated\" and latch \"cnt:cnt3\|temp\[1\]~5\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt3|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt3\|temp\[2\] cnt:cnt3\|temp\[2\]~_emulated cnt:cnt3\|temp\[2\]~9 " "Register \"cnt:cnt3\|temp\[2\]\" is converted into an equivalent circuit using register \"cnt:cnt3\|temp\[2\]~_emulated\" and latch \"cnt:cnt3\|temp\[2\]~9\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt3|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt:cnt3\|temp\[3\] cnt:cnt3\|temp\[3\]~_emulated cnt:cnt3\|temp\[3\]~13 " "Register \"cnt:cnt3\|temp\[3\]\" is converted into an equivalent circuit using register \"cnt:cnt3\|temp\[3\]~_emulated\" and latch \"cnt:cnt3\|temp\[3\]~13\"" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572753482059 "|task5_sec|cnt:cnt3|temp[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1572753482059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572753482237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572753482747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572753482904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753482904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572753482967 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572753482967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572753482967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572753482967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753483042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:58:03 2019 " "Processing ended: Sun Nov 03 11:58:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753483042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753483042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753483042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753483042 ""}
