//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_52
.address_size 64

	// .globl	kczCZForce
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
.const .align 8 .f64 NewmarkBeta;
.const .align 8 .f64 NewmarkGamma;
.const .align 8 .f64 dampingMass;
.const .align 8 .f64 dampingStiffness;
.const .align 8 .f64 rho;
.const .align 8 .f64 gravity;
.const .align 8 .b8 M[1152];
.const .align 8 .f64 G_fn;
.const .align 8 .f64 G_ft;
.const .align 8 .f64 f_tn;
.const .align 8 .f64 f_tt;
.const .align 8 .f64 alpha;
.const .align 8 .f64 beta;
.const .align 8 .f64 rn;
.const .align 8 .f64 rt;
.const .align 8 .f64 p_m;
.const .align 8 .f64 p_n;
.const .align 8 .f64 deln;
.const .align 8 .f64 delt;
.const .align 8 .f64 pMtn;
.const .align 8 .f64 pMnt;
.const .align 8 .f64 gam_n;
.const .align 8 .f64 gam_t;
.const .align 8 .b8 B[1296];
.const .align 8 .b8 sf[72];

.visible .entry kczCZForce(
	.param .u64 kczCZForce_param_0,
	.param .u64 kczCZForce_param_1,
	.param .u64 kczCZForce_param_2,
	.param .u64 kczCZForce_param_3,
	.param .u64 kczCZForce_param_4,
	.param .f64 kczCZForce_param_5,
	.param .u32 kczCZForce_param_6,
	.param .u32 kczCZForce_param_7,
	.param .u32 kczCZForce_param_8
)
{
	.local .align 16 .b8 	__local_depot0[8416];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3239>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<4096>;
	.reg .f64 	%fd<4581>;
	.reg .b64 	%rd<759>;


	mov.u64 	%rd758, __local_depot0;
	cvta.local.u64 	%SP, %rd758;
	ld.param.u64 	%rd323, [kczCZForce_param_0];
	ld.param.u64 	%rd324, [kczCZForce_param_1];
	ld.param.u64 	%rd325, [kczCZForce_param_2];
	ld.param.u64 	%rd327, [kczCZForce_param_3];
	ld.param.u32 	%r172, [kczCZForce_param_6];
	ld.param.u32 	%r170, [kczCZForce_param_7];
	ld.param.u32 	%r171, [kczCZForce_param_8];
	cvta.to.global.u64 	%rd1, %rd327;
	cvta.to.global.u64 	%rd2, %rd324;
	add.u64 	%rd328, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd328;
	add.u64 	%rd329, %SP, 24;
	cvta.to.local.u64 	%rd4, %rd329;
	add.u64 	%rd330, %SP, 48;
	cvta.to.local.u64 	%rd5, %rd330;
	add.u64 	%rd331, %SP, 2640;
	cvta.to.local.u64 	%rd6, %rd331;
	add.u64 	%rd332, %SP, 2784;
	cvta.to.local.u64 	%rd7, %rd332;
	add.u64 	%rd333, %SP, 2787;
	cvta.to.local.u64 	%rd8, %rd333;
	add.u64 	%rd334, %SP, 2800;
	cvta.to.local.u64 	%rd9, %rd334;
	add.u64 	%rd335, %SP, 3232;
	cvta.to.local.u64 	%rd10, %rd335;
	add.u64 	%rd336, %SP, 5824;
	cvta.to.local.u64 	%rd11, %rd336;
	mov.u32 	%r173, %ntid.x;
	mov.u32 	%r174, %ctaid.x;
	mov.u32 	%r175, %tid.x;
	mad.lo.s32 	%r1, %r173, %r174, %r175;
	setp.ge.s32	%p148, %r1, %r172;
	@%p148 bra 	BB0_2813;

	mul.wide.s32 	%rd337, %r1, 4;
	add.s64 	%rd338, %rd2, %rd337;
	ld.global.u32 	%r176, [%rd338];
	setp.ne.s32	%p149, %r176, 0;
	@%p149 bra 	BB0_2813;

	cvta.to.global.u64 	%rd340, %rd323;
	cvta.to.global.u64 	%rd341, %rd325;
	shl.b32 	%r177, %r170, 2;
	add.s32 	%r178, %r177, %r1;
	mul.wide.s32 	%rd342, %r178, 4;
	add.s64 	%rd343, %rd2, %rd342;
	ld.global.u32 	%r179, [%rd343];
	mul.wide.s32 	%rd344, %r179, 8;
	add.s64 	%rd345, %rd341, %rd344;
	mul.lo.s32 	%r180, %r171, 3;
	add.s32 	%r181, %r180, %r179;
	mul.wide.s32 	%rd346, %r181, 8;
	add.s64 	%rd347, %rd341, %rd346;
	ld.global.f64 	%fd2028, [%rd347];
	ld.global.f64 	%fd2029, [%rd345];
	add.f64 	%fd2030, %fd2028, %fd2029;
	shl.b32 	%r182, %r171, 3;
	cvt.s64.s32	%rd348, %r182;
	add.s64 	%rd349, %rd345, %rd348;
	add.s64 	%rd350, %rd347, %rd348;
	ld.global.f64 	%fd2031, [%rd350];
	ld.global.f64 	%fd2032, [%rd349];
	add.f64 	%fd2033, %fd2031, %fd2032;
	add.s64 	%rd351, %rd349, %rd348;
	add.s64 	%rd352, %rd350, %rd348;
	ld.global.f64 	%fd2034, [%rd352];
	ld.global.f64 	%fd2035, [%rd351];
	add.f64 	%fd2036, %fd2034, %fd2035;
	mad.lo.s32 	%r183, %r170, 5, %r1;
	cvt.s64.s32	%rd353, %r177;
	add.s64 	%rd354, %rd343, %rd353;
	ld.global.u32 	%r184, [%rd354];
	mul.wide.s32 	%rd355, %r184, 8;
	add.s64 	%rd356, %rd341, %rd355;
	add.s32 	%r185, %r180, %r184;
	mul.wide.s32 	%rd357, %r185, 8;
	add.s64 	%rd358, %rd341, %rd357;
	ld.global.f64 	%fd2037, [%rd358];
	ld.global.f64 	%fd2038, [%rd356];
	add.f64 	%fd2039, %fd2037, %fd2038;
	add.s64 	%rd359, %rd356, %rd348;
	add.s64 	%rd360, %rd358, %rd348;
	ld.global.f64 	%fd2040, [%rd360];
	ld.global.f64 	%fd2041, [%rd359];
	add.f64 	%fd2042, %fd2040, %fd2041;
	add.s64 	%rd361, %rd359, %rd348;
	add.s64 	%rd362, %rd360, %rd348;
	ld.global.f64 	%fd2043, [%rd362];
	ld.global.f64 	%fd2044, [%rd361];
	add.f64 	%fd2045, %fd2043, %fd2044;
	add.s64 	%rd363, %rd354, %rd353;
	ld.global.u32 	%r186, [%rd363];
	mul.wide.s32 	%rd364, %r186, 8;
	add.s64 	%rd365, %rd341, %rd364;
	add.s32 	%r187, %r180, %r186;
	mul.wide.s32 	%rd366, %r187, 8;
	add.s64 	%rd367, %rd341, %rd366;
	ld.global.f64 	%fd2046, [%rd367];
	ld.global.f64 	%fd2047, [%rd365];
	add.f64 	%fd2048, %fd2046, %fd2047;
	add.s64 	%rd368, %rd365, %rd348;
	add.s64 	%rd369, %rd367, %rd348;
	ld.global.f64 	%fd2049, [%rd369];
	ld.global.f64 	%fd2050, [%rd368];
	add.f64 	%fd2051, %fd2049, %fd2050;
	add.s64 	%rd370, %rd368, %rd348;
	add.s64 	%rd371, %rd369, %rd348;
	ld.global.f64 	%fd2052, [%rd371];
	ld.global.f64 	%fd2053, [%rd370];
	add.f64 	%fd2054, %fd2052, %fd2053;
	add.s64 	%rd372, %rd363, %rd353;
	ld.global.u32 	%r188, [%rd372];
	mul.wide.s32 	%rd373, %r188, 8;
	add.s64 	%rd374, %rd341, %rd373;
	add.s32 	%r189, %r180, %r188;
	mul.wide.s32 	%rd375, %r189, 8;
	add.s64 	%rd376, %rd341, %rd375;
	ld.global.f64 	%fd2055, [%rd376];
	ld.global.f64 	%fd2056, [%rd374];
	add.f64 	%fd2057, %fd2055, %fd2056;
	add.s64 	%rd377, %rd374, %rd348;
	add.s64 	%rd378, %rd376, %rd348;
	ld.global.f64 	%fd2058, [%rd378];
	ld.global.f64 	%fd2059, [%rd377];
	add.f64 	%fd2060, %fd2058, %fd2059;
	add.s64 	%rd379, %rd377, %rd348;
	add.s64 	%rd380, %rd378, %rd348;
	ld.global.f64 	%fd2061, [%rd380];
	ld.global.f64 	%fd2062, [%rd379];
	add.f64 	%fd2063, %fd2061, %fd2062;
	add.s64 	%rd381, %rd372, %rd353;
	ld.global.u32 	%r190, [%rd381];
	mul.wide.s32 	%rd382, %r190, 8;
	add.s64 	%rd383, %rd341, %rd382;
	add.s32 	%r191, %r180, %r190;
	mul.wide.s32 	%rd384, %r191, 8;
	add.s64 	%rd385, %rd341, %rd384;
	ld.global.f64 	%fd2064, [%rd385];
	ld.global.f64 	%fd2065, [%rd383];
	add.f64 	%fd2066, %fd2064, %fd2065;
	add.s64 	%rd386, %rd383, %rd348;
	add.s64 	%rd387, %rd385, %rd348;
	ld.global.f64 	%fd2067, [%rd387];
	ld.global.f64 	%fd2068, [%rd386];
	add.f64 	%fd2069, %fd2067, %fd2068;
	add.s64 	%rd388, %rd386, %rd348;
	add.s64 	%rd389, %rd387, %rd348;
	ld.global.f64 	%fd2070, [%rd389];
	ld.global.f64 	%fd2071, [%rd388];
	add.f64 	%fd2072, %fd2070, %fd2071;
	add.s64 	%rd390, %rd381, %rd353;
	ld.global.u32 	%r192, [%rd390];
	mul.wide.s32 	%rd391, %r192, 8;
	add.s64 	%rd392, %rd341, %rd391;
	add.s32 	%r193, %r180, %r192;
	mul.wide.s32 	%rd393, %r193, 8;
	add.s64 	%rd394, %rd341, %rd393;
	ld.global.f64 	%fd2073, [%rd394];
	ld.global.f64 	%fd2074, [%rd392];
	add.f64 	%fd2075, %fd2073, %fd2074;
	add.s64 	%rd395, %rd392, %rd348;
	add.s64 	%rd396, %rd394, %rd348;
	ld.global.f64 	%fd2076, [%rd396];
	ld.global.f64 	%fd2077, [%rd395];
	add.f64 	%fd2078, %fd2076, %fd2077;
	add.s64 	%rd397, %rd395, %rd348;
	add.s64 	%rd398, %rd396, %rd348;
	ld.global.f64 	%fd2079, [%rd398];
	ld.global.f64 	%fd2080, [%rd397];
	add.f64 	%fd2081, %fd2079, %fd2080;
	mul.wide.s32 	%rd399, %r1, 8;
	add.s64 	%rd400, %rd340, %rd399;
	ld.global.f64 	%fd2082, [%rd400];
	st.local.f64 	[%rd3], %fd2082;
	mad.lo.s32 	%r194, %r170, 3, %r1;
	mul.wide.s32 	%rd401, %r194, 8;
	add.s64 	%rd402, %rd340, %rd401;
	ld.global.f64 	%fd2083, [%rd402];
	st.local.f64 	[%rd4], %fd2083;
	shl.b32 	%r195, %r170, 3;
	cvt.s64.s32	%rd403, %r195;
	add.s64 	%rd404, %rd400, %rd403;
	ld.global.f64 	%fd2084, [%rd404];
	st.local.f64 	[%rd3+8], %fd2084;
	mul.wide.s32 	%rd405, %r178, 8;
	add.s64 	%rd406, %rd340, %rd405;
	ld.global.f64 	%fd2085, [%rd406];
	st.local.f64 	[%rd4+8], %fd2085;
	add.s64 	%rd407, %rd404, %rd403;
	ld.global.f64 	%fd2086, [%rd407];
	st.local.f64 	[%rd3+16], %fd2086;
	mul.wide.s32 	%rd408, %r183, 8;
	add.s64 	%rd409, %rd340, %rd408;
	ld.global.f64 	%fd2087, [%rd409];
	st.local.f64 	[%rd4+16], %fd2087;
	add.f64 	%fd2088, %fd2030, %fd2057;
	mul.f64 	%fd2089, %fd2088, 0d3FE0000000000000;
	add.f64 	%fd2090, %fd2033, %fd2060;
	mul.f64 	%fd2091, %fd2090, 0d3FE0000000000000;
	add.f64 	%fd2092, %fd2036, %fd2063;
	mul.f64 	%fd2093, %fd2092, 0d3FE0000000000000;
	add.f64 	%fd2094, %fd2039, %fd2066;
	mul.f64 	%fd2095, %fd2094, 0d3FE0000000000000;
	add.f64 	%fd2096, %fd2042, %fd2069;
	mul.f64 	%fd2097, %fd2096, 0d3FE0000000000000;
	add.f64 	%fd2098, %fd2045, %fd2072;
	mul.f64 	%fd2099, %fd2098, 0d3FE0000000000000;
	add.f64 	%fd2100, %fd2048, %fd2075;
	mul.f64 	%fd2101, %fd2100, 0d3FE0000000000000;
	add.f64 	%fd2102, %fd2051, %fd2078;
	mul.f64 	%fd2103, %fd2102, 0d3FE0000000000000;
	add.f64 	%fd2104, %fd2054, %fd2081;
	mul.f64 	%fd2105, %fd2104, 0d3FE0000000000000;
	sub.f64 	%fd2106, %fd2095, %fd2089;
	sub.f64 	%fd2107, %fd2097, %fd2091;
	sub.f64 	%fd2108, %fd2099, %fd2093;
	sub.f64 	%fd2109, %fd2089, %fd2101;
	sub.f64 	%fd2110, %fd2091, %fd2103;
	sub.f64 	%fd2111, %fd2093, %fd2105;
	mul.f64 	%fd2112, %fd2107, %fd2107;
	fma.rn.f64 	%fd2113, %fd2106, %fd2106, %fd2112;
	fma.rn.f64 	%fd2114, %fd2108, %fd2108, %fd2113;
	sqrt.rn.f64 	%fd2115, %fd2114;
	div.rn.f64 	%fd1, %fd2106, %fd2115;
	div.rn.f64 	%fd2, %fd2107, %fd2115;
	div.rn.f64 	%fd3, %fd2108, %fd2115;
	mul.f64 	%fd2116, %fd2108, %fd2110;
	mul.f64 	%fd2117, %fd2107, %fd2111;
	sub.f64 	%fd2118, %fd2117, %fd2116;
	mul.f64 	%fd2119, %fd2108, %fd2109;
	mul.f64 	%fd2120, %fd2106, %fd2111;
	sub.f64 	%fd2121, %fd2119, %fd2120;
	mul.f64 	%fd2122, %fd2107, %fd2109;
	mul.f64 	%fd2123, %fd2106, %fd2110;
	sub.f64 	%fd2124, %fd2123, %fd2122;
	mul.f64 	%fd2125, %fd2121, %fd2121;
	fma.rn.f64 	%fd2126, %fd2118, %fd2118, %fd2125;
	fma.rn.f64 	%fd2127, %fd2124, %fd2124, %fd2126;
	sqrt.rn.f64 	%fd2128, %fd2127;
	div.rn.f64 	%fd4, %fd2118, %fd2128;
	div.rn.f64 	%fd5, %fd2121, %fd2128;
	div.rn.f64 	%fd6, %fd2124, %fd2128;
	mul.f64 	%fd2129, %fd2, %fd6;
	mul.f64 	%fd2130, %fd3, %fd5;
	sub.f64 	%fd2131, %fd2130, %fd2129;
	mul.f64 	%fd2132, %fd1, %fd6;
	mul.f64 	%fd2133, %fd3, %fd4;
	sub.f64 	%fd2134, %fd2132, %fd2133;
	mul.f64 	%fd2135, %fd1, %fd5;
	mul.f64 	%fd2136, %fd2, %fd4;
	sub.f64 	%fd2137, %fd2136, %fd2135;
	mul.f64 	%fd2138, %fd2134, %fd2134;
	fma.rn.f64 	%fd2139, %fd2131, %fd2131, %fd2138;
	fma.rn.f64 	%fd2140, %fd2137, %fd2137, %fd2139;
	sqrt.rn.f64 	%fd2141, %fd2140;
	div.rn.f64 	%fd7, %fd2131, %fd2141;
	div.rn.f64 	%fd8, %fd2134, %fd2141;
	div.rn.f64 	%fd9, %fd2137, %fd2141;
	mul.f64 	%fd2142, %fd2, %fd2033;
	fma.rn.f64 	%fd2143, %fd1, %fd2030, %fd2142;
	fma.rn.f64 	%fd10, %fd3, %fd2036, %fd2143;
	mul.f64 	%fd2144, %fd8, %fd2033;
	fma.rn.f64 	%fd2145, %fd7, %fd2030, %fd2144;
	fma.rn.f64 	%fd11, %fd9, %fd2036, %fd2145;
	mul.f64 	%fd2146, %fd5, %fd2033;
	fma.rn.f64 	%fd2147, %fd4, %fd2030, %fd2146;
	fma.rn.f64 	%fd12, %fd6, %fd2036, %fd2147;
	mul.f64 	%fd2148, %fd2, %fd2042;
	fma.rn.f64 	%fd2149, %fd1, %fd2039, %fd2148;
	fma.rn.f64 	%fd13, %fd3, %fd2045, %fd2149;
	mul.f64 	%fd2150, %fd8, %fd2042;
	fma.rn.f64 	%fd2151, %fd7, %fd2039, %fd2150;
	fma.rn.f64 	%fd14, %fd9, %fd2045, %fd2151;
	mul.f64 	%fd2152, %fd5, %fd2042;
	fma.rn.f64 	%fd2153, %fd4, %fd2039, %fd2152;
	fma.rn.f64 	%fd15, %fd6, %fd2045, %fd2153;
	mul.f64 	%fd2154, %fd2, %fd2051;
	fma.rn.f64 	%fd2155, %fd1, %fd2048, %fd2154;
	fma.rn.f64 	%fd16, %fd3, %fd2054, %fd2155;
	mul.f64 	%fd2156, %fd8, %fd2051;
	fma.rn.f64 	%fd2157, %fd7, %fd2048, %fd2156;
	fma.rn.f64 	%fd17, %fd9, %fd2054, %fd2157;
	mul.f64 	%fd2158, %fd5, %fd2051;
	fma.rn.f64 	%fd2159, %fd4, %fd2048, %fd2158;
	fma.rn.f64 	%fd18, %fd6, %fd2054, %fd2159;
	mul.f64 	%fd2160, %fd2, %fd2060;
	fma.rn.f64 	%fd2161, %fd1, %fd2057, %fd2160;
	fma.rn.f64 	%fd19, %fd3, %fd2063, %fd2161;
	mul.f64 	%fd2162, %fd8, %fd2060;
	fma.rn.f64 	%fd2163, %fd7, %fd2057, %fd2162;
	fma.rn.f64 	%fd20, %fd9, %fd2063, %fd2163;
	mul.f64 	%fd2164, %fd5, %fd2060;
	fma.rn.f64 	%fd2165, %fd4, %fd2057, %fd2164;
	fma.rn.f64 	%fd21, %fd6, %fd2063, %fd2165;
	mul.f64 	%fd2166, %fd2, %fd2069;
	fma.rn.f64 	%fd2167, %fd1, %fd2066, %fd2166;
	fma.rn.f64 	%fd22, %fd3, %fd2072, %fd2167;
	mul.f64 	%fd2168, %fd8, %fd2069;
	fma.rn.f64 	%fd2169, %fd7, %fd2066, %fd2168;
	fma.rn.f64 	%fd23, %fd9, %fd2072, %fd2169;
	mul.f64 	%fd2170, %fd5, %fd2069;
	fma.rn.f64 	%fd2171, %fd4, %fd2066, %fd2170;
	fma.rn.f64 	%fd24, %fd6, %fd2072, %fd2171;
	mul.f64 	%fd2172, %fd2, %fd2078;
	fma.rn.f64 	%fd2173, %fd1, %fd2075, %fd2172;
	fma.rn.f64 	%fd25, %fd3, %fd2081, %fd2173;
	mul.f64 	%fd2174, %fd8, %fd2078;
	fma.rn.f64 	%fd2175, %fd7, %fd2075, %fd2174;
	fma.rn.f64 	%fd26, %fd9, %fd2081, %fd2175;
	mul.f64 	%fd2176, %fd5, %fd2078;
	fma.rn.f64 	%fd2177, %fd4, %fd2075, %fd2176;
	fma.rn.f64 	%fd27, %fd6, %fd2081, %fd2177;
	mul.f64 	%fd28, %fd2128, 0d3FE0000000000000;
	mov.u64 	%rd339, 0;
	mov.pred 	%p150, 0;
	@%p150 bra 	BB0_5;

	mov.u64 	%rd696, %rd339;

BB0_4:
	shl.b64 	%rd410, %rd696, 3;
	add.s64 	%rd411, %rd5, %rd410;
	st.local.u64 	[%rd411], %rd339;
	add.s64 	%rd696, %rd696, 1;
	setp.lt.u64	%p151, %rd696, 324;
	@%p151 bra 	BB0_4;

BB0_5:
	mov.u64 	%rd413, 0;
	@%p150 bra 	BB0_8;

	mov.u64 	%rd697, %rd413;

BB0_7:
	shl.b64 	%rd414, %rd697, 3;
	add.s64 	%rd415, %rd6, %rd414;
	st.local.u64 	[%rd415], %rd413;
	add.s64 	%rd697, %rd697, 1;
	setp.lt.u64	%p153, %rd697, 18;
	@%p153 bra 	BB0_7;

BB0_8:
	mov.u16 	%rs3, 0;
	st.local.u8 	[%rd7+2], %rs3;
	st.local.u8 	[%rd7+1], %rs3;
	st.local.u8 	[%rd7], %rs3;
	st.local.u8 	[%rd8+2], %rs3;
	st.local.u8 	[%rd8+1], %rs3;
	st.local.u8 	[%rd8], %rs3;
	mul.f64 	%fd29, %fd28, 0d3FD5555555555555;
	ld.const.f64 	%fd2183, [f_tt];
	mul.f64 	%fd30, %fd2183, 0d3FA999999999999A;
	ld.const.f64 	%fd31, [p_m];
	add.f64 	%fd32, %fd31, 0dBFF0000000000000;
	ld.const.f64 	%fd33, [alpha];
	add.f64 	%fd34, %fd33, 0dBFF0000000000000;
	ld.const.f64 	%fd35, [deln];
	mov.f64 	%fd4084, 0d0000000000000000;
	div.rn.f64 	%fd36, %fd4084, %fd35;
	ld.const.f64 	%fd37, [p_n];
	add.f64 	%fd38, %fd37, 0dBFF0000000000000;
	ld.const.f64 	%fd39, [beta];
	add.f64 	%fd40, %fd39, 0dBFF0000000000000;
	mov.f64 	%fd2184, 0d3FF0000000000000;
	sub.f64 	%fd41, %fd2184, %fd36;
	add.f64 	%fd42, %fd41, %fd33;
	add.f64 	%fd43, %fd37, 0dC000000000000000;
	add.f64 	%fd44, %fd39, 0dC000000000000000;
	add.f64 	%fd2185, %fd39, %fd39;
	mul.f64 	%fd45, %fd37, %fd2185;
	add.f64 	%fd46, %fd31, 0dC000000000000000;
	mul.f64 	%fd2186, %fd33, %fd33;
	sub.f64 	%fd47, %fd2186, %fd33;
	add.f64 	%fd48, %fd33, 0dC000000000000000;
	add.f64 	%fd2187, %fd33, %fd33;
	mul.f64 	%fd49, %fd31, %fd2187;
	ld.const.f64 	%fd50, [delt];
	div.rn.f64 	%fd51, %fd4084, %fd50;
	sub.f64 	%fd52, %fd2184, %fd51;
	mul.f64 	%fd2188, %fd39, %fd39;
	sub.f64 	%fd53, %fd2188, %fd39;
	sub.f64 	%fd54, %fd10, %fd19;
	sub.f64 	%fd55, %fd11, %fd20;
	sub.f64 	%fd56, %fd12, %fd21;
	sub.f64 	%fd57, %fd13, %fd22;
	sub.f64 	%fd58, %fd14, %fd23;
	sub.f64 	%fd59, %fd15, %fd24;
	sub.f64 	%fd60, %fd16, %fd25;
	sub.f64 	%fd61, %fd17, %fd26;
	sub.f64 	%fd62, %fd18, %fd27;
	div.rn.f64 	%fd70, %fd31, %fd33;
	div.rn.f64 	%fd69, %fd37, %fd39;
	mul.f64 	%fd2189, %fd37, %fd37;
	sub.f64 	%fd80, %fd2189, %fd37;
	mul.f64 	%fd82, %fd35, %fd35;
	mul.f64 	%fd2190, %fd31, %fd31;
	sub.f64 	%fd83, %fd2190, %fd31;
	add.f64 	%fd68, %fd36, %fd70;
	mul.f64 	%fd79, %fd50, %fd50;
	add.f64 	%fd81, %fd51, %fd69;
	mov.u32 	%r4089, 0;
	mov.f64 	%fd4085, %fd4084;
	mov.f64 	%fd4086, %fd4084;
	mov.f64 	%fd4087, %fd4084;
	bra.uni 	BB0_9;

BB0_2421:
	st.local.f64 	[%rd23], %fd94;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1728, [retval0+0];
	
	//{
	}// Callseq End 112
	@!%p128 bra 	BB0_2423;
	bra.uni 	BB0_2422;

BB0_2422:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3569}, %fd1728;
	}
	xor.b32  	%r3570, %r3569, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3571, %temp}, %fd1728;
	}
	mov.b64 	%fd1728, {%r3571, %r3570};

BB0_2423:
	@%p2711 bra 	BB0_2426;
	bra.uni 	BB0_2424;

BB0_2426:
	selp.b32	%r3572, %r120, 0, %p2709;
	or.b32  	%r3573, %r3572, 2146435072;
	setp.lt.s32	%p2839, %r121, 0;
	selp.b32	%r3574, %r3573, %r3572, %p2839;
	mov.u32 	%r3575, 0;
	mov.b64 	%fd1728, {%r3575, %r3574};
	bra.uni 	BB0_2427;

BB0_23:
	and.b32  	%r210, %r3, 2147483647;
	setp.ne.s32	%p170, %r210, 2146435072;
	@%p170 bra 	BB0_24;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r211, %temp}, %fd97;
	}
	setp.ne.s32	%p171, %r211, 0;
	mov.f64 	%fd4091, %fd106;
	@%p171 bra 	BB0_28;

	shr.s32 	%r212, %r4, 31;
	and.b32  	%r213, %r212, -2146435072;
	add.s32 	%r214, %r213, 2146435072;
	or.b32  	%r215, %r214, -2147483648;
	selp.b32	%r216, %r215, %r214, %p1;
	mov.u32 	%r217, 0;
	mov.b64 	%fd4091, {%r217, %r216};
	bra.uni 	BB0_28;

BB0_40:
	and.b32  	%r236, %r6, 2147483647;
	setp.ne.s32	%p187, %r236, 2146435072;
	@%p187 bra 	BB0_41;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r237, %temp}, %fd98;
	}
	setp.ne.s32	%p188, %r237, 0;
	mov.f64 	%fd4094, %fd117;
	@%p188 bra 	BB0_45;

	shr.s32 	%r238, %r5, 31;
	and.b32  	%r239, %r238, -2146435072;
	add.s32 	%r240, %r239, 2146435072;
	or.b32  	%r241, %r240, -2147483648;
	selp.b32	%r242, %r241, %r240, %p2;
	mov.u32 	%r243, 0;
	mov.b64 	%fd4094, {%r243, %r242};
	bra.uni 	BB0_45;

BB0_57:
	and.b32  	%r262, %r3, 2147483647;
	setp.ne.s32	%p210, %r262, 2146435072;
	@%p210 bra 	BB0_58;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r263, %temp}, %fd97;
	}
	setp.ne.s32	%p211, %r263, 0;
	mov.f64 	%fd4097, %fd128;
	@%p211 bra 	BB0_62;

	shr.s32 	%r264, %r7, 31;
	and.b32  	%r265, %r264, -2146435072;
	add.s32 	%r266, %r265, 2146435072;
	or.b32  	%r267, %r266, -2147483648;
	selp.b32	%r268, %r267, %r266, %p3;
	mov.u32 	%r269, 0;
	mov.b64 	%fd4097, {%r269, %r268};
	bra.uni 	BB0_62;

BB0_74:
	and.b32  	%r288, %r6, 2147483647;
	setp.ne.s32	%p227, %r288, 2146435072;
	@%p227 bra 	BB0_75;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r289, %temp}, %fd98;
	}
	setp.ne.s32	%p228, %r289, 0;
	mov.f64 	%fd4100, %fd138;
	@%p228 bra 	BB0_79;

	shr.s32 	%r290, %r8, 31;
	and.b32  	%r291, %r290, -2146435072;
	add.s32 	%r292, %r291, 2146435072;
	or.b32  	%r293, %r292, -2147483648;
	selp.b32	%r294, %r293, %r292, %p4;
	mov.u32 	%r295, 0;
	mov.b64 	%fd4100, {%r295, %r294};
	bra.uni 	BB0_79;

BB0_91:
	and.b32  	%r314, %r9, 2147483647;
	setp.ne.s32	%p250, %r314, 2146435072;
	@%p250 bra 	BB0_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r315, %temp}, %fd146;
	}
	setp.ne.s32	%p251, %r315, 0;
	mov.f64 	%fd4103, %fd153;
	@%p251 bra 	BB0_96;

	shr.s32 	%r316, %r10, 31;
	and.b32  	%r317, %r316, -2146435072;
	add.s32 	%r318, %r317, 2146435072;
	or.b32  	%r319, %r318, -2147483648;
	selp.b32	%r320, %r319, %r318, %p5;
	mov.u32 	%r321, 0;
	mov.b64 	%fd4103, {%r321, %r320};
	bra.uni 	BB0_96;

BB0_108:
	and.b32  	%r340, %r11, 2147483647;
	setp.ne.s32	%p267, %r340, 2146435072;
	@%p267 bra 	BB0_109;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r341, %temp}, %fd159;
	}
	setp.ne.s32	%p268, %r341, 0;
	mov.f64 	%fd4106, %fd166;
	@%p268 bra 	BB0_113;

	shr.s32 	%r342, %r12, 31;
	and.b32  	%r343, %r342, -2146435072;
	add.s32 	%r344, %r343, 2146435072;
	or.b32  	%r345, %r344, -2147483648;
	selp.b32	%r346, %r345, %r344, %p6;
	mov.u32 	%r347, 0;
	mov.b64 	%fd4106, {%r347, %r346};
	bra.uni 	BB0_113;

BB0_125:
	and.b32  	%r366, %r9, 2147483647;
	setp.ne.s32	%p290, %r366, 2146435072;
	@%p290 bra 	BB0_126;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd146;
	}
	setp.ne.s32	%p291, %r367, 0;
	mov.f64 	%fd4109, %fd179;
	@%p291 bra 	BB0_130;

	shr.s32 	%r368, %r10, 31;
	and.b32  	%r369, %r368, -2146435072;
	add.s32 	%r370, %r369, 2146435072;
	or.b32  	%r371, %r370, -2147483648;
	selp.b32	%r372, %r371, %r370, %p7;
	mov.u32 	%r373, 0;
	mov.b64 	%fd4109, {%r373, %r372};
	bra.uni 	BB0_130;

BB0_142:
	and.b32  	%r392, %r11, 2147483647;
	setp.ne.s32	%p307, %r392, 2146435072;
	@%p307 bra 	BB0_143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r393, %temp}, %fd159;
	}
	setp.ne.s32	%p308, %r393, 0;
	mov.f64 	%fd4112, %fd4111;
	@%p308 bra 	BB0_147;

	shr.s32 	%r394, %r14, 31;
	and.b32  	%r395, %r394, -2146435072;
	add.s32 	%r396, %r395, 2146435072;
	or.b32  	%r397, %r396, -2147483648;
	selp.b32	%r398, %r397, %r396, %p8;
	mov.u32 	%r399, 0;
	mov.b64 	%fd4112, {%r399, %r398};
	bra.uni 	BB0_147;

BB0_159:
	and.b32  	%r418, %r9, 2147483647;
	setp.ne.s32	%p330, %r418, 2146435072;
	@%p330 bra 	BB0_160;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r419, %temp}, %fd146;
	}
	setp.ne.s32	%p331, %r419, 0;
	mov.f64 	%fd4115, %fd4114;
	@%p331 bra 	BB0_164;

	shr.s32 	%r420, %r16, 31;
	and.b32  	%r421, %r420, -2146435072;
	add.s32 	%r422, %r421, 2146435072;
	or.b32  	%r423, %r422, -2147483648;
	selp.b32	%r424, %r423, %r422, %p9;
	mov.u32 	%r425, 0;
	mov.b64 	%fd4115, {%r425, %r424};
	bra.uni 	BB0_164;

BB0_176:
	and.b32  	%r444, %r11, 2147483647;
	setp.ne.s32	%p350, %r444, 2146435072;
	@%p350 bra 	BB0_177;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r445, %temp}, %fd159;
	}
	setp.ne.s32	%p351, %r445, 0;
	mov.f64 	%fd4118, %fd4117;
	@%p351 bra 	BB0_181;

	shr.s32 	%r446, %r12, 31;
	and.b32  	%r447, %r446, -2146435072;
	add.s32 	%r448, %r447, 2146435072;
	or.b32  	%r449, %r448, -2147483648;
	selp.b32	%r450, %r449, %r448, %p10;
	mov.u32 	%r451, 0;
	mov.b64 	%fd4118, {%r451, %r450};
	bra.uni 	BB0_181;

BB0_193:
	and.b32  	%r470, %r3, 2147483647;
	setp.ne.s32	%p370, %r470, 2146435072;
	@%p370 bra 	BB0_194;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r471, %temp}, %fd97;
	}
	setp.ne.s32	%p371, %r471, 0;
	mov.f64 	%fd4121, %fd4120;
	@%p371 bra 	BB0_198;

	shr.s32 	%r472, %r4, 31;
	and.b32  	%r473, %r472, -2146435072;
	add.s32 	%r474, %r473, 2146435072;
	or.b32  	%r475, %r474, -2147483648;
	selp.b32	%r476, %r475, %r474, %p11;
	mov.u32 	%r477, 0;
	mov.b64 	%fd4121, {%r477, %r476};
	bra.uni 	BB0_198;

BB0_210:
	and.b32  	%r496, %r6, 2147483647;
	setp.ne.s32	%p390, %r496, 2146435072;
	@%p390 bra 	BB0_211;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r497, %temp}, %fd98;
	}
	setp.ne.s32	%p391, %r497, 0;
	mov.f64 	%fd4124, %fd4123;
	@%p391 bra 	BB0_215;

	shr.s32 	%r498, %r8, 31;
	and.b32  	%r499, %r498, -2146435072;
	add.s32 	%r500, %r499, 2146435072;
	or.b32  	%r501, %r500, -2147483648;
	selp.b32	%r502, %r501, %r500, %p12;
	mov.u32 	%r503, 0;
	mov.b64 	%fd4124, {%r503, %r502};
	bra.uni 	BB0_215;

BB0_2328:
	and.b32  	%r3428, %r120, 2147483647;
	setp.ne.s32	%p2721, %r3428, 2146435072;
	@%p2721 bra 	BB0_2329;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3429, %temp}, %fd1649;
	}
	setp.ne.s32	%p2722, %r3429, 0;
	mov.f64 	%fd4505, %fd1657;
	@%p2722 bra 	BB0_2333;

	shr.s32 	%r3430, %r121, 31;
	and.b32  	%r3431, %r3430, -2146435072;
	add.s32 	%r3432, %r3431, 2146435072;
	or.b32  	%r3433, %r3432, -2147483648;
	selp.b32	%r3434, %r3433, %r3432, %p128;
	mov.u32 	%r3435, 0;
	mov.b64 	%fd4505, {%r3435, %r3434};
	bra.uni 	BB0_2333;

BB0_2345:
	and.b32  	%r3454, %r123, 2147483647;
	setp.ne.s32	%p2738, %r3454, 2146435072;
	@%p2738 bra 	BB0_2346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3455, %temp}, %fd1650;
	}
	setp.ne.s32	%p2739, %r3455, 0;
	mov.f64 	%fd4508, %fd1668;
	@%p2739 bra 	BB0_2350;

	shr.s32 	%r3456, %r122, 31;
	and.b32  	%r3457, %r3456, -2146435072;
	add.s32 	%r3458, %r3457, 2146435072;
	or.b32  	%r3459, %r3458, -2147483648;
	selp.b32	%r3460, %r3459, %r3458, %p129;
	mov.u32 	%r3461, 0;
	mov.b64 	%fd4508, {%r3461, %r3460};
	bra.uni 	BB0_2350;

BB0_2362:
	and.b32  	%r3480, %r120, 2147483647;
	setp.ne.s32	%p2761, %r3480, 2146435072;
	@%p2761 bra 	BB0_2363;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3481, %temp}, %fd1649;
	}
	setp.ne.s32	%p2762, %r3481, 0;
	mov.f64 	%fd4511, %fd1679;
	@%p2762 bra 	BB0_2367;

	shr.s32 	%r3482, %r124, 31;
	and.b32  	%r3483, %r3482, -2146435072;
	add.s32 	%r3484, %r3483, 2146435072;
	or.b32  	%r3485, %r3484, -2147483648;
	selp.b32	%r3486, %r3485, %r3484, %p130;
	mov.u32 	%r3487, 0;
	mov.b64 	%fd4511, {%r3487, %r3486};
	bra.uni 	BB0_2367;

BB0_2379:
	and.b32  	%r3506, %r123, 2147483647;
	setp.ne.s32	%p2781, %r3506, 2146435072;
	@%p2781 bra 	BB0_2380;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3507, %temp}, %fd1650;
	}
	setp.ne.s32	%p2782, %r3507, 0;
	mov.f64 	%fd4514, %fd1690;
	@%p2782 bra 	BB0_2384;

	shr.s32 	%r3508, %r125, 31;
	and.b32  	%r3509, %r3508, -2146435072;
	add.s32 	%r3510, %r3509, 2146435072;
	or.b32  	%r3511, %r3510, -2147483648;
	selp.b32	%r3512, %r3511, %r3510, %p131;
	mov.u32 	%r3513, 0;
	mov.b64 	%fd4514, {%r3513, %r3512};
	bra.uni 	BB0_2384;

BB0_2396:
	and.b32  	%r3531, %r127, 2147483647;
	setp.ne.s32	%p2801, %r3531, 2146435072;
	@%p2801 bra 	BB0_2397;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3532, %temp}, %fd41;
	}
	setp.ne.s32	%p2802, %r3532, 0;
	mov.f64 	%fd4517, %fd4516;
	@%p2802 bra 	BB0_2401;

	shr.s32 	%r3533, %r99, 31;
	and.b32  	%r3534, %r3533, -2146435072;
	add.s32 	%r3535, %r3534, 2146435072;
	or.b32  	%r3536, %r3535, -2147483648;
	selp.b32	%r3537, %r3536, %r3535, %p132;
	mov.u32 	%r3538, 0;
	mov.b64 	%fd4517, {%r3538, %r3537};
	bra.uni 	BB0_2401;

BB0_2413:
	and.b32  	%r3556, %r129, 2147483647;
	setp.ne.s32	%p2818, %r3556, 2146435072;
	@%p2818 bra 	BB0_2414;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3557, %temp}, %fd68;
	}
	setp.ne.s32	%p2819, %r3557, 0;
	mov.f64 	%fd4520, %fd4519;
	@%p2819 bra 	BB0_2418;

	shr.s32 	%r3558, %r130, 31;
	and.b32  	%r3559, %r3558, -2146435072;
	add.s32 	%r3560, %r3559, 2146435072;
	or.b32  	%r3561, %r3560, -2147483648;
	selp.b32	%r3562, %r3561, %r3560, %p133;
	mov.u32 	%r3563, 0;
	mov.b64 	%fd4520, {%r3563, %r3562};
	bra.uni 	BB0_2418;

BB0_221:
	setp.gtu.f64	%p410, %fd245, %fd91;
	and.pred  	%p412, %p407, %p410;
	@%p412 bra 	BB0_1186;
	bra.uni 	BB0_222;

BB0_1186:
	setp.neu.f64	%p1459, %fd245, 0d0000000000000000;
	@%p1459 bra 	BB0_1324;
	bra.uni 	BB0_1187;

BB0_1324:
	div.rn.f64 	%fd977, %fd244, %fd50;
	div.rn.f64 	%fd4340, %fd245, %fd35;
	add.f64 	%fd979, %fd4340, %fd70;
	sub.f64 	%fd980, %fd2184, %fd4340;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd980;
	}
	abs.f64 	%fd981, %fd980;
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd981;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd987, [retval0+0];
	
	//{
	}// Callseq End 62
	setp.lt.s32	%p1621, %r65, 0;
	and.pred  	%p73, %p1621, %p278;
	@!%p73 bra 	BB0_1326;
	bra.uni 	BB0_1325;

BB0_1325:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2027}, %fd987;
	}
	xor.b32  	%r2028, %r2027, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2029, %temp}, %fd987;
	}
	mov.b64 	%fd987, {%r2029, %r2028};

BB0_1326:
	setp.eq.f64	%p1622, %fd980, 0d0000000000000000;
	@%p1622 bra 	BB0_1329;
	bra.uni 	BB0_1327;

BB0_1329:
	selp.b32	%r2030, %r65, 0, %p278;
	or.b32  	%r2031, %r2030, 2146435072;
	setp.lt.s32	%p1626, %r10, 0;
	selp.b32	%r2032, %r2031, %r2030, %p1626;
	mov.u32 	%r2033, 0;
	mov.b64 	%fd987, {%r2033, %r2032};
	bra.uni 	BB0_1330;

BB0_2561:
	setp.gt.s32	%p2989, %r136, -1;
	@%p2989 bra 	BB0_2564;

	cvt.rzi.f64.f64	%fd2973, %fd39;
	setp.neu.f64	%p2990, %fd2973, %fd39;
	selp.f64	%fd1815, 0dFFF8000000000000, %fd1815, %p2990;

BB0_2564:
	add.f64 	%fd4547, %fd1807, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3768}, %fd4547;
	}
	and.b32  	%r3769, %r3768, 2146435072;
	setp.ne.s32	%p2993, %r3769, 2146435072;
	@%p2993 bra 	BB0_2565;

	setp.gtu.f64	%p2994, %fd1809, 0d7FF0000000000000;
	@%p2994 bra 	BB0_2575;

	abs.f64 	%fd2974, %fd39;
	setp.gtu.f64	%p2995, %fd2974, 0d7FF0000000000000;
	@%p2995 bra 	BB0_2575;

	and.b32  	%r3770, %r121, 2147483647;
	setp.ne.s32	%p2996, %r3770, 2146435072;
	@%p2996 bra 	BB0_2570;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3771, %temp}, %fd39;
	}
	setp.eq.s32	%p2997, %r3771, 0;
	@%p2997 bra 	BB0_2574;
	bra.uni 	BB0_2570;

BB0_2574:
	setp.gt.f64	%p3000, %fd1809, 0d3FF0000000000000;
	selp.b32	%r3780, 2146435072, 0, %p3000;
	xor.b32  	%r3781, %r3780, 2146435072;
	setp.lt.s32	%p3001, %r121, 0;
	selp.b32	%r3782, %r3781, %r3780, %p3001;
	setp.eq.f64	%p3002, %fd1807, 0dBFF0000000000000;
	selp.b32	%r3783, 1072693248, %r3782, %p3002;
	mov.u32 	%r3784, 0;
	mov.b64 	%fd4547, {%r3784, %r3783};
	bra.uni 	BB0_2575;

BB0_2424:
	setp.gt.s32	%p2836, %r120, -1;
	@%p2836 bra 	BB0_2427;

	cvt.rzi.f64.f64	%fd2937, %fd39;
	setp.neu.f64	%p2837, %fd2937, %fd39;
	selp.f64	%fd1728, 0dFFF8000000000000, %fd1728, %p2837;

BB0_2427:
	add.f64 	%fd4523, %fd1649, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3576}, %fd4523;
	}
	and.b32  	%r3577, %r3576, 2146435072;
	setp.ne.s32	%p2840, %r3577, 2146435072;
	@%p2840 bra 	BB0_2428;

	setp.gtu.f64	%p2841, %fd1651, 0d7FF0000000000000;
	@%p2841 bra 	BB0_2438;

	abs.f64 	%fd2938, %fd39;
	setp.gtu.f64	%p2842, %fd2938, 0d7FF0000000000000;
	@%p2842 bra 	BB0_2438;

	and.b32  	%r3578, %r121, 2147483647;
	setp.ne.s32	%p2843, %r3578, 2146435072;
	@%p2843 bra 	BB0_2433;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3579, %temp}, %fd39;
	}
	setp.eq.s32	%p2844, %r3579, 0;
	@%p2844 bra 	BB0_2437;
	bra.uni 	BB0_2433;

BB0_2437:
	setp.gt.f64	%p2847, %fd1651, 0d3FF0000000000000;
	selp.b32	%r3588, 2146435072, 0, %p2847;
	xor.b32  	%r3589, %r3588, 2146435072;
	setp.lt.s32	%p2848, %r121, 0;
	selp.b32	%r3590, %r3589, %r3588, %p2848;
	setp.eq.f64	%p2849, %fd1649, 0dBFF0000000000000;
	selp.b32	%r3591, 1072693248, %r3590, %p2849;
	mov.u32 	%r3592, 0;
	mov.b64 	%fd4523, {%r3592, %r3591};
	bra.uni 	BB0_2438;

BB0_2565:
	mov.f64 	%fd4547, %fd1815;

BB0_2575:
	abs.f64 	%fd1820, %fd1808;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1820;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1826, [retval0+0];
	
	//{
	}// Callseq End 119
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd1808;
	}
	setp.lt.s32	%p3003, %r137, 0;
	and.pred  	%p142, %p3003, %p2726;
	@!%p142 bra 	BB0_2577;
	bra.uni 	BB0_2576;

BB0_2576:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3785}, %fd1826;
	}
	xor.b32  	%r3786, %r3785, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3787, %temp}, %fd1826;
	}
	mov.b64 	%fd1826, {%r3787, %r3786};

BB0_2577:
	setp.eq.f64	%p3005, %fd1808, 0d0000000000000000;
	@%p3005 bra 	BB0_2580;
	bra.uni 	BB0_2578;

BB0_2580:
	selp.b32	%r3788, %r137, 0, %p2726;
	or.b32  	%r3789, %r3788, 2146435072;
	setp.lt.s32	%p3009, %r122, 0;
	selp.b32	%r3790, %r3789, %r3788, %p3009;
	mov.u32 	%r3791, 0;
	mov.b64 	%fd1826, {%r3791, %r3790};
	bra.uni 	BB0_2581;

BB0_2428:
	mov.f64 	%fd4523, %fd1728;

BB0_2438:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd43;
	}
	bfe.u32 	%r3593, %r134, 20, 11;
	add.s32 	%r3594, %r3593, -1012;
	mov.b64 	 %rd469, %fd43;
	shl.b64 	%rd71, %rd469, %r3594;
	setp.eq.s64	%p2850, %rd71, -9223372036854775808;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1662;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1740, [retval0+0];
	
	//{
	}// Callseq End 113
	and.pred  	%p136, %p2727, %p2850;
	@!%p136 bra 	BB0_2440;
	bra.uni 	BB0_2439;

BB0_2439:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3595}, %fd1740;
	}
	xor.b32  	%r3596, %r3595, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3597, %temp}, %fd1740;
	}
	mov.b64 	%fd1740, {%r3597, %r3596};

BB0_2440:
	@%p2728 bra 	BB0_2443;
	bra.uni 	BB0_2441;

BB0_2443:
	selp.b32	%r3598, %r123, 0, %p2850;
	or.b32  	%r3599, %r3598, 2146435072;
	setp.lt.s32	%p2856, %r134, 0;
	selp.b32	%r3600, %r3599, %r3598, %p2856;
	mov.u32 	%r3601, 0;
	mov.b64 	%fd1740, {%r3601, %r3600};
	bra.uni 	BB0_2444;

BB0_2578:
	setp.gt.s32	%p3006, %r137, -1;
	@%p3006 bra 	BB0_2581;

	cvt.rzi.f64.f64	%fd2975, %fd38;
	setp.neu.f64	%p3007, %fd2975, %fd38;
	selp.f64	%fd1826, 0dFFF8000000000000, %fd1826, %p3007;

BB0_2581:
	add.f64 	%fd4550, %fd38, %fd1808;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3792}, %fd4550;
	}
	and.b32  	%r3793, %r3792, 2146435072;
	setp.ne.s32	%p3010, %r3793, 2146435072;
	@%p3010 bra 	BB0_2582;

	setp.gtu.f64	%p3011, %fd1820, 0d7FF0000000000000;
	@%p3011 bra 	BB0_2592;

	abs.f64 	%fd2976, %fd38;
	setp.gtu.f64	%p3012, %fd2976, 0d7FF0000000000000;
	@%p3012 bra 	BB0_2592;

	and.b32  	%r3794, %r122, 2147483647;
	setp.ne.s32	%p3013, %r3794, 2146435072;
	@%p3013 bra 	BB0_2587;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3795, %temp}, %fd38;
	}
	setp.eq.s32	%p3014, %r3795, 0;
	@%p3014 bra 	BB0_2591;
	bra.uni 	BB0_2587;

BB0_2591:
	setp.gt.f64	%p3017, %fd1820, 0d3FF0000000000000;
	selp.b32	%r3804, 2146435072, 0, %p3017;
	xor.b32  	%r3805, %r3804, 2146435072;
	setp.lt.s32	%p3018, %r122, 0;
	selp.b32	%r3806, %r3805, %r3804, %p3018;
	setp.eq.f64	%p3019, %fd1808, 0dBFF0000000000000;
	selp.b32	%r3807, 1072693248, %r3806, %p3019;
	mov.u32 	%r3808, 0;
	mov.b64 	%fd4550, {%r3808, %r3807};
	bra.uni 	BB0_2592;

BB0_2441:
	setp.gt.s32	%p2853, %r123, -1;
	@%p2853 bra 	BB0_2444;

	cvt.rzi.f64.f64	%fd2939, %fd43;
	setp.neu.f64	%p2854, %fd2939, %fd43;
	selp.f64	%fd1740, 0dFFF8000000000000, %fd1740, %p2854;

BB0_2444:
	add.f64 	%fd4526, %fd43, %fd1650;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3602}, %fd4526;
	}
	and.b32  	%r3603, %r3602, 2146435072;
	setp.ne.s32	%p2857, %r3603, 2146435072;
	@%p2857 bra 	BB0_2445;

	setp.gtu.f64	%p2858, %fd1662, 0d7FF0000000000000;
	@%p2858 bra 	BB0_2455;

	abs.f64 	%fd2940, %fd43;
	setp.gtu.f64	%p2859, %fd2940, 0d7FF0000000000000;
	@%p2859 bra 	BB0_2455;

	and.b32  	%r3604, %r134, 2147483647;
	setp.ne.s32	%p2860, %r3604, 2146435072;
	@%p2860 bra 	BB0_2450;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3605, %temp}, %fd43;
	}
	setp.eq.s32	%p2861, %r3605, 0;
	@%p2861 bra 	BB0_2454;
	bra.uni 	BB0_2450;

BB0_2454:
	setp.gt.f64	%p2864, %fd1662, 0d3FF0000000000000;
	selp.b32	%r3614, 2146435072, 0, %p2864;
	xor.b32  	%r3615, %r3614, 2146435072;
	setp.lt.s32	%p2865, %r134, 0;
	selp.b32	%r3616, %r3615, %r3614, %p2865;
	setp.eq.f64	%p2866, %fd1650, 0dBFF0000000000000;
	selp.b32	%r3617, 1072693248, %r3616, %p2866;
	mov.u32 	%r3618, 0;
	mov.b64 	%fd4526, {%r3618, %r3617};
	bra.uni 	BB0_2455;

BB0_2582:
	mov.f64 	%fd4550, %fd1826;

BB0_2592:
	setp.eq.f64	%p3020, %fd1808, 0d3FF0000000000000;
	or.pred  	%p3022, %p3020, %p2744;
	selp.f64	%fd2977, 0d3FF0000000000000, %fd4550, %p3022;
	setp.eq.f64	%p3024, %fd1807, 0d3FF0000000000000;
	or.pred  	%p3025, %p3024, %p2746;
	selp.f64	%fd2978, 0d3FF0000000000000, %fd4547, %p3025;
	mul.f64 	%fd2979, %fd37, %fd2978;
	mul.f64 	%fd1831, %fd2979, %fd2977;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1809;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1837, [retval0+0];
	
	//{
	}// Callseq End 120
	and.pred  	%p143, %p2987, %p2749;
	@!%p143 bra 	BB0_2594;
	bra.uni 	BB0_2593;

BB0_2593:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3809}, %fd1837;
	}
	xor.b32  	%r3810, %r3809, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3811, %temp}, %fd1837;
	}
	mov.b64 	%fd1837, {%r3811, %r3810};

BB0_2594:
	@%p2988 bra 	BB0_2597;
	bra.uni 	BB0_2595;

BB0_2597:
	selp.b32	%r3812, %r136, 0, %p2749;
	or.b32  	%r3813, %r3812, 2146435072;
	setp.lt.s32	%p3032, %r124, 0;
	selp.b32	%r3814, %r3813, %r3812, %p3032;
	mov.u32 	%r3815, 0;
	mov.b64 	%fd1837, {%r3815, %r3814};
	bra.uni 	BB0_2598;

BB0_2445:
	mov.f64 	%fd4526, %fd1740;

BB0_2455:
	setp.eq.f64	%p2868, %fd43, 0d0000000000000000;
	or.pred  	%p2869, %p2743, %p2868;
	selp.f64	%fd2941, 0d3FF0000000000000, %fd4526, %p2869;
	selp.f64	%fd2942, 0d3FF0000000000000, %fd4523, %p2748;
	mul.f64 	%fd2943, %fd80, %fd2942;
	mul.f64 	%fd1745, %fd2943, %fd2941;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd44;
	}
	bfe.u32 	%r3619, %r135, 20, 11;
	add.s32 	%r3620, %r3619, -1012;
	mov.b64 	 %rd470, %fd44;
	shl.b64 	%rd72, %rd470, %r3620;
	setp.eq.s64	%p2873, %rd72, -9223372036854775808;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1751, [retval0+0];
	
	//{
	}// Callseq End 114
	and.pred  	%p137, %p2710, %p2873;
	@!%p137 bra 	BB0_2457;
	bra.uni 	BB0_2456;

BB0_2456:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3621}, %fd1751;
	}
	xor.b32  	%r3622, %r3621, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3623, %temp}, %fd1751;
	}
	mov.b64 	%fd1751, {%r3623, %r3622};

BB0_2457:
	@%p2711 bra 	BB0_2460;
	bra.uni 	BB0_2458;

BB0_2460:
	selp.b32	%r3624, %r120, 0, %p2873;
	or.b32  	%r3625, %r3624, 2146435072;
	setp.lt.s32	%p2879, %r135, 0;
	selp.b32	%r3626, %r3625, %r3624, %p2879;
	mov.u32 	%r3627, 0;
	mov.b64 	%fd1751, {%r3627, %r3626};
	bra.uni 	BB0_2461;

BB0_2595:
	setp.gt.s32	%p3029, %r136, -1;
	@%p3029 bra 	BB0_2598;

	cvt.rzi.f64.f64	%fd2980, %fd40;
	setp.neu.f64	%p3030, %fd2980, %fd40;
	selp.f64	%fd1837, 0dFFF8000000000000, %fd1837, %p3030;

BB0_2598:
	add.f64 	%fd4553, %fd1807, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3816}, %fd4553;
	}
	and.b32  	%r3817, %r3816, 2146435072;
	setp.ne.s32	%p3033, %r3817, 2146435072;
	@%p3033 bra 	BB0_2599;

	setp.gtu.f64	%p3034, %fd1809, 0d7FF0000000000000;
	@%p3034 bra 	BB0_2609;

	abs.f64 	%fd2981, %fd40;
	setp.gtu.f64	%p3035, %fd2981, 0d7FF0000000000000;
	@%p3035 bra 	BB0_2609;

	and.b32  	%r3818, %r124, 2147483647;
	setp.ne.s32	%p3036, %r3818, 2146435072;
	@%p3036 bra 	BB0_2604;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3819, %temp}, %fd40;
	}
	setp.eq.s32	%p3037, %r3819, 0;
	@%p3037 bra 	BB0_2608;
	bra.uni 	BB0_2604;

BB0_2608:
	setp.gt.f64	%p3040, %fd1809, 0d3FF0000000000000;
	selp.b32	%r3828, 2146435072, 0, %p3040;
	xor.b32  	%r3829, %r3828, 2146435072;
	setp.lt.s32	%p3041, %r124, 0;
	selp.b32	%r3830, %r3829, %r3828, %p3041;
	setp.eq.f64	%p3042, %fd1807, 0dBFF0000000000000;
	selp.b32	%r3831, 1072693248, %r3830, %p3042;
	mov.u32 	%r3832, 0;
	mov.b64 	%fd4553, {%r3832, %r3831};
	bra.uni 	BB0_2609;

BB0_2458:
	setp.gt.s32	%p2876, %r120, -1;
	@%p2876 bra 	BB0_2461;

	cvt.rzi.f64.f64	%fd2944, %fd44;
	setp.neu.f64	%p2877, %fd2944, %fd44;
	selp.f64	%fd1751, 0dFFF8000000000000, %fd1751, %p2877;

BB0_2461:
	add.f64 	%fd4529, %fd1649, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3628}, %fd4529;
	}
	and.b32  	%r3629, %r3628, 2146435072;
	setp.ne.s32	%p2880, %r3629, 2146435072;
	@%p2880 bra 	BB0_2462;

	setp.gtu.f64	%p2881, %fd1651, 0d7FF0000000000000;
	@%p2881 bra 	BB0_2472;

	abs.f64 	%fd2945, %fd44;
	setp.gtu.f64	%p2882, %fd2945, 0d7FF0000000000000;
	@%p2882 bra 	BB0_2472;

	and.b32  	%r3630, %r135, 2147483647;
	setp.ne.s32	%p2883, %r3630, 2146435072;
	@%p2883 bra 	BB0_2467;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3631, %temp}, %fd44;
	}
	setp.eq.s32	%p2884, %r3631, 0;
	@%p2884 bra 	BB0_2471;
	bra.uni 	BB0_2467;

BB0_2471:
	setp.gt.f64	%p2887, %fd1651, 0d3FF0000000000000;
	selp.b32	%r3640, 2146435072, 0, %p2887;
	xor.b32  	%r3641, %r3640, 2146435072;
	setp.lt.s32	%p2888, %r135, 0;
	selp.b32	%r3642, %r3641, %r3640, %p2888;
	setp.eq.f64	%p2889, %fd1649, 0dBFF0000000000000;
	selp.b32	%r3643, 1072693248, %r3642, %p2889;
	mov.u32 	%r3644, 0;
	mov.b64 	%fd4529, {%r3644, %r3643};
	bra.uni 	BB0_2472;

BB0_2599:
	mov.f64 	%fd4553, %fd1837;

BB0_2609:
	or.pred  	%p3045, %p3024, %p2766;
	selp.f64	%fd1842, 0d3FF0000000000000, %fd4553, %p3045;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1820;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1848, [retval0+0];
	
	//{
	}// Callseq End 121
	and.pred  	%p144, %p3003, %p2769;
	@!%p144 bra 	BB0_2611;
	bra.uni 	BB0_2610;

BB0_2610:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3833}, %fd1848;
	}
	xor.b32  	%r3834, %r3833, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3835, %temp}, %fd1848;
	}
	mov.b64 	%fd1848, {%r3835, %r3834};

BB0_2611:
	@%p3005 bra 	BB0_2614;
	bra.uni 	BB0_2612;

BB0_2614:
	selp.b32	%r3836, %r137, 0, %p2769;
	or.b32  	%r3837, %r3836, 2146435072;
	setp.lt.s32	%p3052, %r125, 0;
	selp.b32	%r3838, %r3837, %r3836, %p3052;
	mov.u32 	%r3839, 0;
	mov.b64 	%fd1848, {%r3839, %r3838};
	bra.uni 	BB0_2615;

BB0_2462:
	mov.f64 	%fd4529, %fd1751;

BB0_2472:
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1662;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1761, [retval0+0];
	
	//{
	}// Callseq End 115
	@!%p131 bra 	BB0_2474;
	bra.uni 	BB0_2473;

BB0_2473:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3645}, %fd1761;
	}
	xor.b32  	%r3646, %r3645, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3647, %temp}, %fd1761;
	}
	mov.b64 	%fd1761, {%r3647, %r3646};

BB0_2474:
	@%p2728 bra 	BB0_2477;
	bra.uni 	BB0_2475;

BB0_2477:
	selp.b32	%r3648, %r123, 0, %p2769;
	or.b32  	%r3649, %r3648, 2146435072;
	setp.lt.s32	%p2896, %r125, 0;
	selp.b32	%r3650, %r3649, %r3648, %p2896;
	mov.u32 	%r3651, 0;
	mov.b64 	%fd1761, {%r3651, %r3650};
	bra.uni 	BB0_2478;

BB0_2612:
	setp.gt.s32	%p3049, %r137, -1;
	@%p3049 bra 	BB0_2615;

	cvt.rzi.f64.f64	%fd2982, %fd37;
	setp.neu.f64	%p3050, %fd2982, %fd37;
	selp.f64	%fd1848, 0dFFF8000000000000, %fd1848, %p3050;

BB0_2615:
	add.f64 	%fd4556, %fd37, %fd1808;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3840}, %fd4556;
	}
	and.b32  	%r3841, %r3840, 2146435072;
	setp.ne.s32	%p3053, %r3841, 2146435072;
	@%p3053 bra 	BB0_2616;

	setp.gtu.f64	%p3054, %fd1820, 0d7FF0000000000000;
	@%p3054 bra 	BB0_2626;

	abs.f64 	%fd2983, %fd37;
	setp.gtu.f64	%p3055, %fd2983, 0d7FF0000000000000;
	@%p3055 bra 	BB0_2626;

	and.b32  	%r3842, %r125, 2147483647;
	setp.ne.s32	%p3056, %r3842, 2146435072;
	@%p3056 bra 	BB0_2621;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3843, %temp}, %fd37;
	}
	setp.eq.s32	%p3057, %r3843, 0;
	@%p3057 bra 	BB0_2625;
	bra.uni 	BB0_2621;

BB0_2625:
	setp.gt.f64	%p3060, %fd1820, 0d3FF0000000000000;
	selp.b32	%r3852, 2146435072, 0, %p3060;
	xor.b32  	%r3853, %r3852, 2146435072;
	setp.lt.s32	%p3061, %r125, 0;
	selp.b32	%r3854, %r3853, %r3852, %p3061;
	setp.eq.f64	%p3062, %fd1808, 0dBFF0000000000000;
	selp.b32	%r3855, 1072693248, %r3854, %p3062;
	mov.u32 	%r3856, 0;
	mov.b64 	%fd4556, {%r3856, %r3855};
	bra.uni 	BB0_2626;

BB0_2475:
	setp.gt.s32	%p2893, %r123, -1;
	@%p2893 bra 	BB0_2478;

	cvt.rzi.f64.f64	%fd2946, %fd37;
	setp.neu.f64	%p2894, %fd2946, %fd37;
	selp.f64	%fd1761, 0dFFF8000000000000, %fd1761, %p2894;

BB0_2478:
	add.f64 	%fd4532, %fd37, %fd1650;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3652}, %fd4532;
	}
	and.b32  	%r3653, %r3652, 2146435072;
	setp.ne.s32	%p2897, %r3653, 2146435072;
	@%p2897 bra 	BB0_2479;

	setp.gtu.f64	%p2898, %fd1662, 0d7FF0000000000000;
	@%p2898 bra 	BB0_2489;

	abs.f64 	%fd2947, %fd37;
	setp.gtu.f64	%p2899, %fd2947, 0d7FF0000000000000;
	@%p2899 bra 	BB0_2489;

	and.b32  	%r3654, %r125, 2147483647;
	setp.ne.s32	%p2900, %r3654, 2146435072;
	@%p2900 bra 	BB0_2484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3655, %temp}, %fd37;
	}
	setp.eq.s32	%p2901, %r3655, 0;
	@%p2901 bra 	BB0_2488;
	bra.uni 	BB0_2484;

BB0_2488:
	setp.gt.f64	%p2904, %fd1662, 0d3FF0000000000000;
	selp.b32	%r3664, 2146435072, 0, %p2904;
	xor.b32  	%r3665, %r3664, 2146435072;
	setp.lt.s32	%p2905, %r125, 0;
	selp.b32	%r3666, %r3665, %r3664, %p2905;
	setp.eq.f64	%p2906, %fd1650, 0dBFF0000000000000;
	selp.b32	%r3667, 1072693248, %r3666, %p2906;
	mov.u32 	%r3668, 0;
	mov.b64 	%fd4532, {%r3668, %r3667};
	bra.uni 	BB0_2489;

BB0_2616:
	mov.f64 	%fd4556, %fd1848;

BB0_2626:
	or.pred  	%p3065, %p3020, %p2786;
	selp.f64	%fd2984, 0d3FF0000000000000, %fd4556, %p3065;
	mul.f64 	%fd2985, %fd39, %fd1842;
	mul.f64 	%fd2986, %fd2985, %fd2984;
	sub.f64 	%fd1853, %fd1831, %fd2986;
	@!%p132 bra 	BB0_2628;
	bra.uni 	BB0_2627;

BB0_2627:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3857}, %fd4539;
	}
	xor.b32  	%r3858, %r3857, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3859, %temp}, %fd4539;
	}
	mov.b64 	%fd4539, {%r3859, %r3858};

BB0_2628:
	@%p2791 bra 	BB0_2631;
	bra.uni 	BB0_2629;

BB0_2631:
	selp.b32	%r3860, %r127, 0, %p2789;
	or.b32  	%r3861, %r3860, 2146435072;
	setp.lt.s32	%p3070, %r99, 0;
	selp.b32	%r3862, %r3861, %r3860, %p3070;
	mov.u32 	%r3863, 0;
	mov.b64 	%fd4539, {%r3863, %r3862};
	bra.uni 	BB0_2632;

BB0_2479:
	mov.f64 	%fd4532, %fd1761;

BB0_2489:
	selp.f64	%fd2948, 0d3FF0000000000000, %fd4532, %p2788;
	setp.eq.f64	%p2911, %fd44, 0d0000000000000000;
	or.pred  	%p2912, %p2747, %p2911;
	selp.f64	%fd2949, 0d3FF0000000000000, %fd4529, %p2912;
	mul.f64 	%fd2950, %fd53, %fd2949;
	mul.f64 	%fd1766, %fd2950, %fd2948;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1772, [retval0+0];
	
	//{
	}// Callseq End 116
	@!%p130 bra 	BB0_2491;
	bra.uni 	BB0_2490;

BB0_2490:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3669}, %fd1772;
	}
	xor.b32  	%r3670, %r3669, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3671, %temp}, %fd1772;
	}
	mov.b64 	%fd1772, {%r3671, %r3670};

BB0_2491:
	@%p2711 bra 	BB0_2494;
	bra.uni 	BB0_2492;

BB0_2494:
	selp.b32	%r3672, %r120, 0, %p2749;
	or.b32  	%r3673, %r3672, 2146435072;
	setp.lt.s32	%p2919, %r124, 0;
	selp.b32	%r3674, %r3673, %r3672, %p2919;
	mov.u32 	%r3675, 0;
	mov.b64 	%fd1772, {%r3675, %r3674};
	bra.uni 	BB0_2495;

BB0_2629:
	setp.gt.s32	%p3067, %r127, -1;
	@%p3067 bra 	BB0_2632;

	cvt.rzi.f64.f64	%fd2987, %fd33;
	setp.neu.f64	%p3068, %fd2987, %fd33;
	selp.f64	%fd4539, 0dFFF8000000000000, %fd4539, %p3068;

BB0_2632:
	@%p2796 bra 	BB0_2633;

	setp.gtu.f64	%p3072, %fd1696, 0d7FF0000000000000;
	mov.f64 	%fd4559, %fd42;
	@%p3072 bra 	BB0_2643;

	abs.f64 	%fd2988, %fd33;
	setp.gtu.f64	%p3073, %fd2988, 0d7FF0000000000000;
	mov.f64 	%fd4559, %fd42;
	@%p3073 bra 	BB0_2643;

	and.b32  	%r3864, %r99, 2147483647;
	setp.ne.s32	%p3074, %r3864, 2146435072;
	@%p3074 bra 	BB0_2638;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3865, %temp}, %fd33;
	}
	setp.eq.s32	%p3075, %r3865, 0;
	@%p3075 bra 	BB0_2642;
	bra.uni 	BB0_2638;

BB0_2642:
	setp.eq.f64	%p3078, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p3079, %fd1696, 0d3FF0000000000000;
	selp.b32	%r3874, 2146435072, 0, %p3079;
	xor.b32  	%r3875, %r3874, 2146435072;
	setp.lt.s32	%p3080, %r99, 0;
	selp.b32	%r3876, %r3875, %r3874, %p3080;
	selp.b32	%r3877, 1072693248, %r3876, %p3078;
	mov.u32 	%r3878, 0;
	mov.b64 	%fd4559, {%r3878, %r3877};
	bra.uni 	BB0_2643;

BB0_2492:
	setp.gt.s32	%p2916, %r120, -1;
	@%p2916 bra 	BB0_2495;

	cvt.rzi.f64.f64	%fd2951, %fd40;
	setp.neu.f64	%p2917, %fd2951, %fd40;
	selp.f64	%fd1772, 0dFFF8000000000000, %fd1772, %p2917;

BB0_2495:
	add.f64 	%fd4535, %fd1649, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3676}, %fd4535;
	}
	and.b32  	%r3677, %r3676, 2146435072;
	setp.ne.s32	%p2920, %r3677, 2146435072;
	@%p2920 bra 	BB0_2496;

	setp.gtu.f64	%p2921, %fd1651, 0d7FF0000000000000;
	@%p2921 bra 	BB0_2506;

	abs.f64 	%fd2952, %fd40;
	setp.gtu.f64	%p2922, %fd2952, 0d7FF0000000000000;
	@%p2922 bra 	BB0_2506;

	and.b32  	%r3678, %r124, 2147483647;
	setp.ne.s32	%p2923, %r3678, 2146435072;
	@%p2923 bra 	BB0_2501;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3679, %temp}, %fd40;
	}
	setp.eq.s32	%p2924, %r3679, 0;
	@%p2924 bra 	BB0_2505;
	bra.uni 	BB0_2501;

BB0_2505:
	setp.gt.f64	%p2927, %fd1651, 0d3FF0000000000000;
	selp.b32	%r3688, 2146435072, 0, %p2927;
	xor.b32  	%r3689, %r3688, 2146435072;
	setp.lt.s32	%p2928, %r124, 0;
	selp.b32	%r3690, %r3689, %r3688, %p2928;
	setp.eq.f64	%p2929, %fd1649, 0dBFF0000000000000;
	selp.b32	%r3691, 1072693248, %r3690, %p2929;
	mov.u32 	%r3692, 0;
	mov.b64 	%fd4535, {%r3692, %r3691};
	bra.uni 	BB0_2506;

BB0_2633:
	mov.f64 	%fd4559, %fd4539;

BB0_2643:
	selp.f64	%fd2989, 0d3FF0000000000000, %fd4559, %p2827;
	mul.f64 	%fd1862, %fd4499, %fd2989;
	@!%p133 bra 	BB0_2645;
	bra.uni 	BB0_2644;

BB0_2644:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3879}, %fd4542;
	}
	xor.b32  	%r3880, %r3879, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3881, %temp}, %fd4542;
	}
	mov.b64 	%fd4542, {%r3881, %r3880};

BB0_2645:
	@%p2808 bra 	BB0_2648;
	bra.uni 	BB0_2646;

BB0_2648:
	selp.b32	%r3882, %r129, 0, %p2806;
	or.b32  	%r3883, %r3882, 2146435072;
	setp.lt.s32	%p3088, %r130, 0;
	selp.b32	%r3884, %r3883, %r3882, %p3088;
	mov.u32 	%r3885, 0;
	mov.b64 	%fd4542, {%r3885, %r3884};
	bra.uni 	BB0_2649;

BB0_2496:
	mov.f64 	%fd4535, %fd1772;

BB0_2506:
	selp.f64	%fd1777, 0d3FF0000000000000, %fd4535, %p2768;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1662;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1783, [retval0+0];
	
	//{
	}// Callseq End 117
	@!%p129 bra 	BB0_2508;
	bra.uni 	BB0_2507;

BB0_2507:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3693}, %fd1783;
	}
	xor.b32  	%r3694, %r3693, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3695, %temp}, %fd1783;
	}
	mov.b64 	%fd1783, {%r3695, %r3694};

BB0_2508:
	@%p2728 bra 	BB0_2511;
	bra.uni 	BB0_2509;

BB0_2511:
	selp.b32	%r3696, %r123, 0, %p2726;
	or.b32  	%r3697, %r3696, 2146435072;
	setp.lt.s32	%p2939, %r122, 0;
	selp.b32	%r3698, %r3697, %r3696, %p2939;
	mov.u32 	%r3699, 0;
	mov.b64 	%fd1783, {%r3699, %r3698};
	bra.uni 	BB0_2512;

BB0_2646:
	setp.gt.s32	%p3085, %r129, -1;
	@%p3085 bra 	BB0_2649;

	cvt.rzi.f64.f64	%fd2990, %fd31;
	setp.neu.f64	%p3086, %fd2990, %fd31;
	selp.f64	%fd4542, 0dFFF8000000000000, %fd4542, %p3086;

BB0_2649:
	@%p2813 bra 	BB0_2650;

	setp.gtu.f64	%p3090, %fd1707, 0d7FF0000000000000;
	@%p3090 bra 	BB0_2660;

	abs.f64 	%fd2991, %fd31;
	setp.gtu.f64	%p3091, %fd2991, 0d7FF0000000000000;
	@%p3091 bra 	BB0_2660;

	and.b32  	%r3886, %r130, 2147483647;
	setp.ne.s32	%p3092, %r3886, 2146435072;
	@%p3092 bra 	BB0_2655;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3887, %temp}, %fd31;
	}
	setp.eq.s32	%p3093, %r3887, 0;
	@%p3093 bra 	BB0_2659;
	bra.uni 	BB0_2655;

BB0_2659:
	setp.gt.f64	%p3096, %fd1707, 0d3FF0000000000000;
	selp.b32	%r3896, 2146435072, 0, %p3096;
	xor.b32  	%r3897, %r3896, 2146435072;
	setp.lt.s32	%p3097, %r130, 0;
	selp.b32	%r3898, %r3897, %r3896, %p3097;
	setp.eq.f64	%p3098, %fd68, 0dBFF0000000000000;
	selp.b32	%r3899, 1072693248, %r3898, %p3098;
	mov.u32 	%r3900, 0;
	mov.b64 	%fd4544, {%r3900, %r3899};
	bra.uni 	BB0_2660;

BB0_2509:
	setp.gt.s32	%p2936, %r123, -1;
	@%p2936 bra 	BB0_2512;

	cvt.rzi.f64.f64	%fd2953, %fd38;
	setp.neu.f64	%p2937, %fd2953, %fd38;
	selp.f64	%fd1783, 0dFFF8000000000000, %fd1783, %p2937;

BB0_2512:
	add.f64 	%fd4538, %fd38, %fd1650;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3700}, %fd4538;
	}
	and.b32  	%r3701, %r3700, 2146435072;
	setp.ne.s32	%p2940, %r3701, 2146435072;
	@%p2940 bra 	BB0_2513;

	setp.gtu.f64	%p2941, %fd1662, 0d7FF0000000000000;
	@%p2941 bra 	BB0_2523;

	abs.f64 	%fd2954, %fd38;
	setp.gtu.f64	%p2942, %fd2954, 0d7FF0000000000000;
	@%p2942 bra 	BB0_2523;

	and.b32  	%r3702, %r122, 2147483647;
	setp.ne.s32	%p2943, %r3702, 2146435072;
	@%p2943 bra 	BB0_2518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3703, %temp}, %fd38;
	}
	setp.eq.s32	%p2944, %r3703, 0;
	@%p2944 bra 	BB0_2522;
	bra.uni 	BB0_2518;

BB0_2522:
	setp.gt.f64	%p2947, %fd1662, 0d3FF0000000000000;
	selp.b32	%r3712, 2146435072, 0, %p2947;
	xor.b32  	%r3713, %r3712, 2146435072;
	setp.lt.s32	%p2948, %r122, 0;
	selp.b32	%r3714, %r3713, %r3712, %p2948;
	setp.eq.f64	%p2949, %fd1650, 0dBFF0000000000000;
	selp.b32	%r3715, 1072693248, %r3714, %p2949;
	mov.u32 	%r3716, 0;
	mov.b64 	%fd4538, {%r3716, %r3715};
	bra.uni 	BB0_2523;

BB0_2650:
	mov.f64 	%fd4544, %fd4542;

BB0_2660:
	selp.f64	%fd2994, 0d3FF0000000000000, %fd4544, %p134;
	fma.rn.f64 	%fd2995, %fd1862, %fd2994, %fd1718;
	mul.f64 	%fd2997, %fd2931, %fd1853;
	mul.f64 	%fd2998, %fd2997, %fd2995;
	mul.f64 	%fd2999, %fd94, %fd2998;
	div.rn.f64 	%fd4564, %fd2999, %fd1468;
	div.rn.f64 	%fd4566, %fd2998, %fd1468;
	bra.uni 	BB0_705;

BB0_2513:
	mov.f64 	%fd4538, %fd1783;

BB0_2523:
	selp.f64	%fd2955, 0d3FF0000000000000, %fd4538, %p2745;
	mul.f64 	%fd2956, %fd45, %fd1777;
	mul.f64 	%fd1788, %fd2956, %fd2955;
	@!%p132 bra 	BB0_2525;
	bra.uni 	BB0_2524;

BB0_2524:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3717}, %fd4539;
	}
	xor.b32  	%r3718, %r3717, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3719, %temp}, %fd4539;
	}
	mov.b64 	%fd4539, {%r3719, %r3718};

BB0_2525:
	@%p2791 bra 	BB0_2528;
	bra.uni 	BB0_2526;

BB0_2528:
	selp.b32	%r3720, %r127, 0, %p2789;
	or.b32  	%r3721, %r3720, 2146435072;
	setp.lt.s32	%p2957, %r99, 0;
	selp.b32	%r3722, %r3721, %r3720, %p2957;
	mov.u32 	%r3723, 0;
	mov.b64 	%fd4539, {%r3723, %r3722};
	bra.uni 	BB0_2529;

BB0_2526:
	setp.gt.s32	%p2954, %r127, -1;
	@%p2954 bra 	BB0_2529;

	cvt.rzi.f64.f64	%fd2957, %fd33;
	setp.neu.f64	%p2955, %fd2957, %fd33;
	selp.f64	%fd4539, 0dFFF8000000000000, %fd4539, %p2955;

BB0_2529:
	@%p2796 bra 	BB0_2530;

	setp.gtu.f64	%p2959, %fd1696, 0d7FF0000000000000;
	mov.f64 	%fd4541, %fd42;
	@%p2959 bra 	BB0_2540;

	abs.f64 	%fd2958, %fd33;
	setp.gtu.f64	%p2960, %fd2958, 0d7FF0000000000000;
	mov.f64 	%fd4541, %fd42;
	@%p2960 bra 	BB0_2540;

	and.b32  	%r3724, %r99, 2147483647;
	setp.ne.s32	%p2961, %r3724, 2146435072;
	@%p2961 bra 	BB0_2535;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3725, %temp}, %fd33;
	}
	setp.eq.s32	%p2962, %r3725, 0;
	@%p2962 bra 	BB0_2539;
	bra.uni 	BB0_2535;

BB0_2539:
	setp.eq.f64	%p2965, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p2966, %fd1696, 0d3FF0000000000000;
	selp.b32	%r3734, 2146435072, 0, %p2966;
	xor.b32  	%r3735, %r3734, 2146435072;
	setp.lt.s32	%p2967, %r99, 0;
	selp.b32	%r3736, %r3735, %r3734, %p2967;
	selp.b32	%r3737, 1072693248, %r3736, %p2965;
	mov.u32 	%r3738, 0;
	mov.b64 	%fd4541, {%r3738, %r3737};
	bra.uni 	BB0_2540;

BB0_2530:
	mov.f64 	%fd4541, %fd4539;

BB0_2540:
	selp.f64	%fd2959, 0d3FF0000000000000, %fd4541, %p2827;
	mul.f64 	%fd1797, %fd4499, %fd2959;
	@!%p133 bra 	BB0_2542;
	bra.uni 	BB0_2541;

BB0_2541:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3739}, %fd4542;
	}
	xor.b32  	%r3740, %r3739, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3741, %temp}, %fd4542;
	}
	mov.b64 	%fd4542, {%r3741, %r3740};

BB0_2542:
	@%p2808 bra 	BB0_2545;
	bra.uni 	BB0_2543;

BB0_2545:
	selp.b32	%r3742, %r129, 0, %p2806;
	or.b32  	%r3743, %r3742, 2146435072;
	setp.lt.s32	%p2975, %r130, 0;
	selp.b32	%r3744, %r3743, %r3742, %p2975;
	mov.u32 	%r3745, 0;
	mov.b64 	%fd4542, {%r3745, %r3744};
	bra.uni 	BB0_2546;

BB0_2543:
	setp.gt.s32	%p2972, %r129, -1;
	@%p2972 bra 	BB0_2546;

	cvt.rzi.f64.f64	%fd2960, %fd31;
	setp.neu.f64	%p2973, %fd2960, %fd31;
	selp.f64	%fd4542, 0dFFF8000000000000, %fd4542, %p2973;

BB0_2546:
	@%p2813 bra 	BB0_2547;

	setp.gtu.f64	%p2977, %fd1707, 0d7FF0000000000000;
	@%p2977 bra 	BB0_2557;

	abs.f64 	%fd2961, %fd31;
	setp.gtu.f64	%p2978, %fd2961, 0d7FF0000000000000;
	@%p2978 bra 	BB0_2557;

	and.b32  	%r3746, %r130, 2147483647;
	setp.ne.s32	%p2979, %r3746, 2146435072;
	@%p2979 bra 	BB0_2552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3747, %temp}, %fd31;
	}
	setp.eq.s32	%p2980, %r3747, 0;
	@%p2980 bra 	BB0_2556;
	bra.uni 	BB0_2552;

BB0_2556:
	setp.gt.f64	%p2983, %fd1707, 0d3FF0000000000000;
	selp.b32	%r3756, 2146435072, 0, %p2983;
	xor.b32  	%r3757, %r3756, 2146435072;
	setp.lt.s32	%p2984, %r130, 0;
	selp.b32	%r3758, %r3757, %r3756, %p2984;
	setp.eq.f64	%p2985, %fd68, 0dBFF0000000000000;
	selp.b32	%r3759, 1072693248, %r3758, %p2985;
	mov.u32 	%r3760, 0;
	mov.b64 	%fd4544, {%r3760, %r3759};
	bra.uni 	BB0_2557;

BB0_2547:
	mov.f64 	%fd4544, %fd4542;

BB0_2557:
	selp.f64	%fd2964, 0d3FF0000000000000, %fd4544, %p134;
	fma.rn.f64 	%fd2965, %fd1797, %fd2964, %fd1718;
	add.f64 	%fd2966, %fd1745, %fd1766;
	sub.f64 	%fd2967, %fd2966, %fd1788;
	div.rn.f64 	%fd2969, %fd4500, %fd79;
	mul.f64 	%fd2970, %fd2969, %fd2967;
	mul.f64 	%fd4566, %fd2970, %fd2965;
	bra.uni 	BB0_705;

BB0_2225:
	and.b32  	%r3272, %r111, 2147483647;
	setp.ne.s32	%p2601, %r3272, 2146435072;
	@%p2601 bra 	BB0_2226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3273, %temp}, %fd1571;
	}
	setp.ne.s32	%p2602, %r3273, 0;
	mov.f64 	%fd4483, %fd1578;
	@%p2602 bra 	BB0_2230;

	shr.s32 	%r3274, %r99, 31;
	and.b32  	%r3275, %r3274, -2146435072;
	add.s32 	%r3276, %r3275, 2146435072;
	or.b32  	%r3277, %r3276, -2147483648;
	selp.b32	%r3278, %r3277, %r3276, %p122;
	mov.u32 	%r3279, 0;
	mov.b64 	%fd4483, {%r3279, %r3278};
	bra.uni 	BB0_2230;

BB0_2088:
	and.b32  	%r3066, %r100, 2147483647;
	setp.ne.s32	%p2441, %r3066, 2146435072;
	@%p2441 bra 	BB0_2089;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3067, %temp}, %fd41;
	}
	setp.ne.s32	%p2442, %r3067, 0;
	mov.f64 	%fd4459, %fd4458;
	@%p2442 bra 	BB0_2093;

	shr.s32 	%r3068, %r99, 31;
	and.b32  	%r3069, %r3068, -2146435072;
	add.s32 	%r3070, %r3069, 2146435072;
	or.b32  	%r3071, %r3070, -2147483648;
	selp.b32	%r3072, %r3071, %r3070, %p114;
	mov.u32 	%r3073, 0;
	mov.b64 	%fd4459, {%r3073, %r3072};
	bra.uni 	BB0_2093;

BB0_2242:
	and.b32  	%r3298, %r113, 2147483647;
	setp.ne.s32	%p2618, %r3298, 2146435072;
	@%p2618 bra 	BB0_2243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3299, %temp}, %fd1569;
	}
	setp.ne.s32	%p2619, %r3299, 0;
	mov.f64 	%fd4486, %fd1589;
	@%p2619 bra 	BB0_2247;

	shr.s32 	%r3300, %r112, 31;
	and.b32  	%r3301, %r3300, -2146435072;
	add.s32 	%r3302, %r3301, 2146435072;
	or.b32  	%r3303, %r3302, -2147483648;
	selp.b32	%r3304, %r3303, %r3302, %p123;
	mov.u32 	%r3305, 0;
	mov.b64 	%fd4486, {%r3305, %r3304};
	bra.uni 	BB0_2247;

BB0_2105:
	and.b32  	%r3092, %r102, 2147483647;
	setp.ne.s32	%p2458, %r3092, 2146435072;
	@%p2458 bra 	BB0_2106;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3093, %temp}, %fd68;
	}
	setp.ne.s32	%p2459, %r3093, 0;
	mov.f64 	%fd4462, %fd1486;
	@%p2459 bra 	BB0_2110;

	shr.s32 	%r3094, %r101, 31;
	and.b32  	%r3095, %r3094, -2146435072;
	add.s32 	%r3096, %r3095, 2146435072;
	or.b32  	%r3097, %r3096, -2147483648;
	selp.b32	%r3098, %r3097, %r3096, %p115;
	mov.u32 	%r3099, 0;
	mov.b64 	%fd4462, {%r3099, %r3098};
	bra.uni 	BB0_2110;

BB0_2259:
	and.b32  	%r3324, %r111, 2147483647;
	setp.ne.s32	%p2641, %r3324, 2146435072;
	@%p2641 bra 	BB0_2260;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3325, %temp}, %fd1571;
	}
	setp.ne.s32	%p2642, %r3325, 0;
	mov.f64 	%fd4489, %fd1600;
	@%p2642 bra 	BB0_2264;

	shr.s32 	%r3326, %r114, 31;
	and.b32  	%r3327, %r3326, -2146435072;
	add.s32 	%r3328, %r3327, 2146435072;
	or.b32  	%r3329, %r3328, -2147483648;
	selp.b32	%r3330, %r3329, %r3328, %p124;
	mov.u32 	%r3331, 0;
	mov.b64 	%fd4489, {%r3331, %r3330};
	bra.uni 	BB0_2264;

BB0_2122:
	and.b32  	%r3118, %r100, 2147483647;
	setp.ne.s32	%p2481, %r3118, 2146435072;
	@%p2481 bra 	BB0_2123;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3119, %temp}, %fd41;
	}
	setp.ne.s32	%p2482, %r3119, 0;
	mov.f64 	%fd4465, %fd1498;
	@%p2482 bra 	BB0_2127;

	shr.s32 	%r3120, %r103, 31;
	and.b32  	%r3121, %r3120, -2146435072;
	add.s32 	%r3122, %r3121, 2146435072;
	or.b32  	%r3123, %r3122, -2147483648;
	selp.b32	%r3124, %r3123, %r3122, %p116;
	mov.u32 	%r3125, 0;
	mov.b64 	%fd4465, {%r3125, %r3124};
	bra.uni 	BB0_2127;

BB0_2276:
	and.b32  	%r3350, %r113, 2147483647;
	setp.ne.s32	%p2661, %r3350, 2146435072;
	@%p2661 bra 	BB0_2277;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3351, %temp}, %fd1569;
	}
	setp.ne.s32	%p2662, %r3351, 0;
	mov.f64 	%fd4492, %fd1611;
	@%p2662 bra 	BB0_2281;

	shr.s32 	%r3352, %r115, 31;
	and.b32  	%r3353, %r3352, -2146435072;
	add.s32 	%r3354, %r3353, 2146435072;
	or.b32  	%r3355, %r3354, -2147483648;
	selp.b32	%r3356, %r3355, %r3354, %p125;
	mov.u32 	%r3357, 0;
	mov.b64 	%fd4492, {%r3357, %r3356};
	bra.uni 	BB0_2281;

BB0_2139:
	and.b32  	%r3144, %r102, 2147483647;
	setp.ne.s32	%p2498, %r3144, 2146435072;
	@%p2498 bra 	BB0_2140;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3145, %temp}, %fd68;
	}
	setp.ne.s32	%p2499, %r3145, 0;
	mov.f64 	%fd4468, %fd1509;
	@%p2499 bra 	BB0_2144;

	shr.s32 	%r3146, %r104, 31;
	and.b32  	%r3147, %r3146, -2146435072;
	add.s32 	%r3148, %r3147, 2146435072;
	or.b32  	%r3149, %r3148, -2147483648;
	selp.b32	%r3150, %r3149, %r3148, %p117;
	mov.u32 	%r3151, 0;
	mov.b64 	%fd4468, {%r3151, %r3150};
	bra.uni 	BB0_2144;

BB0_2293:
	and.b32  	%r3376, %r116, 2147483647;
	setp.ne.s32	%p2681, %r3376, 2146435072;
	@%p2681 bra 	BB0_2294;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3377, %temp}, %fd1618;
	}
	setp.ne.s32	%p2682, %r3377, 0;
	mov.f64 	%fd4495, %fd1625;
	@%p2682 bra 	BB0_2298;

	shr.s32 	%r3378, %r117, 31;
	and.b32  	%r3379, %r3378, -2146435072;
	add.s32 	%r3380, %r3379, 2146435072;
	or.b32  	%r3381, %r3380, -2147483648;
	selp.b32	%r3382, %r3381, %r3380, %p126;
	mov.u32 	%r3383, 0;
	mov.b64 	%fd4495, {%r3383, %r3382};
	bra.uni 	BB0_2298;

BB0_2156:
	and.b32  	%r3170, %r100, 2147483647;
	setp.ne.s32	%p2521, %r3170, 2146435072;
	@%p2521 bra 	BB0_2157;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3171, %temp}, %fd41;
	}
	setp.ne.s32	%p2522, %r3171, 0;
	mov.f64 	%fd4471, %fd1521;
	@%p2522 bra 	BB0_2161;

	shr.s32 	%r3172, %r105, 31;
	and.b32  	%r3173, %r3172, -2146435072;
	add.s32 	%r3174, %r3173, 2146435072;
	or.b32  	%r3175, %r3174, -2147483648;
	selp.b32	%r3176, %r3175, %r3174, %p118;
	mov.u32 	%r3177, 0;
	mov.b64 	%fd4471, {%r3177, %r3176};
	bra.uni 	BB0_2161;

BB0_2310:
	and.b32  	%r3402, %r118, 2147483647;
	setp.ne.s32	%p2701, %r3402, 2146435072;
	@%p2701 bra 	BB0_2311;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3403, %temp}, %fd1631;
	}
	setp.ne.s32	%p2702, %r3403, 0;
	mov.f64 	%fd4498, %fd1638;
	@%p2702 bra 	BB0_2315;

	shr.s32 	%r3404, %r119, 31;
	and.b32  	%r3405, %r3404, -2146435072;
	add.s32 	%r3406, %r3405, 2146435072;
	or.b32  	%r3407, %r3406, -2147483648;
	selp.b32	%r3408, %r3407, %r3406, %p127;
	mov.u32 	%r3409, 0;
	mov.b64 	%fd4498, {%r3409, %r3408};
	bra.uni 	BB0_2315;

BB0_2173:
	and.b32  	%r3196, %r102, 2147483647;
	setp.ne.s32	%p2538, %r3196, 2146435072;
	@%p2538 bra 	BB0_2174;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3197, %temp}, %fd68;
	}
	setp.ne.s32	%p2539, %r3197, 0;
	mov.f64 	%fd4474, %fd1532;
	@%p2539 bra 	BB0_2178;

	shr.s32 	%r3198, %r106, 31;
	and.b32  	%r3199, %r3198, -2146435072;
	add.s32 	%r3200, %r3199, 2146435072;
	or.b32  	%r3201, %r3200, -2147483648;
	selp.b32	%r3202, %r3201, %r3200, %p119;
	mov.u32 	%r3203, 0;
	mov.b64 	%fd4474, {%r3203, %r3202};
	bra.uni 	BB0_2178;

BB0_2190:
	and.b32  	%r3222, %r107, 2147483647;
	setp.ne.s32	%p2561, %r3222, 2146435072;
	@%p2561 bra 	BB0_2191;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3223, %temp}, %fd1541;
	}
	setp.ne.s32	%p2562, %r3223, 0;
	mov.f64 	%fd4477, %fd1548;
	@%p2562 bra 	BB0_2195;

	shr.s32 	%r3224, %r108, 31;
	and.b32  	%r3225, %r3224, -2146435072;
	add.s32 	%r3226, %r3225, 2146435072;
	or.b32  	%r3227, %r3226, -2147483648;
	selp.b32	%r3228, %r3227, %r3226, %p120;
	mov.u32 	%r3229, 0;
	mov.b64 	%fd4477, {%r3229, %r3228};
	bra.uni 	BB0_2195;

BB0_2207:
	and.b32  	%r3248, %r109, 2147483647;
	setp.ne.s32	%p2581, %r3248, 2146435072;
	@%p2581 bra 	BB0_2208;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3249, %temp}, %fd1554;
	}
	setp.ne.s32	%p2582, %r3249, 0;
	mov.f64 	%fd4480, %fd1561;
	@%p2582 bra 	BB0_2212;

	shr.s32 	%r3250, %r110, 31;
	and.b32  	%r3251, %r3250, -2146435072;
	add.s32 	%r3252, %r3251, 2146435072;
	or.b32  	%r3253, %r3252, -2147483648;
	selp.b32	%r3254, %r3253, %r3252, %p121;
	mov.u32 	%r3255, 0;
	mov.b64 	%fd4480, {%r3255, %r3254};
	bra.uni 	BB0_2212;

BB0_24:
	mov.f64 	%fd4091, %fd106;
	bra.uni 	BB0_28;

BB0_41:
	mov.f64 	%fd4094, %fd117;
	bra.uni 	BB0_45;

BB0_58:
	mov.f64 	%fd4097, %fd128;
	bra.uni 	BB0_62;

BB0_75:
	mov.f64 	%fd4100, %fd138;
	bra.uni 	BB0_79;

BB0_92:
	mov.f64 	%fd4103, %fd153;
	bra.uni 	BB0_96;

BB0_109:
	mov.f64 	%fd4106, %fd166;
	bra.uni 	BB0_113;

BB0_126:
	mov.f64 	%fd4109, %fd179;
	bra.uni 	BB0_130;

BB0_143:
	mov.f64 	%fd4112, %fd4111;
	bra.uni 	BB0_147;

BB0_160:
	mov.f64 	%fd4115, %fd4114;
	bra.uni 	BB0_164;

BB0_177:
	mov.f64 	%fd4118, %fd4117;
	bra.uni 	BB0_181;

BB0_194:
	mov.f64 	%fd4121, %fd4120;
	bra.uni 	BB0_198;

BB0_211:
	mov.f64 	%fd4124, %fd4123;
	bra.uni 	BB0_215;

BB0_2329:
	mov.f64 	%fd4505, %fd1657;
	bra.uni 	BB0_2333;

BB0_2346:
	mov.f64 	%fd4508, %fd1668;
	bra.uni 	BB0_2350;

BB0_2363:
	mov.f64 	%fd4511, %fd1679;
	bra.uni 	BB0_2367;

BB0_2380:
	mov.f64 	%fd4514, %fd1690;
	bra.uni 	BB0_2384;

BB0_2397:
	mov.f64 	%fd4517, %fd4516;
	bra.uni 	BB0_2401;

BB0_2414:
	mov.f64 	%fd4520, %fd4519;
	bra.uni 	BB0_2418;

BB0_1669:
	setp.gt.s32	%p1987, %r9, -1;
	@%p1987 bra 	BB0_1672;

	cvt.rzi.f64.f64	%fd2731, %fd33;
	setp.neu.f64	%p1988, %fd2731, %fd33;
	selp.f64	%fd1210, 0dFFF8000000000000, %fd1210, %p1988;

BB0_1672:
	add.f64 	%fd2732, %fd146, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2500}, %fd2732;
	}
	and.b32  	%r82, %r2500, 2146435072;
	setp.ne.s32	%p1991, %r82, 2146435072;
	@%p1991 bra 	BB0_1673;

	setp.gtu.f64	%p1992, %fd147, 0d7FF0000000000000;
	add.f64 	%fd4387, %fd146, %fd33;
	@%p1992 bra 	BB0_1683;

	abs.f64 	%fd2733, %fd33;
	setp.gtu.f64	%p1993, %fd2733, 0d7FF0000000000000;
	@%p1993 bra 	BB0_1683;

	and.b32  	%r2501, %r10, 2147483647;
	setp.ne.s32	%p1994, %r2501, 2146435072;
	@%p1994 bra 	BB0_1678;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2502, %temp}, %fd33;
	}
	setp.eq.s32	%p1995, %r2502, 0;
	@%p1995 bra 	BB0_1682;
	bra.uni 	BB0_1678;

BB0_1682:
	setp.gt.f64	%p1998, %fd147, 0d3FF0000000000000;
	selp.b32	%r2511, 2146435072, 0, %p1998;
	xor.b32  	%r2512, %r2511, 2146435072;
	setp.lt.s32	%p1999, %r10, 0;
	selp.b32	%r2513, %r2512, %r2511, %p1999;
	setp.eq.f64	%p2000, %fd146, 0dBFF0000000000000;
	selp.b32	%r2514, 1072693248, %r2513, %p2000;
	mov.u32 	%r2515, 0;
	mov.b64 	%fd4387, {%r2515, %r2514};
	bra.uni 	BB0_1683;

BB0_222:
	setp.le.f64	%p3205, %fd245, %fd91;
	setp.gtu.f64	%p414, %fd244, %fd94;
	and.pred  	%p415, %p3205, %p414;
	@%p415 bra 	BB0_706;
	bra.uni 	BB0_223;

BB0_706:
	setp.neu.f64	%p934, %fd244, 0d0000000000000000;
	@%p934 bra 	BB0_844;
	bra.uni 	BB0_707;

BB0_844:
	div.rn.f64 	%fd655, %fd245, %fd35;
	div.rn.f64 	%fd4253, %fd244, %fd50;
	sub.f64 	%fd657, %fd2184, %fd4253;
	add.f64 	%fd658, %fd4253, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd657;
	}
	abs.f64 	%fd659, %fd657;
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd659;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd665, [retval0+0];
	
	//{
	}// Callseq End 40
	setp.lt.s32	%p1096, %r43, 0;
	and.pred  	%p45, %p1096, %p158;
	@!%p45 bra 	BB0_846;
	bra.uni 	BB0_845;

BB0_845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1365}, %fd665;
	}
	xor.b32  	%r1366, %r1365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1367, %temp}, %fd665;
	}
	mov.b64 	%fd665, {%r1367, %r1366};

BB0_846:
	setp.eq.f64	%p1097, %fd657, 0d0000000000000000;
	@%p1097 bra 	BB0_849;
	bra.uni 	BB0_847;

BB0_849:
	selp.b32	%r1368, %r43, 0, %p158;
	or.b32  	%r1369, %r1368, 2146435072;
	setp.lt.s32	%p1101, %r4, 0;
	selp.b32	%r1370, %r1369, %r1368, %p1101;
	mov.u32 	%r1371, 0;
	mov.b64 	%fd665, {%r1371, %r1370};
	bra.uni 	BB0_850;

BB0_1673:
	mov.f64 	%fd4387, %fd1210;

BB0_1683:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd46;
	}
	bfe.u32 	%r2516, %r84, 20, 11;
	add.s32 	%r2517, %r2516, -1012;
	mov.b64 	 %rd446, %fd46;
	shl.b64 	%rd48, %rd446, %r2517;
	setp.eq.s64	%p2001, %rd48, -9223372036854775808;
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4389, [retval0+0];
	
	//{
	}// Callseq End 77
	and.pred  	%p94, %p256, %p2001;
	@!%p94 bra 	BB0_1685;
	bra.uni 	BB0_1684;

BB0_1684:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2518}, %fd4389;
	}
	xor.b32  	%r2519, %r2518, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2520, %temp}, %fd4389;
	}
	mov.b64 	%fd4389, {%r2520, %r2519};

BB0_1685:
	@%p257 bra 	BB0_1688;
	bra.uni 	BB0_1686;

BB0_1688:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4080}, %fd46;
	}
	bfe.u32 	%r4079, %r4080, 20, 11;
	add.s32 	%r4078, %r4079, -1012;
	mov.b64 	 %rd693, %fd46;
	shl.b64 	%rd692, %rd693, %r4078;
	setp.eq.s64	%p3236, %rd692, -9223372036854775808;
	selp.b32	%r2521, %r11, 0, %p3236;
	or.b32  	%r2522, %r2521, 2146435072;
	setp.lt.s32	%p2007, %r4080, 0;
	selp.b32	%r2523, %r2522, %r2521, %p2007;
	mov.u32 	%r2524, 0;
	mov.b64 	%fd4389, {%r2524, %r2523};
	bra.uni 	BB0_1689;

BB0_1686:
	setp.gt.s32	%p2004, %r11, -1;
	@%p2004 bra 	BB0_1689;

	cvt.rzi.f64.f64	%fd2734, %fd46;
	setp.neu.f64	%p2005, %fd2734, %fd46;
	selp.f64	%fd4389, 0dFFF8000000000000, %fd4389, %p2005;

BB0_1689:
	add.f64 	%fd1224, %fd46, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2525}, %fd1224;
	}
	and.b32  	%r2526, %r2525, 2146435072;
	setp.ne.s32	%p2008, %r2526, 2146435072;
	@%p2008 bra 	BB0_1690;

	add.f64 	%fd4390, %fd46, %fd159;
	setp.gtu.f64	%p2009, %fd160, 0d7FF0000000000000;
	@%p2009 bra 	BB0_1700;

	add.f64 	%fd4390, %fd46, %fd159;
	abs.f64 	%fd2735, %fd46;
	setp.gtu.f64	%p2010, %fd2735, 0d7FF0000000000000;
	@%p2010 bra 	BB0_1700;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4075}, %fd46;
	}
	and.b32  	%r2527, %r4075, 2147483647;
	setp.ne.s32	%p2011, %r2527, 2146435072;
	@%p2011 bra 	BB0_1695;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2528, %temp}, %fd46;
	}
	setp.eq.s32	%p2012, %r2528, 0;
	@%p2012 bra 	BB0_1699;
	bra.uni 	BB0_1695;

BB0_1699:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4077}, %fd46;
	}
	setp.gt.f64	%p2015, %fd160, 0d3FF0000000000000;
	selp.b32	%r2537, 2146435072, 0, %p2015;
	xor.b32  	%r2538, %r2537, 2146435072;
	setp.lt.s32	%p2016, %r4077, 0;
	selp.b32	%r2539, %r2538, %r2537, %p2016;
	setp.eq.f64	%p2017, %fd159, 0dBFF0000000000000;
	selp.b32	%r2540, 1072693248, %r2539, %p2017;
	mov.u32 	%r2541, 0;
	mov.b64 	%fd4390, {%r2541, %r2540};
	bra.uni 	BB0_1700;

BB0_1690:
	mov.f64 	%fd4390, %fd4389;

BB0_1700:
	setp.eq.f64	%p2019, %fd46, 0d0000000000000000;
	or.pred  	%p2020, %p273, %p2019;
	selp.f64	%fd2736, 0d3FF0000000000000, %fd4390, %p2020;
	selp.f64	%fd2737, 0d3FF0000000000000, %fd4387, %p277;
	mul.f64 	%fd2738, %fd83, %fd2737;
	mul.f64 	%fd1228, %fd2738, %fd2736;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd48;
	}
	bfe.u32 	%r2542, %r85, 20, 11;
	add.s32 	%r2543, %r2542, -1012;
	mov.b64 	 %rd447, %fd48;
	shl.b64 	%rd49, %rd447, %r2543;
	setp.eq.s64	%p2024, %rd49, -9223372036854775808;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4392, [retval0+0];
	
	//{
	}// Callseq End 78
	and.pred  	%p95, %p239, %p2024;
	@!%p95 bra 	BB0_1702;
	bra.uni 	BB0_1701;

BB0_1701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2544}, %fd4392;
	}
	xor.b32  	%r2545, %r2544, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2546, %temp}, %fd4392;
	}
	mov.b64 	%fd4392, {%r2546, %r2545};

BB0_1702:
	@%p240 bra 	BB0_1705;
	bra.uni 	BB0_1703;

BB0_1705:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4087}, %fd48;
	}
	bfe.u32 	%r4086, %r4087, 20, 11;
	add.s32 	%r4085, %r4086, -1012;
	mov.b64 	 %rd695, %fd48;
	shl.b64 	%rd694, %rd695, %r4085;
	setp.eq.s64	%p3237, %rd694, -9223372036854775808;
	selp.b32	%r2547, %r9, 0, %p3237;
	or.b32  	%r2548, %r2547, 2146435072;
	setp.lt.s32	%p2030, %r4087, 0;
	selp.b32	%r2549, %r2548, %r2547, %p2030;
	mov.u32 	%r2550, 0;
	mov.b64 	%fd4392, {%r2550, %r2549};
	bra.uni 	BB0_1706;

BB0_1703:
	setp.gt.s32	%p2027, %r9, -1;
	@%p2027 bra 	BB0_1706;

	cvt.rzi.f64.f64	%fd2739, %fd48;
	setp.neu.f64	%p2028, %fd2739, %fd48;
	selp.f64	%fd4392, 0dFFF8000000000000, %fd4392, %p2028;

BB0_1706:
	add.f64 	%fd1235, %fd146, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2551}, %fd1235;
	}
	and.b32  	%r2552, %r2551, 2146435072;
	setp.ne.s32	%p2031, %r2552, 2146435072;
	@%p2031 bra 	BB0_1707;

	add.f64 	%fd4393, %fd146, %fd48;
	setp.gtu.f64	%p2032, %fd147, 0d7FF0000000000000;
	@%p2032 bra 	BB0_1717;

	add.f64 	%fd4393, %fd146, %fd48;
	abs.f64 	%fd2740, %fd48;
	setp.gtu.f64	%p2033, %fd2740, 0d7FF0000000000000;
	@%p2033 bra 	BB0_1717;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4082}, %fd48;
	}
	and.b32  	%r2553, %r4082, 2147483647;
	setp.ne.s32	%p2034, %r2553, 2146435072;
	@%p2034 bra 	BB0_1712;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2554, %temp}, %fd48;
	}
	setp.eq.s32	%p2035, %r2554, 0;
	@%p2035 bra 	BB0_1716;
	bra.uni 	BB0_1712;

BB0_1716:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4084}, %fd48;
	}
	setp.gt.f64	%p2038, %fd147, 0d3FF0000000000000;
	selp.b32	%r2563, 2146435072, 0, %p2038;
	xor.b32  	%r2564, %r2563, 2146435072;
	setp.lt.s32	%p2039, %r4084, 0;
	selp.b32	%r2565, %r2564, %r2563, %p2039;
	setp.eq.f64	%p2040, %fd146, 0dBFF0000000000000;
	selp.b32	%r2566, 1072693248, %r2565, %p2040;
	mov.u32 	%r2567, 0;
	mov.b64 	%fd4393, {%r2567, %r2566};
	bra.uni 	BB0_1717;

BB0_1707:
	mov.f64 	%fd4393, %fd4392;

BB0_1717:
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1335, [retval0+0];
	
	//{
	}// Callseq End 79
	mov.f64 	%fd1244, %fd1335;
	@!%p10 bra 	BB0_1719;
	bra.uni 	BB0_1718;

BB0_1718:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2568}, %fd1335;
	}
	xor.b32  	%r2569, %r2568, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2570, %temp}, %fd1335;
	}
	mov.b64 	%fd1244, {%r2570, %r2569};

BB0_1719:
	@%p257 bra 	BB0_1722;
	bra.uni 	BB0_1720;

BB0_1722:
	selp.b32	%r2571, %r11, 0, %p338;
	or.b32  	%r2572, %r2571, 2146435072;
	setp.lt.s32	%p2047, %r12, 0;
	selp.b32	%r2573, %r2572, %r2571, %p2047;
	mov.u32 	%r2574, 0;
	mov.b64 	%fd1244, {%r2574, %r2573};
	bra.uni 	BB0_1723;

BB0_1720:
	setp.gt.s32	%p2044, %r11, -1;
	@%p2044 bra 	BB0_1723;

	cvt.rzi.f64.f64	%fd2741, %fd31;
	setp.neu.f64	%p2045, %fd2741, %fd31;
	selp.f64	%fd1244, 0dFFF8000000000000, %fd1244, %p2045;

BB0_1723:
	add.f64 	%fd2742, %fd31, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2575}, %fd2742;
	}
	and.b32  	%r86, %r2575, 2146435072;
	setp.ne.s32	%p2048, %r86, 2146435072;
	@%p2048 bra 	BB0_1724;

	setp.gtu.f64	%p2049, %fd160, 0d7FF0000000000000;
	add.f64 	%fd4396, %fd31, %fd159;
	@%p2049 bra 	BB0_1734;

	abs.f64 	%fd2743, %fd31;
	setp.gtu.f64	%p2050, %fd2743, 0d7FF0000000000000;
	@%p2050 bra 	BB0_1734;

	and.b32  	%r2576, %r12, 2147483647;
	setp.ne.s32	%p2051, %r2576, 2146435072;
	@%p2051 bra 	BB0_1729;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2577, %temp}, %fd31;
	}
	setp.eq.s32	%p2052, %r2577, 0;
	@%p2052 bra 	BB0_1733;
	bra.uni 	BB0_1729;

BB0_1733:
	setp.gt.f64	%p2055, %fd160, 0d3FF0000000000000;
	selp.b32	%r2586, 2146435072, 0, %p2055;
	xor.b32  	%r2587, %r2586, 2146435072;
	setp.lt.s32	%p2056, %r12, 0;
	selp.b32	%r2588, %r2587, %r2586, %p2056;
	setp.eq.f64	%p2057, %fd159, 0dBFF0000000000000;
	selp.b32	%r2589, 1072693248, %r2588, %p2057;
	mov.u32 	%r2590, 0;
	mov.b64 	%fd4396, {%r2590, %r2589};
	bra.uni 	BB0_1734;

BB0_1724:
	mov.f64 	%fd4396, %fd1244;

BB0_1734:
	selp.f64	%fd2744, 0d3FF0000000000000, %fd4396, %p274;
	setp.eq.f64	%p2061, %fd48, 0d0000000000000000;
	or.pred  	%p2062, %p275, %p2061;
	selp.f64	%fd2745, 0d3FF0000000000000, %fd4393, %p2062;
	mul.f64 	%fd2746, %fd47, %fd2745;
	mul.f64 	%fd1250, %fd2746, %fd2744;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4416, [retval0+0];
	
	//{
	}// Callseq End 80
	mov.f64 	%fd1256, %fd4416;
	@!%p9 bra 	BB0_1736;
	bra.uni 	BB0_1735;

BB0_1735:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2591}, %fd4416;
	}
	xor.b32  	%r2592, %r2591, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2593, %temp}, %fd4416;
	}
	mov.b64 	%fd1256, {%r2593, %r2592};

BB0_1736:
	@%p240 bra 	BB0_1739;
	bra.uni 	BB0_1737;

BB0_1739:
	selp.b32	%r2594, %r9, 0, %p318;
	or.b32  	%r2595, %r2594, 2146435072;
	setp.lt.s32	%p2069, %r16, 0;
	selp.b32	%r2596, %r2595, %r2594, %p2069;
	mov.u32 	%r2597, 0;
	mov.b64 	%fd1256, {%r2597, %r2596};
	bra.uni 	BB0_1740;

BB0_1737:
	setp.gt.s32	%p2066, %r9, -1;
	@%p2066 bra 	BB0_1740;

	cvt.rzi.f64.f64	%fd2747, %fd34;
	setp.neu.f64	%p2067, %fd2747, %fd34;
	selp.f64	%fd1256, 0dFFF8000000000000, %fd1256, %p2067;

BB0_1740:
	add.f64 	%fd2748, %fd146, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2598}, %fd2748;
	}
	and.b32  	%r87, %r2598, 2146435072;
	setp.ne.s32	%p2070, %r87, 2146435072;
	@%p2070 bra 	BB0_1741;

	setp.gtu.f64	%p2071, %fd147, 0d7FF0000000000000;
	add.f64 	%fd4399, %fd146, %fd34;
	@%p2071 bra 	BB0_1751;

	abs.f64 	%fd2749, %fd34;
	setp.gtu.f64	%p2072, %fd2749, 0d7FF0000000000000;
	@%p2072 bra 	BB0_1751;

	and.b32  	%r2599, %r16, 2147483647;
	setp.ne.s32	%p2073, %r2599, 2146435072;
	@%p2073 bra 	BB0_1746;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2600, %temp}, %fd34;
	}
	setp.eq.s32	%p2074, %r2600, 0;
	@%p2074 bra 	BB0_1750;
	bra.uni 	BB0_1746;

BB0_1750:
	setp.gt.f64	%p2077, %fd147, 0d3FF0000000000000;
	selp.b32	%r2609, 2146435072, 0, %p2077;
	xor.b32  	%r2610, %r2609, 2146435072;
	setp.lt.s32	%p2078, %r16, 0;
	selp.b32	%r2611, %r2610, %r2609, %p2078;
	setp.eq.f64	%p2079, %fd146, 0dBFF0000000000000;
	selp.b32	%r2612, 1072693248, %r2611, %p2079;
	mov.u32 	%r2613, 0;
	mov.b64 	%fd4399, {%r2613, %r2612};
	bra.uni 	BB0_1751;

BB0_1741:
	mov.f64 	%fd4399, %fd1256;

BB0_1751:
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4413, [retval0+0];
	
	//{
	}// Callseq End 81
	mov.f64 	%fd1267, %fd4413;
	@!%p8 bra 	BB0_1753;
	bra.uni 	BB0_1752;

BB0_1752:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2614}, %fd4413;
	}
	xor.b32  	%r2615, %r2614, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2616, %temp}, %fd4413;
	}
	mov.b64 	%fd1267, {%r2616, %r2615};

BB0_1753:
	@%p257 bra 	BB0_1756;
	bra.uni 	BB0_1754;

BB0_1756:
	selp.b32	%r2617, %r11, 0, %p295;
	or.b32  	%r2618, %r2617, 2146435072;
	setp.lt.s32	%p2086, %r14, 0;
	selp.b32	%r2619, %r2618, %r2617, %p2086;
	mov.u32 	%r2620, 0;
	mov.b64 	%fd1267, {%r2620, %r2619};
	bra.uni 	BB0_1757;

BB0_1754:
	setp.gt.s32	%p2083, %r11, -1;
	@%p2083 bra 	BB0_1757;

	cvt.rzi.f64.f64	%fd2750, %fd32;
	setp.neu.f64	%p2084, %fd2750, %fd32;
	selp.f64	%fd1267, 0dFFF8000000000000, %fd1267, %p2084;

BB0_1757:
	add.f64 	%fd2751, %fd32, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2621}, %fd2751;
	}
	and.b32  	%r88, %r2621, 2146435072;
	setp.ne.s32	%p2087, %r88, 2146435072;
	@%p2087 bra 	BB0_1758;

	setp.gtu.f64	%p2088, %fd160, 0d7FF0000000000000;
	add.f64 	%fd4402, %fd32, %fd159;
	@%p2088 bra 	BB0_1768;

	abs.f64 	%fd2752, %fd32;
	setp.gtu.f64	%p2089, %fd2752, 0d7FF0000000000000;
	@%p2089 bra 	BB0_1768;

	and.b32  	%r2622, %r14, 2147483647;
	setp.ne.s32	%p2090, %r2622, 2146435072;
	@%p2090 bra 	BB0_1763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2623, %temp}, %fd32;
	}
	setp.eq.s32	%p2091, %r2623, 0;
	@%p2091 bra 	BB0_1767;
	bra.uni 	BB0_1763;

BB0_1767:
	setp.gt.f64	%p2094, %fd160, 0d3FF0000000000000;
	selp.b32	%r2632, 2146435072, 0, %p2094;
	xor.b32  	%r2633, %r2632, 2146435072;
	setp.lt.s32	%p2095, %r14, 0;
	selp.b32	%r2634, %r2633, %r2632, %p2095;
	setp.eq.f64	%p2096, %fd159, 0dBFF0000000000000;
	selp.b32	%r2635, 1072693248, %r2634, %p2096;
	mov.u32 	%r2636, 0;
	mov.b64 	%fd4402, {%r2636, %r2635};
	bra.uni 	BB0_1768;

BB0_1758:
	mov.f64 	%fd4402, %fd1267;

BB0_1768:
	selp.f64	%fd2753, 0d3FF0000000000000, %fd4402, %p314;
	selp.f64	%fd2754, 0d3FF0000000000000, %fd4399, %p337;
	mul.f64 	%fd2755, %fd49, %fd2754;
	mul.f64 	%fd1273, %fd2755, %fd2753;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4404, [retval0+0];
	
	//{
	}// Callseq End 82
	@!%p11 bra 	BB0_1770;
	bra.uni 	BB0_1769;

BB0_1769:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2637}, %fd4404;
	}
	xor.b32  	%r2638, %r2637, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2639, %temp}, %fd4404;
	}
	mov.b64 	%fd4404, {%r2639, %r2638};

BB0_1770:
	@%p160 bra 	BB0_1773;
	bra.uni 	BB0_1771;

BB0_1773:
	selp.b32	%r2640, %r3, 0, %p358;
	or.b32  	%r2641, %r2640, 2146435072;
	setp.lt.s32	%p2109, %r4, 0;
	selp.b32	%r2642, %r2641, %r2640, %p2109;
	mov.u32 	%r2643, 0;
	mov.b64 	%fd4404, {%r2643, %r2642};
	bra.uni 	BB0_1774;

BB0_1771:
	setp.gt.s32	%p2106, %r3, -1;
	@%p2106 bra 	BB0_1774;

	cvt.rzi.f64.f64	%fd2757, %fd39;
	setp.neu.f64	%p2107, %fd2757, %fd39;
	selp.f64	%fd4404, 0dFFF8000000000000, %fd4404, %p2107;

BB0_1774:
	add.f64 	%fd1283, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2644}, %fd1283;
	}
	and.b32  	%r2645, %r2644, 2146435072;
	setp.ne.s32	%p2110, %r2645, 2146435072;
	@%p2110 bra 	BB0_1775;

	add.f64 	%fd4405, %fd97, %fd39;
	setp.gtu.f64	%p2111, %fd100, 0d7FF0000000000000;
	@%p2111 bra 	BB0_1785;

	add.f64 	%fd4405, %fd97, %fd39;
	abs.f64 	%fd2758, %fd39;
	setp.gtu.f64	%p2112, %fd2758, 0d7FF0000000000000;
	@%p2112 bra 	BB0_1785;

	and.b32  	%r2646, %r4, 2147483647;
	setp.ne.s32	%p2113, %r2646, 2146435072;
	@%p2113 bra 	BB0_1780;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2647, %temp}, %fd39;
	}
	setp.eq.s32	%p2114, %r2647, 0;
	@%p2114 bra 	BB0_1784;
	bra.uni 	BB0_1780;

BB0_1784:
	setp.gt.f64	%p2117, %fd100, 0d3FF0000000000000;
	selp.b32	%r2656, 2146435072, 0, %p2117;
	xor.b32  	%r2657, %r2656, 2146435072;
	setp.lt.s32	%p2118, %r4, 0;
	selp.b32	%r2658, %r2657, %r2656, %p2118;
	setp.eq.f64	%p2119, %fd97, 0dBFF0000000000000;
	selp.b32	%r2659, 1072693248, %r2658, %p2119;
	mov.u32 	%r2660, 0;
	mov.b64 	%fd4405, {%r2660, %r2659};
	bra.uni 	BB0_1785;

BB0_1775:
	mov.f64 	%fd4405, %fd4404;

BB0_1785:
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4407, [retval0+0];
	
	//{
	}// Callseq End 83
	@!%p12 bra 	BB0_1787;
	bra.uni 	BB0_1786;

BB0_1786:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2661}, %fd4407;
	}
	xor.b32  	%r2662, %r2661, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2663, %temp}, %fd4407;
	}
	mov.b64 	%fd4407, {%r2663, %r2662};

BB0_1787:
	@%p177 bra 	BB0_1790;
	bra.uni 	BB0_1788;

BB0_1790:
	selp.b32	%r2664, %r6, 0, %p378;
	or.b32  	%r2665, %r2664, 2146435072;
	setp.lt.s32	%p2126, %r8, 0;
	selp.b32	%r2666, %r2665, %r2664, %p2126;
	mov.u32 	%r2667, 0;
	mov.b64 	%fd4407, {%r2667, %r2666};
	bra.uni 	BB0_1791;

BB0_1788:
	setp.gt.s32	%p2123, %r6, -1;
	@%p2123 bra 	BB0_1791;

	cvt.rzi.f64.f64	%fd2759, %fd37;
	setp.neu.f64	%p2124, %fd2759, %fd37;
	selp.f64	%fd4407, 0dFFF8000000000000, %fd4407, %p2124;

BB0_1791:
	add.f64 	%fd1295, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2668}, %fd1295;
	}
	and.b32  	%r2669, %r2668, 2146435072;
	setp.ne.s32	%p2127, %r2669, 2146435072;
	@%p2127 bra 	BB0_1792;

	add.f64 	%fd4408, %fd37, %fd98;
	setp.gtu.f64	%p2128, %fd111, 0d7FF0000000000000;
	@%p2128 bra 	BB0_1802;

	add.f64 	%fd4408, %fd37, %fd98;
	abs.f64 	%fd2760, %fd37;
	setp.gtu.f64	%p2129, %fd2760, 0d7FF0000000000000;
	@%p2129 bra 	BB0_1802;

	and.b32  	%r2670, %r8, 2147483647;
	setp.ne.s32	%p2130, %r2670, 2146435072;
	@%p2130 bra 	BB0_1797;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2671, %temp}, %fd37;
	}
	setp.eq.s32	%p2131, %r2671, 0;
	@%p2131 bra 	BB0_1801;
	bra.uni 	BB0_1797;

BB0_1801:
	setp.gt.f64	%p2134, %fd111, 0d3FF0000000000000;
	selp.b32	%r2680, 2146435072, 0, %p2134;
	xor.b32  	%r2681, %r2680, 2146435072;
	setp.lt.s32	%p2135, %r8, 0;
	selp.b32	%r2682, %r2681, %r2680, %p2135;
	setp.eq.f64	%p2136, %fd98, 0dBFF0000000000000;
	selp.b32	%r2683, 1072693248, %r2682, %p2136;
	mov.u32 	%r2684, 0;
	mov.b64 	%fd4408, {%r2684, %r2683};
	bra.uni 	BB0_1802;

BB0_1792:
	mov.f64 	%fd4408, %fd4407;

BB0_1802:
	selp.f64	%fd2761, 0d3FF0000000000000, %fd4408, %p234;
	selp.f64	%fd2762, 0d3FF0000000000000, %fd4405, %p197;
	mul.f64 	%fd2763, %fd99, %fd2762;
	fma.rn.f64 	%fd2764, %fd2763, %fd2761, %fd242;
	add.f64 	%fd2765, %fd1228, %fd1250;
	sub.f64 	%fd2766, %fd2765, %fd1273;
	div.rn.f64 	%fd2768, %fd145, %fd82;
	mul.f64 	%fd2769, %fd2768, %fd2766;
	mul.f64 	%fd4565, %fd2769, %fd2764;
	@!%p7 bra 	BB0_1804;
	bra.uni 	BB0_1803;

BB0_1803:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2685}, %fd1304;
	}
	xor.b32  	%r2686, %r2685, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2687, %temp}, %fd1304;
	}
	mov.b64 	%fd1304, {%r2687, %r2686};

BB0_1804:
	@%p240 bra 	BB0_1807;
	bra.uni 	BB0_1805;

BB0_1807:
	selp.b32	%r2688, %r9, 0, %p278;
	or.b32  	%r2689, %r2688, 2146435072;
	setp.lt.s32	%p2147, %r10, 0;
	selp.b32	%r2690, %r2689, %r2688, %p2147;
	mov.u32 	%r2691, 0;
	mov.b64 	%fd1304, {%r2691, %r2690};
	bra.uni 	BB0_1808;

BB0_1805:
	setp.gt.s32	%p2144, %r9, -1;
	@%p2144 bra 	BB0_1808;

	cvt.rzi.f64.f64	%fd2770, %fd33;
	setp.neu.f64	%p2145, %fd2770, %fd33;
	selp.f64	%fd1304, 0dFFF8000000000000, %fd1304, %p2145;

BB0_1808:
	@%p1991 bra 	BB0_1809;

	setp.gtu.f64	%p2149, %fd147, 0d7FF0000000000000;
	add.f64 	%fd4411, %fd146, %fd33;
	@%p2149 bra 	BB0_1819;

	abs.f64 	%fd2771, %fd33;
	setp.gtu.f64	%p2150, %fd2771, 0d7FF0000000000000;
	@%p2150 bra 	BB0_1819;

	and.b32  	%r2692, %r10, 2147483647;
	setp.ne.s32	%p2151, %r2692, 2146435072;
	@%p2151 bra 	BB0_1814;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2693, %temp}, %fd33;
	}
	setp.eq.s32	%p2152, %r2693, 0;
	@%p2152 bra 	BB0_1818;
	bra.uni 	BB0_1814;

BB0_1818:
	setp.gt.f64	%p2155, %fd147, 0d3FF0000000000000;
	selp.b32	%r2702, 2146435072, 0, %p2155;
	xor.b32  	%r2703, %r2702, 2146435072;
	setp.lt.s32	%p2156, %r10, 0;
	selp.b32	%r2704, %r2703, %r2702, %p2156;
	setp.eq.f64	%p2157, %fd146, 0dBFF0000000000000;
	selp.b32	%r2705, 1072693248, %r2704, %p2157;
	mov.u32 	%r2706, 0;
	mov.b64 	%fd4411, {%r2706, %r2705};
	bra.uni 	BB0_1819;

BB0_1809:
	mov.f64 	%fd4411, %fd1304;

BB0_1819:
	@!%p8 bra 	BB0_1821;
	bra.uni 	BB0_1820;

BB0_1820:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2707}, %fd4413;
	}
	xor.b32  	%r2708, %r2707, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2709, %temp}, %fd4413;
	}
	mov.b64 	%fd4413, {%r2709, %r2708};

BB0_1821:
	@%p257 bra 	BB0_1824;
	bra.uni 	BB0_1822;

BB0_1824:
	selp.b32	%r2710, %r11, 0, %p295;
	or.b32  	%r2711, %r2710, 2146435072;
	setp.lt.s32	%p2162, %r14, 0;
	selp.b32	%r2712, %r2711, %r2710, %p2162;
	mov.u32 	%r2713, 0;
	mov.b64 	%fd4413, {%r2713, %r2712};
	bra.uni 	BB0_1825;

BB0_1822:
	setp.gt.s32	%p2159, %r11, -1;
	@%p2159 bra 	BB0_1825;

	cvt.rzi.f64.f64	%fd2772, %fd32;
	setp.neu.f64	%p2160, %fd2772, %fd32;
	selp.f64	%fd4413, 0dFFF8000000000000, %fd4413, %p2160;

BB0_1825:
	add.f64 	%fd4057, %fd32, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4066}, %fd4057;
	}
	and.b32  	%r4065, %r4066, 2146435072;
	setp.ne.s32	%p3231, %r4065, 2146435072;
	@%p3231 bra 	BB0_1826;

	add.f64 	%fd4414, %fd32, %fd159;
	setp.gtu.f64	%p2164, %fd160, 0d7FF0000000000000;
	@%p2164 bra 	BB0_1836;

	add.f64 	%fd4414, %fd32, %fd159;
	abs.f64 	%fd2773, %fd32;
	setp.gtu.f64	%p2165, %fd2773, 0d7FF0000000000000;
	@%p2165 bra 	BB0_1836;

	and.b32  	%r2714, %r14, 2147483647;
	setp.ne.s32	%p2166, %r2714, 2146435072;
	@%p2166 bra 	BB0_1831;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2715, %temp}, %fd32;
	}
	setp.eq.s32	%p2167, %r2715, 0;
	@%p2167 bra 	BB0_1835;
	bra.uni 	BB0_1831;

BB0_1835:
	setp.gt.f64	%p2170, %fd160, 0d3FF0000000000000;
	selp.b32	%r2724, 2146435072, 0, %p2170;
	xor.b32  	%r2725, %r2724, 2146435072;
	setp.lt.s32	%p2171, %r14, 0;
	selp.b32	%r2726, %r2725, %r2724, %p2171;
	setp.eq.f64	%p2172, %fd159, 0dBFF0000000000000;
	selp.b32	%r2727, 1072693248, %r2726, %p2172;
	mov.u32 	%r2728, 0;
	mov.b64 	%fd4414, {%r2728, %r2727};
	bra.uni 	BB0_1836;

BB0_1826:
	mov.f64 	%fd4414, %fd4413;

BB0_1836:
	selp.f64	%fd2774, 0d3FF0000000000000, %fd4414, %p314;
	selp.f64	%fd2775, 0d3FF0000000000000, %fd4411, %p277;
	mul.f64 	%fd2776, %fd31, %fd2775;
	mul.f64 	%fd1320, %fd2776, %fd2774;
	@!%p9 bra 	BB0_1838;
	bra.uni 	BB0_1837;

BB0_1837:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2729}, %fd4416;
	}
	xor.b32  	%r2730, %r2729, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2731, %temp}, %fd4416;
	}
	mov.b64 	%fd4416, {%r2731, %r2730};

BB0_1838:
	@%p240 bra 	BB0_1841;
	bra.uni 	BB0_1839;

BB0_1841:
	selp.b32	%r2732, %r9, 0, %p318;
	or.b32  	%r2733, %r2732, 2146435072;
	setp.lt.s32	%p2183, %r16, 0;
	selp.b32	%r2734, %r2733, %r2732, %p2183;
	mov.u32 	%r2735, 0;
	mov.b64 	%fd4416, {%r2735, %r2734};
	bra.uni 	BB0_1842;

BB0_1839:
	setp.gt.s32	%p2180, %r9, -1;
	@%p2180 bra 	BB0_1842;

	cvt.rzi.f64.f64	%fd2777, %fd34;
	setp.neu.f64	%p2181, %fd2777, %fd34;
	selp.f64	%fd4416, 0dFFF8000000000000, %fd4416, %p2181;

BB0_1842:
	add.f64 	%fd4054, %fd146, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4064}, %fd4054;
	}
	and.b32  	%r4063, %r4064, 2146435072;
	setp.ne.s32	%p3230, %r4063, 2146435072;
	@%p3230 bra 	BB0_1843;

	add.f64 	%fd4417, %fd146, %fd34;
	setp.gtu.f64	%p2185, %fd147, 0d7FF0000000000000;
	@%p2185 bra 	BB0_1853;

	add.f64 	%fd4417, %fd146, %fd34;
	abs.f64 	%fd2778, %fd34;
	setp.gtu.f64	%p2186, %fd2778, 0d7FF0000000000000;
	@%p2186 bra 	BB0_1853;

	and.b32  	%r2736, %r16, 2147483647;
	setp.ne.s32	%p2187, %r2736, 2146435072;
	@%p2187 bra 	BB0_1848;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2737, %temp}, %fd34;
	}
	setp.eq.s32	%p2188, %r2737, 0;
	@%p2188 bra 	BB0_1852;
	bra.uni 	BB0_1848;

BB0_1852:
	setp.gt.f64	%p2191, %fd147, 0d3FF0000000000000;
	selp.b32	%r2746, 2146435072, 0, %p2191;
	xor.b32  	%r2747, %r2746, 2146435072;
	setp.lt.s32	%p2192, %r16, 0;
	selp.b32	%r2748, %r2747, %r2746, %p2192;
	setp.eq.f64	%p2193, %fd146, 0dBFF0000000000000;
	selp.b32	%r2749, 1072693248, %r2748, %p2193;
	mov.u32 	%r2750, 0;
	mov.b64 	%fd4417, {%r2750, %r2749};
	bra.uni 	BB0_1853;

BB0_1843:
	mov.f64 	%fd4417, %fd4416;

BB0_1853:
	@!%p10 bra 	BB0_1855;
	bra.uni 	BB0_1854;

BB0_1854:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2751}, %fd1335;
	}
	xor.b32  	%r2752, %r2751, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2753, %temp}, %fd1335;
	}
	mov.b64 	%fd1335, {%r2753, %r2752};

BB0_1855:
	@%p257 bra 	BB0_1858;
	bra.uni 	BB0_1856;

BB0_1858:
	selp.b32	%r2754, %r11, 0, %p338;
	or.b32  	%r2755, %r2754, 2146435072;
	setp.lt.s32	%p2198, %r12, 0;
	selp.b32	%r2756, %r2755, %r2754, %p2198;
	mov.u32 	%r2757, 0;
	mov.b64 	%fd1335, {%r2757, %r2756};
	bra.uni 	BB0_1859;

BB0_1856:
	setp.gt.s32	%p2195, %r11, -1;
	@%p2195 bra 	BB0_1859;

	cvt.rzi.f64.f64	%fd2779, %fd31;
	setp.neu.f64	%p2196, %fd2779, %fd31;
	selp.f64	%fd1335, 0dFFF8000000000000, %fd1335, %p2196;

BB0_1859:
	@%p2048 bra 	BB0_1860;

	setp.gtu.f64	%p2200, %fd160, 0d7FF0000000000000;
	add.f64 	%fd4420, %fd31, %fd159;
	@%p2200 bra 	BB0_1870;

	abs.f64 	%fd2780, %fd31;
	setp.gtu.f64	%p2201, %fd2780, 0d7FF0000000000000;
	@%p2201 bra 	BB0_1870;

	and.b32  	%r2758, %r12, 2147483647;
	setp.ne.s32	%p2202, %r2758, 2146435072;
	@%p2202 bra 	BB0_1865;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2759, %temp}, %fd31;
	}
	setp.eq.s32	%p2203, %r2759, 0;
	@%p2203 bra 	BB0_1869;
	bra.uni 	BB0_1865;

BB0_1869:
	setp.gt.f64	%p2206, %fd160, 0d3FF0000000000000;
	selp.b32	%r2768, 2146435072, 0, %p2206;
	xor.b32  	%r2769, %r2768, 2146435072;
	setp.lt.s32	%p2207, %r12, 0;
	selp.b32	%r2770, %r2769, %r2768, %p2207;
	setp.eq.f64	%p2208, %fd159, 0dBFF0000000000000;
	selp.b32	%r2771, 1072693248, %r2770, %p2208;
	mov.u32 	%r2772, 0;
	mov.b64 	%fd4420, {%r2772, %r2771};
	bra.uni 	BB0_1870;

BB0_1860:
	mov.f64 	%fd4420, %fd1335;

BB0_1870:
	selp.f64	%fd2781, 0d3FF0000000000000, %fd4420, %p274;
	selp.f64	%fd2782, 0d3FF0000000000000, %fd4417, %p337;
	mul.f64 	%fd2783, %fd33, %fd2782;
	mul.f64 	%fd1341, %fd2783, %fd2781;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4434, [retval0+0];
	
	//{
	}// Callseq End 84
	mov.f64 	%fd1347, %fd4434;
	@!%p1 bra 	BB0_1872;
	bra.uni 	BB0_1871;

BB0_1871:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2773}, %fd4434;
	}
	xor.b32  	%r2774, %r2773, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2775, %temp}, %fd4434;
	}
	mov.b64 	%fd1347, {%r2775, %r2774};

BB0_1872:
	@%p160 bra 	BB0_1875;
	bra.uni 	BB0_1873;

BB0_1875:
	selp.b32	%r2776, %r3, 0, %p158;
	or.b32  	%r2777, %r2776, 2146435072;
	setp.lt.s32	%p2218, %r4, 0;
	selp.b32	%r2778, %r2777, %r2776, %p2218;
	mov.u32 	%r2779, 0;
	mov.b64 	%fd1347, {%r2779, %r2778};
	bra.uni 	BB0_1876;

BB0_1873:
	setp.gt.s32	%p2215, %r3, -1;
	@%p2215 bra 	BB0_1876;

	cvt.rzi.f64.f64	%fd2784, %fd39;
	setp.neu.f64	%p2216, %fd2784, %fd39;
	selp.f64	%fd1347, 0dFFF8000000000000, %fd1347, %p2216;

BB0_1876:
	add.f64 	%fd4423, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2780}, %fd4423;
	}
	and.b32  	%r91, %r2780, 2146435072;
	setp.ne.s32	%p2219, %r91, 2146435072;
	@%p2219 bra 	BB0_1877;

	setp.gtu.f64	%p2220, %fd100, 0d7FF0000000000000;
	@%p2220 bra 	BB0_1887;

	abs.f64 	%fd2785, %fd39;
	setp.gtu.f64	%p2221, %fd2785, 0d7FF0000000000000;
	@%p2221 bra 	BB0_1887;

	and.b32  	%r2781, %r4, 2147483647;
	setp.ne.s32	%p2222, %r2781, 2146435072;
	@%p2222 bra 	BB0_1882;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2782, %temp}, %fd39;
	}
	setp.eq.s32	%p2223, %r2782, 0;
	@%p2223 bra 	BB0_1886;
	bra.uni 	BB0_1882;

BB0_1886:
	setp.gt.f64	%p2226, %fd100, 0d3FF0000000000000;
	selp.b32	%r2791, 2146435072, 0, %p2226;
	xor.b32  	%r2792, %r2791, 2146435072;
	setp.lt.s32	%p2227, %r4, 0;
	selp.b32	%r2793, %r2792, %r2791, %p2227;
	setp.eq.f64	%p2228, %fd97, 0dBFF0000000000000;
	selp.b32	%r2794, 1072693248, %r2793, %p2228;
	mov.u32 	%r2795, 0;
	mov.b64 	%fd4423, {%r2795, %r2794};
	bra.uni 	BB0_1887;

BB0_1877:
	mov.f64 	%fd4423, %fd1347;

BB0_1887:
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4449, [retval0+0];
	
	//{
	}// Callseq End 85
	mov.f64 	%fd1359, %fd4449;
	@!%p2 bra 	BB0_1889;
	bra.uni 	BB0_1888;

BB0_1888:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2796}, %fd4449;
	}
	xor.b32  	%r2797, %r2796, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2798, %temp}, %fd4449;
	}
	mov.b64 	%fd1359, {%r2798, %r2797};

BB0_1889:
	@%p177 bra 	BB0_1892;
	bra.uni 	BB0_1890;

BB0_1892:
	selp.b32	%r2799, %r6, 0, %p175;
	or.b32  	%r2800, %r2799, 2146435072;
	setp.lt.s32	%p2237, %r5, 0;
	selp.b32	%r2801, %r2800, %r2799, %p2237;
	mov.u32 	%r2802, 0;
	mov.b64 	%fd1359, {%r2802, %r2801};
	bra.uni 	BB0_1893;

BB0_1890:
	setp.gt.s32	%p2234, %r6, -1;
	@%p2234 bra 	BB0_1893;

	cvt.rzi.f64.f64	%fd2786, %fd38;
	setp.neu.f64	%p2235, %fd2786, %fd38;
	selp.f64	%fd1359, 0dFFF8000000000000, %fd1359, %p2235;

BB0_1893:
	add.f64 	%fd4426, %fd38, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2803}, %fd4426;
	}
	and.b32  	%r93, %r2803, 2146435072;
	setp.ne.s32	%p2238, %r93, 2146435072;
	@%p2238 bra 	BB0_1894;

	setp.gtu.f64	%p2239, %fd111, 0d7FF0000000000000;
	@%p2239 bra 	BB0_1904;

	abs.f64 	%fd2787, %fd38;
	setp.gtu.f64	%p2240, %fd2787, 0d7FF0000000000000;
	@%p2240 bra 	BB0_1904;

	and.b32  	%r2804, %r5, 2147483647;
	setp.ne.s32	%p2241, %r2804, 2146435072;
	@%p2241 bra 	BB0_1899;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2805, %temp}, %fd38;
	}
	setp.eq.s32	%p2242, %r2805, 0;
	@%p2242 bra 	BB0_1903;
	bra.uni 	BB0_1899;

BB0_1903:
	setp.gt.f64	%p2245, %fd111, 0d3FF0000000000000;
	selp.b32	%r2814, 2146435072, 0, %p2245;
	xor.b32  	%r2815, %r2814, 2146435072;
	setp.lt.s32	%p2246, %r5, 0;
	selp.b32	%r2816, %r2815, %r2814, %p2246;
	setp.eq.f64	%p2247, %fd98, 0dBFF0000000000000;
	selp.b32	%r2817, 1072693248, %r2816, %p2247;
	mov.u32 	%r2818, 0;
	mov.b64 	%fd4426, {%r2818, %r2817};
	bra.uni 	BB0_1904;

BB0_1894:
	mov.f64 	%fd4426, %fd1359;

BB0_1904:
	selp.f64	%fd2788, 0d3FF0000000000000, %fd4426, %p200;
	selp.f64	%fd2789, 0d3FF0000000000000, %fd4423, %p197;
	mul.f64 	%fd2790, %fd37, %fd2789;
	mul.f64 	%fd1364, %fd2790, %fd2788;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4446, [retval0+0];
	
	//{
	}// Callseq End 86
	mov.f64 	%fd1370, %fd4446;
	@!%p3 bra 	BB0_1906;
	bra.uni 	BB0_1905;

BB0_1905:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2819}, %fd4446;
	}
	xor.b32  	%r2820, %r2819, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2821, %temp}, %fd4446;
	}
	mov.b64 	%fd1370, {%r2821, %r2820};

BB0_1906:
	@%p160 bra 	BB0_1909;
	bra.uni 	BB0_1907;

BB0_1909:
	selp.b32	%r2822, %r3, 0, %p192;
	or.b32  	%r2823, %r2822, 2146435072;
	setp.lt.s32	%p2256, %r7, 0;
	selp.b32	%r2824, %r2823, %r2822, %p2256;
	mov.u32 	%r2825, 0;
	mov.b64 	%fd1370, {%r2825, %r2824};
	bra.uni 	BB0_1910;

BB0_1907:
	setp.gt.s32	%p2253, %r3, -1;
	@%p2253 bra 	BB0_1910;

	cvt.rzi.f64.f64	%fd2791, %fd40;
	setp.neu.f64	%p2254, %fd2791, %fd40;
	selp.f64	%fd1370, 0dFFF8000000000000, %fd1370, %p2254;

BB0_1910:
	add.f64 	%fd4429, %fd97, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2826}, %fd4429;
	}
	and.b32  	%r94, %r2826, 2146435072;
	setp.ne.s32	%p2257, %r94, 2146435072;
	@%p2257 bra 	BB0_1911;

	setp.gtu.f64	%p2258, %fd100, 0d7FF0000000000000;
	@%p2258 bra 	BB0_1921;

	abs.f64 	%fd2792, %fd40;
	setp.gtu.f64	%p2259, %fd2792, 0d7FF0000000000000;
	@%p2259 bra 	BB0_1921;

	and.b32  	%r2827, %r7, 2147483647;
	setp.ne.s32	%p2260, %r2827, 2146435072;
	@%p2260 bra 	BB0_1916;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2828, %temp}, %fd40;
	}
	setp.eq.s32	%p2261, %r2828, 0;
	@%p2261 bra 	BB0_1920;
	bra.uni 	BB0_1916;

BB0_1920:
	setp.gt.f64	%p2264, %fd100, 0d3FF0000000000000;
	selp.b32	%r2837, 2146435072, 0, %p2264;
	xor.b32  	%r2838, %r2837, 2146435072;
	setp.lt.s32	%p2265, %r7, 0;
	selp.b32	%r2839, %r2838, %r2837, %p2265;
	setp.eq.f64	%p2266, %fd97, 0dBFF0000000000000;
	selp.b32	%r2840, 1072693248, %r2839, %p2266;
	mov.u32 	%r2841, 0;
	mov.b64 	%fd4429, {%r2841, %r2840};
	bra.uni 	BB0_1921;

BB0_1911:
	mov.f64 	%fd4429, %fd1370;

BB0_1921:
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4443, [retval0+0];
	
	//{
	}// Callseq End 87
	mov.f64 	%fd4431, %fd4443;
	@!%p4 bra 	BB0_1923;
	bra.uni 	BB0_1922;

BB0_1922:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2842}, %fd4443;
	}
	xor.b32  	%r2843, %r2842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2844, %temp}, %fd4443;
	}
	mov.b64 	%fd4431, {%r2844, %r2843};

BB0_1923:
	@%p177 bra 	BB0_1926;
	bra.uni 	BB0_1924;

BB0_1926:
	selp.b32	%r2845, %r6, 0, %p215;
	or.b32  	%r2846, %r2845, 2146435072;
	setp.lt.s32	%p2275, %r8, 0;
	selp.b32	%r2847, %r2846, %r2845, %p2275;
	mov.u32 	%r2848, 0;
	mov.b64 	%fd4431, {%r2848, %r2847};
	bra.uni 	BB0_1927;

BB0_1924:
	setp.gt.s32	%p2272, %r6, -1;
	@%p2272 bra 	BB0_1927;

	cvt.rzi.f64.f64	%fd2793, %fd37;
	setp.neu.f64	%p2273, %fd2793, %fd37;
	selp.f64	%fd4431, 0dFFF8000000000000, %fd4431, %p2273;

BB0_1927:
	add.f64 	%fd1381, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2849}, %fd1381;
	}
	and.b32  	%r95, %r2849, 2146435072;
	setp.ne.s32	%p2276, %r95, 2146435072;
	@%p2276 bra 	BB0_1928;

	add.f64 	%fd4432, %fd37, %fd98;
	setp.gtu.f64	%p2277, %fd111, 0d7FF0000000000000;
	@%p2277 bra 	BB0_1938;

	add.f64 	%fd4432, %fd37, %fd98;
	abs.f64 	%fd2794, %fd37;
	setp.gtu.f64	%p2278, %fd2794, 0d7FF0000000000000;
	@%p2278 bra 	BB0_1938;

	and.b32  	%r2850, %r8, 2147483647;
	setp.ne.s32	%p2279, %r2850, 2146435072;
	@%p2279 bra 	BB0_1933;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2851, %temp}, %fd37;
	}
	setp.eq.s32	%p2280, %r2851, 0;
	@%p2280 bra 	BB0_1937;
	bra.uni 	BB0_1933;

BB0_1937:
	setp.gt.f64	%p2283, %fd111, 0d3FF0000000000000;
	selp.b32	%r2860, 2146435072, 0, %p2283;
	xor.b32  	%r2861, %r2860, 2146435072;
	setp.lt.s32	%p2284, %r8, 0;
	selp.b32	%r2862, %r2861, %r2860, %p2284;
	setp.eq.f64	%p2285, %fd98, 0dBFF0000000000000;
	selp.b32	%r2863, 1072693248, %r2862, %p2285;
	mov.u32 	%r2864, 0;
	mov.b64 	%fd4432, {%r2864, %r2863};
	bra.uni 	BB0_1938;

BB0_1928:
	mov.f64 	%fd4432, %fd4431;

BB0_1938:
	selp.f64	%fd2795, 0d3FF0000000000000, %fd4432, %p234;
	selp.f64	%fd2796, 0d3FF0000000000000, %fd4429, %p237;
	mul.f64 	%fd2797, %fd39, %fd2796;
	mul.f64 	%fd2798, %fd2797, %fd2795;
	sub.f64 	%fd2799, %fd1320, %fd1341;
	mul.f64 	%fd2800, %fd35, %fd50;
	mul.f64 	%fd2801, %fd145, %fd99;
	div.rn.f64 	%fd2802, %fd2801, %fd2800;
	mul.f64 	%fd2803, %fd2802, %fd2799;
	sub.f64 	%fd2804, %fd1364, %fd2798;
	mul.f64 	%fd4567, %fd2803, %fd2804;
	@!%p1 bra 	BB0_1940;
	bra.uni 	BB0_1939;

BB0_1939:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2865}, %fd4434;
	}
	xor.b32  	%r2866, %r2865, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2867, %temp}, %fd4434;
	}
	mov.b64 	%fd4434, {%r2867, %r2866};

BB0_1940:
	@%p160 bra 	BB0_1943;
	bra.uni 	BB0_1941;

BB0_1943:
	selp.b32	%r2868, %r3, 0, %p158;
	or.b32  	%r2869, %r2868, 2146435072;
	setp.lt.s32	%p2292, %r4, 0;
	selp.b32	%r2870, %r2869, %r2868, %p2292;
	mov.u32 	%r2871, 0;
	mov.b64 	%fd4434, {%r2871, %r2870};
	bra.uni 	BB0_1944;

BB0_1941:
	setp.gt.s32	%p2289, %r3, -1;
	@%p2289 bra 	BB0_1944;

	cvt.rzi.f64.f64	%fd2805, %fd39;
	setp.neu.f64	%p2290, %fd2805, %fd39;
	selp.f64	%fd4434, 0dFFF8000000000000, %fd4434, %p2290;

BB0_1944:
	add.f64 	%fd4064, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4068}, %fd4064;
	}
	and.b32  	%r4067, %r4068, 2146435072;
	setp.ne.s32	%p3232, %r4067, 2146435072;
	@%p3232 bra 	BB0_1945;

	add.f64 	%fd4435, %fd97, %fd39;
	setp.gtu.f64	%p2294, %fd100, 0d7FF0000000000000;
	@%p2294 bra 	BB0_1955;

	add.f64 	%fd4435, %fd97, %fd39;
	abs.f64 	%fd2806, %fd39;
	setp.gtu.f64	%p2295, %fd2806, 0d7FF0000000000000;
	@%p2295 bra 	BB0_1955;

	and.b32  	%r2872, %r4, 2147483647;
	setp.ne.s32	%p2296, %r2872, 2146435072;
	@%p2296 bra 	BB0_1950;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2873, %temp}, %fd39;
	}
	setp.eq.s32	%p2297, %r2873, 0;
	@%p2297 bra 	BB0_1954;
	bra.uni 	BB0_1950;

BB0_1954:
	setp.gt.f64	%p2300, %fd100, 0d3FF0000000000000;
	selp.b32	%r2882, 2146435072, 0, %p2300;
	xor.b32  	%r2883, %r2882, 2146435072;
	setp.lt.s32	%p2301, %r4, 0;
	selp.b32	%r2884, %r2883, %r2882, %p2301;
	setp.eq.f64	%p2302, %fd97, 0dBFF0000000000000;
	selp.b32	%r2885, 1072693248, %r2884, %p2302;
	mov.u32 	%r2886, 0;
	mov.b64 	%fd4435, {%r2886, %r2885};
	bra.uni 	BB0_1955;

BB0_1945:
	mov.f64 	%fd4435, %fd4434;

BB0_1955:
	selp.f64	%fd1394, 0d3FF0000000000000, %fd4435, %p197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd43;
	}
	bfe.u32 	%r2887, %r96, 20, 11;
	add.s32 	%r2888, %r2887, -1012;
	mov.b64 	 %rd448, %fd43;
	shl.b64 	%rd50, %rd448, %r2888;
	setp.eq.s64	%p2303, %rd50, -9223372036854775808;
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1400, [retval0+0];
	
	//{
	}// Callseq End 88
	and.pred  	%p110, %p176, %p2303;
	@!%p110 bra 	BB0_1957;
	bra.uni 	BB0_1956;

BB0_1956:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2889}, %fd1400;
	}
	xor.b32  	%r2890, %r2889, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2891, %temp}, %fd1400;
	}
	mov.b64 	%fd1400, {%r2891, %r2890};

BB0_1957:
	@%p177 bra 	BB0_1960;
	bra.uni 	BB0_1958;

BB0_1960:
	selp.b32	%r2892, %r6, 0, %p2303;
	or.b32  	%r2893, %r2892, 2146435072;
	setp.lt.s32	%p2309, %r96, 0;
	selp.b32	%r2894, %r2893, %r2892, %p2309;
	mov.u32 	%r2895, 0;
	mov.b64 	%fd1400, {%r2895, %r2894};
	bra.uni 	BB0_1961;

BB0_1958:
	setp.gt.s32	%p2306, %r6, -1;
	@%p2306 bra 	BB0_1961;

	cvt.rzi.f64.f64	%fd2807, %fd43;
	setp.neu.f64	%p2307, %fd2807, %fd43;
	selp.f64	%fd1400, 0dFFF8000000000000, %fd1400, %p2307;

BB0_1961:
	add.f64 	%fd4438, %fd43, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2896}, %fd4438;
	}
	and.b32  	%r2897, %r2896, 2146435072;
	setp.ne.s32	%p2310, %r2897, 2146435072;
	@%p2310 bra 	BB0_1962;

	setp.gtu.f64	%p2311, %fd111, 0d7FF0000000000000;
	@%p2311 bra 	BB0_1972;

	abs.f64 	%fd2808, %fd43;
	setp.gtu.f64	%p2312, %fd2808, 0d7FF0000000000000;
	@%p2312 bra 	BB0_1972;

	and.b32  	%r2898, %r96, 2147483647;
	setp.ne.s32	%p2313, %r2898, 2146435072;
	@%p2313 bra 	BB0_1967;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2899, %temp}, %fd43;
	}
	setp.eq.s32	%p2314, %r2899, 0;
	@%p2314 bra 	BB0_1971;
	bra.uni 	BB0_1967;

BB0_1971:
	setp.gt.f64	%p2317, %fd111, 0d3FF0000000000000;
	selp.b32	%r2908, 2146435072, 0, %p2317;
	xor.b32  	%r2909, %r2908, 2146435072;
	setp.lt.s32	%p2318, %r96, 0;
	selp.b32	%r2910, %r2909, %r2908, %p2318;
	setp.eq.f64	%p2319, %fd98, 0dBFF0000000000000;
	selp.b32	%r2911, 1072693248, %r2910, %p2319;
	mov.u32 	%r2912, 0;
	mov.b64 	%fd4438, {%r2912, %r2911};
	bra.uni 	BB0_1972;

BB0_1962:
	mov.f64 	%fd4438, %fd1400;

BB0_1972:
	setp.eq.f64	%p2320, %fd43, 0d0000000000000000;
	or.pred  	%p2322, %p199, %p2320;
	selp.f64	%fd2809, 0d3FF0000000000000, %fd4438, %p2322;
	mul.f64 	%fd2810, %fd80, %fd1394;
	mul.f64 	%fd1405, %fd2810, %fd2809;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd44;
	}
	bfe.u32 	%r2913, %r97, 20, 11;
	add.s32 	%r2914, %r2913, -1012;
	mov.b64 	 %rd449, %fd44;
	shl.b64 	%rd51, %rd449, %r2914;
	setp.eq.s64	%p2323, %rd51, -9223372036854775808;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1411, [retval0+0];
	
	//{
	}// Callseq End 89
	and.pred  	%p111, %p159, %p2323;
	@!%p111 bra 	BB0_1974;
	bra.uni 	BB0_1973;

BB0_1973:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2915}, %fd1411;
	}
	xor.b32  	%r2916, %r2915, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2917, %temp}, %fd1411;
	}
	mov.b64 	%fd1411, {%r2917, %r2916};

BB0_1974:
	@%p160 bra 	BB0_1977;
	bra.uni 	BB0_1975;

BB0_1977:
	selp.b32	%r2918, %r3, 0, %p2323;
	or.b32  	%r2919, %r2918, 2146435072;
	setp.lt.s32	%p2329, %r97, 0;
	selp.b32	%r2920, %r2919, %r2918, %p2329;
	mov.u32 	%r2921, 0;
	mov.b64 	%fd1411, {%r2921, %r2920};
	bra.uni 	BB0_1978;

BB0_1975:
	setp.gt.s32	%p2326, %r3, -1;
	@%p2326 bra 	BB0_1978;

	cvt.rzi.f64.f64	%fd2811, %fd44;
	setp.neu.f64	%p2327, %fd2811, %fd44;
	selp.f64	%fd1411, 0dFFF8000000000000, %fd1411, %p2327;

BB0_1978:
	add.f64 	%fd4441, %fd97, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2922}, %fd4441;
	}
	and.b32  	%r2923, %r2922, 2146435072;
	setp.ne.s32	%p2330, %r2923, 2146435072;
	@%p2330 bra 	BB0_1979;

	setp.gtu.f64	%p2331, %fd100, 0d7FF0000000000000;
	@%p2331 bra 	BB0_1989;

	abs.f64 	%fd2812, %fd44;
	setp.gtu.f64	%p2332, %fd2812, 0d7FF0000000000000;
	@%p2332 bra 	BB0_1989;

	and.b32  	%r2924, %r97, 2147483647;
	setp.ne.s32	%p2333, %r2924, 2146435072;
	@%p2333 bra 	BB0_1984;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2925, %temp}, %fd44;
	}
	setp.eq.s32	%p2334, %r2925, 0;
	@%p2334 bra 	BB0_1988;
	bra.uni 	BB0_1984;

BB0_1988:
	setp.gt.f64	%p2337, %fd100, 0d3FF0000000000000;
	selp.b32	%r2934, 2146435072, 0, %p2337;
	xor.b32  	%r2935, %r2934, 2146435072;
	setp.lt.s32	%p2338, %r97, 0;
	selp.b32	%r2936, %r2935, %r2934, %p2338;
	setp.eq.f64	%p2339, %fd97, 0dBFF0000000000000;
	selp.b32	%r2937, 1072693248, %r2936, %p2339;
	mov.u32 	%r2938, 0;
	mov.b64 	%fd4441, {%r2938, %r2937};
	bra.uni 	BB0_1989;

BB0_1979:
	mov.f64 	%fd4441, %fd1411;

BB0_1989:
	@!%p4 bra 	BB0_1991;
	bra.uni 	BB0_1990;

BB0_1990:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2939}, %fd4443;
	}
	xor.b32  	%r2940, %r2939, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2941, %temp}, %fd4443;
	}
	mov.b64 	%fd4443, {%r2941, %r2940};

BB0_1991:
	@%p177 bra 	BB0_1994;
	bra.uni 	BB0_1992;

BB0_1994:
	selp.b32	%r2942, %r6, 0, %p215;
	or.b32  	%r2943, %r2942, 2146435072;
	setp.lt.s32	%p2344, %r8, 0;
	selp.b32	%r2944, %r2943, %r2942, %p2344;
	mov.u32 	%r2945, 0;
	mov.b64 	%fd4443, {%r2945, %r2944};
	bra.uni 	BB0_1995;

BB0_1992:
	setp.gt.s32	%p2341, %r6, -1;
	@%p2341 bra 	BB0_1995;

	cvt.rzi.f64.f64	%fd2813, %fd37;
	setp.neu.f64	%p2342, %fd2813, %fd37;
	selp.f64	%fd4443, 0dFFF8000000000000, %fd4443, %p2342;

BB0_1995:
	add.f64 	%fd4065, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4070}, %fd4065;
	}
	and.b32  	%r4069, %r4070, 2146435072;
	setp.ne.s32	%p3233, %r4069, 2146435072;
	@%p3233 bra 	BB0_1996;

	add.f64 	%fd4444, %fd37, %fd98;
	setp.gtu.f64	%p2346, %fd111, 0d7FF0000000000000;
	@%p2346 bra 	BB0_2006;

	add.f64 	%fd4444, %fd37, %fd98;
	abs.f64 	%fd2814, %fd37;
	setp.gtu.f64	%p2347, %fd2814, 0d7FF0000000000000;
	@%p2347 bra 	BB0_2006;

	and.b32  	%r2946, %r8, 2147483647;
	setp.ne.s32	%p2348, %r2946, 2146435072;
	@%p2348 bra 	BB0_2001;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2947, %temp}, %fd37;
	}
	setp.eq.s32	%p2349, %r2947, 0;
	@%p2349 bra 	BB0_2005;
	bra.uni 	BB0_2001;

BB0_2005:
	setp.gt.f64	%p2352, %fd111, 0d3FF0000000000000;
	selp.b32	%r2956, 2146435072, 0, %p2352;
	xor.b32  	%r2957, %r2956, 2146435072;
	setp.lt.s32	%p2353, %r8, 0;
	selp.b32	%r2958, %r2957, %r2956, %p2353;
	setp.eq.f64	%p2354, %fd98, 0dBFF0000000000000;
	selp.b32	%r2959, 1072693248, %r2958, %p2354;
	mov.u32 	%r2960, 0;
	mov.b64 	%fd4444, {%r2960, %r2959};
	bra.uni 	BB0_2006;

BB0_1996:
	mov.f64 	%fd4444, %fd4443;

BB0_2006:
	selp.f64	%fd2815, 0d3FF0000000000000, %fd4444, %p234;
	setp.eq.f64	%p2356, %fd44, 0d0000000000000000;
	or.pred  	%p2357, %p195, %p2356;
	selp.f64	%fd2816, 0d3FF0000000000000, %fd4441, %p2357;
	mul.f64 	%fd2817, %fd53, %fd2816;
	mul.f64 	%fd1424, %fd2817, %fd2815;
	@!%p3 bra 	BB0_2008;
	bra.uni 	BB0_2007;

BB0_2007:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2961}, %fd4446;
	}
	xor.b32  	%r2962, %r2961, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2963, %temp}, %fd4446;
	}
	mov.b64 	%fd4446, {%r2963, %r2962};

BB0_2008:
	@%p160 bra 	BB0_2011;
	bra.uni 	BB0_2009;

BB0_2011:
	selp.b32	%r2964, %r3, 0, %p192;
	or.b32  	%r2965, %r2964, 2146435072;
	setp.lt.s32	%p2362, %r7, 0;
	selp.b32	%r2966, %r2965, %r2964, %p2362;
	mov.u32 	%r2967, 0;
	mov.b64 	%fd4446, {%r2967, %r2966};
	bra.uni 	BB0_2012;

BB0_2009:
	setp.gt.s32	%p2359, %r3, -1;
	@%p2359 bra 	BB0_2012;

	cvt.rzi.f64.f64	%fd2818, %fd40;
	setp.neu.f64	%p2360, %fd2818, %fd40;
	selp.f64	%fd4446, 0dFFF8000000000000, %fd4446, %p2360;

BB0_2012:
	add.f64 	%fd4066, %fd97, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4072}, %fd4066;
	}
	and.b32  	%r4071, %r4072, 2146435072;
	setp.ne.s32	%p3234, %r4071, 2146435072;
	@%p3234 bra 	BB0_2013;

	add.f64 	%fd4447, %fd97, %fd40;
	setp.gtu.f64	%p2364, %fd100, 0d7FF0000000000000;
	@%p2364 bra 	BB0_2023;

	add.f64 	%fd4447, %fd97, %fd40;
	abs.f64 	%fd2819, %fd40;
	setp.gtu.f64	%p2365, %fd2819, 0d7FF0000000000000;
	@%p2365 bra 	BB0_2023;

	and.b32  	%r2968, %r7, 2147483647;
	setp.ne.s32	%p2366, %r2968, 2146435072;
	@%p2366 bra 	BB0_2018;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2969, %temp}, %fd40;
	}
	setp.eq.s32	%p2367, %r2969, 0;
	@%p2367 bra 	BB0_2022;
	bra.uni 	BB0_2018;

BB0_2022:
	setp.gt.f64	%p2370, %fd100, 0d3FF0000000000000;
	selp.b32	%r2978, 2146435072, 0, %p2370;
	xor.b32  	%r2979, %r2978, 2146435072;
	setp.lt.s32	%p2371, %r7, 0;
	selp.b32	%r2980, %r2979, %r2978, %p2371;
	setp.eq.f64	%p2372, %fd97, 0dBFF0000000000000;
	selp.b32	%r2981, 1072693248, %r2980, %p2372;
	mov.u32 	%r2982, 0;
	mov.b64 	%fd4447, {%r2982, %r2981};
	bra.uni 	BB0_2023;

BB0_2013:
	mov.f64 	%fd4447, %fd4446;

BB0_2023:
	selp.f64	%fd1433, 0d3FF0000000000000, %fd4447, %p237;
	@!%p2 bra 	BB0_2025;
	bra.uni 	BB0_2024;

BB0_2024:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2983}, %fd4449;
	}
	xor.b32  	%r2984, %r2983, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2985, %temp}, %fd4449;
	}
	mov.b64 	%fd4449, {%r2985, %r2984};

BB0_2025:
	@%p177 bra 	BB0_2028;
	bra.uni 	BB0_2026;

BB0_2028:
	selp.b32	%r2986, %r6, 0, %p175;
	or.b32  	%r2987, %r2986, 2146435072;
	setp.lt.s32	%p2377, %r5, 0;
	selp.b32	%r2988, %r2987, %r2986, %p2377;
	mov.u32 	%r2989, 0;
	mov.b64 	%fd4449, {%r2989, %r2988};
	bra.uni 	BB0_2029;

BB0_2026:
	setp.gt.s32	%p2374, %r6, -1;
	@%p2374 bra 	BB0_2029;

	cvt.rzi.f64.f64	%fd2820, %fd38;
	setp.neu.f64	%p2375, %fd2820, %fd38;
	selp.f64	%fd4449, 0dFFF8000000000000, %fd4449, %p2375;

BB0_2029:
	add.f64 	%fd4067, %fd38, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4074}, %fd4067;
	}
	and.b32  	%r4073, %r4074, 2146435072;
	setp.ne.s32	%p3235, %r4073, 2146435072;
	@%p3235 bra 	BB0_2030;

	add.f64 	%fd4450, %fd38, %fd98;
	setp.gtu.f64	%p2379, %fd111, 0d7FF0000000000000;
	@%p2379 bra 	BB0_2040;

	add.f64 	%fd4450, %fd38, %fd98;
	abs.f64 	%fd2821, %fd38;
	setp.gtu.f64	%p2380, %fd2821, 0d7FF0000000000000;
	@%p2380 bra 	BB0_2040;

	and.b32  	%r2990, %r5, 2147483647;
	setp.ne.s32	%p2381, %r2990, 2146435072;
	@%p2381 bra 	BB0_2035;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2991, %temp}, %fd38;
	}
	setp.eq.s32	%p2382, %r2991, 0;
	@%p2382 bra 	BB0_2039;
	bra.uni 	BB0_2035;

BB0_2039:
	setp.gt.f64	%p2385, %fd111, 0d3FF0000000000000;
	selp.b32	%r3000, 2146435072, 0, %p2385;
	xor.b32  	%r3001, %r3000, 2146435072;
	setp.lt.s32	%p2386, %r5, 0;
	selp.b32	%r3002, %r3001, %r3000, %p2386;
	setp.eq.f64	%p2387, %fd98, 0dBFF0000000000000;
	selp.b32	%r3003, 1072693248, %r3002, %p2387;
	mov.u32 	%r3004, 0;
	mov.b64 	%fd4450, {%r3004, %r3003};
	bra.uni 	BB0_2040;

BB0_2030:
	mov.f64 	%fd4450, %fd4449;

BB0_2040:
	selp.f64	%fd2822, 0d3FF0000000000000, %fd4450, %p200;
	mul.f64 	%fd2823, %fd45, %fd1433;
	mul.f64 	%fd1442, %fd2823, %fd2822;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4452, [retval0+0];
	
	//{
	}// Callseq End 90
	@!%p5 bra 	BB0_2042;
	bra.uni 	BB0_2041;

BB0_2041:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3005}, %fd4452;
	}
	xor.b32  	%r3006, %r3005, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3007, %temp}, %fd4452;
	}
	mov.b64 	%fd4452, {%r3007, %r3006};

BB0_2042:
	@%p240 bra 	BB0_2045;
	bra.uni 	BB0_2043;

BB0_2045:
	selp.b32	%r3008, %r9, 0, %p238;
	or.b32  	%r3009, %r3008, 2146435072;
	setp.lt.s32	%p2394, %r10, 0;
	selp.b32	%r3010, %r3009, %r3008, %p2394;
	mov.u32 	%r3011, 0;
	mov.b64 	%fd4452, {%r3011, %r3010};
	bra.uni 	BB0_2046;

BB0_2043:
	setp.gt.s32	%p2391, %r9, -1;
	@%p2391 bra 	BB0_2046;

	cvt.rzi.f64.f64	%fd2824, %fd33;
	setp.neu.f64	%p2392, %fd2824, %fd33;
	selp.f64	%fd4452, 0dFFF8000000000000, %fd4452, %p2392;

BB0_2046:
	@%p1991 bra 	BB0_2047;

	add.f64 	%fd4453, %fd146, %fd33;
	setp.gtu.f64	%p2396, %fd147, 0d7FF0000000000000;
	@%p2396 bra 	BB0_2057;

	add.f64 	%fd4453, %fd146, %fd33;
	abs.f64 	%fd2825, %fd33;
	setp.gtu.f64	%p2397, %fd2825, 0d7FF0000000000000;
	@%p2397 bra 	BB0_2057;

	and.b32  	%r3014, %r10, 2147483647;
	setp.ne.s32	%p2398, %r3014, 2146435072;
	@%p2398 bra 	BB0_2052;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3015, %temp}, %fd33;
	}
	setp.eq.s32	%p2399, %r3015, 0;
	@%p2399 bra 	BB0_2056;
	bra.uni 	BB0_2052;

BB0_2056:
	setp.gt.f64	%p2402, %fd147, 0d3FF0000000000000;
	selp.b32	%r3024, 2146435072, 0, %p2402;
	xor.b32  	%r3025, %r3024, 2146435072;
	setp.lt.s32	%p2403, %r10, 0;
	selp.b32	%r3026, %r3025, %r3024, %p2403;
	setp.eq.f64	%p2404, %fd146, 0dBFF0000000000000;
	selp.b32	%r3027, 1072693248, %r3026, %p2404;
	mov.u32 	%r3028, 0;
	mov.b64 	%fd4453, {%r3028, %r3027};
	bra.uni 	BB0_2057;

BB0_2047:
	mov.f64 	%fd4453, %fd4452;

BB0_2057:
	selp.f64	%fd2826, 0d3FF0000000000000, %fd4453, %p277;
	mul.f64 	%fd1453, %fd145, %fd2826;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4455, [retval0+0];
	
	//{
	}// Callseq End 91
	@!%p6 bra 	BB0_2059;
	bra.uni 	BB0_2058;

BB0_2058:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3029}, %fd4455;
	}
	xor.b32  	%r3030, %r3029, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3031, %temp}, %fd4455;
	}
	mov.b64 	%fd4455, {%r3031, %r3030};

BB0_2059:
	@%p257 bra 	BB0_2062;
	bra.uni 	BB0_2060;

BB0_2062:
	selp.b32	%r3032, %r11, 0, %p255;
	or.b32  	%r3033, %r3032, 2146435072;
	setp.lt.s32	%p2414, %r12, 0;
	selp.b32	%r3034, %r3033, %r3032, %p2414;
	mov.u32 	%r3035, 0;
	mov.b64 	%fd4455, {%r3035, %r3034};
	bra.uni 	BB0_2063;

BB0_2060:
	setp.gt.s32	%p2411, %r11, -1;
	@%p2411 bra 	BB0_2063;

	cvt.rzi.f64.f64	%fd2827, %fd31;
	setp.neu.f64	%p2412, %fd2827, %fd31;
	selp.f64	%fd4455, 0dFFF8000000000000, %fd4455, %p2412;

BB0_2063:
	@%p2048 bra 	BB0_2064;

	add.f64 	%fd4456, %fd31, %fd159;
	setp.gtu.f64	%p2416, %fd160, 0d7FF0000000000000;
	@%p2416 bra 	BB0_2074;

	add.f64 	%fd4456, %fd31, %fd159;
	abs.f64 	%fd2828, %fd31;
	setp.gtu.f64	%p2417, %fd2828, 0d7FF0000000000000;
	@%p2417 bra 	BB0_2074;

	and.b32  	%r3038, %r12, 2147483647;
	setp.ne.s32	%p2418, %r3038, 2146435072;
	@%p2418 bra 	BB0_2069;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3039, %temp}, %fd31;
	}
	setp.eq.s32	%p2419, %r3039, 0;
	@%p2419 bra 	BB0_2073;
	bra.uni 	BB0_2069;

BB0_2073:
	setp.gt.f64	%p2422, %fd160, 0d3FF0000000000000;
	selp.b32	%r3048, 2146435072, 0, %p2422;
	xor.b32  	%r3049, %r3048, 2146435072;
	setp.lt.s32	%p2423, %r12, 0;
	selp.b32	%r3050, %r3049, %r3048, %p2423;
	setp.eq.f64	%p2424, %fd159, 0dBFF0000000000000;
	selp.b32	%r3051, 1072693248, %r3050, %p2424;
	mov.u32 	%r3052, 0;
	mov.b64 	%fd4456, {%r3052, %r3051};
	bra.uni 	BB0_2074;

BB0_2064:
	mov.f64 	%fd4456, %fd4455;

BB0_2074:
	selp.f64	%fd2829, 0d3FF0000000000000, %fd4456, %p274;
	fma.rn.f64 	%fd2830, %fd1453, %fd2829, %fd171;
	add.f64 	%fd2831, %fd1405, %fd1424;
	sub.f64 	%fd2832, %fd2831, %fd1442;
	div.rn.f64 	%fd2834, %fd99, %fd79;
	mul.f64 	%fd2835, %fd2834, %fd2832;
	mul.f64 	%fd4566, %fd2835, %fd2830;
	mov.f64 	%fd4568, %fd4567;
	bra.uni 	BB0_2663;

BB0_2226:
	mov.f64 	%fd4483, %fd1578;
	bra.uni 	BB0_2230;

BB0_2089:
	mov.f64 	%fd4459, %fd4458;
	bra.uni 	BB0_2093;

BB0_2243:
	mov.f64 	%fd4486, %fd1589;
	bra.uni 	BB0_2247;

BB0_2106:
	mov.f64 	%fd4462, %fd1486;
	bra.uni 	BB0_2110;

BB0_2260:
	mov.f64 	%fd4489, %fd1600;
	bra.uni 	BB0_2264;

BB0_2123:
	mov.f64 	%fd4465, %fd1498;
	bra.uni 	BB0_2127;

BB0_2277:
	mov.f64 	%fd4492, %fd1611;
	bra.uni 	BB0_2281;

BB0_2140:
	mov.f64 	%fd4468, %fd1509;
	bra.uni 	BB0_2144;

BB0_2294:
	mov.f64 	%fd4495, %fd1625;
	bra.uni 	BB0_2298;

BB0_2157:
	mov.f64 	%fd4471, %fd1521;
	bra.uni 	BB0_2161;

BB0_2311:
	mov.f64 	%fd4498, %fd1638;
	bra.uni 	BB0_2315;

BB0_2174:
	mov.f64 	%fd4474, %fd1532;
	bra.uni 	BB0_2178;

BB0_2191:
	mov.f64 	%fd4477, %fd1548;
	bra.uni 	BB0_2195;

BB0_2208:
	mov.f64 	%fd4480, %fd1561;
	bra.uni 	BB0_2212;

BB0_1187:
	abs.f64 	%fd880, %fd41;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd880;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4299, [retval0+0];
	
	//{
	}// Callseq End 54
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd41;
	}
	setp.lt.s32	%p1461, %r59, 0;
	and.pred  	%p65, %p1461, %p278;
	@!%p65 bra 	BB0_1189;
	bra.uni 	BB0_1188;

BB0_1188:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1831}, %fd4299;
	}
	xor.b32  	%r1832, %r1831, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1833, %temp}, %fd4299;
	}
	mov.b64 	%fd4299, {%r1833, %r1832};

BB0_1189:
	setp.eq.f64	%p1462, %fd41, 0d0000000000000000;
	@%p1462 bra 	BB0_1192;
	bra.uni 	BB0_1190;

BB0_1192:
	selp.b32	%r1834, %r59, 0, %p278;
	or.b32  	%r1835, %r1834, 2146435072;
	setp.lt.s32	%p1466, %r10, 0;
	selp.b32	%r1836, %r1835, %r1834, %p1466;
	mov.u32 	%r1837, 0;
	mov.b64 	%fd4299, {%r1837, %r1836};
	bra.uni 	BB0_1193;

BB0_223:
	div.rn.f64 	%fd246, %fd244, %fd50;
	div.rn.f64 	%fd2264, %fd245, %fd35;
	add.f64 	%fd247, %fd2264, %fd70;
	sub.f64 	%fd248, %fd2184, %fd2264;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd248;
	}
	abs.f64 	%fd249, %fd248;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd249;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4187, [retval0+0];
	
	//{
	}// Callseq End 12
	setp.lt.s32	%p417, %r21, 0;
	and.pred  	%p13, %p417, %p278;
	mov.f64 	%fd4126, %fd4187;
	@!%p13 bra 	BB0_225;
	bra.uni 	BB0_224;

BB0_224:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r509}, %fd4187;
	}
	xor.b32  	%r510, %r509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd4187;
	}
	mov.b64 	%fd4126, {%r511, %r510};

BB0_225:
	setp.eq.f64	%p418, %fd248, 0d0000000000000000;
	@%p418 bra 	BB0_228;
	bra.uni 	BB0_226;

BB0_228:
	selp.b32	%r512, %r21, 0, %p278;
	or.b32  	%r513, %r512, 2146435072;
	setp.lt.s32	%p422, %r10, 0;
	selp.b32	%r514, %r513, %r512, %p422;
	mov.u32 	%r515, 0;
	mov.b64 	%fd4126, {%r515, %r514};
	bra.uni 	BB0_229;

BB0_2570:
	and.b32  	%r3772, %r136, 2147483647;
	setp.ne.s32	%p2998, %r3772, 2146435072;
	@%p2998 bra 	BB0_2571;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3773, %temp}, %fd1807;
	}
	setp.ne.s32	%p2999, %r3773, 0;
	mov.f64 	%fd4547, %fd1815;
	@%p2999 bra 	BB0_2575;

	shr.s32 	%r3774, %r121, 31;
	and.b32  	%r3775, %r3774, -2146435072;
	add.s32 	%r3776, %r3775, 2146435072;
	or.b32  	%r3777, %r3776, -2147483648;
	selp.b32	%r3778, %r3777, %r3776, %p141;
	mov.u32 	%r3779, 0;
	mov.b64 	%fd4547, {%r3779, %r3778};
	bra.uni 	BB0_2575;

BB0_2433:
	and.b32  	%r3580, %r120, 2147483647;
	setp.ne.s32	%p2845, %r3580, 2146435072;
	@%p2845 bra 	BB0_2434;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3581, %temp}, %fd1649;
	}
	setp.ne.s32	%p2846, %r3581, 0;
	mov.f64 	%fd4523, %fd1728;
	@%p2846 bra 	BB0_2438;

	shr.s32 	%r3582, %r121, 31;
	and.b32  	%r3583, %r3582, -2146435072;
	add.s32 	%r3584, %r3583, 2146435072;
	or.b32  	%r3585, %r3584, -2147483648;
	selp.b32	%r3586, %r3585, %r3584, %p128;
	mov.u32 	%r3587, 0;
	mov.b64 	%fd4523, {%r3587, %r3586};
	bra.uni 	BB0_2438;

BB0_2587:
	and.b32  	%r3796, %r137, 2147483647;
	setp.ne.s32	%p3015, %r3796, 2146435072;
	@%p3015 bra 	BB0_2588;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3797, %temp}, %fd1808;
	}
	setp.ne.s32	%p3016, %r3797, 0;
	mov.f64 	%fd4550, %fd1826;
	@%p3016 bra 	BB0_2592;

	shr.s32 	%r3798, %r122, 31;
	and.b32  	%r3799, %r3798, -2146435072;
	add.s32 	%r3800, %r3799, 2146435072;
	or.b32  	%r3801, %r3800, -2147483648;
	selp.b32	%r3802, %r3801, %r3800, %p142;
	mov.u32 	%r3803, 0;
	mov.b64 	%fd4550, {%r3803, %r3802};
	bra.uni 	BB0_2592;

BB0_2450:
	and.b32  	%r3606, %r123, 2147483647;
	setp.ne.s32	%p2862, %r3606, 2146435072;
	@%p2862 bra 	BB0_2451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3607, %temp}, %fd1650;
	}
	setp.ne.s32	%p2863, %r3607, 0;
	mov.f64 	%fd4526, %fd1740;
	@%p2863 bra 	BB0_2455;

	shr.s32 	%r3608, %r134, 31;
	and.b32  	%r3609, %r3608, -2146435072;
	add.s32 	%r3610, %r3609, 2146435072;
	or.b32  	%r3611, %r3610, -2147483648;
	selp.b32	%r3612, %r3611, %r3610, %p136;
	mov.u32 	%r3613, 0;
	mov.b64 	%fd4526, {%r3613, %r3612};
	bra.uni 	BB0_2455;

BB0_2604:
	and.b32  	%r3820, %r136, 2147483647;
	setp.ne.s32	%p3038, %r3820, 2146435072;
	@%p3038 bra 	BB0_2605;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3821, %temp}, %fd1807;
	}
	setp.ne.s32	%p3039, %r3821, 0;
	mov.f64 	%fd4553, %fd1837;
	@%p3039 bra 	BB0_2609;

	shr.s32 	%r3822, %r124, 31;
	and.b32  	%r3823, %r3822, -2146435072;
	add.s32 	%r3824, %r3823, 2146435072;
	or.b32  	%r3825, %r3824, -2147483648;
	selp.b32	%r3826, %r3825, %r3824, %p143;
	mov.u32 	%r3827, 0;
	mov.b64 	%fd4553, {%r3827, %r3826};
	bra.uni 	BB0_2609;

BB0_2467:
	and.b32  	%r3632, %r120, 2147483647;
	setp.ne.s32	%p2885, %r3632, 2146435072;
	@%p2885 bra 	BB0_2468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3633, %temp}, %fd1649;
	}
	setp.ne.s32	%p2886, %r3633, 0;
	mov.f64 	%fd4529, %fd1751;
	@%p2886 bra 	BB0_2472;

	shr.s32 	%r3634, %r135, 31;
	and.b32  	%r3635, %r3634, -2146435072;
	add.s32 	%r3636, %r3635, 2146435072;
	or.b32  	%r3637, %r3636, -2147483648;
	selp.b32	%r3638, %r3637, %r3636, %p137;
	mov.u32 	%r3639, 0;
	mov.b64 	%fd4529, {%r3639, %r3638};
	bra.uni 	BB0_2472;

BB0_2621:
	and.b32  	%r3844, %r137, 2147483647;
	setp.ne.s32	%p3058, %r3844, 2146435072;
	@%p3058 bra 	BB0_2622;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3845, %temp}, %fd1808;
	}
	setp.ne.s32	%p3059, %r3845, 0;
	mov.f64 	%fd4556, %fd1848;
	@%p3059 bra 	BB0_2626;

	shr.s32 	%r3846, %r125, 31;
	and.b32  	%r3847, %r3846, -2146435072;
	add.s32 	%r3848, %r3847, 2146435072;
	or.b32  	%r3849, %r3848, -2147483648;
	selp.b32	%r3850, %r3849, %r3848, %p144;
	mov.u32 	%r3851, 0;
	mov.b64 	%fd4556, {%r3851, %r3850};
	bra.uni 	BB0_2626;

BB0_2484:
	and.b32  	%r3656, %r123, 2147483647;
	setp.ne.s32	%p2902, %r3656, 2146435072;
	@%p2902 bra 	BB0_2485;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3657, %temp}, %fd1650;
	}
	setp.ne.s32	%p2903, %r3657, 0;
	mov.f64 	%fd4532, %fd1761;
	@%p2903 bra 	BB0_2489;

	shr.s32 	%r3658, %r125, 31;
	and.b32  	%r3659, %r3658, -2146435072;
	add.s32 	%r3660, %r3659, 2146435072;
	or.b32  	%r3661, %r3660, -2147483648;
	selp.b32	%r3662, %r3661, %r3660, %p131;
	mov.u32 	%r3663, 0;
	mov.b64 	%fd4532, {%r3663, %r3662};
	bra.uni 	BB0_2489;

BB0_2638:
	and.b32  	%r3866, %r127, 2147483647;
	setp.ne.s32	%p3076, %r3866, 2146435072;
	@%p3076 bra 	BB0_2639;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3867, %temp}, %fd41;
	}
	setp.ne.s32	%p3077, %r3867, 0;
	mov.f64 	%fd4559, %fd4539;
	@%p3077 bra 	BB0_2643;

	shr.s32 	%r3868, %r99, 31;
	and.b32  	%r3869, %r3868, -2146435072;
	add.s32 	%r3870, %r3869, 2146435072;
	or.b32  	%r3871, %r3870, -2147483648;
	selp.b32	%r3872, %r3871, %r3870, %p132;
	mov.u32 	%r3873, 0;
	mov.b64 	%fd4559, {%r3873, %r3872};
	bra.uni 	BB0_2643;

BB0_2501:
	and.b32  	%r3680, %r120, 2147483647;
	setp.ne.s32	%p2925, %r3680, 2146435072;
	@%p2925 bra 	BB0_2502;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3681, %temp}, %fd1649;
	}
	setp.ne.s32	%p2926, %r3681, 0;
	mov.f64 	%fd4535, %fd1772;
	@%p2926 bra 	BB0_2506;

	shr.s32 	%r3682, %r124, 31;
	and.b32  	%r3683, %r3682, -2146435072;
	add.s32 	%r3684, %r3683, 2146435072;
	or.b32  	%r3685, %r3684, -2147483648;
	selp.b32	%r3686, %r3685, %r3684, %p130;
	mov.u32 	%r3687, 0;
	mov.b64 	%fd4535, {%r3687, %r3686};
	bra.uni 	BB0_2506;

BB0_2655:
	and.b32  	%r3888, %r129, 2147483647;
	setp.ne.s32	%p3094, %r3888, 2146435072;
	@%p3094 bra 	BB0_2656;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3889, %temp}, %fd68;
	}
	setp.ne.s32	%p3095, %r3889, 0;
	mov.f64 	%fd4544, %fd4542;
	@%p3095 bra 	BB0_2660;

	shr.s32 	%r3890, %r130, 31;
	and.b32  	%r3891, %r3890, -2146435072;
	add.s32 	%r3892, %r3891, 2146435072;
	or.b32  	%r3893, %r3892, -2147483648;
	selp.b32	%r3894, %r3893, %r3892, %p133;
	mov.u32 	%r3895, 0;
	mov.b64 	%fd4544, {%r3895, %r3894};
	bra.uni 	BB0_2660;

BB0_2518:
	and.b32  	%r3704, %r123, 2147483647;
	setp.ne.s32	%p2945, %r3704, 2146435072;
	@%p2945 bra 	BB0_2519;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3705, %temp}, %fd1650;
	}
	setp.ne.s32	%p2946, %r3705, 0;
	mov.f64 	%fd4538, %fd1783;
	@%p2946 bra 	BB0_2523;

	shr.s32 	%r3706, %r122, 31;
	and.b32  	%r3707, %r3706, -2146435072;
	add.s32 	%r3708, %r3707, 2146435072;
	or.b32  	%r3709, %r3708, -2147483648;
	selp.b32	%r3710, %r3709, %r3708, %p129;
	mov.u32 	%r3711, 0;
	mov.b64 	%fd4538, {%r3711, %r3710};
	bra.uni 	BB0_2523;

BB0_2535:
	and.b32  	%r3726, %r127, 2147483647;
	setp.ne.s32	%p2963, %r3726, 2146435072;
	@%p2963 bra 	BB0_2536;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3727, %temp}, %fd41;
	}
	setp.ne.s32	%p2964, %r3727, 0;
	mov.f64 	%fd4541, %fd4539;
	@%p2964 bra 	BB0_2540;

	shr.s32 	%r3728, %r99, 31;
	and.b32  	%r3729, %r3728, -2146435072;
	add.s32 	%r3730, %r3729, 2146435072;
	or.b32  	%r3731, %r3730, -2147483648;
	selp.b32	%r3732, %r3731, %r3730, %p132;
	mov.u32 	%r3733, 0;
	mov.b64 	%fd4541, {%r3733, %r3732};
	bra.uni 	BB0_2540;

BB0_2552:
	and.b32  	%r3748, %r129, 2147483647;
	setp.ne.s32	%p2981, %r3748, 2146435072;
	@%p2981 bra 	BB0_2553;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3749, %temp}, %fd68;
	}
	setp.ne.s32	%p2982, %r3749, 0;
	mov.f64 	%fd4544, %fd4542;
	@%p2982 bra 	BB0_2557;

	shr.s32 	%r3750, %r130, 31;
	and.b32  	%r3751, %r3750, -2146435072;
	add.s32 	%r3752, %r3751, 2146435072;
	or.b32  	%r3753, %r3752, -2147483648;
	selp.b32	%r3754, %r3753, %r3752, %p133;
	mov.u32 	%r3755, 0;
	mov.b64 	%fd4544, {%r3755, %r3754};
	bra.uni 	BB0_2557;

BB0_1327:
	setp.gt.s32	%p1623, %r65, -1;
	@%p1623 bra 	BB0_1330;

	cvt.rzi.f64.f64	%fd2643, %fd33;
	setp.neu.f64	%p1624, %fd2643, %fd33;
	selp.f64	%fd987, 0dFFF8000000000000, %fd987, %p1624;

BB0_1330:
	add.f64 	%fd4324, %fd980, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2034}, %fd4324;
	}
	and.b32  	%r2035, %r2034, 2146435072;
	setp.ne.s32	%p1627, %r2035, 2146435072;
	@%p1627 bra 	BB0_1331;

	setp.gtu.f64	%p1628, %fd981, 0d7FF0000000000000;
	@%p1628 bra 	BB0_1341;

	abs.f64 	%fd2644, %fd33;
	setp.gtu.f64	%p1629, %fd2644, 0d7FF0000000000000;
	@%p1629 bra 	BB0_1341;

	and.b32  	%r2036, %r10, 2147483647;
	setp.ne.s32	%p1630, %r2036, 2146435072;
	@%p1630 bra 	BB0_1336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2037, %temp}, %fd33;
	}
	setp.eq.s32	%p1631, %r2037, 0;
	@%p1631 bra 	BB0_1340;
	bra.uni 	BB0_1336;

BB0_1340:
	setp.gt.f64	%p1634, %fd981, 0d3FF0000000000000;
	selp.b32	%r2046, 2146435072, 0, %p1634;
	xor.b32  	%r2047, %r2046, 2146435072;
	setp.lt.s32	%p1635, %r10, 0;
	selp.b32	%r2048, %r2047, %r2046, %p1635;
	setp.eq.f64	%p1636, %fd980, 0dBFF0000000000000;
	selp.b32	%r2049, 1072693248, %r2048, %p1636;
	mov.u32 	%r2050, 0;
	mov.b64 	%fd4324, {%r2050, %r2049};
	bra.uni 	BB0_1341;

BB0_707:
	abs.f64 	%fd556, %fd52;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd556;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd562, [retval0+0];
	
	//{
	}// Callseq End 32
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd52;
	}
	setp.lt.s32	%p936, %r37, 0;
	and.pred  	%p37, %p936, %p158;
	@!%p37 bra 	BB0_709;
	bra.uni 	BB0_708;

BB0_708:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1169}, %fd562;
	}
	xor.b32  	%r1170, %r1169, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1171, %temp}, %fd562;
	}
	mov.b64 	%fd562, {%r1171, %r1170};

BB0_709:
	setp.eq.f64	%p937, %fd52, 0d0000000000000000;
	@%p937 bra 	BB0_712;
	bra.uni 	BB0_710;

BB0_712:
	selp.b32	%r1172, %r37, 0, %p158;
	or.b32  	%r1173, %r1172, 2146435072;
	setp.lt.s32	%p941, %r4, 0;
	selp.b32	%r1174, %r1173, %r1172, %p941;
	mov.u32 	%r1175, 0;
	mov.b64 	%fd562, {%r1175, %r1174};
	bra.uni 	BB0_713;

BB0_1190:
	setp.gt.s32	%p1463, %r59, -1;
	@%p1463 bra 	BB0_1193;

	cvt.rzi.f64.f64	%fd2581, %fd33;
	setp.neu.f64	%p1464, %fd2581, %fd33;
	selp.f64	%fd4299, 0dFFF8000000000000, %fd4299, %p1464;

BB0_1193:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1838}, %fd42;
	}
	and.b32  	%r1839, %r1838, 2146435072;
	setp.ne.s32	%p1467, %r1839, 2146435072;
	@%p1467 bra 	BB0_1194;

	setp.gtu.f64	%p1468, %fd880, 0d7FF0000000000000;
	mov.f64 	%fd4300, %fd42;
	@%p1468 bra 	BB0_1204;

	abs.f64 	%fd2582, %fd33;
	setp.gtu.f64	%p1469, %fd2582, 0d7FF0000000000000;
	mov.f64 	%fd4300, %fd42;
	@%p1469 bra 	BB0_1204;

	and.b32  	%r1840, %r10, 2147483647;
	setp.ne.s32	%p1470, %r1840, 2146435072;
	@%p1470 bra 	BB0_1199;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1841, %temp}, %fd33;
	}
	setp.eq.s32	%p1471, %r1841, 0;
	@%p1471 bra 	BB0_1203;
	bra.uni 	BB0_1199;

BB0_1203:
	setp.eq.f64	%p1474, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p1475, %fd880, 0d3FF0000000000000;
	selp.b32	%r1850, 2146435072, 0, %p1475;
	xor.b32  	%r1851, %r1850, 2146435072;
	setp.lt.s32	%p1476, %r10, 0;
	selp.b32	%r1852, %r1851, %r1850, %p1476;
	selp.b32	%r1853, 1072693248, %r1852, %p1474;
	mov.u32 	%r1854, 0;
	mov.b64 	%fd4300, {%r1854, %r1853};
	bra.uni 	BB0_1204;

BB0_226:
	setp.gt.s32	%p419, %r21, -1;
	@%p419 bra 	BB0_229;

	cvt.rzi.f64.f64	%fd2266, %fd33;
	setp.neu.f64	%p420, %fd2266, %fd33;
	selp.f64	%fd4126, 0dFFF8000000000000, %fd4126, %p420;

BB0_229:
	add.f64 	%fd4189, %fd248, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r516}, %fd4189;
	}
	and.b32  	%r22, %r516, 2146435072;
	setp.ne.s32	%p423, %r22, 2146435072;
	@%p423 bra 	BB0_230;

	setp.gtu.f64	%p424, %fd249, 0d7FF0000000000000;
	mov.f64 	%fd4127, %fd4189;
	@%p424 bra 	BB0_240;

	abs.f64 	%fd2267, %fd33;
	setp.gtu.f64	%p425, %fd2267, 0d7FF0000000000000;
	mov.f64 	%fd4127, %fd4189;
	@%p425 bra 	BB0_240;

	and.b32  	%r517, %r10, 2147483647;
	setp.ne.s32	%p426, %r517, 2146435072;
	@%p426 bra 	BB0_235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r518, %temp}, %fd33;
	}
	setp.eq.s32	%p427, %r518, 0;
	@%p427 bra 	BB0_239;
	bra.uni 	BB0_235;

BB0_239:
	setp.gt.f64	%p430, %fd249, 0d3FF0000000000000;
	selp.b32	%r527, 2146435072, 0, %p430;
	xor.b32  	%r528, %r527, 2146435072;
	setp.lt.s32	%p431, %r10, 0;
	selp.b32	%r529, %r528, %r527, %p431;
	setp.eq.f64	%p432, %fd248, 0dBFF0000000000000;
	selp.b32	%r530, 1072693248, %r529, %p432;
	mov.u32 	%r531, 0;
	mov.b64 	%fd4127, {%r531, %r530};
	bra.uni 	BB0_240;

BB0_1331:
	mov.f64 	%fd4324, %fd987;

BB0_1341:
	abs.f64 	%fd992, %fd979;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd992;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd998, [retval0+0];
	
	//{
	}// Callseq End 63
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd979;
	}
	setp.lt.s32	%p1637, %r66, 0;
	and.pred  	%p74, %p1637, %p295;
	@!%p74 bra 	BB0_1343;
	bra.uni 	BB0_1342;

BB0_1342:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2051}, %fd998;
	}
	xor.b32  	%r2052, %r2051, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2053, %temp}, %fd998;
	}
	mov.b64 	%fd998, {%r2053, %r2052};

BB0_1343:
	setp.eq.f64	%p1639, %fd979, 0d0000000000000000;
	@%p1639 bra 	BB0_1346;
	bra.uni 	BB0_1344;

BB0_1346:
	selp.b32	%r2054, %r66, 0, %p295;
	or.b32  	%r2055, %r2054, 2146435072;
	setp.lt.s32	%p1643, %r14, 0;
	selp.b32	%r2056, %r2055, %r2054, %p1643;
	mov.u32 	%r2057, 0;
	mov.b64 	%fd998, {%r2057, %r2056};
	bra.uni 	BB0_1347;

BB0_1194:
	mov.f64 	%fd4300, %fd4299;

BB0_1204:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd68;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd46;
	}
	bfe.u32 	%r1855, %r61, 20, 11;
	add.s32 	%r1856, %r1855, -1012;
	mov.b64 	 %rd442, %fd46;
	shl.b64 	%rd44, %rd442, %r1856;
	setp.eq.s64	%p1477, %rd44, -9223372036854775808;
	abs.f64 	%fd890, %fd68;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd896, [retval0+0];
	
	//{
	}// Callseq End 55
	setp.lt.s32	%p1478, %r60, 0;
	and.pred  	%p66, %p1478, %p1477;
	@!%p66 bra 	BB0_1206;
	bra.uni 	BB0_1205;

BB0_1205:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1857}, %fd896;
	}
	xor.b32  	%r1858, %r1857, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1859, %temp}, %fd896;
	}
	mov.b64 	%fd896, {%r1859, %r1858};

BB0_1206:
	setp.eq.f64	%p1479, %fd68, 0d0000000000000000;
	@%p1479 bra 	BB0_1209;
	bra.uni 	BB0_1207;

BB0_1209:
	selp.b32	%r1860, %r60, 0, %p1477;
	or.b32  	%r1861, %r1860, 2146435072;
	setp.lt.s32	%p1483, %r61, 0;
	selp.b32	%r1862, %r1861, %r1860, %p1483;
	mov.u32 	%r1863, 0;
	mov.b64 	%fd896, {%r1863, %r1862};
	bra.uni 	BB0_1210;

BB0_230:
	mov.f64 	%fd4127, %fd4126;

BB0_240:
	setp.eq.f64	%p433, %fd248, 0d3FF0000000000000;
	or.pred  	%p14, %p433, %p276;
	abs.f64 	%fd260, %fd247;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd260;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd266, [retval0+0];
	
	//{
	}// Callseq End 13
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd247;
	}
	setp.lt.s32	%p435, %r23, 0;
	and.pred  	%p15, %p435, %p295;
	@!%p15 bra 	BB0_242;
	bra.uni 	BB0_241;

BB0_241:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r532}, %fd266;
	}
	xor.b32  	%r533, %r532, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r534, %temp}, %fd266;
	}
	mov.b64 	%fd266, {%r534, %r533};

BB0_242:
	setp.eq.f64	%p437, %fd247, 0d0000000000000000;
	@%p437 bra 	BB0_245;
	bra.uni 	BB0_243;

BB0_245:
	selp.b32	%r535, %r23, 0, %p295;
	or.b32  	%r536, %r535, 2146435072;
	setp.lt.s32	%p441, %r14, 0;
	selp.b32	%r537, %r536, %r535, %p441;
	mov.u32 	%r538, 0;
	mov.b64 	%fd266, {%r538, %r537};
	bra.uni 	BB0_246;

BB0_1344:
	setp.gt.s32	%p1640, %r66, -1;
	@%p1640 bra 	BB0_1347;

	cvt.rzi.f64.f64	%fd2645, %fd32;
	setp.neu.f64	%p1641, %fd2645, %fd32;
	selp.f64	%fd998, 0dFFF8000000000000, %fd998, %p1641;

BB0_1347:
	add.f64 	%fd4327, %fd32, %fd979;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2058}, %fd4327;
	}
	and.b32  	%r2059, %r2058, 2146435072;
	setp.ne.s32	%p1644, %r2059, 2146435072;
	@%p1644 bra 	BB0_1348;

	setp.gtu.f64	%p1645, %fd992, 0d7FF0000000000000;
	@%p1645 bra 	BB0_1358;

	abs.f64 	%fd2646, %fd32;
	setp.gtu.f64	%p1646, %fd2646, 0d7FF0000000000000;
	@%p1646 bra 	BB0_1358;

	and.b32  	%r2060, %r14, 2147483647;
	setp.ne.s32	%p1647, %r2060, 2146435072;
	@%p1647 bra 	BB0_1353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2061, %temp}, %fd32;
	}
	setp.eq.s32	%p1648, %r2061, 0;
	@%p1648 bra 	BB0_1357;
	bra.uni 	BB0_1353;

BB0_1357:
	setp.gt.f64	%p1651, %fd992, 0d3FF0000000000000;
	selp.b32	%r2070, 2146435072, 0, %p1651;
	xor.b32  	%r2071, %r2070, 2146435072;
	setp.lt.s32	%p1652, %r14, 0;
	selp.b32	%r2072, %r2071, %r2070, %p1652;
	setp.eq.f64	%p1653, %fd979, 0dBFF0000000000000;
	selp.b32	%r2073, 1072693248, %r2072, %p1653;
	mov.u32 	%r2074, 0;
	mov.b64 	%fd4327, {%r2074, %r2073};
	bra.uni 	BB0_1358;

BB0_1207:
	setp.gt.s32	%p1480, %r60, -1;
	@%p1480 bra 	BB0_1210;

	cvt.rzi.f64.f64	%fd2585, %fd46;
	setp.neu.f64	%p1481, %fd2585, %fd46;
	selp.f64	%fd896, 0dFFF8000000000000, %fd896, %p1481;

BB0_1210:
	add.f64 	%fd4303, %fd46, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1864}, %fd4303;
	}
	and.b32  	%r1865, %r1864, 2146435072;
	setp.ne.s32	%p1484, %r1865, 2146435072;
	@%p1484 bra 	BB0_1211;

	setp.gtu.f64	%p1485, %fd890, 0d7FF0000000000000;
	@%p1485 bra 	BB0_1221;

	abs.f64 	%fd2589, %fd46;
	setp.gtu.f64	%p1486, %fd2589, 0d7FF0000000000000;
	@%p1486 bra 	BB0_1221;

	and.b32  	%r1866, %r61, 2147483647;
	setp.ne.s32	%p1487, %r1866, 2146435072;
	@%p1487 bra 	BB0_1216;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1867, %temp}, %fd46;
	}
	setp.eq.s32	%p1488, %r1867, 0;
	@%p1488 bra 	BB0_1220;
	bra.uni 	BB0_1216;

BB0_1220:
	setp.eq.f64	%p1491, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p1492, %fd890, 0d3FF0000000000000;
	selp.b32	%r1876, 2146435072, 0, %p1492;
	xor.b32  	%r1877, %r1876, 2146435072;
	setp.lt.s32	%p1493, %r61, 0;
	selp.b32	%r1878, %r1877, %r1876, %p1493;
	selp.b32	%r1879, 1072693248, %r1878, %p1491;
	mov.u32 	%r1880, 0;
	mov.b64 	%fd4303, {%r1880, %r1879};
	bra.uni 	BB0_1221;

BB0_243:
	setp.gt.s32	%p438, %r23, -1;
	@%p438 bra 	BB0_246;

	cvt.rzi.f64.f64	%fd2268, %fd32;
	setp.neu.f64	%p439, %fd2268, %fd32;
	selp.f64	%fd266, 0dFFF8000000000000, %fd266, %p439;

BB0_246:
	add.f64 	%fd4130, %fd32, %fd247;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r539}, %fd4130;
	}
	and.b32  	%r540, %r539, 2146435072;
	setp.ne.s32	%p442, %r540, 2146435072;
	@%p442 bra 	BB0_247;

	setp.gtu.f64	%p443, %fd260, 0d7FF0000000000000;
	@%p443 bra 	BB0_257;

	abs.f64 	%fd2269, %fd32;
	setp.gtu.f64	%p444, %fd2269, 0d7FF0000000000000;
	@%p444 bra 	BB0_257;

	and.b32  	%r541, %r14, 2147483647;
	setp.ne.s32	%p445, %r541, 2146435072;
	@%p445 bra 	BB0_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r542, %temp}, %fd32;
	}
	setp.eq.s32	%p446, %r542, 0;
	@%p446 bra 	BB0_256;
	bra.uni 	BB0_252;

BB0_256:
	setp.gt.f64	%p449, %fd260, 0d3FF0000000000000;
	selp.b32	%r551, 2146435072, 0, %p449;
	xor.b32  	%r552, %r551, 2146435072;
	setp.lt.s32	%p450, %r14, 0;
	selp.b32	%r553, %r552, %r551, %p450;
	setp.eq.f64	%p451, %fd247, 0dBFF0000000000000;
	selp.b32	%r554, 1072693248, %r553, %p451;
	mov.u32 	%r555, 0;
	mov.b64 	%fd4130, {%r555, %r554};
	bra.uni 	BB0_257;

BB0_1348:
	mov.f64 	%fd4327, %fd998;

BB0_1358:
	setp.eq.f64	%p1654, %fd979, 0d3FF0000000000000;
	or.pred  	%p1656, %p1654, %p313;
	selp.f64	%fd2647, 0d3FF0000000000000, %fd4327, %p1656;
	setp.eq.f64	%p1658, %fd980, 0d3FF0000000000000;
	or.pred  	%p1659, %p1658, %p276;
	selp.f64	%fd2648, 0d3FF0000000000000, %fd4324, %p1659;
	mul.f64 	%fd2649, %fd31, %fd2648;
	mul.f64 	%fd1003, %fd2649, %fd2647;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd981;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1009, [retval0+0];
	
	//{
	}// Callseq End 64
	and.pred  	%p75, %p1621, %p318;
	@!%p75 bra 	BB0_1360;
	bra.uni 	BB0_1359;

BB0_1359:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2075}, %fd1009;
	}
	xor.b32  	%r2076, %r2075, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2077, %temp}, %fd1009;
	}
	mov.b64 	%fd1009, {%r2077, %r2076};

BB0_1360:
	@%p1622 bra 	BB0_1363;
	bra.uni 	BB0_1361;

BB0_1363:
	selp.b32	%r2078, %r65, 0, %p318;
	or.b32  	%r2079, %r2078, 2146435072;
	setp.lt.s32	%p1666, %r16, 0;
	selp.b32	%r2080, %r2079, %r2078, %p1666;
	mov.u32 	%r2081, 0;
	mov.b64 	%fd1009, {%r2081, %r2080};
	bra.uni 	BB0_1364;

BB0_1211:
	mov.f64 	%fd4303, %fd896;

BB0_1221:
	setp.eq.f64	%p1494, %fd68, 0d3FF0000000000000;
	setp.eq.f64	%p1495, %fd46, 0d0000000000000000;
	or.pred  	%p1496, %p1494, %p1495;
	selp.f64	%fd2594, 0d3FF0000000000000, %fd4303, %p1496;
	setp.eq.f64	%p1497, %fd41, 0d3FF0000000000000;
	or.pred  	%p1499, %p1497, %p276;
	selp.f64	%fd2595, 0d3FF0000000000000, %fd4300, %p1499;
	mul.f64 	%fd2596, %fd83, %fd2595;
	mul.f64 	%fd902, %fd2596, %fd2594;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd48;
	}
	bfe.u32 	%r1881, %r62, 20, 11;
	add.s32 	%r1882, %r1881, -1012;
	mov.b64 	 %rd443, %fd48;
	shl.b64 	%rd45, %rd443, %r1882;
	setp.eq.s64	%p1500, %rd45, -9223372036854775808;
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd880;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd908, [retval0+0];
	
	//{
	}// Callseq End 56
	and.pred  	%p67, %p1461, %p1500;
	@!%p67 bra 	BB0_1223;
	bra.uni 	BB0_1222;

BB0_1222:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1883}, %fd908;
	}
	xor.b32  	%r1884, %r1883, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1885, %temp}, %fd908;
	}
	mov.b64 	%fd908, {%r1885, %r1884};

BB0_1223:
	@%p1462 bra 	BB0_1226;
	bra.uni 	BB0_1224;

BB0_1226:
	selp.b32	%r1886, %r59, 0, %p1500;
	or.b32  	%r1887, %r1886, 2146435072;
	setp.lt.s32	%p1506, %r62, 0;
	selp.b32	%r1888, %r1887, %r1886, %p1506;
	mov.u32 	%r1889, 0;
	mov.b64 	%fd908, {%r1889, %r1888};
	bra.uni 	BB0_1227;

BB0_247:
	mov.f64 	%fd4130, %fd266;

BB0_257:
	setp.eq.f64	%p452, %fd247, 0d3FF0000000000000;
	or.pred  	%p454, %p452, %p313;
	selp.f64	%fd2270, 0d3FF0000000000000, %fd4130, %p454;
	selp.f64	%fd2271, 0d3FF0000000000000, %fd4127, %p14;
	mul.f64 	%fd2272, %fd31, %fd2271;
	mul.f64 	%fd271, %fd2272, %fd2270;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd249;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd277, [retval0+0];
	
	//{
	}// Callseq End 14
	and.pred  	%p16, %p417, %p318;
	@!%p16 bra 	BB0_259;
	bra.uni 	BB0_258;

BB0_258:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r556}, %fd277;
	}
	xor.b32  	%r557, %r556, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r558, %temp}, %fd277;
	}
	mov.b64 	%fd277, {%r558, %r557};

BB0_259:
	@%p418 bra 	BB0_262;
	bra.uni 	BB0_260;

BB0_262:
	selp.b32	%r559, %r21, 0, %p318;
	or.b32  	%r560, %r559, 2146435072;
	setp.lt.s32	%p461, %r16, 0;
	selp.b32	%r561, %r560, %r559, %p461;
	mov.u32 	%r562, 0;
	mov.b64 	%fd277, {%r562, %r561};
	bra.uni 	BB0_263;

BB0_1361:
	setp.gt.s32	%p1663, %r65, -1;
	@%p1663 bra 	BB0_1364;

	cvt.rzi.f64.f64	%fd2650, %fd34;
	setp.neu.f64	%p1664, %fd2650, %fd34;
	selp.f64	%fd1009, 0dFFF8000000000000, %fd1009, %p1664;

BB0_1364:
	add.f64 	%fd4330, %fd980, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2082}, %fd4330;
	}
	and.b32  	%r2083, %r2082, 2146435072;
	setp.ne.s32	%p1667, %r2083, 2146435072;
	@%p1667 bra 	BB0_1365;

	setp.gtu.f64	%p1668, %fd981, 0d7FF0000000000000;
	@%p1668 bra 	BB0_1375;

	abs.f64 	%fd2651, %fd34;
	setp.gtu.f64	%p1669, %fd2651, 0d7FF0000000000000;
	@%p1669 bra 	BB0_1375;

	and.b32  	%r2084, %r16, 2147483647;
	setp.ne.s32	%p1670, %r2084, 2146435072;
	@%p1670 bra 	BB0_1370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2085, %temp}, %fd34;
	}
	setp.eq.s32	%p1671, %r2085, 0;
	@%p1671 bra 	BB0_1374;
	bra.uni 	BB0_1370;

BB0_1374:
	setp.gt.f64	%p1674, %fd981, 0d3FF0000000000000;
	selp.b32	%r2094, 2146435072, 0, %p1674;
	xor.b32  	%r2095, %r2094, 2146435072;
	setp.lt.s32	%p1675, %r16, 0;
	selp.b32	%r2096, %r2095, %r2094, %p1675;
	setp.eq.f64	%p1676, %fd980, 0dBFF0000000000000;
	selp.b32	%r2097, 1072693248, %r2096, %p1676;
	mov.u32 	%r2098, 0;
	mov.b64 	%fd4330, {%r2098, %r2097};
	bra.uni 	BB0_1375;

BB0_1224:
	setp.gt.s32	%p1503, %r59, -1;
	@%p1503 bra 	BB0_1227;

	cvt.rzi.f64.f64	%fd2597, %fd48;
	setp.neu.f64	%p1504, %fd2597, %fd48;
	selp.f64	%fd908, 0dFFF8000000000000, %fd908, %p1504;

BB0_1227:
	add.f64 	%fd4306, %fd41, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1890}, %fd4306;
	}
	and.b32  	%r1891, %r1890, 2146435072;
	setp.ne.s32	%p1507, %r1891, 2146435072;
	@%p1507 bra 	BB0_1228;

	setp.gtu.f64	%p1508, %fd880, 0d7FF0000000000000;
	@%p1508 bra 	BB0_1238;

	abs.f64 	%fd2599, %fd48;
	setp.gtu.f64	%p1509, %fd2599, 0d7FF0000000000000;
	@%p1509 bra 	BB0_1238;

	and.b32  	%r1892, %r62, 2147483647;
	setp.ne.s32	%p1510, %r1892, 2146435072;
	@%p1510 bra 	BB0_1233;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1893, %temp}, %fd48;
	}
	setp.eq.s32	%p1511, %r1893, 0;
	@%p1511 bra 	BB0_1237;
	bra.uni 	BB0_1233;

BB0_1237:
	setp.eq.f64	%p1514, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p1515, %fd880, 0d3FF0000000000000;
	selp.b32	%r1902, 2146435072, 0, %p1515;
	xor.b32  	%r1903, %r1902, 2146435072;
	setp.lt.s32	%p1516, %r62, 0;
	selp.b32	%r1904, %r1903, %r1902, %p1516;
	selp.b32	%r1905, 1072693248, %r1904, %p1514;
	mov.u32 	%r1906, 0;
	mov.b64 	%fd4306, {%r1906, %r1905};
	bra.uni 	BB0_1238;

BB0_260:
	setp.gt.s32	%p458, %r21, -1;
	@%p458 bra 	BB0_263;

	cvt.rzi.f64.f64	%fd2273, %fd34;
	setp.neu.f64	%p459, %fd2273, %fd34;
	selp.f64	%fd277, 0dFFF8000000000000, %fd277, %p459;

BB0_263:
	add.f64 	%fd4133, %fd248, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd4133;
	}
	and.b32  	%r564, %r563, 2146435072;
	setp.ne.s32	%p462, %r564, 2146435072;
	@%p462 bra 	BB0_264;

	setp.gtu.f64	%p463, %fd249, 0d7FF0000000000000;
	@%p463 bra 	BB0_274;

	abs.f64 	%fd2274, %fd34;
	setp.gtu.f64	%p464, %fd2274, 0d7FF0000000000000;
	@%p464 bra 	BB0_274;

	and.b32  	%r565, %r16, 2147483647;
	setp.ne.s32	%p465, %r565, 2146435072;
	@%p465 bra 	BB0_269;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r566, %temp}, %fd34;
	}
	setp.eq.s32	%p466, %r566, 0;
	@%p466 bra 	BB0_273;
	bra.uni 	BB0_269;

BB0_273:
	setp.gt.f64	%p469, %fd249, 0d3FF0000000000000;
	selp.b32	%r575, 2146435072, 0, %p469;
	xor.b32  	%r576, %r575, 2146435072;
	setp.lt.s32	%p470, %r16, 0;
	selp.b32	%r577, %r576, %r575, %p470;
	setp.eq.f64	%p471, %fd248, 0dBFF0000000000000;
	selp.b32	%r578, 1072693248, %r577, %p471;
	mov.u32 	%r579, 0;
	mov.b64 	%fd4133, {%r579, %r578};
	bra.uni 	BB0_274;

BB0_1365:
	mov.f64 	%fd4330, %fd1009;

BB0_1375:
	or.pred  	%p1679, %p1658, %p335;
	selp.f64	%fd1014, 0d3FF0000000000000, %fd4330, %p1679;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd992;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1020, [retval0+0];
	
	//{
	}// Callseq End 65
	and.pred  	%p76, %p1637, %p338;
	@!%p76 bra 	BB0_1377;
	bra.uni 	BB0_1376;

BB0_1376:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2099}, %fd1020;
	}
	xor.b32  	%r2100, %r2099, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2101, %temp}, %fd1020;
	}
	mov.b64 	%fd1020, {%r2101, %r2100};

BB0_1377:
	@%p1639 bra 	BB0_1380;
	bra.uni 	BB0_1378;

BB0_1380:
	selp.b32	%r2102, %r66, 0, %p338;
	or.b32  	%r2103, %r2102, 2146435072;
	setp.lt.s32	%p1686, %r12, 0;
	selp.b32	%r2104, %r2103, %r2102, %p1686;
	mov.u32 	%r2105, 0;
	mov.b64 	%fd1020, {%r2105, %r2104};
	bra.uni 	BB0_1381;

BB0_1228:
	mov.f64 	%fd4306, %fd908;

BB0_1238:
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd919, [retval0+0];
	
	//{
	}// Callseq End 57
	and.pred  	%p68, %p1478, %p338;
	@!%p68 bra 	BB0_1240;
	bra.uni 	BB0_1239;

BB0_1239:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1907}, %fd919;
	}
	xor.b32  	%r1908, %r1907, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1909, %temp}, %fd919;
	}
	mov.b64 	%fd919, {%r1909, %r1908};

BB0_1240:
	@%p1479 bra 	BB0_1243;
	bra.uni 	BB0_1241;

BB0_1243:
	selp.b32	%r1910, %r60, 0, %p338;
	or.b32  	%r1911, %r1910, 2146435072;
	setp.lt.s32	%p1523, %r12, 0;
	selp.b32	%r1912, %r1911, %r1910, %p1523;
	mov.u32 	%r1913, 0;
	mov.b64 	%fd919, {%r1913, %r1912};
	bra.uni 	BB0_1244;

BB0_264:
	mov.f64 	%fd4133, %fd277;

BB0_274:
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd260;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4190, [retval0+0];
	
	//{
	}// Callseq End 15
	and.pred  	%p17, %p435, %p338;
	mov.f64 	%fd4135, %fd4190;
	@!%p17 bra 	BB0_276;
	bra.uni 	BB0_275;

BB0_275:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r580}, %fd4190;
	}
	xor.b32  	%r581, %r580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r582, %temp}, %fd4190;
	}
	mov.b64 	%fd4135, {%r582, %r581};

BB0_276:
	@%p437 bra 	BB0_279;
	bra.uni 	BB0_277;

BB0_279:
	selp.b32	%r583, %r23, 0, %p338;
	or.b32  	%r584, %r583, 2146435072;
	setp.lt.s32	%p478, %r12, 0;
	selp.b32	%r585, %r584, %r583, %p478;
	mov.u32 	%r586, 0;
	mov.b64 	%fd4135, {%r586, %r585};
	bra.uni 	BB0_280;

BB0_1378:
	setp.gt.s32	%p1683, %r66, -1;
	@%p1683 bra 	BB0_1381;

	cvt.rzi.f64.f64	%fd2652, %fd31;
	setp.neu.f64	%p1684, %fd2652, %fd31;
	selp.f64	%fd1020, 0dFFF8000000000000, %fd1020, %p1684;

BB0_1381:
	add.f64 	%fd4333, %fd31, %fd979;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2106}, %fd4333;
	}
	and.b32  	%r2107, %r2106, 2146435072;
	setp.ne.s32	%p1687, %r2107, 2146435072;
	@%p1687 bra 	BB0_1382;

	setp.gtu.f64	%p1688, %fd992, 0d7FF0000000000000;
	@%p1688 bra 	BB0_1392;

	abs.f64 	%fd2653, %fd31;
	setp.gtu.f64	%p1689, %fd2653, 0d7FF0000000000000;
	@%p1689 bra 	BB0_1392;

	and.b32  	%r2108, %r12, 2147483647;
	setp.ne.s32	%p1690, %r2108, 2146435072;
	@%p1690 bra 	BB0_1387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2109, %temp}, %fd31;
	}
	setp.eq.s32	%p1691, %r2109, 0;
	@%p1691 bra 	BB0_1391;
	bra.uni 	BB0_1387;

BB0_1391:
	setp.gt.f64	%p1694, %fd992, 0d3FF0000000000000;
	selp.b32	%r2118, 2146435072, 0, %p1694;
	xor.b32  	%r2119, %r2118, 2146435072;
	setp.lt.s32	%p1695, %r12, 0;
	selp.b32	%r2120, %r2119, %r2118, %p1695;
	setp.eq.f64	%p1696, %fd979, 0dBFF0000000000000;
	selp.b32	%r2121, 1072693248, %r2120, %p1696;
	mov.u32 	%r2122, 0;
	mov.b64 	%fd4333, {%r2122, %r2121};
	bra.uni 	BB0_1392;

BB0_1241:
	setp.gt.s32	%p1520, %r60, -1;
	@%p1520 bra 	BB0_1244;

	cvt.rzi.f64.f64	%fd2601, %fd31;
	setp.neu.f64	%p1521, %fd2601, %fd31;
	selp.f64	%fd919, 0dFFF8000000000000, %fd919, %p1521;

BB0_1244:
	add.f64 	%fd4309, %fd31, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1914}, %fd4309;
	}
	and.b32  	%r1915, %r1914, 2146435072;
	setp.ne.s32	%p1524, %r1915, 2146435072;
	@%p1524 bra 	BB0_1245;

	setp.gtu.f64	%p1525, %fd890, 0d7FF0000000000000;
	@%p1525 bra 	BB0_1255;

	abs.f64 	%fd2605, %fd31;
	setp.gtu.f64	%p1526, %fd2605, 0d7FF0000000000000;
	@%p1526 bra 	BB0_1255;

	and.b32  	%r1916, %r12, 2147483647;
	setp.ne.s32	%p1527, %r1916, 2146435072;
	@%p1527 bra 	BB0_1250;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1917, %temp}, %fd31;
	}
	setp.eq.s32	%p1528, %r1917, 0;
	@%p1528 bra 	BB0_1254;
	bra.uni 	BB0_1250;

BB0_1254:
	setp.eq.f64	%p1531, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p1532, %fd890, 0d3FF0000000000000;
	selp.b32	%r1926, 2146435072, 0, %p1532;
	xor.b32  	%r1927, %r1926, 2146435072;
	setp.lt.s32	%p1533, %r12, 0;
	selp.b32	%r1928, %r1927, %r1926, %p1533;
	selp.b32	%r1929, 1072693248, %r1928, %p1531;
	mov.u32 	%r1930, 0;
	mov.b64 	%fd4309, {%r1930, %r1929};
	bra.uni 	BB0_1255;

BB0_277:
	setp.gt.s32	%p475, %r23, -1;
	@%p475 bra 	BB0_280;

	cvt.rzi.f64.f64	%fd2275, %fd31;
	setp.neu.f64	%p476, %fd2275, %fd31;
	selp.f64	%fd4135, 0dFFF8000000000000, %fd4135, %p476;

BB0_280:
	add.f64 	%fd4192, %fd31, %fd247;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd4192;
	}
	and.b32  	%r24, %r587, 2146435072;
	setp.ne.s32	%p479, %r24, 2146435072;
	@%p479 bra 	BB0_281;

	setp.gtu.f64	%p480, %fd260, 0d7FF0000000000000;
	mov.f64 	%fd4136, %fd4192;
	@%p480 bra 	BB0_291;

	abs.f64 	%fd2276, %fd31;
	setp.gtu.f64	%p481, %fd2276, 0d7FF0000000000000;
	mov.f64 	%fd4136, %fd4192;
	@%p481 bra 	BB0_291;

	and.b32  	%r588, %r12, 2147483647;
	setp.ne.s32	%p482, %r588, 2146435072;
	@%p482 bra 	BB0_286;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r589, %temp}, %fd31;
	}
	setp.eq.s32	%p483, %r589, 0;
	@%p483 bra 	BB0_290;
	bra.uni 	BB0_286;

BB0_290:
	setp.gt.f64	%p486, %fd260, 0d3FF0000000000000;
	selp.b32	%r598, 2146435072, 0, %p486;
	xor.b32  	%r599, %r598, 2146435072;
	setp.lt.s32	%p487, %r12, 0;
	selp.b32	%r600, %r599, %r598, %p487;
	setp.eq.f64	%p488, %fd247, 0dBFF0000000000000;
	selp.b32	%r601, 1072693248, %r600, %p488;
	mov.u32 	%r602, 0;
	mov.b64 	%fd4136, {%r602, %r601};
	bra.uni 	BB0_291;

BB0_1382:
	mov.f64 	%fd4333, %fd1020;

BB0_1392:
	or.pred  	%p1699, %p1654, %p272;
	selp.f64	%fd2654, 0d3FF0000000000000, %fd4333, %p1699;
	mul.f64 	%fd2655, %fd33, %fd1014;
	mul.f64 	%fd2656, %fd2655, %fd2654;
	sub.f64 	%fd1025, %fd1003, %fd2656;
	sub.f64 	%fd1026, %fd2184, %fd977;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd1026;
	}
	abs.f64 	%fd1027, %fd1026;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1027;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1033, [retval0+0];
	
	//{
	}// Callseq End 66
	setp.lt.s32	%p1700, %r67, 0;
	and.pred  	%p77, %p1700, %p358;
	@!%p77 bra 	BB0_1394;
	bra.uni 	BB0_1393;

BB0_1393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2123}, %fd1033;
	}
	xor.b32  	%r2124, %r2123, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2125, %temp}, %fd1033;
	}
	mov.b64 	%fd1033, {%r2125, %r2124};

BB0_1394:
	setp.eq.f64	%p1702, %fd1026, 0d0000000000000000;
	@%p1702 bra 	BB0_1397;
	bra.uni 	BB0_1395;

BB0_1397:
	selp.b32	%r2126, %r67, 0, %p358;
	or.b32  	%r2127, %r2126, 2146435072;
	setp.lt.s32	%p1706, %r4, 0;
	selp.b32	%r2128, %r2127, %r2126, %p1706;
	mov.u32 	%r2129, 0;
	mov.b64 	%fd1033, {%r2129, %r2128};
	bra.uni 	BB0_1398;

BB0_1245:
	mov.f64 	%fd4309, %fd919;

BB0_1255:
	or.pred  	%p1536, %p1494, %p272;
	selp.f64	%fd2610, 0d3FF0000000000000, %fd4309, %p1536;
	setp.eq.f64	%p1538, %fd48, 0d0000000000000000;
	or.pred  	%p1539, %p1497, %p1538;
	selp.f64	%fd2611, 0d3FF0000000000000, %fd4306, %p1539;
	mul.f64 	%fd2612, %fd47, %fd2611;
	mul.f64 	%fd925, %fd2612, %fd2610;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd880;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd931, [retval0+0];
	
	//{
	}// Callseq End 58
	and.pred  	%p69, %p1461, %p318;
	@!%p69 bra 	BB0_1257;
	bra.uni 	BB0_1256;

BB0_1256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1931}, %fd931;
	}
	xor.b32  	%r1932, %r1931, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1933, %temp}, %fd931;
	}
	mov.b64 	%fd931, {%r1933, %r1932};

BB0_1257:
	@%p1462 bra 	BB0_1260;
	bra.uni 	BB0_1258;

BB0_1260:
	selp.b32	%r1934, %r59, 0, %p318;
	or.b32  	%r1935, %r1934, 2146435072;
	setp.lt.s32	%p1546, %r16, 0;
	selp.b32	%r1936, %r1935, %r1934, %p1546;
	mov.u32 	%r1937, 0;
	mov.b64 	%fd931, {%r1937, %r1936};
	bra.uni 	BB0_1261;

BB0_281:
	mov.f64 	%fd4136, %fd4135;

BB0_291:
	or.pred  	%p18, %p452, %p272;
	selp.f64	%fd2277, 0d3FF0000000000000, %fd4136, %p18;
	or.pred  	%p493, %p433, %p335;
	selp.f64	%fd2278, 0d3FF0000000000000, %fd4133, %p493;
	mul.f64 	%fd2279, %fd33, %fd2278;
	mul.f64 	%fd2280, %fd2279, %fd2277;
	sub.f64 	%fd292, %fd271, %fd2280;
	sub.f64 	%fd293, %fd2184, %fd246;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd293;
	}
	abs.f64 	%fd294, %fd293;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd294;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd501, [retval0+0];
	
	//{
	}// Callseq End 16
	setp.lt.s32	%p494, %r25, 0;
	and.pred  	%p19, %p494, %p158;
	mov.f64 	%fd4138, %fd501;
	@!%p19 bra 	BB0_293;
	bra.uni 	BB0_292;

BB0_292:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r603}, %fd501;
	}
	xor.b32  	%r604, %r603, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r605, %temp}, %fd501;
	}
	mov.b64 	%fd4138, {%r605, %r604};

BB0_293:
	setp.eq.f64	%p496, %fd293, 0d0000000000000000;
	@%p496 bra 	BB0_296;
	bra.uni 	BB0_294;

BB0_296:
	selp.b32	%r606, %r25, 0, %p158;
	or.b32  	%r607, %r606, 2146435072;
	setp.lt.s32	%p500, %r4, 0;
	selp.b32	%r608, %r607, %r606, %p500;
	mov.u32 	%r609, 0;
	mov.b64 	%fd4138, {%r609, %r608};
	bra.uni 	BB0_297;

BB0_1395:
	setp.gt.s32	%p1703, %r67, -1;
	@%p1703 bra 	BB0_1398;

	cvt.rzi.f64.f64	%fd2658, %fd39;
	setp.neu.f64	%p1704, %fd2658, %fd39;
	selp.f64	%fd1033, 0dFFF8000000000000, %fd1033, %p1704;

BB0_1398:
	add.f64 	%fd4336, %fd1026, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2130}, %fd4336;
	}
	and.b32  	%r2131, %r2130, 2146435072;
	setp.ne.s32	%p1707, %r2131, 2146435072;
	@%p1707 bra 	BB0_1399;

	setp.gtu.f64	%p1708, %fd1027, 0d7FF0000000000000;
	@%p1708 bra 	BB0_1409;

	abs.f64 	%fd2659, %fd39;
	setp.gtu.f64	%p1709, %fd2659, 0d7FF0000000000000;
	@%p1709 bra 	BB0_1409;

	and.b32  	%r2132, %r4, 2147483647;
	setp.ne.s32	%p1710, %r2132, 2146435072;
	@%p1710 bra 	BB0_1404;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2133, %temp}, %fd39;
	}
	setp.eq.s32	%p1711, %r2133, 0;
	@%p1711 bra 	BB0_1408;
	bra.uni 	BB0_1404;

BB0_1408:
	setp.gt.f64	%p1714, %fd1027, 0d3FF0000000000000;
	selp.b32	%r2142, 2146435072, 0, %p1714;
	xor.b32  	%r2143, %r2142, 2146435072;
	setp.lt.s32	%p1715, %r4, 0;
	selp.b32	%r2144, %r2143, %r2142, %p1715;
	setp.eq.f64	%p1716, %fd1026, 0dBFF0000000000000;
	selp.b32	%r2145, 1072693248, %r2144, %p1716;
	mov.u32 	%r2146, 0;
	mov.b64 	%fd4336, {%r2146, %r2145};
	bra.uni 	BB0_1409;

BB0_1258:
	setp.gt.s32	%p1543, %r59, -1;
	@%p1543 bra 	BB0_1261;

	cvt.rzi.f64.f64	%fd2613, %fd34;
	setp.neu.f64	%p1544, %fd2613, %fd34;
	selp.f64	%fd931, 0dFFF8000000000000, %fd931, %p1544;

BB0_1261:
	add.f64 	%fd4312, %fd41, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1938}, %fd4312;
	}
	and.b32  	%r1939, %r1938, 2146435072;
	setp.ne.s32	%p1547, %r1939, 2146435072;
	@%p1547 bra 	BB0_1262;

	setp.gtu.f64	%p1548, %fd880, 0d7FF0000000000000;
	@%p1548 bra 	BB0_1272;

	abs.f64 	%fd2615, %fd34;
	setp.gtu.f64	%p1549, %fd2615, 0d7FF0000000000000;
	@%p1549 bra 	BB0_1272;

	and.b32  	%r1940, %r16, 2147483647;
	setp.ne.s32	%p1550, %r1940, 2146435072;
	@%p1550 bra 	BB0_1267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1941, %temp}, %fd34;
	}
	setp.eq.s32	%p1551, %r1941, 0;
	@%p1551 bra 	BB0_1271;
	bra.uni 	BB0_1267;

BB0_1271:
	setp.eq.f64	%p1554, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p1555, %fd880, 0d3FF0000000000000;
	selp.b32	%r1950, 2146435072, 0, %p1555;
	xor.b32  	%r1951, %r1950, 2146435072;
	setp.lt.s32	%p1556, %r16, 0;
	selp.b32	%r1952, %r1951, %r1950, %p1556;
	selp.b32	%r1953, 1072693248, %r1952, %p1554;
	mov.u32 	%r1954, 0;
	mov.b64 	%fd4312, {%r1954, %r1953};
	bra.uni 	BB0_1272;

BB0_294:
	setp.gt.s32	%p497, %r25, -1;
	@%p497 bra 	BB0_297;

	cvt.rzi.f64.f64	%fd2282, %fd39;
	setp.neu.f64	%p498, %fd2282, %fd39;
	selp.f64	%fd4138, 0dFFF8000000000000, %fd4138, %p498;

BB0_297:
	add.f64 	%fd4195, %fd293, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r610}, %fd4195;
	}
	and.b32  	%r26, %r610, 2146435072;
	setp.ne.s32	%p501, %r26, 2146435072;
	@%p501 bra 	BB0_298;

	setp.gtu.f64	%p502, %fd294, 0d7FF0000000000000;
	mov.f64 	%fd4139, %fd4195;
	@%p502 bra 	BB0_308;

	abs.f64 	%fd2283, %fd39;
	setp.gtu.f64	%p503, %fd2283, 0d7FF0000000000000;
	mov.f64 	%fd4139, %fd4195;
	@%p503 bra 	BB0_308;

	and.b32  	%r611, %r4, 2147483647;
	setp.ne.s32	%p504, %r611, 2146435072;
	@%p504 bra 	BB0_303;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r612, %temp}, %fd39;
	}
	setp.eq.s32	%p505, %r612, 0;
	@%p505 bra 	BB0_307;
	bra.uni 	BB0_303;

BB0_307:
	setp.gt.f64	%p508, %fd294, 0d3FF0000000000000;
	selp.b32	%r621, 2146435072, 0, %p508;
	xor.b32  	%r622, %r621, 2146435072;
	setp.lt.s32	%p509, %r4, 0;
	selp.b32	%r623, %r622, %r621, %p509;
	setp.eq.f64	%p510, %fd293, 0dBFF0000000000000;
	selp.b32	%r624, 1072693248, %r623, %p510;
	mov.u32 	%r625, 0;
	mov.b64 	%fd4139, {%r625, %r624};
	bra.uni 	BB0_308;

BB0_1399:
	mov.f64 	%fd4336, %fd1033;

BB0_1409:
	setp.eq.f64	%p1717, %fd1026, 0d3FF0000000000000;
	or.pred  	%p1719, %p1717, %p196;
	selp.f64	%fd1038, 0d3FF0000000000000, %fd4336, %p1719;
	add.f64 	%fd1039, %fd977, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd1039;
	}
	abs.f64 	%fd1040, %fd1039;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1040;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1046, [retval0+0];
	
	//{
	}// Callseq End 67
	setp.lt.s32	%p1720, %r68, 0;
	and.pred  	%p78, %p1720, %p378;
	@!%p78 bra 	BB0_1411;
	bra.uni 	BB0_1410;

BB0_1410:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2147}, %fd1046;
	}
	xor.b32  	%r2148, %r2147, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2149, %temp}, %fd1046;
	}
	mov.b64 	%fd1046, {%r2149, %r2148};

BB0_1411:
	setp.eq.f64	%p1722, %fd1039, 0d0000000000000000;
	@%p1722 bra 	BB0_1414;
	bra.uni 	BB0_1412;

BB0_1414:
	selp.b32	%r2150, %r68, 0, %p378;
	or.b32  	%r2151, %r2150, 2146435072;
	setp.lt.s32	%p1726, %r8, 0;
	selp.b32	%r2152, %r2151, %r2150, %p1726;
	mov.u32 	%r2153, 0;
	mov.b64 	%fd1046, {%r2153, %r2152};
	bra.uni 	BB0_1415;

BB0_1262:
	mov.f64 	%fd4312, %fd931;

BB0_1272:
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd942, [retval0+0];
	
	//{
	}// Callseq End 59
	and.pred  	%p70, %p1478, %p295;
	@!%p70 bra 	BB0_1274;
	bra.uni 	BB0_1273;

BB0_1273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1955}, %fd942;
	}
	xor.b32  	%r1956, %r1955, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1957, %temp}, %fd942;
	}
	mov.b64 	%fd942, {%r1957, %r1956};

BB0_1274:
	@%p1479 bra 	BB0_1277;
	bra.uni 	BB0_1275;

BB0_1277:
	selp.b32	%r1958, %r60, 0, %p295;
	or.b32  	%r1959, %r1958, 2146435072;
	setp.lt.s32	%p1563, %r14, 0;
	selp.b32	%r1960, %r1959, %r1958, %p1563;
	mov.u32 	%r1961, 0;
	mov.b64 	%fd942, {%r1961, %r1960};
	bra.uni 	BB0_1278;

BB0_298:
	mov.f64 	%fd4139, %fd4138;

BB0_308:
	setp.eq.f64	%p511, %fd293, 0d3FF0000000000000;
	or.pred  	%p20, %p511, %p196;
	add.f64 	%fd305, %fd246, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd305;
	}
	abs.f64 	%fd306, %fd305;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd306;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd532, [retval0+0];
	
	//{
	}// Callseq End 17
	setp.lt.s32	%p513, %r27, 0;
	and.pred  	%p21, %p513, %p215;
	mov.f64 	%fd4141, %fd532;
	@!%p21 bra 	BB0_310;
	bra.uni 	BB0_309;

BB0_309:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r626}, %fd532;
	}
	xor.b32  	%r627, %r626, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r628, %temp}, %fd532;
	}
	mov.b64 	%fd4141, {%r628, %r627};

BB0_310:
	setp.eq.f64	%p515, %fd305, 0d0000000000000000;
	@%p515 bra 	BB0_313;
	bra.uni 	BB0_311;

BB0_313:
	selp.b32	%r629, %r27, 0, %p215;
	or.b32  	%r630, %r629, 2146435072;
	setp.lt.s32	%p519, %r8, 0;
	selp.b32	%r631, %r630, %r629, %p519;
	mov.u32 	%r632, 0;
	mov.b64 	%fd4141, {%r632, %r631};
	bra.uni 	BB0_314;

BB0_1412:
	setp.gt.s32	%p1723, %r68, -1;
	@%p1723 bra 	BB0_1415;

	cvt.rzi.f64.f64	%fd2660, %fd37;
	setp.neu.f64	%p1724, %fd2660, %fd37;
	selp.f64	%fd1046, 0dFFF8000000000000, %fd1046, %p1724;

BB0_1415:
	add.f64 	%fd4339, %fd37, %fd1039;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2154}, %fd4339;
	}
	and.b32  	%r2155, %r2154, 2146435072;
	setp.ne.s32	%p1727, %r2155, 2146435072;
	@%p1727 bra 	BB0_1416;

	setp.gtu.f64	%p1728, %fd1040, 0d7FF0000000000000;
	@%p1728 bra 	BB0_1426;

	abs.f64 	%fd2661, %fd37;
	setp.gtu.f64	%p1729, %fd2661, 0d7FF0000000000000;
	@%p1729 bra 	BB0_1426;

	and.b32  	%r2156, %r8, 2147483647;
	setp.ne.s32	%p1730, %r2156, 2146435072;
	@%p1730 bra 	BB0_1421;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2157, %temp}, %fd37;
	}
	setp.eq.s32	%p1731, %r2157, 0;
	@%p1731 bra 	BB0_1425;
	bra.uni 	BB0_1421;

BB0_1425:
	setp.gt.f64	%p1734, %fd1040, 0d3FF0000000000000;
	selp.b32	%r2166, 2146435072, 0, %p1734;
	xor.b32  	%r2167, %r2166, 2146435072;
	setp.lt.s32	%p1735, %r8, 0;
	selp.b32	%r2168, %r2167, %r2166, %p1735;
	setp.eq.f64	%p1736, %fd1039, 0dBFF0000000000000;
	selp.b32	%r2169, 1072693248, %r2168, %p1736;
	mov.u32 	%r2170, 0;
	mov.b64 	%fd4339, {%r2170, %r2169};
	bra.uni 	BB0_1426;

BB0_1275:
	setp.gt.s32	%p1560, %r60, -1;
	@%p1560 bra 	BB0_1278;

	cvt.rzi.f64.f64	%fd2617, %fd32;
	setp.neu.f64	%p1561, %fd2617, %fd32;
	selp.f64	%fd942, 0dFFF8000000000000, %fd942, %p1561;

BB0_1278:
	add.f64 	%fd4315, %fd32, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1962}, %fd4315;
	}
	and.b32  	%r1963, %r1962, 2146435072;
	setp.ne.s32	%p1564, %r1963, 2146435072;
	@%p1564 bra 	BB0_1279;

	setp.gtu.f64	%p1565, %fd890, 0d7FF0000000000000;
	@%p1565 bra 	BB0_1289;

	abs.f64 	%fd2621, %fd32;
	setp.gtu.f64	%p1566, %fd2621, 0d7FF0000000000000;
	@%p1566 bra 	BB0_1289;

	and.b32  	%r1964, %r14, 2147483647;
	setp.ne.s32	%p1567, %r1964, 2146435072;
	@%p1567 bra 	BB0_1284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1965, %temp}, %fd32;
	}
	setp.eq.s32	%p1568, %r1965, 0;
	@%p1568 bra 	BB0_1288;
	bra.uni 	BB0_1284;

BB0_1288:
	setp.eq.f64	%p1571, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p1572, %fd890, 0d3FF0000000000000;
	selp.b32	%r1974, 2146435072, 0, %p1572;
	xor.b32  	%r1975, %r1974, 2146435072;
	setp.lt.s32	%p1573, %r14, 0;
	selp.b32	%r1976, %r1975, %r1974, %p1573;
	selp.b32	%r1977, 1072693248, %r1976, %p1571;
	mov.u32 	%r1978, 0;
	mov.b64 	%fd4315, {%r1978, %r1977};
	bra.uni 	BB0_1289;

BB0_311:
	setp.gt.s32	%p516, %r27, -1;
	@%p516 bra 	BB0_314;

	cvt.rzi.f64.f64	%fd2284, %fd37;
	setp.neu.f64	%p517, %fd2284, %fd37;
	selp.f64	%fd4141, 0dFFF8000000000000, %fd4141, %p517;

BB0_314:
	add.f64 	%fd4204, %fd37, %fd305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r633}, %fd4204;
	}
	and.b32  	%r28, %r633, 2146435072;
	setp.ne.s32	%p520, %r28, 2146435072;
	@%p520 bra 	BB0_315;

	abs.f64 	%fd4004, %fd305;
	setp.gtu.f64	%p521, %fd4004, 0d7FF0000000000000;
	mov.f64 	%fd4142, %fd4204;
	@%p521 bra 	BB0_325;

	abs.f64 	%fd2285, %fd37;
	setp.gtu.f64	%p522, %fd2285, 0d7FF0000000000000;
	mov.f64 	%fd4142, %fd4204;
	@%p522 bra 	BB0_325;

	and.b32  	%r634, %r8, 2147483647;
	setp.ne.s32	%p523, %r634, 2146435072;
	@%p523 bra 	BB0_320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r635, %temp}, %fd37;
	}
	setp.eq.s32	%p524, %r635, 0;
	@%p524 bra 	BB0_324;
	bra.uni 	BB0_320;

BB0_324:
	abs.f64 	%fd4005, %fd305;
	setp.gt.f64	%p527, %fd4005, 0d3FF0000000000000;
	selp.b32	%r644, 2146435072, 0, %p527;
	xor.b32  	%r645, %r644, 2146435072;
	setp.lt.s32	%p528, %r8, 0;
	selp.b32	%r646, %r645, %r644, %p528;
	setp.eq.f64	%p529, %fd305, 0dBFF0000000000000;
	selp.b32	%r647, 1072693248, %r646, %p529;
	mov.u32 	%r648, 0;
	mov.b64 	%fd4142, {%r648, %r647};
	bra.uni 	BB0_325;

BB0_1416:
	mov.f64 	%fd4339, %fd1046;

BB0_1426:
	setp.eq.f64	%p1737, %fd1039, 0d3FF0000000000000;
	or.pred  	%p1739, %p1737, %p232;
	selp.f64	%fd2662, 0d3FF0000000000000, %fd4339, %p1739;
	mul.f64 	%fd2663, %fd99, %fd1038;
	fma.rn.f64 	%fd2664, %fd2663, %fd2662, %fd242;
	mul.f64 	%fd2666, %fd2249, %fd1025;
	mul.f64 	%fd2667, %fd2666, %fd2664;
	mul.f64 	%fd2668, %fd91, %fd2667;
	div.rn.f64 	%fd4563, %fd2668, %fd245;
	div.rn.f64 	%fd4565, %fd2667, %fd245;
	bra.uni 	BB0_1427;

BB0_1279:
	mov.f64 	%fd4315, %fd942;

BB0_1289:
	or.pred  	%p1576, %p1494, %p313;
	selp.f64	%fd2626, 0d3FF0000000000000, %fd4315, %p1576;
	or.pred  	%p1579, %p1497, %p335;
	selp.f64	%fd2627, 0d3FF0000000000000, %fd4312, %p1579;
	mul.f64 	%fd2628, %fd49, %fd2627;
	mul.f64 	%fd948, %fd2628, %fd2626;
	div.rn.f64 	%fd949, %fd244, %fd50;
	sub.f64 	%fd950, %fd2184, %fd949;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd950;
	}
	abs.f64 	%fd951, %fd950;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd951;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd957, [retval0+0];
	
	//{
	}// Callseq End 60
	setp.lt.s32	%p1580, %r63, 0;
	and.pred  	%p71, %p1580, %p358;
	@!%p71 bra 	BB0_1291;
	bra.uni 	BB0_1290;

BB0_1290:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1979}, %fd957;
	}
	xor.b32  	%r1980, %r1979, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1981, %temp}, %fd957;
	}
	mov.b64 	%fd957, {%r1981, %r1980};

BB0_1291:
	setp.eq.f64	%p1582, %fd950, 0d0000000000000000;
	@%p1582 bra 	BB0_1294;
	bra.uni 	BB0_1292;

BB0_1294:
	selp.b32	%r1982, %r63, 0, %p358;
	or.b32  	%r1983, %r1982, 2146435072;
	setp.lt.s32	%p1586, %r4, 0;
	selp.b32	%r1984, %r1983, %r1982, %p1586;
	mov.u32 	%r1985, 0;
	mov.b64 	%fd957, {%r1985, %r1984};
	bra.uni 	BB0_1295;

BB0_315:
	mov.f64 	%fd4142, %fd4141;

BB0_325:
	setp.eq.f64	%p530, %fd305, 0d3FF0000000000000;
	or.pred  	%p22, %p530, %p232;
	selp.f64	%fd2286, 0d3FF0000000000000, %fd4142, %p22;
	selp.f64	%fd2287, 0d3FF0000000000000, %fd4139, %p20;
	mul.f64 	%fd2288, %fd99, %fd2287;
	fma.rn.f64 	%fd2289, %fd2288, %fd2286, %fd242;
	mul.f64 	%fd2291, %fd2249, %fd292;
	mul.f64 	%fd317, %fd2291, %fd2289;
	setp.neu.f64	%p532, %fd245, 0d0000000000000000;
	@%p532 bra 	BB0_463;
	bra.uni 	BB0_326;

BB0_463:
	mul.f64 	%fd2353, %fd91, %fd317;
	div.rn.f64 	%fd4563, %fd2353, %fd245;
	div.rn.f64 	%fd4565, %fd317, %fd245;
	bra.uni 	BB0_464;

BB0_1292:
	setp.gt.s32	%p1583, %r63, -1;
	@%p1583 bra 	BB0_1295;

	cvt.rzi.f64.f64	%fd2630, %fd39;
	setp.neu.f64	%p1584, %fd2630, %fd39;
	selp.f64	%fd957, 0dFFF8000000000000, %fd957, %p1584;

BB0_1295:
	add.f64 	%fd4318, %fd950, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1986}, %fd4318;
	}
	and.b32  	%r1987, %r1986, 2146435072;
	setp.ne.s32	%p1587, %r1987, 2146435072;
	@%p1587 bra 	BB0_1296;

	setp.gtu.f64	%p1588, %fd951, 0d7FF0000000000000;
	@%p1588 bra 	BB0_1306;

	abs.f64 	%fd2631, %fd39;
	setp.gtu.f64	%p1589, %fd2631, 0d7FF0000000000000;
	@%p1589 bra 	BB0_1306;

	and.b32  	%r1988, %r4, 2147483647;
	setp.ne.s32	%p1590, %r1988, 2146435072;
	@%p1590 bra 	BB0_1301;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1989, %temp}, %fd39;
	}
	setp.eq.s32	%p1591, %r1989, 0;
	@%p1591 bra 	BB0_1305;
	bra.uni 	BB0_1301;

BB0_1305:
	setp.gt.f64	%p1594, %fd951, 0d3FF0000000000000;
	selp.b32	%r1998, 2146435072, 0, %p1594;
	xor.b32  	%r1999, %r1998, 2146435072;
	setp.lt.s32	%p1595, %r4, 0;
	selp.b32	%r2000, %r1999, %r1998, %p1595;
	setp.eq.f64	%p1596, %fd950, 0dBFF0000000000000;
	selp.b32	%r2001, 1072693248, %r2000, %p1596;
	mov.u32 	%r2002, 0;
	mov.b64 	%fd4318, {%r2002, %r2001};
	bra.uni 	BB0_1306;

BB0_326:
	abs.f64 	%fd318, %fd41;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd318;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4144, [retval0+0];
	
	//{
	}// Callseq End 18
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd41;
	}
	setp.lt.s32	%p534, %r29, 0;
	and.pred  	%p23, %p534, %p278;
	@!%p23 bra 	BB0_328;
	bra.uni 	BB0_327;

BB0_327:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r649}, %fd4144;
	}
	xor.b32  	%r650, %r649, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r651, %temp}, %fd4144;
	}
	mov.b64 	%fd4144, {%r651, %r650};

BB0_328:
	setp.eq.f64	%p535, %fd41, 0d0000000000000000;
	@%p535 bra 	BB0_331;
	bra.uni 	BB0_329;

BB0_331:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4024}, %fd41;
	}
	selp.b32	%r652, %r4024, 0, %p278;
	or.b32  	%r653, %r652, 2146435072;
	setp.lt.s32	%p539, %r10, 0;
	selp.b32	%r654, %r653, %r652, %p539;
	mov.u32 	%r655, 0;
	mov.b64 	%fd4144, {%r655, %r654};
	bra.uni 	BB0_332;

BB0_1296:
	mov.f64 	%fd4318, %fd957;

BB0_1306:
	setp.eq.f64	%p1597, %fd950, 0d3FF0000000000000;
	or.pred  	%p1599, %p1597, %p196;
	selp.f64	%fd962, 0d3FF0000000000000, %fd4318, %p1599;
	add.f64 	%fd963, %fd949, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd963;
	}
	abs.f64 	%fd964, %fd963;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd964;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd970, [retval0+0];
	
	//{
	}// Callseq End 61
	setp.lt.s32	%p1600, %r64, 0;
	and.pred  	%p72, %p1600, %p378;
	@!%p72 bra 	BB0_1308;
	bra.uni 	BB0_1307;

BB0_1307:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2003}, %fd970;
	}
	xor.b32  	%r2004, %r2003, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2005, %temp}, %fd970;
	}
	mov.b64 	%fd970, {%r2005, %r2004};

BB0_1308:
	setp.eq.f64	%p1602, %fd963, 0d0000000000000000;
	@%p1602 bra 	BB0_1311;
	bra.uni 	BB0_1309;

BB0_1311:
	selp.b32	%r2006, %r64, 0, %p378;
	or.b32  	%r2007, %r2006, 2146435072;
	setp.lt.s32	%p1606, %r8, 0;
	selp.b32	%r2008, %r2007, %r2006, %p1606;
	mov.u32 	%r2009, 0;
	mov.b64 	%fd970, {%r2009, %r2008};
	bra.uni 	BB0_1312;

BB0_1309:
	setp.gt.s32	%p1603, %r64, -1;
	@%p1603 bra 	BB0_1312;

	cvt.rzi.f64.f64	%fd2632, %fd37;
	setp.neu.f64	%p1604, %fd2632, %fd37;
	selp.f64	%fd970, 0dFFF8000000000000, %fd970, %p1604;

BB0_1312:
	add.f64 	%fd4321, %fd37, %fd963;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2010}, %fd4321;
	}
	and.b32  	%r2011, %r2010, 2146435072;
	setp.ne.s32	%p1607, %r2011, 2146435072;
	@%p1607 bra 	BB0_1313;

	setp.gtu.f64	%p1608, %fd964, 0d7FF0000000000000;
	@%p1608 bra 	BB0_1323;

	abs.f64 	%fd2633, %fd37;
	setp.gtu.f64	%p1609, %fd2633, 0d7FF0000000000000;
	@%p1609 bra 	BB0_1323;

	and.b32  	%r2012, %r8, 2147483647;
	setp.ne.s32	%p1610, %r2012, 2146435072;
	@%p1610 bra 	BB0_1318;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2013, %temp}, %fd37;
	}
	setp.eq.s32	%p1611, %r2013, 0;
	@%p1611 bra 	BB0_1322;
	bra.uni 	BB0_1318;

BB0_1322:
	setp.gt.f64	%p1614, %fd964, 0d3FF0000000000000;
	selp.b32	%r2022, 2146435072, 0, %p1614;
	xor.b32  	%r2023, %r2022, 2146435072;
	setp.lt.s32	%p1615, %r8, 0;
	selp.b32	%r2024, %r2023, %r2022, %p1615;
	setp.eq.f64	%p1616, %fd963, 0dBFF0000000000000;
	selp.b32	%r2025, 1072693248, %r2024, %p1616;
	mov.u32 	%r2026, 0;
	mov.b64 	%fd4321, {%r2026, %r2025};
	bra.uni 	BB0_1323;

BB0_1313:
	mov.f64 	%fd4321, %fd970;

BB0_1323:
	setp.eq.f64	%p1617, %fd963, 0d3FF0000000000000;
	or.pred  	%p1619, %p1617, %p232;
	selp.f64	%fd2635, 0d3FF0000000000000, %fd4321, %p1619;
	mul.f64 	%fd2636, %fd99, %fd962;
	fma.rn.f64 	%fd2637, %fd2636, %fd2635, %fd242;
	add.f64 	%fd2638, %fd902, %fd925;
	sub.f64 	%fd2639, %fd2638, %fd948;
	div.rn.f64 	%fd2640, %fd145, %fd82;
	mul.f64 	%fd2641, %fd2640, %fd2639;
	mul.f64 	%fd4565, %fd2641, %fd2637;
	div.rn.f64 	%fd4340, %fd245, %fd35;
	mov.f64 	%fd4563, 0d0000000000000000;

BB0_1427:
	st.local.f64 	[%rd23], %fd94;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4362, [retval0+0];
	
	//{
	}// Callseq End 68
	mov.f64 	%fd1064, %fd4362;
	@!%p1 bra 	BB0_1429;
	bra.uni 	BB0_1428;

BB0_1428:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2171}, %fd4362;
	}
	xor.b32  	%r2172, %r2171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2173, %temp}, %fd4362;
	}
	mov.b64 	%fd1064, {%r2173, %r2172};

BB0_1429:
	@%p160 bra 	BB0_1432;
	bra.uni 	BB0_1430;

BB0_1432:
	selp.b32	%r2174, %r3, 0, %p158;
	or.b32  	%r2175, %r2174, 2146435072;
	setp.lt.s32	%p1746, %r4, 0;
	selp.b32	%r2176, %r2175, %r2174, %p1746;
	mov.u32 	%r2177, 0;
	mov.b64 	%fd1064, {%r2177, %r2176};
	bra.uni 	BB0_1433;

BB0_1430:
	setp.gt.s32	%p1743, %r3, -1;
	@%p1743 bra 	BB0_1433;

	cvt.rzi.f64.f64	%fd2671, %fd39;
	setp.neu.f64	%p1744, %fd2671, %fd39;
	selp.f64	%fd1064, 0dFFF8000000000000, %fd1064, %p1744;

BB0_1433:
	add.f64 	%fd4345, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2178}, %fd4345;
	}
	and.b32  	%r70, %r2178, 2146435072;
	setp.ne.s32	%p1747, %r70, 2146435072;
	@%p1747 bra 	BB0_1434;

	setp.gtu.f64	%p1748, %fd100, 0d7FF0000000000000;
	@%p1748 bra 	BB0_1444;

	abs.f64 	%fd2672, %fd39;
	setp.gtu.f64	%p1749, %fd2672, 0d7FF0000000000000;
	@%p1749 bra 	BB0_1444;

	and.b32  	%r2179, %r4, 2147483647;
	setp.ne.s32	%p1750, %r2179, 2146435072;
	@%p1750 bra 	BB0_1439;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2180, %temp}, %fd39;
	}
	setp.eq.s32	%p1751, %r2180, 0;
	@%p1751 bra 	BB0_1443;
	bra.uni 	BB0_1439;

BB0_1443:
	setp.gt.f64	%p1754, %fd100, 0d3FF0000000000000;
	selp.b32	%r2189, 2146435072, 0, %p1754;
	xor.b32  	%r2190, %r2189, 2146435072;
	setp.lt.s32	%p1755, %r4, 0;
	selp.b32	%r2191, %r2190, %r2189, %p1755;
	setp.eq.f64	%p1756, %fd97, 0dBFF0000000000000;
	selp.b32	%r2192, 1072693248, %r2191, %p1756;
	mov.u32 	%r2193, 0;
	mov.b64 	%fd4345, {%r2193, %r2192};
	bra.uni 	BB0_1444;

BB0_1434:
	mov.f64 	%fd4345, %fd1064;

BB0_1444:
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4377, [retval0+0];
	
	//{
	}// Callseq End 69
	mov.f64 	%fd1075, %fd4377;
	@!%p2 bra 	BB0_1446;
	bra.uni 	BB0_1445;

BB0_1445:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2194}, %fd4377;
	}
	xor.b32  	%r2195, %r2194, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2196, %temp}, %fd4377;
	}
	mov.b64 	%fd1075, {%r2196, %r2195};

BB0_1446:
	@%p177 bra 	BB0_1449;
	bra.uni 	BB0_1447;

BB0_1449:
	selp.b32	%r2197, %r6, 0, %p175;
	or.b32  	%r2198, %r2197, 2146435072;
	setp.lt.s32	%p1765, %r5, 0;
	selp.b32	%r2199, %r2198, %r2197, %p1765;
	mov.u32 	%r2200, 0;
	mov.b64 	%fd1075, {%r2200, %r2199};
	bra.uni 	BB0_1450;

BB0_1447:
	setp.gt.s32	%p1762, %r6, -1;
	@%p1762 bra 	BB0_1450;

	cvt.rzi.f64.f64	%fd2673, %fd38;
	setp.neu.f64	%p1763, %fd2673, %fd38;
	selp.f64	%fd1075, 0dFFF8000000000000, %fd1075, %p1763;

BB0_1450:
	add.f64 	%fd4348, %fd38, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2201}, %fd4348;
	}
	and.b32  	%r72, %r2201, 2146435072;
	setp.ne.s32	%p1766, %r72, 2146435072;
	@%p1766 bra 	BB0_1451;

	setp.gtu.f64	%p1767, %fd111, 0d7FF0000000000000;
	@%p1767 bra 	BB0_1461;

	abs.f64 	%fd2674, %fd38;
	setp.gtu.f64	%p1768, %fd2674, 0d7FF0000000000000;
	@%p1768 bra 	BB0_1461;

	and.b32  	%r2202, %r5, 2147483647;
	setp.ne.s32	%p1769, %r2202, 2146435072;
	@%p1769 bra 	BB0_1456;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2203, %temp}, %fd38;
	}
	setp.eq.s32	%p1770, %r2203, 0;
	@%p1770 bra 	BB0_1460;
	bra.uni 	BB0_1456;

BB0_1460:
	setp.gt.f64	%p1773, %fd111, 0d3FF0000000000000;
	selp.b32	%r2212, 2146435072, 0, %p1773;
	xor.b32  	%r2213, %r2212, 2146435072;
	setp.lt.s32	%p1774, %r5, 0;
	selp.b32	%r2214, %r2213, %r2212, %p1774;
	setp.eq.f64	%p1775, %fd98, 0dBFF0000000000000;
	selp.b32	%r2215, 1072693248, %r2214, %p1775;
	mov.u32 	%r2216, 0;
	mov.b64 	%fd4348, {%r2216, %r2215};
	bra.uni 	BB0_1461;

BB0_1451:
	mov.f64 	%fd4348, %fd1075;

BB0_1461:
	selp.f64	%fd2675, 0d3FF0000000000000, %fd4348, %p200;
	selp.f64	%fd2676, 0d3FF0000000000000, %fd4345, %p197;
	mul.f64 	%fd2677, %fd37, %fd2676;
	mul.f64 	%fd1080, %fd2677, %fd2675;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4374, [retval0+0];
	
	//{
	}// Callseq End 70
	mov.f64 	%fd1086, %fd4374;
	@!%p3 bra 	BB0_1463;
	bra.uni 	BB0_1462;

BB0_1462:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2217}, %fd4374;
	}
	xor.b32  	%r2218, %r2217, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2219, %temp}, %fd4374;
	}
	mov.b64 	%fd1086, {%r2219, %r2218};

BB0_1463:
	@%p160 bra 	BB0_1466;
	bra.uni 	BB0_1464;

BB0_1466:
	selp.b32	%r2220, %r3, 0, %p192;
	or.b32  	%r2221, %r2220, 2146435072;
	setp.lt.s32	%p1784, %r7, 0;
	selp.b32	%r2222, %r2221, %r2220, %p1784;
	mov.u32 	%r2223, 0;
	mov.b64 	%fd1086, {%r2223, %r2222};
	bra.uni 	BB0_1467;

BB0_1464:
	setp.gt.s32	%p1781, %r3, -1;
	@%p1781 bra 	BB0_1467;

	cvt.rzi.f64.f64	%fd2678, %fd40;
	setp.neu.f64	%p1782, %fd2678, %fd40;
	selp.f64	%fd1086, 0dFFF8000000000000, %fd1086, %p1782;

BB0_1467:
	add.f64 	%fd4351, %fd97, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2224}, %fd4351;
	}
	and.b32  	%r73, %r2224, 2146435072;
	setp.ne.s32	%p1785, %r73, 2146435072;
	@%p1785 bra 	BB0_1468;

	setp.gtu.f64	%p1786, %fd100, 0d7FF0000000000000;
	@%p1786 bra 	BB0_1478;

	abs.f64 	%fd2679, %fd40;
	setp.gtu.f64	%p1787, %fd2679, 0d7FF0000000000000;
	@%p1787 bra 	BB0_1478;

	and.b32  	%r2225, %r7, 2147483647;
	setp.ne.s32	%p1788, %r2225, 2146435072;
	@%p1788 bra 	BB0_1473;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2226, %temp}, %fd40;
	}
	setp.eq.s32	%p1789, %r2226, 0;
	@%p1789 bra 	BB0_1477;
	bra.uni 	BB0_1473;

BB0_1477:
	setp.gt.f64	%p1792, %fd100, 0d3FF0000000000000;
	selp.b32	%r2235, 2146435072, 0, %p1792;
	xor.b32  	%r2236, %r2235, 2146435072;
	setp.lt.s32	%p1793, %r7, 0;
	selp.b32	%r2237, %r2236, %r2235, %p1793;
	setp.eq.f64	%p1794, %fd97, 0dBFF0000000000000;
	selp.b32	%r2238, 1072693248, %r2237, %p1794;
	mov.u32 	%r2239, 0;
	mov.b64 	%fd4351, {%r2239, %r2238};
	bra.uni 	BB0_1478;

BB0_1468:
	mov.f64 	%fd4351, %fd1086;

BB0_1478:
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4371, [retval0+0];
	
	//{
	}// Callseq End 71
	mov.f64 	%fd1096, %fd4371;
	@!%p4 bra 	BB0_1480;
	bra.uni 	BB0_1479;

BB0_1479:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2240}, %fd4371;
	}
	xor.b32  	%r2241, %r2240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2242, %temp}, %fd4371;
	}
	mov.b64 	%fd1096, {%r2242, %r2241};

BB0_1480:
	@%p177 bra 	BB0_1483;
	bra.uni 	BB0_1481;

BB0_1483:
	selp.b32	%r2243, %r6, 0, %p215;
	or.b32  	%r2244, %r2243, 2146435072;
	setp.lt.s32	%p1803, %r8, 0;
	selp.b32	%r2245, %r2244, %r2243, %p1803;
	mov.u32 	%r2246, 0;
	mov.b64 	%fd1096, {%r2246, %r2245};
	bra.uni 	BB0_1484;

BB0_1481:
	setp.gt.s32	%p1800, %r6, -1;
	@%p1800 bra 	BB0_1484;

	cvt.rzi.f64.f64	%fd2680, %fd37;
	setp.neu.f64	%p1801, %fd2680, %fd37;
	selp.f64	%fd1096, 0dFFF8000000000000, %fd1096, %p1801;

BB0_1484:
	add.f64 	%fd4354, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2247}, %fd4354;
	}
	and.b32  	%r74, %r2247, 2146435072;
	setp.ne.s32	%p1804, %r74, 2146435072;
	@%p1804 bra 	BB0_1485;

	setp.gtu.f64	%p1805, %fd111, 0d7FF0000000000000;
	@%p1805 bra 	BB0_1495;

	abs.f64 	%fd2681, %fd37;
	setp.gtu.f64	%p1806, %fd2681, 0d7FF0000000000000;
	@%p1806 bra 	BB0_1495;

	and.b32  	%r2248, %r8, 2147483647;
	setp.ne.s32	%p1807, %r2248, 2146435072;
	@%p1807 bra 	BB0_1490;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2249, %temp}, %fd37;
	}
	setp.eq.s32	%p1808, %r2249, 0;
	@%p1808 bra 	BB0_1494;
	bra.uni 	BB0_1490;

BB0_1494:
	setp.gt.f64	%p1811, %fd111, 0d3FF0000000000000;
	selp.b32	%r2258, 2146435072, 0, %p1811;
	xor.b32  	%r2259, %r2258, 2146435072;
	setp.lt.s32	%p1812, %r8, 0;
	selp.b32	%r2260, %r2259, %r2258, %p1812;
	setp.eq.f64	%p1813, %fd98, 0dBFF0000000000000;
	selp.b32	%r2261, 1072693248, %r2260, %p1813;
	mov.u32 	%r2262, 0;
	mov.b64 	%fd4354, {%r2262, %r2261};
	bra.uni 	BB0_1495;

BB0_1485:
	mov.f64 	%fd4354, %fd1096;

BB0_1495:
	selp.f64	%fd2682, 0d3FF0000000000000, %fd4354, %p234;
	selp.f64	%fd2683, 0d3FF0000000000000, %fd4351, %p237;
	mul.f64 	%fd2684, %fd39, %fd2683;
	mul.f64 	%fd2685, %fd2684, %fd2682;
	sub.f64 	%fd1101, %fd1080, %fd2685;
	sub.f64 	%fd1102, %fd2184, %fd4340;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd1102;
	}
	abs.f64 	%fd1103, %fd1102;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1103;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1188, [retval0+0];
	
	//{
	}// Callseq End 72
	setp.lt.s32	%p1816, %r75, 0;
	and.pred  	%p87, %p1816, %p238;
	mov.f64 	%fd4356, %fd1188;
	@!%p87 bra 	BB0_1497;
	bra.uni 	BB0_1496;

BB0_1496:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2263}, %fd1188;
	}
	xor.b32  	%r2264, %r2263, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2265, %temp}, %fd1188;
	}
	mov.b64 	%fd4356, {%r2265, %r2264};

BB0_1497:
	setp.eq.f64	%p1818, %fd1102, 0d0000000000000000;
	@%p1818 bra 	BB0_1500;
	bra.uni 	BB0_1498;

BB0_1500:
	selp.b32	%r2266, %r75, 0, %p238;
	or.b32  	%r2267, %r2266, 2146435072;
	setp.lt.s32	%p1822, %r10, 0;
	selp.b32	%r2268, %r2267, %r2266, %p1822;
	mov.u32 	%r2269, 0;
	mov.b64 	%fd4356, {%r2269, %r2268};
	bra.uni 	BB0_1501;

BB0_1498:
	setp.gt.s32	%p1819, %r75, -1;
	@%p1819 bra 	BB0_1501;

	cvt.rzi.f64.f64	%fd2687, %fd33;
	setp.neu.f64	%p1820, %fd2687, %fd33;
	selp.f64	%fd4356, 0dFFF8000000000000, %fd4356, %p1820;

BB0_1501:
	add.f64 	%fd4381, %fd1102, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2270}, %fd4381;
	}
	and.b32  	%r76, %r2270, 2146435072;
	setp.ne.s32	%p1823, %r76, 2146435072;
	@%p1823 bra 	BB0_1502;

	setp.gtu.f64	%p1824, %fd1103, 0d7FF0000000000000;
	mov.f64 	%fd4357, %fd4381;
	@%p1824 bra 	BB0_1512;

	abs.f64 	%fd2688, %fd33;
	setp.gtu.f64	%p1825, %fd2688, 0d7FF0000000000000;
	mov.f64 	%fd4357, %fd4381;
	@%p1825 bra 	BB0_1512;

	and.b32  	%r2271, %r10, 2147483647;
	setp.ne.s32	%p1826, %r2271, 2146435072;
	@%p1826 bra 	BB0_1507;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2272, %temp}, %fd33;
	}
	setp.eq.s32	%p1827, %r2272, 0;
	@%p1827 bra 	BB0_1511;
	bra.uni 	BB0_1507;

BB0_1511:
	setp.gt.f64	%p1830, %fd1103, 0d3FF0000000000000;
	selp.b32	%r2281, 2146435072, 0, %p1830;
	xor.b32  	%r2282, %r2281, 2146435072;
	setp.lt.s32	%p1831, %r10, 0;
	selp.b32	%r2283, %r2282, %r2281, %p1831;
	setp.eq.f64	%p1832, %fd1102, 0dBFF0000000000000;
	selp.b32	%r2284, 1072693248, %r2283, %p1832;
	mov.u32 	%r2285, 0;
	mov.b64 	%fd4357, {%r2285, %r2284};
	bra.uni 	BB0_1512;

BB0_1502:
	mov.f64 	%fd4357, %fd4356;

BB0_1512:
	setp.eq.f64	%p1833, %fd1102, 0d3FF0000000000000;
	or.pred  	%p88, %p1833, %p276;
	add.f64 	%fd1114, %fd4340, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd1114;
	}
	abs.f64 	%fd1115, %fd1114;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1115;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1197, [retval0+0];
	
	//{
	}// Callseq End 73
	setp.lt.s32	%p1835, %r77, 0;
	and.pred  	%p89, %p1835, %p255;
	mov.f64 	%fd4359, %fd1197;
	@!%p89 bra 	BB0_1514;
	bra.uni 	BB0_1513;

BB0_1513:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2286}, %fd1197;
	}
	xor.b32  	%r2287, %r2286, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2288, %temp}, %fd1197;
	}
	mov.b64 	%fd4359, {%r2288, %r2287};

BB0_1514:
	setp.eq.f64	%p1837, %fd1114, 0d0000000000000000;
	@%p1837 bra 	BB0_1517;
	bra.uni 	BB0_1515;

BB0_1517:
	selp.b32	%r2289, %r77, 0, %p255;
	or.b32  	%r2290, %r2289, 2146435072;
	setp.lt.s32	%p1841, %r12, 0;
	selp.b32	%r2291, %r2290, %r2289, %p1841;
	mov.u32 	%r2292, 0;
	mov.b64 	%fd4359, {%r2292, %r2291};
	bra.uni 	BB0_1518;

BB0_1515:
	setp.gt.s32	%p1838, %r77, -1;
	@%p1838 bra 	BB0_1518;

	cvt.rzi.f64.f64	%fd2689, %fd31;
	setp.neu.f64	%p1839, %fd2689, %fd31;
	selp.f64	%fd4359, 0dFFF8000000000000, %fd4359, %p1839;

BB0_1518:
	add.f64 	%fd4384, %fd31, %fd1114;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2293}, %fd4384;
	}
	and.b32  	%r78, %r2293, 2146435072;
	setp.ne.s32	%p1842, %r78, 2146435072;
	@%p1842 bra 	BB0_1519;

	setp.gtu.f64	%p1843, %fd1115, 0d7FF0000000000000;
	mov.f64 	%fd4360, %fd4384;
	@%p1843 bra 	BB0_1529;

	abs.f64 	%fd2690, %fd31;
	setp.gtu.f64	%p1844, %fd2690, 0d7FF0000000000000;
	mov.f64 	%fd4360, %fd4384;
	@%p1844 bra 	BB0_1529;

	and.b32  	%r2294, %r12, 2147483647;
	setp.ne.s32	%p1845, %r2294, 2146435072;
	@%p1845 bra 	BB0_1524;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2295, %temp}, %fd31;
	}
	setp.eq.s32	%p1846, %r2295, 0;
	@%p1846 bra 	BB0_1528;
	bra.uni 	BB0_1524;

BB0_1528:
	setp.gt.f64	%p1849, %fd1115, 0d3FF0000000000000;
	selp.b32	%r2304, 2146435072, 0, %p1849;
	xor.b32  	%r2305, %r2304, 2146435072;
	setp.lt.s32	%p1850, %r12, 0;
	selp.b32	%r2306, %r2305, %r2304, %p1850;
	setp.eq.f64	%p1851, %fd1114, 0dBFF0000000000000;
	selp.b32	%r2307, 1072693248, %r2306, %p1851;
	mov.u32 	%r2308, 0;
	mov.b64 	%fd4360, {%r2308, %r2307};
	bra.uni 	BB0_1529;

BB0_1519:
	mov.f64 	%fd4360, %fd4359;

BB0_1529:
	setp.eq.f64	%p1852, %fd1114, 0d3FF0000000000000;
	or.pred  	%p90, %p1852, %p272;
	selp.f64	%fd2691, 0d3FF0000000000000, %fd4360, %p90;
	selp.f64	%fd2692, 0d3FF0000000000000, %fd4357, %p88;
	mul.f64 	%fd2693, %fd145, %fd2692;
	fma.rn.f64 	%fd2694, %fd2693, %fd2691, %fd171;
	mul.f64 	%fd2696, %fd2226, %fd1101;
	mul.f64 	%fd4564, %fd2696, %fd2694;
	@!%p1 bra 	BB0_1531;
	bra.uni 	BB0_1530;

BB0_1530:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2309}, %fd4362;
	}
	xor.b32  	%r2310, %r2309, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2311, %temp}, %fd4362;
	}
	mov.b64 	%fd4362, {%r2311, %r2310};

BB0_1531:
	@%p160 bra 	BB0_1534;
	bra.uni 	BB0_1532;

BB0_1534:
	selp.b32	%r2312, %r3, 0, %p158;
	or.b32  	%r2313, %r2312, 2146435072;
	setp.lt.s32	%p1858, %r4, 0;
	selp.b32	%r2314, %r2313, %r2312, %p1858;
	mov.u32 	%r2315, 0;
	mov.b64 	%fd4362, {%r2315, %r2314};
	bra.uni 	BB0_1535;

BB0_1532:
	setp.gt.s32	%p1855, %r3, -1;
	@%p1855 bra 	BB0_1535;

	cvt.rzi.f64.f64	%fd2697, %fd39;
	setp.neu.f64	%p1856, %fd2697, %fd39;
	selp.f64	%fd4362, 0dFFF8000000000000, %fd4362, %p1856;

BB0_1535:
	add.f64 	%fd4036, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4056}, %fd4036;
	}
	and.b32  	%r4055, %r4056, 2146435072;
	setp.ne.s32	%p3224, %r4055, 2146435072;
	@%p3224 bra 	BB0_1536;

	add.f64 	%fd4363, %fd97, %fd39;
	setp.gtu.f64	%p1860, %fd100, 0d7FF0000000000000;
	@%p1860 bra 	BB0_1546;

	add.f64 	%fd4363, %fd97, %fd39;
	abs.f64 	%fd2698, %fd39;
	setp.gtu.f64	%p1861, %fd2698, 0d7FF0000000000000;
	@%p1861 bra 	BB0_1546;

	and.b32  	%r2316, %r4, 2147483647;
	setp.ne.s32	%p1862, %r2316, 2146435072;
	@%p1862 bra 	BB0_1541;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2317, %temp}, %fd39;
	}
	setp.eq.s32	%p1863, %r2317, 0;
	@%p1863 bra 	BB0_1545;
	bra.uni 	BB0_1541;

BB0_1545:
	setp.gt.f64	%p1866, %fd100, 0d3FF0000000000000;
	selp.b32	%r2326, 2146435072, 0, %p1866;
	xor.b32  	%r2327, %r2326, 2146435072;
	setp.lt.s32	%p1867, %r4, 0;
	selp.b32	%r2328, %r2327, %r2326, %p1867;
	setp.eq.f64	%p1868, %fd97, 0dBFF0000000000000;
	selp.b32	%r2329, 1072693248, %r2328, %p1868;
	mov.u32 	%r2330, 0;
	mov.b64 	%fd4363, {%r2330, %r2329};
	bra.uni 	BB0_1546;

BB0_1536:
	mov.f64 	%fd4363, %fd4362;

BB0_1546:
	selp.f64	%fd1135, 0d3FF0000000000000, %fd4363, %p197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd43;
	}
	bfe.u32 	%r2331, %r79, 20, 11;
	add.s32 	%r2332, %r2331, -1012;
	mov.b64 	 %rd444, %fd43;
	shl.b64 	%rd46, %rd444, %r2332;
	setp.eq.s64	%p1869, %rd46, -9223372036854775808;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1141, [retval0+0];
	
	//{
	}// Callseq End 74
	and.pred  	%p91, %p176, %p1869;
	@!%p91 bra 	BB0_1548;
	bra.uni 	BB0_1547;

BB0_1547:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2333}, %fd1141;
	}
	xor.b32  	%r2334, %r2333, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2335, %temp}, %fd1141;
	}
	mov.b64 	%fd1141, {%r2335, %r2334};

BB0_1548:
	@%p177 bra 	BB0_1551;
	bra.uni 	BB0_1549;

BB0_1551:
	selp.b32	%r2336, %r6, 0, %p1869;
	or.b32  	%r2337, %r2336, 2146435072;
	setp.lt.s32	%p1875, %r79, 0;
	selp.b32	%r2338, %r2337, %r2336, %p1875;
	mov.u32 	%r2339, 0;
	mov.b64 	%fd1141, {%r2339, %r2338};
	bra.uni 	BB0_1552;

BB0_1549:
	setp.gt.s32	%p1872, %r6, -1;
	@%p1872 bra 	BB0_1552;

	cvt.rzi.f64.f64	%fd2699, %fd43;
	setp.neu.f64	%p1873, %fd2699, %fd43;
	selp.f64	%fd1141, 0dFFF8000000000000, %fd1141, %p1873;

BB0_1552:
	add.f64 	%fd4366, %fd43, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2340}, %fd4366;
	}
	and.b32  	%r2341, %r2340, 2146435072;
	setp.ne.s32	%p1876, %r2341, 2146435072;
	@%p1876 bra 	BB0_1553;

	setp.gtu.f64	%p1877, %fd111, 0d7FF0000000000000;
	@%p1877 bra 	BB0_1563;

	abs.f64 	%fd2700, %fd43;
	setp.gtu.f64	%p1878, %fd2700, 0d7FF0000000000000;
	@%p1878 bra 	BB0_1563;

	and.b32  	%r2342, %r79, 2147483647;
	setp.ne.s32	%p1879, %r2342, 2146435072;
	@%p1879 bra 	BB0_1558;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2343, %temp}, %fd43;
	}
	setp.eq.s32	%p1880, %r2343, 0;
	@%p1880 bra 	BB0_1562;
	bra.uni 	BB0_1558;

BB0_1562:
	setp.gt.f64	%p1883, %fd111, 0d3FF0000000000000;
	selp.b32	%r2352, 2146435072, 0, %p1883;
	xor.b32  	%r2353, %r2352, 2146435072;
	setp.lt.s32	%p1884, %r79, 0;
	selp.b32	%r2354, %r2353, %r2352, %p1884;
	setp.eq.f64	%p1885, %fd98, 0dBFF0000000000000;
	selp.b32	%r2355, 1072693248, %r2354, %p1885;
	mov.u32 	%r2356, 0;
	mov.b64 	%fd4366, {%r2356, %r2355};
	bra.uni 	BB0_1563;

BB0_1553:
	mov.f64 	%fd4366, %fd1141;

BB0_1563:
	setp.eq.f64	%p1886, %fd43, 0d0000000000000000;
	or.pred  	%p1888, %p199, %p1886;
	selp.f64	%fd2701, 0d3FF0000000000000, %fd4366, %p1888;
	mul.f64 	%fd2702, %fd80, %fd1135;
	mul.f64 	%fd1146, %fd2702, %fd2701;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd44;
	}
	bfe.u32 	%r2357, %r80, 20, 11;
	add.s32 	%r2358, %r2357, -1012;
	mov.b64 	 %rd445, %fd44;
	shl.b64 	%rd47, %rd445, %r2358;
	setp.eq.s64	%p1889, %rd47, -9223372036854775808;
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1152, [retval0+0];
	
	//{
	}// Callseq End 75
	and.pred  	%p92, %p159, %p1889;
	@!%p92 bra 	BB0_1565;
	bra.uni 	BB0_1564;

BB0_1564:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2359}, %fd1152;
	}
	xor.b32  	%r2360, %r2359, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2361, %temp}, %fd1152;
	}
	mov.b64 	%fd1152, {%r2361, %r2360};

BB0_1565:
	@%p160 bra 	BB0_1568;
	bra.uni 	BB0_1566;

BB0_1568:
	selp.b32	%r2362, %r3, 0, %p1889;
	or.b32  	%r2363, %r2362, 2146435072;
	setp.lt.s32	%p1895, %r80, 0;
	selp.b32	%r2364, %r2363, %r2362, %p1895;
	mov.u32 	%r2365, 0;
	mov.b64 	%fd1152, {%r2365, %r2364};
	bra.uni 	BB0_1569;

BB0_1566:
	setp.gt.s32	%p1892, %r3, -1;
	@%p1892 bra 	BB0_1569;

	cvt.rzi.f64.f64	%fd2703, %fd44;
	setp.neu.f64	%p1893, %fd2703, %fd44;
	selp.f64	%fd1152, 0dFFF8000000000000, %fd1152, %p1893;

BB0_1569:
	add.f64 	%fd4369, %fd97, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2366}, %fd4369;
	}
	and.b32  	%r2367, %r2366, 2146435072;
	setp.ne.s32	%p1896, %r2367, 2146435072;
	@%p1896 bra 	BB0_1570;

	setp.gtu.f64	%p1897, %fd100, 0d7FF0000000000000;
	@%p1897 bra 	BB0_1580;

	abs.f64 	%fd2704, %fd44;
	setp.gtu.f64	%p1898, %fd2704, 0d7FF0000000000000;
	@%p1898 bra 	BB0_1580;

	and.b32  	%r2368, %r80, 2147483647;
	setp.ne.s32	%p1899, %r2368, 2146435072;
	@%p1899 bra 	BB0_1575;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2369, %temp}, %fd44;
	}
	setp.eq.s32	%p1900, %r2369, 0;
	@%p1900 bra 	BB0_1579;
	bra.uni 	BB0_1575;

BB0_1579:
	setp.gt.f64	%p1903, %fd100, 0d3FF0000000000000;
	selp.b32	%r2378, 2146435072, 0, %p1903;
	xor.b32  	%r2379, %r2378, 2146435072;
	setp.lt.s32	%p1904, %r80, 0;
	selp.b32	%r2380, %r2379, %r2378, %p1904;
	setp.eq.f64	%p1905, %fd97, 0dBFF0000000000000;
	selp.b32	%r2381, 1072693248, %r2380, %p1905;
	mov.u32 	%r2382, 0;
	mov.b64 	%fd4369, {%r2382, %r2381};
	bra.uni 	BB0_1580;

BB0_1570:
	mov.f64 	%fd4369, %fd1152;

BB0_1580:
	@!%p4 bra 	BB0_1582;
	bra.uni 	BB0_1581;

BB0_1581:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2383}, %fd4371;
	}
	xor.b32  	%r2384, %r2383, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2385, %temp}, %fd4371;
	}
	mov.b64 	%fd4371, {%r2385, %r2384};

BB0_1582:
	@%p177 bra 	BB0_1585;
	bra.uni 	BB0_1583;

BB0_1585:
	selp.b32	%r2386, %r6, 0, %p215;
	or.b32  	%r2387, %r2386, 2146435072;
	setp.lt.s32	%p1910, %r8, 0;
	selp.b32	%r2388, %r2387, %r2386, %p1910;
	mov.u32 	%r2389, 0;
	mov.b64 	%fd4371, {%r2389, %r2388};
	bra.uni 	BB0_1586;

BB0_1583:
	setp.gt.s32	%p1907, %r6, -1;
	@%p1907 bra 	BB0_1586;

	cvt.rzi.f64.f64	%fd2705, %fd37;
	setp.neu.f64	%p1908, %fd2705, %fd37;
	selp.f64	%fd4371, 0dFFF8000000000000, %fd4371, %p1908;

BB0_1586:
	add.f64 	%fd4037, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4058}, %fd4037;
	}
	and.b32  	%r4057, %r4058, 2146435072;
	setp.ne.s32	%p3225, %r4057, 2146435072;
	@%p3225 bra 	BB0_1587;

	add.f64 	%fd4372, %fd37, %fd98;
	setp.gtu.f64	%p1912, %fd111, 0d7FF0000000000000;
	@%p1912 bra 	BB0_1597;

	add.f64 	%fd4372, %fd37, %fd98;
	abs.f64 	%fd2706, %fd37;
	setp.gtu.f64	%p1913, %fd2706, 0d7FF0000000000000;
	@%p1913 bra 	BB0_1597;

	and.b32  	%r2390, %r8, 2147483647;
	setp.ne.s32	%p1914, %r2390, 2146435072;
	@%p1914 bra 	BB0_1592;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2391, %temp}, %fd37;
	}
	setp.eq.s32	%p1915, %r2391, 0;
	@%p1915 bra 	BB0_1596;
	bra.uni 	BB0_1592;

BB0_1596:
	setp.gt.f64	%p1918, %fd111, 0d3FF0000000000000;
	selp.b32	%r2400, 2146435072, 0, %p1918;
	xor.b32  	%r2401, %r2400, 2146435072;
	setp.lt.s32	%p1919, %r8, 0;
	selp.b32	%r2402, %r2401, %r2400, %p1919;
	setp.eq.f64	%p1920, %fd98, 0dBFF0000000000000;
	selp.b32	%r2403, 1072693248, %r2402, %p1920;
	mov.u32 	%r2404, 0;
	mov.b64 	%fd4372, {%r2404, %r2403};
	bra.uni 	BB0_1597;

BB0_1587:
	mov.f64 	%fd4372, %fd4371;

BB0_1597:
	selp.f64	%fd2707, 0d3FF0000000000000, %fd4372, %p234;
	setp.eq.f64	%p1922, %fd44, 0d0000000000000000;
	or.pred  	%p1923, %p195, %p1922;
	selp.f64	%fd2708, 0d3FF0000000000000, %fd4369, %p1923;
	mul.f64 	%fd2709, %fd53, %fd2708;
	mul.f64 	%fd1165, %fd2709, %fd2707;
	@!%p3 bra 	BB0_1599;
	bra.uni 	BB0_1598;

BB0_1598:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2405}, %fd4374;
	}
	xor.b32  	%r2406, %r2405, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2407, %temp}, %fd4374;
	}
	mov.b64 	%fd4374, {%r2407, %r2406};

BB0_1599:
	@%p160 bra 	BB0_1602;
	bra.uni 	BB0_1600;

BB0_1602:
	selp.b32	%r2408, %r3, 0, %p192;
	or.b32  	%r2409, %r2408, 2146435072;
	setp.lt.s32	%p1928, %r7, 0;
	selp.b32	%r2410, %r2409, %r2408, %p1928;
	mov.u32 	%r2411, 0;
	mov.b64 	%fd4374, {%r2411, %r2410};
	bra.uni 	BB0_1603;

BB0_1600:
	setp.gt.s32	%p1925, %r3, -1;
	@%p1925 bra 	BB0_1603;

	cvt.rzi.f64.f64	%fd2710, %fd40;
	setp.neu.f64	%p1926, %fd2710, %fd40;
	selp.f64	%fd4374, 0dFFF8000000000000, %fd4374, %p1926;

BB0_1603:
	add.f64 	%fd4038, %fd97, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4060}, %fd4038;
	}
	and.b32  	%r4059, %r4060, 2146435072;
	setp.ne.s32	%p3226, %r4059, 2146435072;
	@%p3226 bra 	BB0_1604;

	add.f64 	%fd4375, %fd97, %fd40;
	setp.gtu.f64	%p1930, %fd100, 0d7FF0000000000000;
	@%p1930 bra 	BB0_1614;

	add.f64 	%fd4375, %fd97, %fd40;
	abs.f64 	%fd2711, %fd40;
	setp.gtu.f64	%p1931, %fd2711, 0d7FF0000000000000;
	@%p1931 bra 	BB0_1614;

	and.b32  	%r2412, %r7, 2147483647;
	setp.ne.s32	%p1932, %r2412, 2146435072;
	@%p1932 bra 	BB0_1609;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2413, %temp}, %fd40;
	}
	setp.eq.s32	%p1933, %r2413, 0;
	@%p1933 bra 	BB0_1613;
	bra.uni 	BB0_1609;

BB0_1613:
	setp.gt.f64	%p1936, %fd100, 0d3FF0000000000000;
	selp.b32	%r2422, 2146435072, 0, %p1936;
	xor.b32  	%r2423, %r2422, 2146435072;
	setp.lt.s32	%p1937, %r7, 0;
	selp.b32	%r2424, %r2423, %r2422, %p1937;
	setp.eq.f64	%p1938, %fd97, 0dBFF0000000000000;
	selp.b32	%r2425, 1072693248, %r2424, %p1938;
	mov.u32 	%r2426, 0;
	mov.b64 	%fd4375, {%r2426, %r2425};
	bra.uni 	BB0_1614;

BB0_1604:
	mov.f64 	%fd4375, %fd4374;

BB0_1614:
	selp.f64	%fd1174, 0d3FF0000000000000, %fd4375, %p237;
	@!%p2 bra 	BB0_1616;
	bra.uni 	BB0_1615;

BB0_1615:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2427}, %fd4377;
	}
	xor.b32  	%r2428, %r2427, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2429, %temp}, %fd4377;
	}
	mov.b64 	%fd4377, {%r2429, %r2428};

BB0_1616:
	@%p177 bra 	BB0_1619;
	bra.uni 	BB0_1617;

BB0_1619:
	selp.b32	%r2430, %r6, 0, %p175;
	or.b32  	%r2431, %r2430, 2146435072;
	setp.lt.s32	%p1943, %r5, 0;
	selp.b32	%r2432, %r2431, %r2430, %p1943;
	mov.u32 	%r2433, 0;
	mov.b64 	%fd4377, {%r2433, %r2432};
	bra.uni 	BB0_1620;

BB0_1617:
	setp.gt.s32	%p1940, %r6, -1;
	@%p1940 bra 	BB0_1620;

	cvt.rzi.f64.f64	%fd2712, %fd38;
	setp.neu.f64	%p1941, %fd2712, %fd38;
	selp.f64	%fd4377, 0dFFF8000000000000, %fd4377, %p1941;

BB0_1620:
	add.f64 	%fd4039, %fd38, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4062}, %fd4039;
	}
	and.b32  	%r4061, %r4062, 2146435072;
	setp.ne.s32	%p3227, %r4061, 2146435072;
	@%p3227 bra 	BB0_1621;

	add.f64 	%fd4378, %fd38, %fd98;
	setp.gtu.f64	%p1945, %fd111, 0d7FF0000000000000;
	@%p1945 bra 	BB0_1631;

	add.f64 	%fd4378, %fd38, %fd98;
	abs.f64 	%fd2713, %fd38;
	setp.gtu.f64	%p1946, %fd2713, 0d7FF0000000000000;
	@%p1946 bra 	BB0_1631;

	and.b32  	%r2434, %r5, 2147483647;
	setp.ne.s32	%p1947, %r2434, 2146435072;
	@%p1947 bra 	BB0_1626;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2435, %temp}, %fd38;
	}
	setp.eq.s32	%p1948, %r2435, 0;
	@%p1948 bra 	BB0_1630;
	bra.uni 	BB0_1626;

BB0_1630:
	setp.gt.f64	%p1951, %fd111, 0d3FF0000000000000;
	selp.b32	%r2444, 2146435072, 0, %p1951;
	xor.b32  	%r2445, %r2444, 2146435072;
	setp.lt.s32	%p1952, %r5, 0;
	selp.b32	%r2446, %r2445, %r2444, %p1952;
	setp.eq.f64	%p1953, %fd98, 0dBFF0000000000000;
	selp.b32	%r2447, 1072693248, %r2446, %p1953;
	mov.u32 	%r2448, 0;
	mov.b64 	%fd4378, {%r2448, %r2447};
	bra.uni 	BB0_1631;

BB0_1621:
	mov.f64 	%fd4378, %fd4377;

BB0_1631:
	selp.f64	%fd2714, 0d3FF0000000000000, %fd4378, %p200;
	mul.f64 	%fd2715, %fd45, %fd1174;
	mul.f64 	%fd1183, %fd2715, %fd2714;
	@!%p87 bra 	BB0_1633;
	bra.uni 	BB0_1632;

BB0_1632:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2449}, %fd1188;
	}
	xor.b32  	%r2450, %r2449, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2451, %temp}, %fd1188;
	}
	mov.b64 	%fd1188, {%r2451, %r2450};

BB0_1633:
	sub.f64 	%fd4040, %fd2184, %fd4340;
	setp.eq.f64	%p3228, %fd4040, 0d0000000000000000;
	@%p3228 bra 	BB0_1636;
	bra.uni 	BB0_1634;

BB0_1636:
	selp.b32	%r2452, %r75, 0, %p238;
	or.b32  	%r2453, %r2452, 2146435072;
	setp.lt.s32	%p1958, %r10, 0;
	selp.b32	%r2454, %r2453, %r2452, %p1958;
	mov.u32 	%r2455, 0;
	mov.b64 	%fd1188, {%r2455, %r2454};
	bra.uni 	BB0_1637;

BB0_1634:
	setp.gt.s32	%p1955, %r75, -1;
	@%p1955 bra 	BB0_1637;

	cvt.rzi.f64.f64	%fd2716, %fd33;
	setp.neu.f64	%p1956, %fd2716, %fd33;
	selp.f64	%fd1188, 0dFFF8000000000000, %fd1188, %p1956;

BB0_1637:
	@%p1823 bra 	BB0_1638;

	setp.gtu.f64	%p1960, %fd1103, 0d7FF0000000000000;
	@%p1960 bra 	BB0_1648;

	abs.f64 	%fd2717, %fd33;
	setp.gtu.f64	%p1961, %fd2717, 0d7FF0000000000000;
	@%p1961 bra 	BB0_1648;

	and.b32  	%r2456, %r10, 2147483647;
	setp.ne.s32	%p1962, %r2456, 2146435072;
	@%p1962 bra 	BB0_1643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2457, %temp}, %fd33;
	}
	setp.eq.s32	%p1963, %r2457, 0;
	@%p1963 bra 	BB0_1647;
	bra.uni 	BB0_1643;

BB0_1647:
	setp.gt.f64	%p1966, %fd1103, 0d3FF0000000000000;
	selp.b32	%r2466, 2146435072, 0, %p1966;
	xor.b32  	%r2467, %r2466, 2146435072;
	setp.lt.s32	%p1967, %r10, 0;
	selp.b32	%r2468, %r2467, %r2466, %p1967;
	setp.eq.f64	%p1968, %fd1102, 0dBFF0000000000000;
	selp.b32	%r2469, 1072693248, %r2468, %p1968;
	mov.u32 	%r2470, 0;
	mov.b64 	%fd4381, {%r2470, %r2469};
	bra.uni 	BB0_1648;

BB0_1638:
	mov.f64 	%fd4381, %fd1188;

BB0_1648:
	selp.f64	%fd2718, 0d3FF0000000000000, %fd4381, %p88;
	mul.f64 	%fd1192, %fd145, %fd2718;
	@!%p89 bra 	BB0_1650;
	bra.uni 	BB0_1649;

BB0_1649:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2471}, %fd1197;
	}
	xor.b32  	%r2472, %r2471, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2473, %temp}, %fd1197;
	}
	mov.b64 	%fd1197, {%r2473, %r2472};

BB0_1650:
	add.f64 	%fd4049, %fd4340, %fd70;
	setp.eq.f64	%p3229, %fd4049, 0d0000000000000000;
	@%p3229 bra 	BB0_1653;
	bra.uni 	BB0_1651;

BB0_1653:
	selp.b32	%r2474, %r77, 0, %p255;
	or.b32  	%r2475, %r2474, 2146435072;
	setp.lt.s32	%p1973, %r12, 0;
	selp.b32	%r2476, %r2475, %r2474, %p1973;
	mov.u32 	%r2477, 0;
	mov.b64 	%fd1197, {%r2477, %r2476};
	bra.uni 	BB0_1654;

BB0_1651:
	setp.gt.s32	%p1970, %r77, -1;
	@%p1970 bra 	BB0_1654;

	cvt.rzi.f64.f64	%fd2719, %fd31;
	setp.neu.f64	%p1971, %fd2719, %fd31;
	selp.f64	%fd1197, 0dFFF8000000000000, %fd1197, %p1971;

BB0_1654:
	@%p1842 bra 	BB0_1655;

	setp.gtu.f64	%p1975, %fd1115, 0d7FF0000000000000;
	@%p1975 bra 	BB0_1665;

	abs.f64 	%fd2720, %fd31;
	setp.gtu.f64	%p1976, %fd2720, 0d7FF0000000000000;
	@%p1976 bra 	BB0_1665;

	and.b32  	%r2478, %r12, 2147483647;
	setp.ne.s32	%p1977, %r2478, 2146435072;
	@%p1977 bra 	BB0_1660;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2479, %temp}, %fd31;
	}
	setp.eq.s32	%p1978, %r2479, 0;
	@%p1978 bra 	BB0_1664;
	bra.uni 	BB0_1660;

BB0_1664:
	setp.gt.f64	%p1981, %fd1115, 0d3FF0000000000000;
	selp.b32	%r2488, 2146435072, 0, %p1981;
	xor.b32  	%r2489, %r2488, 2146435072;
	setp.lt.s32	%p1982, %r12, 0;
	selp.b32	%r2490, %r2489, %r2488, %p1982;
	setp.eq.f64	%p1983, %fd1114, 0dBFF0000000000000;
	selp.b32	%r2491, 1072693248, %r2490, %p1983;
	mov.u32 	%r2492, 0;
	mov.b64 	%fd4384, {%r2492, %r2491};
	bra.uni 	BB0_1665;

BB0_1655:
	mov.f64 	%fd4384, %fd1197;

BB0_1665:
	selp.f64	%fd2723, 0d3FF0000000000000, %fd4384, %p90;
	fma.rn.f64 	%fd2724, %fd1192, %fd2723, %fd171;
	add.f64 	%fd2725, %fd1146, %fd1165;
	sub.f64 	%fd2726, %fd2725, %fd1183;
	div.rn.f64 	%fd2728, %fd99, %fd79;
	mul.f64 	%fd2729, %fd2728, %fd2726;
	mul.f64 	%fd4566, %fd2729, %fd2724;
	bra.uni 	BB0_705;

BB0_1678:
	and.b32  	%r2503, %r9, 2147483647;
	setp.ne.s32	%p1996, %r2503, 2146435072;
	@%p1996 bra 	BB0_1679;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2504, %temp}, %fd146;
	}
	setp.ne.s32	%p1997, %r2504, 0;
	mov.f64 	%fd4387, %fd1210;
	@%p1997 bra 	BB0_1683;

	shr.s32 	%r2505, %r10, 31;
	and.b32  	%r2506, %r2505, -2146435072;
	add.s32 	%r2507, %r2506, 2146435072;
	or.b32  	%r2508, %r2507, -2147483648;
	selp.b32	%r2509, %r2508, %r2507, %p7;
	mov.u32 	%r2510, 0;
	mov.b64 	%fd4387, {%r2510, %r2509};
	bra.uni 	BB0_1683;

BB0_1695:
	and.b32  	%r2529, %r11, 2147483647;
	setp.ne.s32	%p2013, %r2529, 2146435072;
	@%p2013 bra 	BB0_1696;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2530, %temp}, %fd159;
	}
	setp.ne.s32	%p2014, %r2530, 0;
	mov.f64 	%fd4390, %fd4389;
	@%p2014 bra 	BB0_1700;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4076}, %fd46;
	}
	shr.s32 	%r2531, %r4076, 31;
	and.b32  	%r2532, %r2531, -2146435072;
	add.s32 	%r2533, %r2532, 2146435072;
	or.b32  	%r2534, %r2533, -2147483648;
	selp.b32	%r2535, %r2534, %r2533, %p94;
	mov.u32 	%r2536, 0;
	mov.b64 	%fd4390, {%r2536, %r2535};
	bra.uni 	BB0_1700;

BB0_1712:
	and.b32  	%r2555, %r9, 2147483647;
	setp.ne.s32	%p2036, %r2555, 2146435072;
	@%p2036 bra 	BB0_1713;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2556, %temp}, %fd146;
	}
	setp.ne.s32	%p2037, %r2556, 0;
	mov.f64 	%fd4393, %fd4392;
	@%p2037 bra 	BB0_1717;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4083}, %fd48;
	}
	shr.s32 	%r2557, %r4083, 31;
	and.b32  	%r2558, %r2557, -2146435072;
	add.s32 	%r2559, %r2558, 2146435072;
	or.b32  	%r2560, %r2559, -2147483648;
	selp.b32	%r2561, %r2560, %r2559, %p95;
	mov.u32 	%r2562, 0;
	mov.b64 	%fd4393, {%r2562, %r2561};
	bra.uni 	BB0_1717;

BB0_1729:
	and.b32  	%r2578, %r11, 2147483647;
	setp.ne.s32	%p2053, %r2578, 2146435072;
	@%p2053 bra 	BB0_1730;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2579, %temp}, %fd159;
	}
	setp.ne.s32	%p2054, %r2579, 0;
	mov.f64 	%fd4396, %fd1244;
	@%p2054 bra 	BB0_1734;

	shr.s32 	%r2580, %r12, 31;
	and.b32  	%r2581, %r2580, -2146435072;
	add.s32 	%r2582, %r2581, 2146435072;
	or.b32  	%r2583, %r2582, -2147483648;
	selp.b32	%r2584, %r2583, %r2582, %p10;
	mov.u32 	%r2585, 0;
	mov.b64 	%fd4396, {%r2585, %r2584};
	bra.uni 	BB0_1734;

BB0_1746:
	and.b32  	%r2601, %r9, 2147483647;
	setp.ne.s32	%p2075, %r2601, 2146435072;
	@%p2075 bra 	BB0_1747;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2602, %temp}, %fd146;
	}
	setp.ne.s32	%p2076, %r2602, 0;
	mov.f64 	%fd4399, %fd1256;
	@%p2076 bra 	BB0_1751;

	shr.s32 	%r2603, %r16, 31;
	and.b32  	%r2604, %r2603, -2146435072;
	add.s32 	%r2605, %r2604, 2146435072;
	or.b32  	%r2606, %r2605, -2147483648;
	selp.b32	%r2607, %r2606, %r2605, %p9;
	mov.u32 	%r2608, 0;
	mov.b64 	%fd4399, {%r2608, %r2607};
	bra.uni 	BB0_1751;

BB0_1763:
	and.b32  	%r2624, %r11, 2147483647;
	setp.ne.s32	%p2092, %r2624, 2146435072;
	@%p2092 bra 	BB0_1764;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2625, %temp}, %fd159;
	}
	setp.ne.s32	%p2093, %r2625, 0;
	mov.f64 	%fd4402, %fd1267;
	@%p2093 bra 	BB0_1768;

	shr.s32 	%r2626, %r14, 31;
	and.b32  	%r2627, %r2626, -2146435072;
	add.s32 	%r2628, %r2627, 2146435072;
	or.b32  	%r2629, %r2628, -2147483648;
	selp.b32	%r2630, %r2629, %r2628, %p8;
	mov.u32 	%r2631, 0;
	mov.b64 	%fd4402, {%r2631, %r2630};
	bra.uni 	BB0_1768;

BB0_1780:
	and.b32  	%r2648, %r3, 2147483647;
	setp.ne.s32	%p2115, %r2648, 2146435072;
	@%p2115 bra 	BB0_1781;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2649, %temp}, %fd97;
	}
	setp.ne.s32	%p2116, %r2649, 0;
	mov.f64 	%fd4405, %fd4404;
	@%p2116 bra 	BB0_1785;

	shr.s32 	%r2650, %r4, 31;
	and.b32  	%r2651, %r2650, -2146435072;
	add.s32 	%r2652, %r2651, 2146435072;
	or.b32  	%r2653, %r2652, -2147483648;
	selp.b32	%r2654, %r2653, %r2652, %p11;
	mov.u32 	%r2655, 0;
	mov.b64 	%fd4405, {%r2655, %r2654};
	bra.uni 	BB0_1785;

BB0_1797:
	and.b32  	%r2672, %r6, 2147483647;
	setp.ne.s32	%p2132, %r2672, 2146435072;
	@%p2132 bra 	BB0_1798;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2673, %temp}, %fd98;
	}
	setp.ne.s32	%p2133, %r2673, 0;
	mov.f64 	%fd4408, %fd4407;
	@%p2133 bra 	BB0_1802;

	shr.s32 	%r2674, %r8, 31;
	and.b32  	%r2675, %r2674, -2146435072;
	add.s32 	%r2676, %r2675, 2146435072;
	or.b32  	%r2677, %r2676, -2147483648;
	selp.b32	%r2678, %r2677, %r2676, %p12;
	mov.u32 	%r2679, 0;
	mov.b64 	%fd4408, {%r2679, %r2678};
	bra.uni 	BB0_1802;

BB0_1814:
	and.b32  	%r2694, %r9, 2147483647;
	setp.ne.s32	%p2153, %r2694, 2146435072;
	@%p2153 bra 	BB0_1815;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2695, %temp}, %fd146;
	}
	setp.ne.s32	%p2154, %r2695, 0;
	mov.f64 	%fd4411, %fd1304;
	@%p2154 bra 	BB0_1819;

	shr.s32 	%r2696, %r10, 31;
	and.b32  	%r2697, %r2696, -2146435072;
	add.s32 	%r2698, %r2697, 2146435072;
	or.b32  	%r2699, %r2698, -2147483648;
	selp.b32	%r2700, %r2699, %r2698, %p7;
	mov.u32 	%r2701, 0;
	mov.b64 	%fd4411, {%r2701, %r2700};
	bra.uni 	BB0_1819;

BB0_1831:
	and.b32  	%r2716, %r11, 2147483647;
	setp.ne.s32	%p2168, %r2716, 2146435072;
	@%p2168 bra 	BB0_1832;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2717, %temp}, %fd159;
	}
	setp.ne.s32	%p2169, %r2717, 0;
	mov.f64 	%fd4414, %fd4413;
	@%p2169 bra 	BB0_1836;

	shr.s32 	%r2718, %r14, 31;
	and.b32  	%r2719, %r2718, -2146435072;
	add.s32 	%r2720, %r2719, 2146435072;
	or.b32  	%r2721, %r2720, -2147483648;
	selp.b32	%r2722, %r2721, %r2720, %p8;
	mov.u32 	%r2723, 0;
	mov.b64 	%fd4414, {%r2723, %r2722};
	bra.uni 	BB0_1836;

BB0_1848:
	and.b32  	%r2738, %r9, 2147483647;
	setp.ne.s32	%p2189, %r2738, 2146435072;
	@%p2189 bra 	BB0_1849;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2739, %temp}, %fd146;
	}
	setp.ne.s32	%p2190, %r2739, 0;
	mov.f64 	%fd4417, %fd4416;
	@%p2190 bra 	BB0_1853;

	shr.s32 	%r2740, %r16, 31;
	and.b32  	%r2741, %r2740, -2146435072;
	add.s32 	%r2742, %r2741, 2146435072;
	or.b32  	%r2743, %r2742, -2147483648;
	selp.b32	%r2744, %r2743, %r2742, %p9;
	mov.u32 	%r2745, 0;
	mov.b64 	%fd4417, {%r2745, %r2744};
	bra.uni 	BB0_1853;

BB0_1865:
	and.b32  	%r2760, %r11, 2147483647;
	setp.ne.s32	%p2204, %r2760, 2146435072;
	@%p2204 bra 	BB0_1866;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2761, %temp}, %fd159;
	}
	setp.ne.s32	%p2205, %r2761, 0;
	mov.f64 	%fd4420, %fd1335;
	@%p2205 bra 	BB0_1870;

	shr.s32 	%r2762, %r12, 31;
	and.b32  	%r2763, %r2762, -2146435072;
	add.s32 	%r2764, %r2763, 2146435072;
	or.b32  	%r2765, %r2764, -2147483648;
	selp.b32	%r2766, %r2765, %r2764, %p10;
	mov.u32 	%r2767, 0;
	mov.b64 	%fd4420, {%r2767, %r2766};
	bra.uni 	BB0_1870;

BB0_1882:
	and.b32  	%r2783, %r3, 2147483647;
	setp.ne.s32	%p2224, %r2783, 2146435072;
	@%p2224 bra 	BB0_1883;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2784, %temp}, %fd97;
	}
	setp.ne.s32	%p2225, %r2784, 0;
	mov.f64 	%fd4423, %fd1347;
	@%p2225 bra 	BB0_1887;

	shr.s32 	%r2785, %r4, 31;
	and.b32  	%r2786, %r2785, -2146435072;
	add.s32 	%r2787, %r2786, 2146435072;
	or.b32  	%r2788, %r2787, -2147483648;
	selp.b32	%r2789, %r2788, %r2787, %p1;
	mov.u32 	%r2790, 0;
	mov.b64 	%fd4423, {%r2790, %r2789};
	bra.uni 	BB0_1887;

BB0_1899:
	and.b32  	%r2806, %r6, 2147483647;
	setp.ne.s32	%p2243, %r2806, 2146435072;
	@%p2243 bra 	BB0_1900;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2807, %temp}, %fd98;
	}
	setp.ne.s32	%p2244, %r2807, 0;
	mov.f64 	%fd4426, %fd1359;
	@%p2244 bra 	BB0_1904;

	shr.s32 	%r2808, %r5, 31;
	and.b32  	%r2809, %r2808, -2146435072;
	add.s32 	%r2810, %r2809, 2146435072;
	or.b32  	%r2811, %r2810, -2147483648;
	selp.b32	%r2812, %r2811, %r2810, %p2;
	mov.u32 	%r2813, 0;
	mov.b64 	%fd4426, {%r2813, %r2812};
	bra.uni 	BB0_1904;

BB0_1916:
	and.b32  	%r2829, %r3, 2147483647;
	setp.ne.s32	%p2262, %r2829, 2146435072;
	@%p2262 bra 	BB0_1917;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2830, %temp}, %fd97;
	}
	setp.ne.s32	%p2263, %r2830, 0;
	mov.f64 	%fd4429, %fd1370;
	@%p2263 bra 	BB0_1921;

	shr.s32 	%r2831, %r7, 31;
	and.b32  	%r2832, %r2831, -2146435072;
	add.s32 	%r2833, %r2832, 2146435072;
	or.b32  	%r2834, %r2833, -2147483648;
	selp.b32	%r2835, %r2834, %r2833, %p3;
	mov.u32 	%r2836, 0;
	mov.b64 	%fd4429, {%r2836, %r2835};
	bra.uni 	BB0_1921;

BB0_1933:
	and.b32  	%r2852, %r6, 2147483647;
	setp.ne.s32	%p2281, %r2852, 2146435072;
	@%p2281 bra 	BB0_1934;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2853, %temp}, %fd98;
	}
	setp.ne.s32	%p2282, %r2853, 0;
	mov.f64 	%fd4432, %fd4431;
	@%p2282 bra 	BB0_1938;

	shr.s32 	%r2854, %r8, 31;
	and.b32  	%r2855, %r2854, -2146435072;
	add.s32 	%r2856, %r2855, 2146435072;
	or.b32  	%r2857, %r2856, -2147483648;
	selp.b32	%r2858, %r2857, %r2856, %p4;
	mov.u32 	%r2859, 0;
	mov.b64 	%fd4432, {%r2859, %r2858};
	bra.uni 	BB0_1938;

BB0_1950:
	and.b32  	%r2874, %r3, 2147483647;
	setp.ne.s32	%p2298, %r2874, 2146435072;
	@%p2298 bra 	BB0_1951;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2875, %temp}, %fd97;
	}
	setp.ne.s32	%p2299, %r2875, 0;
	mov.f64 	%fd4435, %fd4434;
	@%p2299 bra 	BB0_1955;

	shr.s32 	%r2876, %r4, 31;
	and.b32  	%r2877, %r2876, -2146435072;
	add.s32 	%r2878, %r2877, 2146435072;
	or.b32  	%r2879, %r2878, -2147483648;
	selp.b32	%r2880, %r2879, %r2878, %p1;
	mov.u32 	%r2881, 0;
	mov.b64 	%fd4435, {%r2881, %r2880};
	bra.uni 	BB0_1955;

BB0_1967:
	and.b32  	%r2900, %r6, 2147483647;
	setp.ne.s32	%p2315, %r2900, 2146435072;
	@%p2315 bra 	BB0_1968;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2901, %temp}, %fd98;
	}
	setp.ne.s32	%p2316, %r2901, 0;
	mov.f64 	%fd4438, %fd1400;
	@%p2316 bra 	BB0_1972;

	shr.s32 	%r2902, %r96, 31;
	and.b32  	%r2903, %r2902, -2146435072;
	add.s32 	%r2904, %r2903, 2146435072;
	or.b32  	%r2905, %r2904, -2147483648;
	selp.b32	%r2906, %r2905, %r2904, %p110;
	mov.u32 	%r2907, 0;
	mov.b64 	%fd4438, {%r2907, %r2906};
	bra.uni 	BB0_1972;

BB0_1984:
	and.b32  	%r2926, %r3, 2147483647;
	setp.ne.s32	%p2335, %r2926, 2146435072;
	@%p2335 bra 	BB0_1985;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2927, %temp}, %fd97;
	}
	setp.ne.s32	%p2336, %r2927, 0;
	mov.f64 	%fd4441, %fd1411;
	@%p2336 bra 	BB0_1989;

	shr.s32 	%r2928, %r97, 31;
	and.b32  	%r2929, %r2928, -2146435072;
	add.s32 	%r2930, %r2929, 2146435072;
	or.b32  	%r2931, %r2930, -2147483648;
	selp.b32	%r2932, %r2931, %r2930, %p111;
	mov.u32 	%r2933, 0;
	mov.b64 	%fd4441, {%r2933, %r2932};
	bra.uni 	BB0_1989;

BB0_2001:
	and.b32  	%r2948, %r6, 2147483647;
	setp.ne.s32	%p2350, %r2948, 2146435072;
	@%p2350 bra 	BB0_2002;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2949, %temp}, %fd98;
	}
	setp.ne.s32	%p2351, %r2949, 0;
	mov.f64 	%fd4444, %fd4443;
	@%p2351 bra 	BB0_2006;

	shr.s32 	%r2950, %r8, 31;
	and.b32  	%r2951, %r2950, -2146435072;
	add.s32 	%r2952, %r2951, 2146435072;
	or.b32  	%r2953, %r2952, -2147483648;
	selp.b32	%r2954, %r2953, %r2952, %p4;
	mov.u32 	%r2955, 0;
	mov.b64 	%fd4444, {%r2955, %r2954};
	bra.uni 	BB0_2006;

BB0_2018:
	and.b32  	%r2970, %r3, 2147483647;
	setp.ne.s32	%p2368, %r2970, 2146435072;
	@%p2368 bra 	BB0_2019;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2971, %temp}, %fd97;
	}
	setp.ne.s32	%p2369, %r2971, 0;
	mov.f64 	%fd4447, %fd4446;
	@%p2369 bra 	BB0_2023;

	shr.s32 	%r2972, %r7, 31;
	and.b32  	%r2973, %r2972, -2146435072;
	add.s32 	%r2974, %r2973, 2146435072;
	or.b32  	%r2975, %r2974, -2147483648;
	selp.b32	%r2976, %r2975, %r2974, %p3;
	mov.u32 	%r2977, 0;
	mov.b64 	%fd4447, {%r2977, %r2976};
	bra.uni 	BB0_2023;

BB0_2035:
	and.b32  	%r2992, %r6, 2147483647;
	setp.ne.s32	%p2383, %r2992, 2146435072;
	@%p2383 bra 	BB0_2036;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2993, %temp}, %fd98;
	}
	setp.ne.s32	%p2384, %r2993, 0;
	mov.f64 	%fd4450, %fd4449;
	@%p2384 bra 	BB0_2040;

	shr.s32 	%r2994, %r5, 31;
	and.b32  	%r2995, %r2994, -2146435072;
	add.s32 	%r2996, %r2995, 2146435072;
	or.b32  	%r2997, %r2996, -2147483648;
	selp.b32	%r2998, %r2997, %r2996, %p2;
	mov.u32 	%r2999, 0;
	mov.b64 	%fd4450, {%r2999, %r2998};
	bra.uni 	BB0_2040;

BB0_2052:
	and.b32  	%r3016, %r9, 2147483647;
	setp.ne.s32	%p2400, %r3016, 2146435072;
	@%p2400 bra 	BB0_2053;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3017, %temp}, %fd146;
	}
	setp.ne.s32	%p2401, %r3017, 0;
	mov.f64 	%fd4453, %fd4452;
	@%p2401 bra 	BB0_2057;

	shr.s32 	%r3018, %r10, 31;
	and.b32  	%r3019, %r3018, -2146435072;
	add.s32 	%r3020, %r3019, 2146435072;
	or.b32  	%r3021, %r3020, -2147483648;
	selp.b32	%r3022, %r3021, %r3020, %p5;
	mov.u32 	%r3023, 0;
	mov.b64 	%fd4453, {%r3023, %r3022};
	bra.uni 	BB0_2057;

BB0_2069:
	and.b32  	%r3040, %r11, 2147483647;
	setp.ne.s32	%p2420, %r3040, 2146435072;
	@%p2420 bra 	BB0_2070;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3041, %temp}, %fd159;
	}
	setp.ne.s32	%p2421, %r3041, 0;
	mov.f64 	%fd4456, %fd4455;
	@%p2421 bra 	BB0_2074;

	shr.s32 	%r3042, %r12, 31;
	and.b32  	%r3043, %r3042, -2146435072;
	add.s32 	%r3044, %r3043, 2146435072;
	or.b32  	%r3045, %r3044, -2147483648;
	selp.b32	%r3046, %r3045, %r3044, %p6;
	mov.u32 	%r3047, 0;
	mov.b64 	%fd4456, {%r3047, %r3046};
	bra.uni 	BB0_2074;

BB0_2571:
	mov.f64 	%fd4547, %fd1815;
	bra.uni 	BB0_2575;

BB0_2434:
	mov.f64 	%fd4523, %fd1728;
	bra.uni 	BB0_2438;

BB0_2588:
	mov.f64 	%fd4550, %fd1826;
	bra.uni 	BB0_2592;

BB0_2451:
	mov.f64 	%fd4526, %fd1740;
	bra.uni 	BB0_2455;

BB0_2605:
	mov.f64 	%fd4553, %fd1837;
	bra.uni 	BB0_2609;

BB0_2468:
	mov.f64 	%fd4529, %fd1751;
	bra.uni 	BB0_2472;

BB0_2622:
	mov.f64 	%fd4556, %fd1848;
	bra.uni 	BB0_2626;

BB0_2485:
	mov.f64 	%fd4532, %fd1761;
	bra.uni 	BB0_2489;

BB0_2639:
	mov.f64 	%fd4559, %fd4539;
	bra.uni 	BB0_2643;

BB0_2502:
	mov.f64 	%fd4535, %fd1772;
	bra.uni 	BB0_2506;

BB0_2656:
	mov.f64 	%fd4544, %fd4542;
	bra.uni 	BB0_2660;

BB0_2519:
	mov.f64 	%fd4538, %fd1783;
	bra.uni 	BB0_2523;

BB0_2536:
	mov.f64 	%fd4541, %fd4539;
	bra.uni 	BB0_2540;

BB0_2553:
	mov.f64 	%fd4544, %fd4542;
	bra.uni 	BB0_2557;

BB0_847:
	setp.gt.s32	%p1098, %r43, -1;
	@%p1098 bra 	BB0_850;

	cvt.rzi.f64.f64	%fd2494, %fd39;
	setp.neu.f64	%p1099, %fd2494, %fd39;
	selp.f64	%fd665, 0dFFF8000000000000, %fd665, %p1099;

BB0_850:
	add.f64 	%fd4237, %fd657, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1372}, %fd4237;
	}
	and.b32  	%r1373, %r1372, 2146435072;
	setp.ne.s32	%p1102, %r1373, 2146435072;
	@%p1102 bra 	BB0_851;

	setp.gtu.f64	%p1103, %fd659, 0d7FF0000000000000;
	@%p1103 bra 	BB0_861;

	abs.f64 	%fd2495, %fd39;
	setp.gtu.f64	%p1104, %fd2495, 0d7FF0000000000000;
	@%p1104 bra 	BB0_861;

	and.b32  	%r1374, %r4, 2147483647;
	setp.ne.s32	%p1105, %r1374, 2146435072;
	@%p1105 bra 	BB0_856;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1375, %temp}, %fd39;
	}
	setp.eq.s32	%p1106, %r1375, 0;
	@%p1106 bra 	BB0_860;
	bra.uni 	BB0_856;

BB0_860:
	setp.gt.f64	%p1109, %fd659, 0d3FF0000000000000;
	selp.b32	%r1384, 2146435072, 0, %p1109;
	xor.b32  	%r1385, %r1384, 2146435072;
	setp.lt.s32	%p1110, %r4, 0;
	selp.b32	%r1386, %r1385, %r1384, %p1110;
	setp.eq.f64	%p1111, %fd657, 0dBFF0000000000000;
	selp.b32	%r1387, 1072693248, %r1386, %p1111;
	mov.u32 	%r1388, 0;
	mov.b64 	%fd4237, {%r1388, %r1387};
	bra.uni 	BB0_861;

BB0_710:
	setp.gt.s32	%p938, %r37, -1;
	@%p938 bra 	BB0_713;

	cvt.rzi.f64.f64	%fd2431, %fd39;
	setp.neu.f64	%p939, %fd2431, %fd39;
	selp.f64	%fd562, 0dFFF8000000000000, %fd562, %p939;

BB0_713:
	add.f64 	%fd4213, %fd52, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1176}, %fd4213;
	}
	and.b32  	%r1177, %r1176, 2146435072;
	setp.ne.s32	%p942, %r1177, 2146435072;
	@%p942 bra 	BB0_714;

	setp.gtu.f64	%p943, %fd556, 0d7FF0000000000000;
	@%p943 bra 	BB0_724;

	abs.f64 	%fd2433, %fd39;
	setp.gtu.f64	%p944, %fd2433, 0d7FF0000000000000;
	@%p944 bra 	BB0_724;

	and.b32  	%r1178, %r4, 2147483647;
	setp.ne.s32	%p945, %r1178, 2146435072;
	@%p945 bra 	BB0_719;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1179, %temp}, %fd39;
	}
	setp.eq.s32	%p946, %r1179, 0;
	@%p946 bra 	BB0_723;
	bra.uni 	BB0_719;

BB0_723:
	setp.eq.f64	%p949, %fd52, 0dBFF0000000000000;
	setp.gt.f64	%p950, %fd556, 0d3FF0000000000000;
	selp.b32	%r1188, 2146435072, 0, %p950;
	xor.b32  	%r1189, %r1188, 2146435072;
	setp.lt.s32	%p951, %r4, 0;
	selp.b32	%r1190, %r1189, %r1188, %p951;
	selp.b32	%r1191, 1072693248, %r1190, %p949;
	mov.u32 	%r1192, 0;
	mov.b64 	%fd4213, {%r1192, %r1191};
	bra.uni 	BB0_724;

BB0_329:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4017}, %fd41;
	}
	setp.gt.s32	%p536, %r4017, -1;
	@%p536 bra 	BB0_332;

	cvt.rzi.f64.f64	%fd2292, %fd33;
	setp.neu.f64	%p537, %fd2292, %fd33;
	selp.f64	%fd4144, 0dFFF8000000000000, %fd4144, %p537;

BB0_332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r656}, %fd42;
	}
	and.b32  	%r657, %r656, 2146435072;
	setp.ne.s32	%p540, %r657, 2146435072;
	@%p540 bra 	BB0_333;

	abs.f64 	%fd4009, %fd41;
	setp.gtu.f64	%p541, %fd4009, 0d7FF0000000000000;
	mov.f64 	%fd4145, %fd42;
	@%p541 bra 	BB0_343;

	abs.f64 	%fd2293, %fd33;
	setp.gtu.f64	%p542, %fd2293, 0d7FF0000000000000;
	mov.f64 	%fd4145, %fd42;
	@%p542 bra 	BB0_343;

	and.b32  	%r658, %r10, 2147483647;
	setp.ne.s32	%p543, %r658, 2146435072;
	@%p543 bra 	BB0_338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r659, %temp}, %fd33;
	}
	setp.eq.s32	%p544, %r659, 0;
	@%p544 bra 	BB0_342;
	bra.uni 	BB0_338;

BB0_342:
	abs.f64 	%fd4010, %fd41;
	setp.eq.f64	%p547, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p548, %fd4010, 0d3FF0000000000000;
	selp.b32	%r668, 2146435072, 0, %p548;
	xor.b32  	%r669, %r668, 2146435072;
	setp.lt.s32	%p549, %r10, 0;
	selp.b32	%r670, %r669, %r668, %p549;
	selp.b32	%r671, 1072693248, %r670, %p547;
	mov.u32 	%r672, 0;
	mov.b64 	%fd4145, {%r672, %r671};
	bra.uni 	BB0_343;

BB0_851:
	mov.f64 	%fd4237, %fd665;

BB0_861:
	abs.f64 	%fd670, %fd658;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd670;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd676, [retval0+0];
	
	//{
	}// Callseq End 41
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd658;
	}
	setp.lt.s32	%p1112, %r44, 0;
	and.pred  	%p46, %p1112, %p175;
	@!%p46 bra 	BB0_863;
	bra.uni 	BB0_862;

BB0_862:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1389}, %fd676;
	}
	xor.b32  	%r1390, %r1389, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1391, %temp}, %fd676;
	}
	mov.b64 	%fd676, {%r1391, %r1390};

BB0_863:
	setp.eq.f64	%p1114, %fd658, 0d0000000000000000;
	@%p1114 bra 	BB0_866;
	bra.uni 	BB0_864;

BB0_866:
	selp.b32	%r1392, %r44, 0, %p175;
	or.b32  	%r1393, %r1392, 2146435072;
	setp.lt.s32	%p1118, %r5, 0;
	selp.b32	%r1394, %r1393, %r1392, %p1118;
	mov.u32 	%r1395, 0;
	mov.b64 	%fd676, {%r1395, %r1394};
	bra.uni 	BB0_867;

BB0_714:
	mov.f64 	%fd4213, %fd562;

BB0_724:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd43;
	}
	bfe.u32 	%r1193, %r39, 20, 11;
	add.s32 	%r1194, %r1193, -1012;
	mov.b64 	 %rd438, %fd43;
	shl.b64 	%rd40, %rd438, %r1194;
	setp.eq.s64	%p952, %rd40, -9223372036854775808;
	abs.f64 	%fd568, %fd81;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd568;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd574, [retval0+0];
	
	//{
	}// Callseq End 33
	setp.lt.s32	%p953, %r38, 0;
	and.pred  	%p38, %p953, %p952;
	@!%p38 bra 	BB0_726;
	bra.uni 	BB0_725;

BB0_725:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1195}, %fd574;
	}
	xor.b32  	%r1196, %r1195, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1197, %temp}, %fd574;
	}
	mov.b64 	%fd574, {%r1197, %r1196};

BB0_726:
	setp.eq.f64	%p954, %fd81, 0d0000000000000000;
	@%p954 bra 	BB0_729;
	bra.uni 	BB0_727;

BB0_729:
	selp.b32	%r1198, %r38, 0, %p952;
	or.b32  	%r1199, %r1198, 2146435072;
	setp.lt.s32	%p958, %r39, 0;
	selp.b32	%r1200, %r1199, %r1198, %p958;
	mov.u32 	%r1201, 0;
	mov.b64 	%fd574, {%r1201, %r1200};
	bra.uni 	BB0_730;

BB0_333:
	mov.f64 	%fd4145, %fd4144;

BB0_343:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd68;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd46;
	}
	bfe.u32 	%r673, %r31, 20, 11;
	add.s32 	%r674, %r673, -1012;
	mov.b64 	 %rd434, %fd46;
	shl.b64 	%rd36, %rd434, %r674;
	setp.eq.s64	%p550, %rd36, -9223372036854775808;
	abs.f64 	%fd328, %fd68;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4147, [retval0+0];
	
	//{
	}// Callseq End 19
	setp.lt.s32	%p551, %r30, 0;
	and.pred  	%p24, %p551, %p550;
	@!%p24 bra 	BB0_345;
	bra.uni 	BB0_344;

BB0_344:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r675}, %fd4147;
	}
	xor.b32  	%r676, %r675, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r677, %temp}, %fd4147;
	}
	mov.b64 	%fd4147, {%r677, %r676};

BB0_345:
	setp.eq.f64	%p552, %fd68, 0d0000000000000000;
	@%p552 bra 	BB0_348;
	bra.uni 	BB0_346;

BB0_348:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4037}, %fd68;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4035}, %fd46;
	}
	bfe.u32 	%r4034, %r4035, 20, 11;
	add.s32 	%r4033, %r4034, -1012;
	mov.b64 	 %rd689, %fd46;
	shl.b64 	%rd688, %rd689, %r4033;
	setp.eq.s64	%p3211, %rd688, -9223372036854775808;
	selp.b32	%r678, %r4037, 0, %p3211;
	or.b32  	%r679, %r678, 2146435072;
	setp.lt.s32	%p556, %r4035, 0;
	selp.b32	%r680, %r679, %r678, %p556;
	mov.u32 	%r681, 0;
	mov.b64 	%fd4147, {%r681, %r680};
	bra.uni 	BB0_349;

BB0_864:
	setp.gt.s32	%p1115, %r44, -1;
	@%p1115 bra 	BB0_867;

	cvt.rzi.f64.f64	%fd2496, %fd38;
	setp.neu.f64	%p1116, %fd2496, %fd38;
	selp.f64	%fd676, 0dFFF8000000000000, %fd676, %p1116;

BB0_867:
	add.f64 	%fd4240, %fd38, %fd658;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1396}, %fd4240;
	}
	and.b32  	%r1397, %r1396, 2146435072;
	setp.ne.s32	%p1119, %r1397, 2146435072;
	@%p1119 bra 	BB0_868;

	setp.gtu.f64	%p1120, %fd670, 0d7FF0000000000000;
	@%p1120 bra 	BB0_878;

	abs.f64 	%fd2497, %fd38;
	setp.gtu.f64	%p1121, %fd2497, 0d7FF0000000000000;
	@%p1121 bra 	BB0_878;

	and.b32  	%r1398, %r5, 2147483647;
	setp.ne.s32	%p1122, %r1398, 2146435072;
	@%p1122 bra 	BB0_873;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1399, %temp}, %fd38;
	}
	setp.eq.s32	%p1123, %r1399, 0;
	@%p1123 bra 	BB0_877;
	bra.uni 	BB0_873;

BB0_877:
	setp.gt.f64	%p1126, %fd670, 0d3FF0000000000000;
	selp.b32	%r1408, 2146435072, 0, %p1126;
	xor.b32  	%r1409, %r1408, 2146435072;
	setp.lt.s32	%p1127, %r5, 0;
	selp.b32	%r1410, %r1409, %r1408, %p1127;
	setp.eq.f64	%p1128, %fd658, 0dBFF0000000000000;
	selp.b32	%r1411, 1072693248, %r1410, %p1128;
	mov.u32 	%r1412, 0;
	mov.b64 	%fd4240, {%r1412, %r1411};
	bra.uni 	BB0_878;

BB0_727:
	setp.gt.s32	%p955, %r38, -1;
	@%p955 bra 	BB0_730;

	cvt.rzi.f64.f64	%fd2436, %fd43;
	setp.neu.f64	%p956, %fd2436, %fd43;
	selp.f64	%fd574, 0dFFF8000000000000, %fd574, %p956;

BB0_730:
	add.f64 	%fd4216, %fd43, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1202}, %fd4216;
	}
	and.b32  	%r1203, %r1202, 2146435072;
	setp.ne.s32	%p959, %r1203, 2146435072;
	@%p959 bra 	BB0_731;

	setp.gtu.f64	%p960, %fd568, 0d7FF0000000000000;
	@%p960 bra 	BB0_741;

	abs.f64 	%fd2440, %fd43;
	setp.gtu.f64	%p961, %fd2440, 0d7FF0000000000000;
	@%p961 bra 	BB0_741;

	and.b32  	%r1204, %r39, 2147483647;
	setp.ne.s32	%p962, %r1204, 2146435072;
	@%p962 bra 	BB0_736;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1205, %temp}, %fd43;
	}
	setp.eq.s32	%p963, %r1205, 0;
	@%p963 bra 	BB0_740;
	bra.uni 	BB0_736;

BB0_740:
	setp.eq.f64	%p966, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p967, %fd568, 0d3FF0000000000000;
	selp.b32	%r1214, 2146435072, 0, %p967;
	xor.b32  	%r1215, %r1214, 2146435072;
	setp.lt.s32	%p968, %r39, 0;
	selp.b32	%r1216, %r1215, %r1214, %p968;
	selp.b32	%r1217, 1072693248, %r1216, %p966;
	mov.u32 	%r1218, 0;
	mov.b64 	%fd4216, {%r1218, %r1217};
	bra.uni 	BB0_741;

BB0_346:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4025}, %fd68;
	}
	setp.gt.s32	%p553, %r4025, -1;
	@%p553 bra 	BB0_349;

	cvt.rzi.f64.f64	%fd2296, %fd46;
	setp.neu.f64	%p554, %fd2296, %fd46;
	selp.f64	%fd4147, 0dFFF8000000000000, %fd4147, %p554;

BB0_349:
	add.f64 	%fd2298, %fd46, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r682}, %fd2298;
	}
	and.b32  	%r683, %r682, 2146435072;
	setp.ne.s32	%p557, %r683, 2146435072;
	@%p557 bra 	BB0_350;

	add.f64 	%fd4148, %fd46, %fd68;
	abs.f64 	%fd4012, %fd68;
	setp.gtu.f64	%p558, %fd4012, 0d7FF0000000000000;
	@%p558 bra 	BB0_360;

	add.f64 	%fd4148, %fd46, %fd68;
	abs.f64 	%fd2300, %fd46;
	setp.gtu.f64	%p559, %fd2300, 0d7FF0000000000000;
	@%p559 bra 	BB0_360;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4029}, %fd46;
	}
	and.b32  	%r684, %r4029, 2147483647;
	setp.ne.s32	%p560, %r684, 2146435072;
	@%p560 bra 	BB0_355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r685, %temp}, %fd46;
	}
	setp.eq.s32	%p561, %r685, 0;
	@%p561 bra 	BB0_359;
	bra.uni 	BB0_355;

BB0_359:
	abs.f64 	%fd4013, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4032}, %fd46;
	}
	setp.eq.f64	%p564, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p565, %fd4013, 0d3FF0000000000000;
	selp.b32	%r694, 2146435072, 0, %p565;
	xor.b32  	%r695, %r694, 2146435072;
	setp.lt.s32	%p566, %r4032, 0;
	selp.b32	%r696, %r695, %r694, %p566;
	selp.b32	%r697, 1072693248, %r696, %p564;
	mov.u32 	%r698, 0;
	mov.b64 	%fd4148, {%r698, %r697};
	bra.uni 	BB0_360;

BB0_868:
	mov.f64 	%fd4240, %fd676;

BB0_878:
	setp.eq.f64	%p1129, %fd658, 0d3FF0000000000000;
	or.pred  	%p1131, %p1129, %p198;
	selp.f64	%fd2498, 0d3FF0000000000000, %fd4240, %p1131;
	setp.eq.f64	%p1133, %fd657, 0d3FF0000000000000;
	or.pred  	%p1134, %p1133, %p196;
	selp.f64	%fd2499, 0d3FF0000000000000, %fd4237, %p1134;
	mul.f64 	%fd2500, %fd37, %fd2499;
	mul.f64 	%fd681, %fd2500, %fd2498;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd659;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd687, [retval0+0];
	
	//{
	}// Callseq End 42
	and.pred  	%p47, %p1096, %p192;
	@!%p47 bra 	BB0_880;
	bra.uni 	BB0_879;

BB0_879:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1413}, %fd687;
	}
	xor.b32  	%r1414, %r1413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1415, %temp}, %fd687;
	}
	mov.b64 	%fd687, {%r1415, %r1414};

BB0_880:
	@%p1097 bra 	BB0_883;
	bra.uni 	BB0_881;

BB0_883:
	selp.b32	%r1416, %r43, 0, %p192;
	or.b32  	%r1417, %r1416, 2146435072;
	setp.lt.s32	%p1141, %r7, 0;
	selp.b32	%r1418, %r1417, %r1416, %p1141;
	mov.u32 	%r1419, 0;
	mov.b64 	%fd687, {%r1419, %r1418};
	bra.uni 	BB0_884;

BB0_731:
	mov.f64 	%fd4216, %fd574;

BB0_741:
	setp.eq.f64	%p969, %fd81, 0d3FF0000000000000;
	setp.eq.f64	%p970, %fd43, 0d0000000000000000;
	or.pred  	%p971, %p969, %p970;
	selp.f64	%fd2445, 0d3FF0000000000000, %fd4216, %p971;
	setp.eq.f64	%p972, %fd52, 0d3FF0000000000000;
	or.pred  	%p974, %p972, %p196;
	selp.f64	%fd2446, 0d3FF0000000000000, %fd4213, %p974;
	mul.f64 	%fd2447, %fd80, %fd2446;
	mul.f64 	%fd580, %fd2447, %fd2445;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd44;
	}
	bfe.u32 	%r1219, %r40, 20, 11;
	add.s32 	%r1220, %r1219, -1012;
	mov.b64 	 %rd439, %fd44;
	shl.b64 	%rd41, %rd439, %r1220;
	setp.eq.s64	%p975, %rd41, -9223372036854775808;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd556;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd586, [retval0+0];
	
	//{
	}// Callseq End 34
	and.pred  	%p39, %p936, %p975;
	@!%p39 bra 	BB0_743;
	bra.uni 	BB0_742;

BB0_742:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1221}, %fd586;
	}
	xor.b32  	%r1222, %r1221, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1223, %temp}, %fd586;
	}
	mov.b64 	%fd586, {%r1223, %r1222};

BB0_743:
	@%p937 bra 	BB0_746;
	bra.uni 	BB0_744;

BB0_746:
	selp.b32	%r1224, %r37, 0, %p975;
	or.b32  	%r1225, %r1224, 2146435072;
	setp.lt.s32	%p981, %r40, 0;
	selp.b32	%r1226, %r1225, %r1224, %p981;
	mov.u32 	%r1227, 0;
	mov.b64 	%fd586, {%r1227, %r1226};
	bra.uni 	BB0_747;

BB0_350:
	mov.f64 	%fd4148, %fd4147;

BB0_360:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4018}, %fd41;
	}
	setp.lt.s32	%p3206, %r4018, 0;
	abs.f64 	%fd4006, %fd41;
	setp.eq.f64	%p567, %fd68, 0d3FF0000000000000;
	setp.eq.f64	%p568, %fd46, 0d0000000000000000;
	or.pred  	%p569, %p567, %p568;
	selp.f64	%fd2305, 0d3FF0000000000000, %fd4148, %p569;
	setp.eq.f64	%p570, %fd41, 0d3FF0000000000000;
	or.pred  	%p572, %p570, %p276;
	selp.f64	%fd2306, 0d3FF0000000000000, %fd4145, %p572;
	mul.f64 	%fd2307, %fd83, %fd2306;
	mul.f64 	%fd340, %fd2307, %fd2305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd48;
	}
	bfe.u32 	%r699, %r32, 20, 11;
	add.s32 	%r700, %r699, -1012;
	mov.b64 	 %rd435, %fd48;
	shl.b64 	%rd37, %rd435, %r700;
	setp.eq.s64	%p573, %rd37, -9223372036854775808;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4006;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4150, [retval0+0];
	
	//{
	}// Callseq End 20
	and.pred  	%p25, %p3206, %p573;
	@!%p25 bra 	BB0_362;
	bra.uni 	BB0_361;

BB0_361:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r701}, %fd4150;
	}
	xor.b32  	%r702, %r701, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r703, %temp}, %fd4150;
	}
	mov.b64 	%fd4150, {%r703, %r702};

BB0_362:
	setp.eq.f64	%p3209, %fd41, 0d0000000000000000;
	@%p3209 bra 	BB0_365;
	bra.uni 	BB0_363;

BB0_365:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4043}, %fd48;
	}
	bfe.u32 	%r4042, %r4043, 20, 11;
	add.s32 	%r4041, %r4042, -1012;
	mov.b64 	 %rd691, %fd48;
	shl.b64 	%rd690, %rd691, %r4041;
	setp.eq.s64	%p3213, %rd690, -9223372036854775808;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4021}, %fd41;
	}
	selp.b32	%r704, %r4021, 0, %p3213;
	or.b32  	%r705, %r704, 2146435072;
	setp.lt.s32	%p579, %r4043, 0;
	selp.b32	%r706, %r705, %r704, %p579;
	mov.u32 	%r707, 0;
	mov.b64 	%fd4150, {%r707, %r706};
	bra.uni 	BB0_366;

BB0_881:
	setp.gt.s32	%p1138, %r43, -1;
	@%p1138 bra 	BB0_884;

	cvt.rzi.f64.f64	%fd2501, %fd40;
	setp.neu.f64	%p1139, %fd2501, %fd40;
	selp.f64	%fd687, 0dFFF8000000000000, %fd687, %p1139;

BB0_884:
	add.f64 	%fd4243, %fd657, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1420}, %fd4243;
	}
	and.b32  	%r1421, %r1420, 2146435072;
	setp.ne.s32	%p1142, %r1421, 2146435072;
	@%p1142 bra 	BB0_885;

	setp.gtu.f64	%p1143, %fd659, 0d7FF0000000000000;
	@%p1143 bra 	BB0_895;

	abs.f64 	%fd2502, %fd40;
	setp.gtu.f64	%p1144, %fd2502, 0d7FF0000000000000;
	@%p1144 bra 	BB0_895;

	and.b32  	%r1422, %r7, 2147483647;
	setp.ne.s32	%p1145, %r1422, 2146435072;
	@%p1145 bra 	BB0_890;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1423, %temp}, %fd40;
	}
	setp.eq.s32	%p1146, %r1423, 0;
	@%p1146 bra 	BB0_894;
	bra.uni 	BB0_890;

BB0_894:
	setp.gt.f64	%p1149, %fd659, 0d3FF0000000000000;
	selp.b32	%r1432, 2146435072, 0, %p1149;
	xor.b32  	%r1433, %r1432, 2146435072;
	setp.lt.s32	%p1150, %r7, 0;
	selp.b32	%r1434, %r1433, %r1432, %p1150;
	setp.eq.f64	%p1151, %fd657, 0dBFF0000000000000;
	selp.b32	%r1435, 1072693248, %r1434, %p1151;
	mov.u32 	%r1436, 0;
	mov.b64 	%fd4243, {%r1436, %r1435};
	bra.uni 	BB0_895;

BB0_744:
	setp.gt.s32	%p978, %r37, -1;
	@%p978 bra 	BB0_747;

	cvt.rzi.f64.f64	%fd2448, %fd44;
	setp.neu.f64	%p979, %fd2448, %fd44;
	selp.f64	%fd586, 0dFFF8000000000000, %fd586, %p979;

BB0_747:
	add.f64 	%fd4219, %fd52, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1228}, %fd4219;
	}
	and.b32  	%r1229, %r1228, 2146435072;
	setp.ne.s32	%p982, %r1229, 2146435072;
	@%p982 bra 	BB0_748;

	setp.gtu.f64	%p983, %fd556, 0d7FF0000000000000;
	@%p983 bra 	BB0_758;

	abs.f64 	%fd2450, %fd44;
	setp.gtu.f64	%p984, %fd2450, 0d7FF0000000000000;
	@%p984 bra 	BB0_758;

	and.b32  	%r1230, %r40, 2147483647;
	setp.ne.s32	%p985, %r1230, 2146435072;
	@%p985 bra 	BB0_753;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1231, %temp}, %fd44;
	}
	setp.eq.s32	%p986, %r1231, 0;
	@%p986 bra 	BB0_757;
	bra.uni 	BB0_753;

BB0_757:
	setp.eq.f64	%p989, %fd52, 0dBFF0000000000000;
	setp.gt.f64	%p990, %fd556, 0d3FF0000000000000;
	selp.b32	%r1240, 2146435072, 0, %p990;
	xor.b32  	%r1241, %r1240, 2146435072;
	setp.lt.s32	%p991, %r40, 0;
	selp.b32	%r1242, %r1241, %r1240, %p991;
	selp.b32	%r1243, 1072693248, %r1242, %p989;
	mov.u32 	%r1244, 0;
	mov.b64 	%fd4219, {%r1244, %r1243};
	bra.uni 	BB0_758;

BB0_363:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4019}, %fd41;
	}
	setp.gt.s32	%p576, %r4019, -1;
	@%p576 bra 	BB0_366;

	cvt.rzi.f64.f64	%fd2308, %fd48;
	setp.neu.f64	%p577, %fd2308, %fd48;
	selp.f64	%fd4150, 0dFFF8000000000000, %fd4150, %p577;

BB0_366:
	add.f64 	%fd2309, %fd41, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r708}, %fd2309;
	}
	and.b32  	%r709, %r708, 2146435072;
	setp.ne.s32	%p580, %r709, 2146435072;
	@%p580 bra 	BB0_367;

	add.f64 	%fd4151, %fd41, %fd48;
	abs.f64 	%fd4007, %fd41;
	setp.gtu.f64	%p581, %fd4007, 0d7FF0000000000000;
	@%p581 bra 	BB0_377;

	add.f64 	%fd4151, %fd41, %fd48;
	abs.f64 	%fd2310, %fd48;
	setp.gtu.f64	%p582, %fd2310, 0d7FF0000000000000;
	@%p582 bra 	BB0_377;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4038}, %fd48;
	}
	and.b32  	%r710, %r4038, 2147483647;
	setp.ne.s32	%p583, %r710, 2146435072;
	@%p583 bra 	BB0_372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r711, %temp}, %fd48;
	}
	setp.eq.s32	%p584, %r711, 0;
	@%p584 bra 	BB0_376;
	bra.uni 	BB0_372;

BB0_376:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4040}, %fd48;
	}
	abs.f64 	%fd4008, %fd41;
	setp.eq.f64	%p587, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p588, %fd4008, 0d3FF0000000000000;
	selp.b32	%r720, 2146435072, 0, %p588;
	xor.b32  	%r721, %r720, 2146435072;
	setp.lt.s32	%p589, %r4040, 0;
	selp.b32	%r722, %r721, %r720, %p589;
	selp.b32	%r723, 1072693248, %r722, %p587;
	mov.u32 	%r724, 0;
	mov.b64 	%fd4151, {%r724, %r723};
	bra.uni 	BB0_377;

BB0_885:
	mov.f64 	%fd4243, %fd687;

BB0_895:
	or.pred  	%p1154, %p1133, %p236;
	selp.f64	%fd692, 0d3FF0000000000000, %fd4243, %p1154;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd670;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd698, [retval0+0];
	
	//{
	}// Callseq End 43
	and.pred  	%p48, %p1112, %p215;
	@!%p48 bra 	BB0_897;
	bra.uni 	BB0_896;

BB0_896:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1437}, %fd698;
	}
	xor.b32  	%r1438, %r1437, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1439, %temp}, %fd698;
	}
	mov.b64 	%fd698, {%r1439, %r1438};

BB0_897:
	@%p1114 bra 	BB0_900;
	bra.uni 	BB0_898;

BB0_900:
	selp.b32	%r1440, %r44, 0, %p215;
	or.b32  	%r1441, %r1440, 2146435072;
	setp.lt.s32	%p1161, %r8, 0;
	selp.b32	%r1442, %r1441, %r1440, %p1161;
	mov.u32 	%r1443, 0;
	mov.b64 	%fd698, {%r1443, %r1442};
	bra.uni 	BB0_901;

BB0_748:
	mov.f64 	%fd4219, %fd586;

BB0_758:
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd568;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd597, [retval0+0];
	
	//{
	}// Callseq End 35
	and.pred  	%p40, %p953, %p215;
	@!%p40 bra 	BB0_760;
	bra.uni 	BB0_759;

BB0_759:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1245}, %fd597;
	}
	xor.b32  	%r1246, %r1245, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1247, %temp}, %fd597;
	}
	mov.b64 	%fd597, {%r1247, %r1246};

BB0_760:
	@%p954 bra 	BB0_763;
	bra.uni 	BB0_761;

BB0_763:
	selp.b32	%r1248, %r38, 0, %p215;
	or.b32  	%r1249, %r1248, 2146435072;
	setp.lt.s32	%p998, %r8, 0;
	selp.b32	%r1250, %r1249, %r1248, %p998;
	mov.u32 	%r1251, 0;
	mov.b64 	%fd597, {%r1251, %r1250};
	bra.uni 	BB0_764;

BB0_367:
	mov.f64 	%fd4151, %fd4150;

BB0_377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4026}, %fd68;
	}
	setp.lt.s32	%p3210, %r4026, 0;
	abs.f64 	%fd4011, %fd68;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4011;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4153, [retval0+0];
	
	//{
	}// Callseq End 21
	and.pred  	%p26, %p3210, %p338;
	@!%p26 bra 	BB0_379;
	bra.uni 	BB0_378;

BB0_378:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r725}, %fd4153;
	}
	xor.b32  	%r726, %r725, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r727, %temp}, %fd4153;
	}
	mov.b64 	%fd4153, {%r727, %r726};

BB0_379:
	setp.eq.f64	%p3212, %fd68, 0d0000000000000000;
	@%p3212 bra 	BB0_382;
	bra.uni 	BB0_380;

BB0_382:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4028}, %fd68;
	}
	selp.b32	%r728, %r4028, 0, %p338;
	or.b32  	%r729, %r728, 2146435072;
	setp.lt.s32	%p596, %r12, 0;
	selp.b32	%r730, %r729, %r728, %p596;
	mov.u32 	%r731, 0;
	mov.b64 	%fd4153, {%r731, %r730};
	bra.uni 	BB0_383;

BB0_898:
	setp.gt.s32	%p1158, %r44, -1;
	@%p1158 bra 	BB0_901;

	cvt.rzi.f64.f64	%fd2503, %fd37;
	setp.neu.f64	%p1159, %fd2503, %fd37;
	selp.f64	%fd698, 0dFFF8000000000000, %fd698, %p1159;

BB0_901:
	add.f64 	%fd4246, %fd37, %fd658;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1444}, %fd4246;
	}
	and.b32  	%r1445, %r1444, 2146435072;
	setp.ne.s32	%p1162, %r1445, 2146435072;
	@%p1162 bra 	BB0_902;

	setp.gtu.f64	%p1163, %fd670, 0d7FF0000000000000;
	@%p1163 bra 	BB0_912;

	abs.f64 	%fd2504, %fd37;
	setp.gtu.f64	%p1164, %fd2504, 0d7FF0000000000000;
	@%p1164 bra 	BB0_912;

	and.b32  	%r1446, %r8, 2147483647;
	setp.ne.s32	%p1165, %r1446, 2146435072;
	@%p1165 bra 	BB0_907;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1447, %temp}, %fd37;
	}
	setp.eq.s32	%p1166, %r1447, 0;
	@%p1166 bra 	BB0_911;
	bra.uni 	BB0_907;

BB0_911:
	setp.gt.f64	%p1169, %fd670, 0d3FF0000000000000;
	selp.b32	%r1456, 2146435072, 0, %p1169;
	xor.b32  	%r1457, %r1456, 2146435072;
	setp.lt.s32	%p1170, %r8, 0;
	selp.b32	%r1458, %r1457, %r1456, %p1170;
	setp.eq.f64	%p1171, %fd658, 0dBFF0000000000000;
	selp.b32	%r1459, 1072693248, %r1458, %p1171;
	mov.u32 	%r1460, 0;
	mov.b64 	%fd4246, {%r1460, %r1459};
	bra.uni 	BB0_912;

BB0_761:
	setp.gt.s32	%p995, %r38, -1;
	@%p995 bra 	BB0_764;

	cvt.rzi.f64.f64	%fd2452, %fd37;
	setp.neu.f64	%p996, %fd2452, %fd37;
	selp.f64	%fd597, 0dFFF8000000000000, %fd597, %p996;

BB0_764:
	add.f64 	%fd4222, %fd37, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1252}, %fd4222;
	}
	and.b32  	%r1253, %r1252, 2146435072;
	setp.ne.s32	%p999, %r1253, 2146435072;
	@%p999 bra 	BB0_765;

	setp.gtu.f64	%p1000, %fd568, 0d7FF0000000000000;
	@%p1000 bra 	BB0_775;

	abs.f64 	%fd2456, %fd37;
	setp.gtu.f64	%p1001, %fd2456, 0d7FF0000000000000;
	@%p1001 bra 	BB0_775;

	and.b32  	%r1254, %r8, 2147483647;
	setp.ne.s32	%p1002, %r1254, 2146435072;
	@%p1002 bra 	BB0_770;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1255, %temp}, %fd37;
	}
	setp.eq.s32	%p1003, %r1255, 0;
	@%p1003 bra 	BB0_774;
	bra.uni 	BB0_770;

BB0_774:
	setp.eq.f64	%p1006, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p1007, %fd568, 0d3FF0000000000000;
	selp.b32	%r1264, 2146435072, 0, %p1007;
	xor.b32  	%r1265, %r1264, 2146435072;
	setp.lt.s32	%p1008, %r8, 0;
	selp.b32	%r1266, %r1265, %r1264, %p1008;
	selp.b32	%r1267, 1072693248, %r1266, %p1006;
	mov.u32 	%r1268, 0;
	mov.b64 	%fd4222, {%r1268, %r1267};
	bra.uni 	BB0_775;

BB0_380:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4027}, %fd68;
	}
	setp.gt.s32	%p593, %r4027, -1;
	@%p593 bra 	BB0_383;

	cvt.rzi.f64.f64	%fd2312, %fd31;
	setp.neu.f64	%p594, %fd2312, %fd31;
	selp.f64	%fd4153, 0dFFF8000000000000, %fd4153, %p594;

BB0_383:
	add.f64 	%fd2314, %fd31, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r732}, %fd2314;
	}
	and.b32  	%r733, %r732, 2146435072;
	setp.ne.s32	%p597, %r733, 2146435072;
	@%p597 bra 	BB0_384;

	add.f64 	%fd4154, %fd31, %fd68;
	abs.f64 	%fd3991, %fd68;
	setp.gtu.f64	%p598, %fd3991, 0d7FF0000000000000;
	@%p598 bra 	BB0_394;

	add.f64 	%fd4154, %fd31, %fd68;
	abs.f64 	%fd2316, %fd31;
	setp.gtu.f64	%p599, %fd2316, 0d7FF0000000000000;
	@%p599 bra 	BB0_394;

	and.b32  	%r734, %r12, 2147483647;
	setp.ne.s32	%p600, %r734, 2146435072;
	@%p600 bra 	BB0_389;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r735, %temp}, %fd31;
	}
	setp.eq.s32	%p601, %r735, 0;
	@%p601 bra 	BB0_393;
	bra.uni 	BB0_389;

BB0_393:
	abs.f64 	%fd3994, %fd68;
	setp.eq.f64	%p604, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p605, %fd3994, 0d3FF0000000000000;
	selp.b32	%r744, 2146435072, 0, %p605;
	xor.b32  	%r745, %r744, 2146435072;
	setp.lt.s32	%p606, %r12, 0;
	selp.b32	%r746, %r745, %r744, %p606;
	selp.b32	%r747, 1072693248, %r746, %p604;
	mov.u32 	%r748, 0;
	mov.b64 	%fd4154, {%r748, %r747};
	bra.uni 	BB0_394;

BB0_902:
	mov.f64 	%fd4246, %fd698;

BB0_912:
	or.pred  	%p1174, %p1129, %p232;
	selp.f64	%fd2505, 0d3FF0000000000000, %fd4246, %p1174;
	mul.f64 	%fd2506, %fd39, %fd692;
	mul.f64 	%fd2507, %fd2506, %fd2505;
	sub.f64 	%fd703, %fd681, %fd2507;
	sub.f64 	%fd704, %fd2184, %fd655;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd704;
	}
	abs.f64 	%fd705, %fd704;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd705;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd711, [retval0+0];
	
	//{
	}// Callseq End 44
	setp.lt.s32	%p1175, %r45, 0;
	and.pred  	%p49, %p1175, %p238;
	@!%p49 bra 	BB0_914;
	bra.uni 	BB0_913;

BB0_913:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1461}, %fd711;
	}
	xor.b32  	%r1462, %r1461, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1463, %temp}, %fd711;
	}
	mov.b64 	%fd711, {%r1463, %r1462};

BB0_914:
	setp.eq.f64	%p1177, %fd704, 0d0000000000000000;
	@%p1177 bra 	BB0_917;
	bra.uni 	BB0_915;

BB0_917:
	selp.b32	%r1464, %r45, 0, %p238;
	or.b32  	%r1465, %r1464, 2146435072;
	setp.lt.s32	%p1181, %r10, 0;
	selp.b32	%r1466, %r1465, %r1464, %p1181;
	mov.u32 	%r1467, 0;
	mov.b64 	%fd711, {%r1467, %r1466};
	bra.uni 	BB0_918;

BB0_765:
	mov.f64 	%fd4222, %fd597;

BB0_775:
	or.pred  	%p1011, %p969, %p232;
	selp.f64	%fd2461, 0d3FF0000000000000, %fd4222, %p1011;
	setp.eq.f64	%p1013, %fd44, 0d0000000000000000;
	or.pred  	%p1014, %p972, %p1013;
	selp.f64	%fd2462, 0d3FF0000000000000, %fd4219, %p1014;
	mul.f64 	%fd2463, %fd53, %fd2462;
	mul.f64 	%fd603, %fd2463, %fd2461;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd556;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd609, [retval0+0];
	
	//{
	}// Callseq End 36
	and.pred  	%p41, %p936, %p192;
	@!%p41 bra 	BB0_777;
	bra.uni 	BB0_776;

BB0_776:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1269}, %fd609;
	}
	xor.b32  	%r1270, %r1269, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1271, %temp}, %fd609;
	}
	mov.b64 	%fd609, {%r1271, %r1270};

BB0_777:
	@%p937 bra 	BB0_780;
	bra.uni 	BB0_778;

BB0_780:
	selp.b32	%r1272, %r37, 0, %p192;
	or.b32  	%r1273, %r1272, 2146435072;
	setp.lt.s32	%p1021, %r7, 0;
	selp.b32	%r1274, %r1273, %r1272, %p1021;
	mov.u32 	%r1275, 0;
	mov.b64 	%fd609, {%r1275, %r1274};
	bra.uni 	BB0_781;

BB0_384:
	mov.f64 	%fd4154, %fd4153;

BB0_394:
	setp.eq.f64	%p3193, %fd41, 0d3FF0000000000000;
	setp.eq.f64	%p3192, %fd68, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4007}, %fd41;
	}
	setp.lt.s32	%p3191, %r4007, 0;
	abs.f64 	%fd3952, %fd41;
	or.pred  	%p609, %p3192, %p272;
	selp.f64	%fd2321, 0d3FF0000000000000, %fd4154, %p609;
	setp.eq.f64	%p611, %fd48, 0d0000000000000000;
	or.pred  	%p612, %p3193, %p611;
	selp.f64	%fd2322, 0d3FF0000000000000, %fd4151, %p612;
	mul.f64 	%fd2323, %fd47, %fd2322;
	mul.f64 	%fd363, %fd2323, %fd2321;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3952;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4156, [retval0+0];
	
	//{
	}// Callseq End 22
	and.pred  	%p27, %p3191, %p318;
	@!%p27 bra 	BB0_396;
	bra.uni 	BB0_395;

BB0_395:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r749}, %fd4156;
	}
	xor.b32  	%r750, %r749, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r751, %temp}, %fd4156;
	}
	mov.b64 	%fd4156, {%r751, %r750};

BB0_396:
	setp.eq.f64	%p3194, %fd41, 0d0000000000000000;
	@%p3194 bra 	BB0_399;
	bra.uni 	BB0_397;

BB0_399:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4014}, %fd41;
	}
	selp.b32	%r752, %r4014, 0, %p318;
	or.b32  	%r753, %r752, 2146435072;
	setp.lt.s32	%p619, %r16, 0;
	selp.b32	%r754, %r753, %r752, %p619;
	mov.u32 	%r755, 0;
	mov.b64 	%fd4156, {%r755, %r754};
	bra.uni 	BB0_400;

BB0_915:
	setp.gt.s32	%p1178, %r45, -1;
	@%p1178 bra 	BB0_918;

	cvt.rzi.f64.f64	%fd2509, %fd33;
	setp.neu.f64	%p1179, %fd2509, %fd33;
	selp.f64	%fd711, 0dFFF8000000000000, %fd711, %p1179;

BB0_918:
	add.f64 	%fd4249, %fd704, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1468}, %fd4249;
	}
	and.b32  	%r1469, %r1468, 2146435072;
	setp.ne.s32	%p1182, %r1469, 2146435072;
	@%p1182 bra 	BB0_919;

	setp.gtu.f64	%p1183, %fd705, 0d7FF0000000000000;
	@%p1183 bra 	BB0_929;

	abs.f64 	%fd2510, %fd33;
	setp.gtu.f64	%p1184, %fd2510, 0d7FF0000000000000;
	@%p1184 bra 	BB0_929;

	and.b32  	%r1470, %r10, 2147483647;
	setp.ne.s32	%p1185, %r1470, 2146435072;
	@%p1185 bra 	BB0_924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1471, %temp}, %fd33;
	}
	setp.eq.s32	%p1186, %r1471, 0;
	@%p1186 bra 	BB0_928;
	bra.uni 	BB0_924;

BB0_928:
	setp.gt.f64	%p1189, %fd705, 0d3FF0000000000000;
	selp.b32	%r1480, 2146435072, 0, %p1189;
	xor.b32  	%r1481, %r1480, 2146435072;
	setp.lt.s32	%p1190, %r10, 0;
	selp.b32	%r1482, %r1481, %r1480, %p1190;
	setp.eq.f64	%p1191, %fd704, 0dBFF0000000000000;
	selp.b32	%r1483, 1072693248, %r1482, %p1191;
	mov.u32 	%r1484, 0;
	mov.b64 	%fd4249, {%r1484, %r1483};
	bra.uni 	BB0_929;

BB0_778:
	setp.gt.s32	%p1018, %r37, -1;
	@%p1018 bra 	BB0_781;

	cvt.rzi.f64.f64	%fd2464, %fd40;
	setp.neu.f64	%p1019, %fd2464, %fd40;
	selp.f64	%fd609, 0dFFF8000000000000, %fd609, %p1019;

BB0_781:
	add.f64 	%fd4225, %fd52, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1276}, %fd4225;
	}
	and.b32  	%r1277, %r1276, 2146435072;
	setp.ne.s32	%p1022, %r1277, 2146435072;
	@%p1022 bra 	BB0_782;

	setp.gtu.f64	%p1023, %fd556, 0d7FF0000000000000;
	@%p1023 bra 	BB0_792;

	abs.f64 	%fd2466, %fd40;
	setp.gtu.f64	%p1024, %fd2466, 0d7FF0000000000000;
	@%p1024 bra 	BB0_792;

	and.b32  	%r1278, %r7, 2147483647;
	setp.ne.s32	%p1025, %r1278, 2146435072;
	@%p1025 bra 	BB0_787;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1279, %temp}, %fd40;
	}
	setp.eq.s32	%p1026, %r1279, 0;
	@%p1026 bra 	BB0_791;
	bra.uni 	BB0_787;

BB0_791:
	setp.eq.f64	%p1029, %fd52, 0dBFF0000000000000;
	setp.gt.f64	%p1030, %fd556, 0d3FF0000000000000;
	selp.b32	%r1288, 2146435072, 0, %p1030;
	xor.b32  	%r1289, %r1288, 2146435072;
	setp.lt.s32	%p1031, %r7, 0;
	selp.b32	%r1290, %r1289, %r1288, %p1031;
	selp.b32	%r1291, 1072693248, %r1290, %p1029;
	mov.u32 	%r1292, 0;
	mov.b64 	%fd4225, {%r1292, %r1291};
	bra.uni 	BB0_792;

BB0_397:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4008}, %fd41;
	}
	setp.gt.s32	%p616, %r4008, -1;
	@%p616 bra 	BB0_400;

	cvt.rzi.f64.f64	%fd2324, %fd34;
	setp.neu.f64	%p617, %fd2324, %fd34;
	selp.f64	%fd4156, 0dFFF8000000000000, %fd4156, %p617;

BB0_400:
	add.f64 	%fd2325, %fd41, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r756}, %fd2325;
	}
	and.b32  	%r757, %r756, 2146435072;
	setp.ne.s32	%p620, %r757, 2146435072;
	@%p620 bra 	BB0_401;

	add.f64 	%fd4157, %fd41, %fd34;
	abs.f64 	%fd3989, %fd41;
	setp.gtu.f64	%p621, %fd3989, 0d7FF0000000000000;
	@%p621 bra 	BB0_411;

	add.f64 	%fd4157, %fd41, %fd34;
	abs.f64 	%fd2326, %fd34;
	setp.gtu.f64	%p622, %fd2326, 0d7FF0000000000000;
	@%p622 bra 	BB0_411;

	and.b32  	%r758, %r16, 2147483647;
	setp.ne.s32	%p623, %r758, 2146435072;
	@%p623 bra 	BB0_406;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r759, %temp}, %fd34;
	}
	setp.eq.s32	%p624, %r759, 0;
	@%p624 bra 	BB0_410;
	bra.uni 	BB0_406;

BB0_410:
	abs.f64 	%fd3990, %fd41;
	setp.eq.f64	%p627, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p628, %fd3990, 0d3FF0000000000000;
	selp.b32	%r768, 2146435072, 0, %p628;
	xor.b32  	%r769, %r768, 2146435072;
	setp.lt.s32	%p629, %r16, 0;
	selp.b32	%r770, %r769, %r768, %p629;
	selp.b32	%r771, 1072693248, %r770, %p627;
	mov.u32 	%r772, 0;
	mov.b64 	%fd4157, {%r772, %r771};
	bra.uni 	BB0_411;

BB0_919:
	mov.f64 	%fd4249, %fd711;

BB0_929:
	setp.eq.f64	%p1192, %fd704, 0d3FF0000000000000;
	or.pred  	%p1194, %p1192, %p276;
	selp.f64	%fd716, 0d3FF0000000000000, %fd4249, %p1194;
	add.f64 	%fd717, %fd655, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd717;
	}
	abs.f64 	%fd718, %fd717;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd718;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd724, [retval0+0];
	
	//{
	}// Callseq End 45
	setp.lt.s32	%p1195, %r46, 0;
	and.pred  	%p50, %p1195, %p255;
	@!%p50 bra 	BB0_931;
	bra.uni 	BB0_930;

BB0_930:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1485}, %fd724;
	}
	xor.b32  	%r1486, %r1485, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1487, %temp}, %fd724;
	}
	mov.b64 	%fd724, {%r1487, %r1486};

BB0_931:
	setp.eq.f64	%p1197, %fd717, 0d0000000000000000;
	@%p1197 bra 	BB0_934;
	bra.uni 	BB0_932;

BB0_934:
	selp.b32	%r1488, %r46, 0, %p255;
	or.b32  	%r1489, %r1488, 2146435072;
	setp.lt.s32	%p1201, %r12, 0;
	selp.b32	%r1490, %r1489, %r1488, %p1201;
	mov.u32 	%r1491, 0;
	mov.b64 	%fd724, {%r1491, %r1490};
	bra.uni 	BB0_935;

BB0_782:
	mov.f64 	%fd4225, %fd609;

BB0_792:
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd568;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd620, [retval0+0];
	
	//{
	}// Callseq End 37
	and.pred  	%p42, %p953, %p175;
	@!%p42 bra 	BB0_794;
	bra.uni 	BB0_793;

BB0_793:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1293}, %fd620;
	}
	xor.b32  	%r1294, %r1293, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1295, %temp}, %fd620;
	}
	mov.b64 	%fd620, {%r1295, %r1294};

BB0_794:
	@%p954 bra 	BB0_797;
	bra.uni 	BB0_795;

BB0_797:
	selp.b32	%r1296, %r38, 0, %p175;
	or.b32  	%r1297, %r1296, 2146435072;
	setp.lt.s32	%p1038, %r5, 0;
	selp.b32	%r1298, %r1297, %r1296, %p1038;
	mov.u32 	%r1299, 0;
	mov.b64 	%fd620, {%r1299, %r1298};
	bra.uni 	BB0_798;

BB0_401:
	mov.f64 	%fd4157, %fd4156;

BB0_411:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4009}, %fd68;
	}
	setp.lt.s32	%p3195, %r4009, 0;
	abs.f64 	%fd3953, %fd68;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3953;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4159, [retval0+0];
	
	//{
	}// Callseq End 23
	and.pred  	%p28, %p3195, %p295;
	@!%p28 bra 	BB0_413;
	bra.uni 	BB0_412;

BB0_412:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r773}, %fd4159;
	}
	xor.b32  	%r774, %r773, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r775, %temp}, %fd4159;
	}
	mov.b64 	%fd4159, {%r775, %r774};

BB0_413:
	setp.eq.f64	%p3196, %fd68, 0d0000000000000000;
	@%p3196 bra 	BB0_416;
	bra.uni 	BB0_414;

BB0_416:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4012}, %fd68;
	}
	selp.b32	%r776, %r4012, 0, %p295;
	or.b32  	%r777, %r776, 2146435072;
	setp.lt.s32	%p636, %r14, 0;
	selp.b32	%r778, %r777, %r776, %p636;
	mov.u32 	%r779, 0;
	mov.b64 	%fd4159, {%r779, %r778};
	bra.uni 	BB0_417;

BB0_932:
	setp.gt.s32	%p1198, %r46, -1;
	@%p1198 bra 	BB0_935;

	cvt.rzi.f64.f64	%fd2511, %fd31;
	setp.neu.f64	%p1199, %fd2511, %fd31;
	selp.f64	%fd724, 0dFFF8000000000000, %fd724, %p1199;

BB0_935:
	add.f64 	%fd4252, %fd31, %fd717;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1492}, %fd4252;
	}
	and.b32  	%r1493, %r1492, 2146435072;
	setp.ne.s32	%p1202, %r1493, 2146435072;
	@%p1202 bra 	BB0_936;

	setp.gtu.f64	%p1203, %fd718, 0d7FF0000000000000;
	@%p1203 bra 	BB0_946;

	abs.f64 	%fd2512, %fd31;
	setp.gtu.f64	%p1204, %fd2512, 0d7FF0000000000000;
	@%p1204 bra 	BB0_946;

	and.b32  	%r1494, %r12, 2147483647;
	setp.ne.s32	%p1205, %r1494, 2146435072;
	@%p1205 bra 	BB0_941;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1495, %temp}, %fd31;
	}
	setp.eq.s32	%p1206, %r1495, 0;
	@%p1206 bra 	BB0_945;
	bra.uni 	BB0_941;

BB0_945:
	setp.gt.f64	%p1209, %fd718, 0d3FF0000000000000;
	selp.b32	%r1504, 2146435072, 0, %p1209;
	xor.b32  	%r1505, %r1504, 2146435072;
	setp.lt.s32	%p1210, %r12, 0;
	selp.b32	%r1506, %r1505, %r1504, %p1210;
	setp.eq.f64	%p1211, %fd717, 0dBFF0000000000000;
	selp.b32	%r1507, 1072693248, %r1506, %p1211;
	mov.u32 	%r1508, 0;
	mov.b64 	%fd4252, {%r1508, %r1507};
	bra.uni 	BB0_946;

BB0_795:
	setp.gt.s32	%p1035, %r38, -1;
	@%p1035 bra 	BB0_798;

	cvt.rzi.f64.f64	%fd2468, %fd38;
	setp.neu.f64	%p1036, %fd2468, %fd38;
	selp.f64	%fd620, 0dFFF8000000000000, %fd620, %p1036;

BB0_798:
	add.f64 	%fd4228, %fd38, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1300}, %fd4228;
	}
	and.b32  	%r1301, %r1300, 2146435072;
	setp.ne.s32	%p1039, %r1301, 2146435072;
	@%p1039 bra 	BB0_799;

	setp.gtu.f64	%p1040, %fd568, 0d7FF0000000000000;
	@%p1040 bra 	BB0_809;

	abs.f64 	%fd2472, %fd38;
	setp.gtu.f64	%p1041, %fd2472, 0d7FF0000000000000;
	@%p1041 bra 	BB0_809;

	and.b32  	%r1302, %r5, 2147483647;
	setp.ne.s32	%p1042, %r1302, 2146435072;
	@%p1042 bra 	BB0_804;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1303, %temp}, %fd38;
	}
	setp.eq.s32	%p1043, %r1303, 0;
	@%p1043 bra 	BB0_808;
	bra.uni 	BB0_804;

BB0_808:
	setp.eq.f64	%p1046, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p1047, %fd568, 0d3FF0000000000000;
	selp.b32	%r1312, 2146435072, 0, %p1047;
	xor.b32  	%r1313, %r1312, 2146435072;
	setp.lt.s32	%p1048, %r5, 0;
	selp.b32	%r1314, %r1313, %r1312, %p1048;
	selp.b32	%r1315, 1072693248, %r1314, %p1046;
	mov.u32 	%r1316, 0;
	mov.b64 	%fd4228, {%r1316, %r1315};
	bra.uni 	BB0_809;

BB0_414:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4010}, %fd68;
	}
	setp.gt.s32	%p633, %r4010, -1;
	@%p633 bra 	BB0_417;

	cvt.rzi.f64.f64	%fd2328, %fd32;
	setp.neu.f64	%p634, %fd2328, %fd32;
	selp.f64	%fd4159, 0dFFF8000000000000, %fd4159, %p634;

BB0_417:
	add.f64 	%fd2330, %fd32, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r780}, %fd2330;
	}
	and.b32  	%r781, %r780, 2146435072;
	setp.ne.s32	%p637, %r781, 2146435072;
	@%p637 bra 	BB0_418;

	add.f64 	%fd4160, %fd32, %fd68;
	abs.f64 	%fd3987, %fd68;
	setp.gtu.f64	%p638, %fd3987, 0d7FF0000000000000;
	@%p638 bra 	BB0_428;

	add.f64 	%fd4160, %fd32, %fd68;
	abs.f64 	%fd2332, %fd32;
	setp.gtu.f64	%p639, %fd2332, 0d7FF0000000000000;
	@%p639 bra 	BB0_428;

	and.b32  	%r782, %r14, 2147483647;
	setp.ne.s32	%p640, %r782, 2146435072;
	@%p640 bra 	BB0_423;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r783, %temp}, %fd32;
	}
	setp.eq.s32	%p641, %r783, 0;
	@%p641 bra 	BB0_427;
	bra.uni 	BB0_423;

BB0_427:
	abs.f64 	%fd3988, %fd68;
	setp.eq.f64	%p644, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p645, %fd3988, 0d3FF0000000000000;
	selp.b32	%r792, 2146435072, 0, %p645;
	xor.b32  	%r793, %r792, 2146435072;
	setp.lt.s32	%p646, %r14, 0;
	selp.b32	%r794, %r793, %r792, %p646;
	selp.b32	%r795, 1072693248, %r794, %p644;
	mov.u32 	%r796, 0;
	mov.b64 	%fd4160, {%r796, %r795};
	bra.uni 	BB0_428;

BB0_936:
	mov.f64 	%fd4252, %fd724;

BB0_946:
	setp.eq.f64	%p1212, %fd717, 0d3FF0000000000000;
	or.pred  	%p1214, %p1212, %p272;
	selp.f64	%fd2513, 0d3FF0000000000000, %fd4252, %p1214;
	mul.f64 	%fd2514, %fd145, %fd716;
	fma.rn.f64 	%fd2515, %fd2514, %fd2513, %fd171;
	mul.f64 	%fd2517, %fd2226, %fd703;
	mul.f64 	%fd2518, %fd2517, %fd2515;
	mul.f64 	%fd2519, %fd94, %fd2518;
	div.rn.f64 	%fd4564, %fd2519, %fd244;
	div.rn.f64 	%fd4566, %fd2518, %fd244;
	bra.uni 	BB0_947;

BB0_799:
	mov.f64 	%fd4228, %fd620;

BB0_809:
	or.pred  	%p1051, %p969, %p198;
	selp.f64	%fd2477, 0d3FF0000000000000, %fd4228, %p1051;
	or.pred  	%p1054, %p972, %p236;
	selp.f64	%fd2478, 0d3FF0000000000000, %fd4225, %p1054;
	mul.f64 	%fd2479, %fd45, %fd2478;
	mul.f64 	%fd626, %fd2479, %fd2477;
	div.rn.f64 	%fd627, %fd245, %fd35;
	sub.f64 	%fd628, %fd2184, %fd627;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd628;
	}
	abs.f64 	%fd629, %fd628;
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd629;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd635, [retval0+0];
	
	//{
	}// Callseq End 38
	setp.lt.s32	%p1055, %r41, 0;
	and.pred  	%p43, %p1055, %p238;
	@!%p43 bra 	BB0_811;
	bra.uni 	BB0_810;

BB0_810:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1317}, %fd635;
	}
	xor.b32  	%r1318, %r1317, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1319, %temp}, %fd635;
	}
	mov.b64 	%fd635, {%r1319, %r1318};

BB0_811:
	setp.eq.f64	%p1057, %fd628, 0d0000000000000000;
	@%p1057 bra 	BB0_814;
	bra.uni 	BB0_812;

BB0_814:
	selp.b32	%r1320, %r41, 0, %p238;
	or.b32  	%r1321, %r1320, 2146435072;
	setp.lt.s32	%p1061, %r10, 0;
	selp.b32	%r1322, %r1321, %r1320, %p1061;
	mov.u32 	%r1323, 0;
	mov.b64 	%fd635, {%r1323, %r1322};
	bra.uni 	BB0_815;

BB0_418:
	mov.f64 	%fd4160, %fd4159;

BB0_428:
	setp.eq.f64	%p3198, %fd41, 0d3FF0000000000000;
	setp.eq.f64	%p3197, %fd68, 0d3FF0000000000000;
	or.pred  	%p649, %p3197, %p313;
	selp.f64	%fd2337, 0d3FF0000000000000, %fd4160, %p649;
	or.pred  	%p652, %p3198, %p335;
	selp.f64	%fd2338, 0d3FF0000000000000, %fd4157, %p652;
	mul.f64 	%fd2339, %fd49, %fd2338;
	mul.f64 	%fd386, %fd2339, %fd2337;
	mov.f64 	%fd4162, %fd501;
	@!%p19 bra 	BB0_430;
	bra.uni 	BB0_429;

BB0_429:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd501;
	}
	xor.b32  	%r798, %r797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r799, %temp}, %fd501;
	}
	mov.b64 	%fd4162, {%r799, %r798};

BB0_430:
	@%p496 bra 	BB0_433;
	bra.uni 	BB0_431;

BB0_433:
	selp.b32	%r800, %r25, 0, %p158;
	or.b32  	%r801, %r800, 2146435072;
	setp.lt.s32	%p657, %r4, 0;
	selp.b32	%r802, %r801, %r800, %p657;
	mov.u32 	%r803, 0;
	mov.b64 	%fd4162, {%r803, %r802};
	bra.uni 	BB0_434;

BB0_812:
	setp.gt.s32	%p1058, %r41, -1;
	@%p1058 bra 	BB0_815;

	cvt.rzi.f64.f64	%fd2481, %fd33;
	setp.neu.f64	%p1059, %fd2481, %fd33;
	selp.f64	%fd635, 0dFFF8000000000000, %fd635, %p1059;

BB0_815:
	add.f64 	%fd4231, %fd628, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1324}, %fd4231;
	}
	and.b32  	%r1325, %r1324, 2146435072;
	setp.ne.s32	%p1062, %r1325, 2146435072;
	@%p1062 bra 	BB0_816;

	setp.gtu.f64	%p1063, %fd629, 0d7FF0000000000000;
	@%p1063 bra 	BB0_826;

	abs.f64 	%fd2482, %fd33;
	setp.gtu.f64	%p1064, %fd2482, 0d7FF0000000000000;
	@%p1064 bra 	BB0_826;

	and.b32  	%r1326, %r10, 2147483647;
	setp.ne.s32	%p1065, %r1326, 2146435072;
	@%p1065 bra 	BB0_821;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1327, %temp}, %fd33;
	}
	setp.eq.s32	%p1066, %r1327, 0;
	@%p1066 bra 	BB0_825;
	bra.uni 	BB0_821;

BB0_825:
	setp.gt.f64	%p1069, %fd629, 0d3FF0000000000000;
	selp.b32	%r1336, 2146435072, 0, %p1069;
	xor.b32  	%r1337, %r1336, 2146435072;
	setp.lt.s32	%p1070, %r10, 0;
	selp.b32	%r1338, %r1337, %r1336, %p1070;
	setp.eq.f64	%p1071, %fd628, 0dBFF0000000000000;
	selp.b32	%r1339, 1072693248, %r1338, %p1071;
	mov.u32 	%r1340, 0;
	mov.b64 	%fd4231, {%r1340, %r1339};
	bra.uni 	BB0_826;

BB0_431:
	setp.gt.s32	%p654, %r25, -1;
	@%p654 bra 	BB0_434;

	cvt.rzi.f64.f64	%fd2340, %fd39;
	setp.neu.f64	%p655, %fd2340, %fd39;
	selp.f64	%fd4162, 0dFFF8000000000000, %fd4162, %p655;

BB0_434:
	@%p501 bra 	BB0_435;

	abs.f64 	%fd3985, %fd293;
	setp.gtu.f64	%p659, %fd3985, 0d7FF0000000000000;
	mov.f64 	%fd4163, %fd4195;
	@%p659 bra 	BB0_445;

	abs.f64 	%fd2341, %fd39;
	setp.gtu.f64	%p660, %fd2341, 0d7FF0000000000000;
	mov.f64 	%fd4163, %fd4195;
	@%p660 bra 	BB0_445;

	and.b32  	%r804, %r4, 2147483647;
	setp.ne.s32	%p661, %r804, 2146435072;
	@%p661 bra 	BB0_440;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r805, %temp}, %fd39;
	}
	setp.eq.s32	%p662, %r805, 0;
	@%p662 bra 	BB0_444;
	bra.uni 	BB0_440;

BB0_444:
	abs.f64 	%fd3986, %fd293;
	setp.gt.f64	%p665, %fd3986, 0d3FF0000000000000;
	selp.b32	%r814, 2146435072, 0, %p665;
	xor.b32  	%r815, %r814, 2146435072;
	setp.lt.s32	%p666, %r4, 0;
	selp.b32	%r816, %r815, %r814, %p666;
	setp.eq.f64	%p667, %fd293, 0dBFF0000000000000;
	selp.b32	%r817, 1072693248, %r816, %p667;
	mov.u32 	%r818, 0;
	mov.b64 	%fd4163, {%r818, %r817};
	bra.uni 	BB0_445;

BB0_816:
	mov.f64 	%fd4231, %fd635;

BB0_826:
	setp.eq.f64	%p1072, %fd628, 0d3FF0000000000000;
	or.pred  	%p1074, %p1072, %p276;
	selp.f64	%fd640, 0d3FF0000000000000, %fd4231, %p1074;
	add.f64 	%fd641, %fd627, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd641;
	}
	abs.f64 	%fd642, %fd641;
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd642;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd648, [retval0+0];
	
	//{
	}// Callseq End 39
	setp.lt.s32	%p1075, %r42, 0;
	and.pred  	%p44, %p1075, %p255;
	@!%p44 bra 	BB0_828;
	bra.uni 	BB0_827;

BB0_827:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1341}, %fd648;
	}
	xor.b32  	%r1342, %r1341, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1343, %temp}, %fd648;
	}
	mov.b64 	%fd648, {%r1343, %r1342};

BB0_828:
	setp.eq.f64	%p1077, %fd641, 0d0000000000000000;
	@%p1077 bra 	BB0_831;
	bra.uni 	BB0_829;

BB0_831:
	selp.b32	%r1344, %r42, 0, %p255;
	or.b32  	%r1345, %r1344, 2146435072;
	setp.lt.s32	%p1081, %r12, 0;
	selp.b32	%r1346, %r1345, %r1344, %p1081;
	mov.u32 	%r1347, 0;
	mov.b64 	%fd648, {%r1347, %r1346};
	bra.uni 	BB0_832;

BB0_435:
	mov.f64 	%fd4163, %fd4162;

BB0_445:
	mov.f64 	%fd4165, %fd532;
	@!%p21 bra 	BB0_447;
	bra.uni 	BB0_446;

BB0_446:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r819}, %fd532;
	}
	xor.b32  	%r820, %r819, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r821, %temp}, %fd532;
	}
	mov.b64 	%fd4165, {%r821, %r820};

BB0_447:
	@%p515 bra 	BB0_450;
	bra.uni 	BB0_448;

BB0_450:
	selp.b32	%r822, %r27, 0, %p215;
	or.b32  	%r823, %r822, 2146435072;
	setp.lt.s32	%p672, %r8, 0;
	selp.b32	%r824, %r823, %r822, %p672;
	mov.u32 	%r825, 0;
	mov.b64 	%fd4165, {%r825, %r824};
	bra.uni 	BB0_451;

BB0_829:
	setp.gt.s32	%p1078, %r42, -1;
	@%p1078 bra 	BB0_832;

	cvt.rzi.f64.f64	%fd2483, %fd31;
	setp.neu.f64	%p1079, %fd2483, %fd31;
	selp.f64	%fd648, 0dFFF8000000000000, %fd648, %p1079;

BB0_832:
	add.f64 	%fd4234, %fd31, %fd641;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1348}, %fd4234;
	}
	and.b32  	%r1349, %r1348, 2146435072;
	setp.ne.s32	%p1082, %r1349, 2146435072;
	@%p1082 bra 	BB0_833;

	setp.gtu.f64	%p1083, %fd642, 0d7FF0000000000000;
	@%p1083 bra 	BB0_843;

	abs.f64 	%fd2484, %fd31;
	setp.gtu.f64	%p1084, %fd2484, 0d7FF0000000000000;
	@%p1084 bra 	BB0_843;

	and.b32  	%r1350, %r12, 2147483647;
	setp.ne.s32	%p1085, %r1350, 2146435072;
	@%p1085 bra 	BB0_838;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1351, %temp}, %fd31;
	}
	setp.eq.s32	%p1086, %r1351, 0;
	@%p1086 bra 	BB0_842;
	bra.uni 	BB0_838;

BB0_842:
	setp.gt.f64	%p1089, %fd642, 0d3FF0000000000000;
	selp.b32	%r1360, 2146435072, 0, %p1089;
	xor.b32  	%r1361, %r1360, 2146435072;
	setp.lt.s32	%p1090, %r12, 0;
	selp.b32	%r1362, %r1361, %r1360, %p1090;
	setp.eq.f64	%p1091, %fd641, 0dBFF0000000000000;
	selp.b32	%r1363, 1072693248, %r1362, %p1091;
	mov.u32 	%r1364, 0;
	mov.b64 	%fd4234, {%r1364, %r1363};
	bra.uni 	BB0_843;

BB0_448:
	setp.gt.s32	%p669, %r27, -1;
	@%p669 bra 	BB0_451;

	cvt.rzi.f64.f64	%fd2342, %fd37;
	setp.neu.f64	%p670, %fd2342, %fd37;
	selp.f64	%fd4165, 0dFFF8000000000000, %fd4165, %p670;

BB0_451:
	@%p520 bra 	BB0_452;

	abs.f64 	%fd3983, %fd305;
	setp.gtu.f64	%p674, %fd3983, 0d7FF0000000000000;
	mov.f64 	%fd4166, %fd4204;
	@%p674 bra 	BB0_462;

	abs.f64 	%fd2343, %fd37;
	setp.gtu.f64	%p675, %fd2343, 0d7FF0000000000000;
	mov.f64 	%fd4166, %fd4204;
	@%p675 bra 	BB0_462;

	and.b32  	%r826, %r8, 2147483647;
	setp.ne.s32	%p676, %r826, 2146435072;
	@%p676 bra 	BB0_457;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r827, %temp}, %fd37;
	}
	setp.eq.s32	%p677, %r827, 0;
	@%p677 bra 	BB0_461;
	bra.uni 	BB0_457;

BB0_461:
	abs.f64 	%fd3984, %fd305;
	setp.gt.f64	%p680, %fd3984, 0d3FF0000000000000;
	selp.b32	%r836, 2146435072, 0, %p680;
	xor.b32  	%r837, %r836, 2146435072;
	setp.lt.s32	%p681, %r8, 0;
	selp.b32	%r838, %r837, %r836, %p681;
	setp.eq.f64	%p682, %fd305, 0dBFF0000000000000;
	selp.b32	%r839, 1072693248, %r838, %p682;
	mov.u32 	%r840, 0;
	mov.b64 	%fd4166, {%r840, %r839};
	bra.uni 	BB0_462;

BB0_833:
	mov.f64 	%fd4234, %fd648;

BB0_843:
	setp.eq.f64	%p1092, %fd641, 0d3FF0000000000000;
	or.pred  	%p1094, %p1092, %p272;
	selp.f64	%fd2486, 0d3FF0000000000000, %fd4234, %p1094;
	mul.f64 	%fd2487, %fd145, %fd640;
	fma.rn.f64 	%fd2488, %fd2487, %fd2486, %fd171;
	add.f64 	%fd2489, %fd580, %fd603;
	sub.f64 	%fd2490, %fd2489, %fd626;
	div.rn.f64 	%fd2491, %fd99, %fd79;
	mul.f64 	%fd2492, %fd2491, %fd2490;
	mul.f64 	%fd4566, %fd2492, %fd2488;
	div.rn.f64 	%fd4253, %fd244, %fd50;
	mov.f64 	%fd4564, 0d0000000000000000;

BB0_947:
	st.local.f64 	[%rd22], %fd91;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4275, [retval0+0];
	
	//{
	}// Callseq End 46
	mov.f64 	%fd742, %fd4275;
	@!%p7 bra 	BB0_949;
	bra.uni 	BB0_948;

BB0_948:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1509}, %fd4275;
	}
	xor.b32  	%r1510, %r1509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1511, %temp}, %fd4275;
	}
	mov.b64 	%fd742, {%r1511, %r1510};

BB0_949:
	@%p240 bra 	BB0_952;
	bra.uni 	BB0_950;

BB0_952:
	selp.b32	%r1512, %r9, 0, %p278;
	or.b32  	%r1513, %r1512, 2146435072;
	setp.lt.s32	%p1221, %r10, 0;
	selp.b32	%r1514, %r1513, %r1512, %p1221;
	mov.u32 	%r1515, 0;
	mov.b64 	%fd742, {%r1515, %r1514};
	bra.uni 	BB0_953;

BB0_950:
	setp.gt.s32	%p1218, %r9, -1;
	@%p1218 bra 	BB0_953;

	cvt.rzi.f64.f64	%fd2522, %fd33;
	setp.neu.f64	%p1219, %fd2522, %fd33;
	selp.f64	%fd742, 0dFFF8000000000000, %fd742, %p1219;

BB0_953:
	add.f64 	%fd4258, %fd146, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1516}, %fd4258;
	}
	and.b32  	%r48, %r1516, 2146435072;
	setp.ne.s32	%p1222, %r48, 2146435072;
	@%p1222 bra 	BB0_954;

	setp.gtu.f64	%p1223, %fd147, 0d7FF0000000000000;
	@%p1223 bra 	BB0_964;

	abs.f64 	%fd2523, %fd33;
	setp.gtu.f64	%p1224, %fd2523, 0d7FF0000000000000;
	@%p1224 bra 	BB0_964;

	and.b32  	%r1517, %r10, 2147483647;
	setp.ne.s32	%p1225, %r1517, 2146435072;
	@%p1225 bra 	BB0_959;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1518, %temp}, %fd33;
	}
	setp.eq.s32	%p1226, %r1518, 0;
	@%p1226 bra 	BB0_963;
	bra.uni 	BB0_959;

BB0_963:
	setp.gt.f64	%p1229, %fd147, 0d3FF0000000000000;
	selp.b32	%r1527, 2146435072, 0, %p1229;
	xor.b32  	%r1528, %r1527, 2146435072;
	setp.lt.s32	%p1230, %r10, 0;
	selp.b32	%r1529, %r1528, %r1527, %p1230;
	setp.eq.f64	%p1231, %fd146, 0dBFF0000000000000;
	selp.b32	%r1530, 1072693248, %r1529, %p1231;
	mov.u32 	%r1531, 0;
	mov.b64 	%fd4258, {%r1531, %r1530};
	bra.uni 	BB0_964;

BB0_954:
	mov.f64 	%fd4258, %fd742;

BB0_964:
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4290, [retval0+0];
	
	//{
	}// Callseq End 47
	mov.f64 	%fd753, %fd4290;
	@!%p8 bra 	BB0_966;
	bra.uni 	BB0_965;

BB0_965:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1532}, %fd4290;
	}
	xor.b32  	%r1533, %r1532, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1534, %temp}, %fd4290;
	}
	mov.b64 	%fd753, {%r1534, %r1533};

BB0_966:
	@%p257 bra 	BB0_969;
	bra.uni 	BB0_967;

BB0_969:
	selp.b32	%r1535, %r11, 0, %p295;
	or.b32  	%r1536, %r1535, 2146435072;
	setp.lt.s32	%p1240, %r14, 0;
	selp.b32	%r1537, %r1536, %r1535, %p1240;
	mov.u32 	%r1538, 0;
	mov.b64 	%fd753, {%r1538, %r1537};
	bra.uni 	BB0_970;

BB0_967:
	setp.gt.s32	%p1237, %r11, -1;
	@%p1237 bra 	BB0_970;

	cvt.rzi.f64.f64	%fd2524, %fd32;
	setp.neu.f64	%p1238, %fd2524, %fd32;
	selp.f64	%fd753, 0dFFF8000000000000, %fd753, %p1238;

BB0_970:
	add.f64 	%fd4261, %fd32, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1539}, %fd4261;
	}
	and.b32  	%r50, %r1539, 2146435072;
	setp.ne.s32	%p1241, %r50, 2146435072;
	@%p1241 bra 	BB0_971;

	setp.gtu.f64	%p1242, %fd160, 0d7FF0000000000000;
	@%p1242 bra 	BB0_981;

	abs.f64 	%fd2525, %fd32;
	setp.gtu.f64	%p1243, %fd2525, 0d7FF0000000000000;
	@%p1243 bra 	BB0_981;

	and.b32  	%r1540, %r14, 2147483647;
	setp.ne.s32	%p1244, %r1540, 2146435072;
	@%p1244 bra 	BB0_976;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1541, %temp}, %fd32;
	}
	setp.eq.s32	%p1245, %r1541, 0;
	@%p1245 bra 	BB0_980;
	bra.uni 	BB0_976;

BB0_980:
	setp.gt.f64	%p1248, %fd160, 0d3FF0000000000000;
	selp.b32	%r1550, 2146435072, 0, %p1248;
	xor.b32  	%r1551, %r1550, 2146435072;
	setp.lt.s32	%p1249, %r14, 0;
	selp.b32	%r1552, %r1551, %r1550, %p1249;
	setp.eq.f64	%p1250, %fd159, 0dBFF0000000000000;
	selp.b32	%r1553, 1072693248, %r1552, %p1250;
	mov.u32 	%r1554, 0;
	mov.b64 	%fd4261, {%r1554, %r1553};
	bra.uni 	BB0_981;

BB0_971:
	mov.f64 	%fd4261, %fd753;

BB0_981:
	selp.f64	%fd2526, 0d3FF0000000000000, %fd4261, %p314;
	selp.f64	%fd2527, 0d3FF0000000000000, %fd4258, %p277;
	mul.f64 	%fd2528, %fd31, %fd2527;
	mul.f64 	%fd758, %fd2528, %fd2526;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4287, [retval0+0];
	
	//{
	}// Callseq End 48
	mov.f64 	%fd764, %fd4287;
	@!%p9 bra 	BB0_983;
	bra.uni 	BB0_982;

BB0_982:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1555}, %fd4287;
	}
	xor.b32  	%r1556, %r1555, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1557, %temp}, %fd4287;
	}
	mov.b64 	%fd764, {%r1557, %r1556};

BB0_983:
	@%p240 bra 	BB0_986;
	bra.uni 	BB0_984;

BB0_986:
	selp.b32	%r1558, %r9, 0, %p318;
	or.b32  	%r1559, %r1558, 2146435072;
	setp.lt.s32	%p1259, %r16, 0;
	selp.b32	%r1560, %r1559, %r1558, %p1259;
	mov.u32 	%r1561, 0;
	mov.b64 	%fd764, {%r1561, %r1560};
	bra.uni 	BB0_987;

BB0_984:
	setp.gt.s32	%p1256, %r9, -1;
	@%p1256 bra 	BB0_987;

	cvt.rzi.f64.f64	%fd2529, %fd34;
	setp.neu.f64	%p1257, %fd2529, %fd34;
	selp.f64	%fd764, 0dFFF8000000000000, %fd764, %p1257;

BB0_987:
	add.f64 	%fd4264, %fd146, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1562}, %fd4264;
	}
	and.b32  	%r51, %r1562, 2146435072;
	setp.ne.s32	%p1260, %r51, 2146435072;
	@%p1260 bra 	BB0_988;

	setp.gtu.f64	%p1261, %fd147, 0d7FF0000000000000;
	@%p1261 bra 	BB0_998;

	abs.f64 	%fd2530, %fd34;
	setp.gtu.f64	%p1262, %fd2530, 0d7FF0000000000000;
	@%p1262 bra 	BB0_998;

	and.b32  	%r1563, %r16, 2147483647;
	setp.ne.s32	%p1263, %r1563, 2146435072;
	@%p1263 bra 	BB0_993;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1564, %temp}, %fd34;
	}
	setp.eq.s32	%p1264, %r1564, 0;
	@%p1264 bra 	BB0_997;
	bra.uni 	BB0_993;

BB0_997:
	setp.gt.f64	%p1267, %fd147, 0d3FF0000000000000;
	selp.b32	%r1573, 2146435072, 0, %p1267;
	xor.b32  	%r1574, %r1573, 2146435072;
	setp.lt.s32	%p1268, %r16, 0;
	selp.b32	%r1575, %r1574, %r1573, %p1268;
	setp.eq.f64	%p1269, %fd146, 0dBFF0000000000000;
	selp.b32	%r1576, 1072693248, %r1575, %p1269;
	mov.u32 	%r1577, 0;
	mov.b64 	%fd4264, {%r1577, %r1576};
	bra.uni 	BB0_998;

BB0_988:
	mov.f64 	%fd4264, %fd764;

BB0_998:
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4284, [retval0+0];
	
	//{
	}// Callseq End 49
	mov.f64 	%fd774, %fd4284;
	@!%p10 bra 	BB0_1000;
	bra.uni 	BB0_999;

BB0_999:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1578}, %fd4284;
	}
	xor.b32  	%r1579, %r1578, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1580, %temp}, %fd4284;
	}
	mov.b64 	%fd774, {%r1580, %r1579};

BB0_1000:
	@%p257 bra 	BB0_1003;
	bra.uni 	BB0_1001;

BB0_1003:
	selp.b32	%r1581, %r11, 0, %p338;
	or.b32  	%r1582, %r1581, 2146435072;
	setp.lt.s32	%p1278, %r12, 0;
	selp.b32	%r1583, %r1582, %r1581, %p1278;
	mov.u32 	%r1584, 0;
	mov.b64 	%fd774, {%r1584, %r1583};
	bra.uni 	BB0_1004;

BB0_1001:
	setp.gt.s32	%p1275, %r11, -1;
	@%p1275 bra 	BB0_1004;

	cvt.rzi.f64.f64	%fd2531, %fd31;
	setp.neu.f64	%p1276, %fd2531, %fd31;
	selp.f64	%fd774, 0dFFF8000000000000, %fd774, %p1276;

BB0_1004:
	add.f64 	%fd4267, %fd31, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1585}, %fd4267;
	}
	and.b32  	%r52, %r1585, 2146435072;
	setp.ne.s32	%p1279, %r52, 2146435072;
	@%p1279 bra 	BB0_1005;

	setp.gtu.f64	%p1280, %fd160, 0d7FF0000000000000;
	@%p1280 bra 	BB0_1015;

	abs.f64 	%fd2532, %fd31;
	setp.gtu.f64	%p1281, %fd2532, 0d7FF0000000000000;
	@%p1281 bra 	BB0_1015;

	and.b32  	%r1586, %r12, 2147483647;
	setp.ne.s32	%p1282, %r1586, 2146435072;
	@%p1282 bra 	BB0_1010;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1587, %temp}, %fd31;
	}
	setp.eq.s32	%p1283, %r1587, 0;
	@%p1283 bra 	BB0_1014;
	bra.uni 	BB0_1010;

BB0_1014:
	setp.gt.f64	%p1286, %fd160, 0d3FF0000000000000;
	selp.b32	%r1596, 2146435072, 0, %p1286;
	xor.b32  	%r1597, %r1596, 2146435072;
	setp.lt.s32	%p1287, %r12, 0;
	selp.b32	%r1598, %r1597, %r1596, %p1287;
	setp.eq.f64	%p1288, %fd159, 0dBFF0000000000000;
	selp.b32	%r1599, 1072693248, %r1598, %p1288;
	mov.u32 	%r1600, 0;
	mov.b64 	%fd4267, {%r1600, %r1599};
	bra.uni 	BB0_1015;

BB0_1005:
	mov.f64 	%fd4267, %fd774;

BB0_1015:
	selp.f64	%fd2533, 0d3FF0000000000000, %fd4267, %p274;
	selp.f64	%fd2534, 0d3FF0000000000000, %fd4264, %p337;
	mul.f64 	%fd2535, %fd33, %fd2534;
	mul.f64 	%fd2536, %fd2535, %fd2533;
	sub.f64 	%fd779, %fd758, %fd2536;
	sub.f64 	%fd780, %fd2184, %fd4253;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd780;
	}
	abs.f64 	%fd781, %fd780;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd781;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd866, [retval0+0];
	
	//{
	}// Callseq End 50
	setp.lt.s32	%p1291, %r53, 0;
	and.pred  	%p59, %p1291, %p158;
	mov.f64 	%fd4269, %fd866;
	@!%p59 bra 	BB0_1017;
	bra.uni 	BB0_1016;

BB0_1016:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1601}, %fd866;
	}
	xor.b32  	%r1602, %r1601, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1603, %temp}, %fd866;
	}
	mov.b64 	%fd4269, {%r1603, %r1602};

BB0_1017:
	setp.eq.f64	%p1293, %fd780, 0d0000000000000000;
	@%p1293 bra 	BB0_1020;
	bra.uni 	BB0_1018;

BB0_1020:
	selp.b32	%r1604, %r53, 0, %p158;
	or.b32  	%r1605, %r1604, 2146435072;
	setp.lt.s32	%p1297, %r4, 0;
	selp.b32	%r1606, %r1605, %r1604, %p1297;
	mov.u32 	%r1607, 0;
	mov.b64 	%fd4269, {%r1607, %r1606};
	bra.uni 	BB0_1021;

BB0_1018:
	setp.gt.s32	%p1294, %r53, -1;
	@%p1294 bra 	BB0_1021;

	cvt.rzi.f64.f64	%fd2538, %fd39;
	setp.neu.f64	%p1295, %fd2538, %fd39;
	selp.f64	%fd4269, 0dFFF8000000000000, %fd4269, %p1295;

BB0_1021:
	add.f64 	%fd4294, %fd780, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1608}, %fd4294;
	}
	and.b32  	%r54, %r1608, 2146435072;
	setp.ne.s32	%p1298, %r54, 2146435072;
	@%p1298 bra 	BB0_1022;

	setp.gtu.f64	%p1299, %fd781, 0d7FF0000000000000;
	mov.f64 	%fd4270, %fd4294;
	@%p1299 bra 	BB0_1032;

	abs.f64 	%fd2539, %fd39;
	setp.gtu.f64	%p1300, %fd2539, 0d7FF0000000000000;
	mov.f64 	%fd4270, %fd4294;
	@%p1300 bra 	BB0_1032;

	and.b32  	%r1609, %r4, 2147483647;
	setp.ne.s32	%p1301, %r1609, 2146435072;
	@%p1301 bra 	BB0_1027;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1610, %temp}, %fd39;
	}
	setp.eq.s32	%p1302, %r1610, 0;
	@%p1302 bra 	BB0_1031;
	bra.uni 	BB0_1027;

BB0_1031:
	setp.gt.f64	%p1305, %fd781, 0d3FF0000000000000;
	selp.b32	%r1619, 2146435072, 0, %p1305;
	xor.b32  	%r1620, %r1619, 2146435072;
	setp.lt.s32	%p1306, %r4, 0;
	selp.b32	%r1621, %r1620, %r1619, %p1306;
	setp.eq.f64	%p1307, %fd780, 0dBFF0000000000000;
	selp.b32	%r1622, 1072693248, %r1621, %p1307;
	mov.u32 	%r1623, 0;
	mov.b64 	%fd4270, {%r1623, %r1622};
	bra.uni 	BB0_1032;

BB0_1022:
	mov.f64 	%fd4270, %fd4269;

BB0_1032:
	setp.eq.f64	%p1308, %fd780, 0d3FF0000000000000;
	or.pred  	%p60, %p1308, %p196;
	add.f64 	%fd792, %fd4253, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd792;
	}
	abs.f64 	%fd793, %fd792;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd793;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd875, [retval0+0];
	
	//{
	}// Callseq End 51
	setp.lt.s32	%p1310, %r55, 0;
	and.pred  	%p61, %p1310, %p215;
	mov.f64 	%fd4272, %fd875;
	@!%p61 bra 	BB0_1034;
	bra.uni 	BB0_1033;

BB0_1033:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1624}, %fd875;
	}
	xor.b32  	%r1625, %r1624, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1626, %temp}, %fd875;
	}
	mov.b64 	%fd4272, {%r1626, %r1625};

BB0_1034:
	setp.eq.f64	%p1312, %fd792, 0d0000000000000000;
	@%p1312 bra 	BB0_1037;
	bra.uni 	BB0_1035;

BB0_1037:
	selp.b32	%r1627, %r55, 0, %p215;
	or.b32  	%r1628, %r1627, 2146435072;
	setp.lt.s32	%p1316, %r8, 0;
	selp.b32	%r1629, %r1628, %r1627, %p1316;
	mov.u32 	%r1630, 0;
	mov.b64 	%fd4272, {%r1630, %r1629};
	bra.uni 	BB0_1038;

BB0_1035:
	setp.gt.s32	%p1313, %r55, -1;
	@%p1313 bra 	BB0_1038;

	cvt.rzi.f64.f64	%fd2540, %fd37;
	setp.neu.f64	%p1314, %fd2540, %fd37;
	selp.f64	%fd4272, 0dFFF8000000000000, %fd4272, %p1314;

BB0_1038:
	add.f64 	%fd4297, %fd37, %fd792;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1631}, %fd4297;
	}
	and.b32  	%r56, %r1631, 2146435072;
	setp.ne.s32	%p1317, %r56, 2146435072;
	@%p1317 bra 	BB0_1039;

	setp.gtu.f64	%p1318, %fd793, 0d7FF0000000000000;
	mov.f64 	%fd4273, %fd4297;
	@%p1318 bra 	BB0_1049;

	abs.f64 	%fd2541, %fd37;
	setp.gtu.f64	%p1319, %fd2541, 0d7FF0000000000000;
	mov.f64 	%fd4273, %fd4297;
	@%p1319 bra 	BB0_1049;

	and.b32  	%r1632, %r8, 2147483647;
	setp.ne.s32	%p1320, %r1632, 2146435072;
	@%p1320 bra 	BB0_1044;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1633, %temp}, %fd37;
	}
	setp.eq.s32	%p1321, %r1633, 0;
	@%p1321 bra 	BB0_1048;
	bra.uni 	BB0_1044;

BB0_1048:
	setp.gt.f64	%p1324, %fd793, 0d3FF0000000000000;
	selp.b32	%r1642, 2146435072, 0, %p1324;
	xor.b32  	%r1643, %r1642, 2146435072;
	setp.lt.s32	%p1325, %r8, 0;
	selp.b32	%r1644, %r1643, %r1642, %p1325;
	setp.eq.f64	%p1326, %fd792, 0dBFF0000000000000;
	selp.b32	%r1645, 1072693248, %r1644, %p1326;
	mov.u32 	%r1646, 0;
	mov.b64 	%fd4273, {%r1646, %r1645};
	bra.uni 	BB0_1049;

BB0_1039:
	mov.f64 	%fd4273, %fd4272;

BB0_1049:
	setp.eq.f64	%p1327, %fd792, 0d3FF0000000000000;
	or.pred  	%p62, %p1327, %p232;
	selp.f64	%fd2542, 0d3FF0000000000000, %fd4273, %p62;
	selp.f64	%fd2543, 0d3FF0000000000000, %fd4270, %p60;
	mul.f64 	%fd2544, %fd99, %fd2543;
	fma.rn.f64 	%fd2545, %fd2544, %fd2542, %fd242;
	mul.f64 	%fd2547, %fd2249, %fd779;
	mul.f64 	%fd4563, %fd2547, %fd2545;
	@!%p7 bra 	BB0_1051;
	bra.uni 	BB0_1050;

BB0_1050:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1647}, %fd4275;
	}
	xor.b32  	%r1648, %r1647, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1649, %temp}, %fd4275;
	}
	mov.b64 	%fd4275, {%r1649, %r1648};

BB0_1051:
	@%p240 bra 	BB0_1054;
	bra.uni 	BB0_1052;

BB0_1054:
	selp.b32	%r1650, %r9, 0, %p278;
	or.b32  	%r1651, %r1650, 2146435072;
	setp.lt.s32	%p1333, %r10, 0;
	selp.b32	%r1652, %r1651, %r1650, %p1333;
	mov.u32 	%r1653, 0;
	mov.b64 	%fd4275, {%r1653, %r1652};
	bra.uni 	BB0_1055;

BB0_1052:
	setp.gt.s32	%p1330, %r9, -1;
	@%p1330 bra 	BB0_1055;

	cvt.rzi.f64.f64	%fd2548, %fd33;
	setp.neu.f64	%p1331, %fd2548, %fd33;
	selp.f64	%fd4275, 0dFFF8000000000000, %fd4275, %p1331;

BB0_1055:
	add.f64 	%fd4022, %fd146, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4048}, %fd4022;
	}
	and.b32  	%r4047, %r4048, 2146435072;
	setp.ne.s32	%p3218, %r4047, 2146435072;
	@%p3218 bra 	BB0_1056;

	add.f64 	%fd4276, %fd146, %fd33;
	setp.gtu.f64	%p1335, %fd147, 0d7FF0000000000000;
	@%p1335 bra 	BB0_1066;

	add.f64 	%fd4276, %fd146, %fd33;
	abs.f64 	%fd2549, %fd33;
	setp.gtu.f64	%p1336, %fd2549, 0d7FF0000000000000;
	@%p1336 bra 	BB0_1066;

	and.b32  	%r1654, %r10, 2147483647;
	setp.ne.s32	%p1337, %r1654, 2146435072;
	@%p1337 bra 	BB0_1061;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1655, %temp}, %fd33;
	}
	setp.eq.s32	%p1338, %r1655, 0;
	@%p1338 bra 	BB0_1065;
	bra.uni 	BB0_1061;

BB0_1065:
	setp.gt.f64	%p1341, %fd147, 0d3FF0000000000000;
	selp.b32	%r1664, 2146435072, 0, %p1341;
	xor.b32  	%r1665, %r1664, 2146435072;
	setp.lt.s32	%p1342, %r10, 0;
	selp.b32	%r1666, %r1665, %r1664, %p1342;
	setp.eq.f64	%p1343, %fd146, 0dBFF0000000000000;
	selp.b32	%r1667, 1072693248, %r1666, %p1343;
	mov.u32 	%r1668, 0;
	mov.b64 	%fd4276, {%r1668, %r1667};
	bra.uni 	BB0_1066;

BB0_1056:
	mov.f64 	%fd4276, %fd4275;

BB0_1066:
	selp.f64	%fd813, 0d3FF0000000000000, %fd4276, %p277;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd46;
	}
	bfe.u32 	%r1669, %r57, 20, 11;
	add.s32 	%r1670, %r1669, -1012;
	mov.b64 	 %rd440, %fd46;
	shl.b64 	%rd42, %rd440, %r1670;
	setp.eq.s64	%p1344, %rd42, -9223372036854775808;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd819, [retval0+0];
	
	//{
	}// Callseq End 52
	and.pred  	%p63, %p256, %p1344;
	@!%p63 bra 	BB0_1068;
	bra.uni 	BB0_1067;

BB0_1067:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1671}, %fd819;
	}
	xor.b32  	%r1672, %r1671, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1673, %temp}, %fd819;
	}
	mov.b64 	%fd819, {%r1673, %r1672};

BB0_1068:
	@%p257 bra 	BB0_1071;
	bra.uni 	BB0_1069;

BB0_1071:
	selp.b32	%r1674, %r11, 0, %p1344;
	or.b32  	%r1675, %r1674, 2146435072;
	setp.lt.s32	%p1350, %r57, 0;
	selp.b32	%r1676, %r1675, %r1674, %p1350;
	mov.u32 	%r1677, 0;
	mov.b64 	%fd819, {%r1677, %r1676};
	bra.uni 	BB0_1072;

BB0_1069:
	setp.gt.s32	%p1347, %r11, -1;
	@%p1347 bra 	BB0_1072;

	cvt.rzi.f64.f64	%fd2550, %fd46;
	setp.neu.f64	%p1348, %fd2550, %fd46;
	selp.f64	%fd819, 0dFFF8000000000000, %fd819, %p1348;

BB0_1072:
	add.f64 	%fd4279, %fd46, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1678}, %fd4279;
	}
	and.b32  	%r1679, %r1678, 2146435072;
	setp.ne.s32	%p1351, %r1679, 2146435072;
	@%p1351 bra 	BB0_1073;

	setp.gtu.f64	%p1352, %fd160, 0d7FF0000000000000;
	@%p1352 bra 	BB0_1083;

	abs.f64 	%fd2551, %fd46;
	setp.gtu.f64	%p1353, %fd2551, 0d7FF0000000000000;
	@%p1353 bra 	BB0_1083;

	and.b32  	%r1680, %r57, 2147483647;
	setp.ne.s32	%p1354, %r1680, 2146435072;
	@%p1354 bra 	BB0_1078;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1681, %temp}, %fd46;
	}
	setp.eq.s32	%p1355, %r1681, 0;
	@%p1355 bra 	BB0_1082;
	bra.uni 	BB0_1078;

BB0_1082:
	setp.gt.f64	%p1358, %fd160, 0d3FF0000000000000;
	selp.b32	%r1690, 2146435072, 0, %p1358;
	xor.b32  	%r1691, %r1690, 2146435072;
	setp.lt.s32	%p1359, %r57, 0;
	selp.b32	%r1692, %r1691, %r1690, %p1359;
	setp.eq.f64	%p1360, %fd159, 0dBFF0000000000000;
	selp.b32	%r1693, 1072693248, %r1692, %p1360;
	mov.u32 	%r1694, 0;
	mov.b64 	%fd4279, {%r1694, %r1693};
	bra.uni 	BB0_1083;

BB0_1073:
	mov.f64 	%fd4279, %fd819;

BB0_1083:
	setp.eq.f64	%p1361, %fd46, 0d0000000000000000;
	or.pred  	%p1363, %p273, %p1361;
	selp.f64	%fd2552, 0d3FF0000000000000, %fd4279, %p1363;
	mul.f64 	%fd2553, %fd83, %fd813;
	mul.f64 	%fd824, %fd2553, %fd2552;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd48;
	}
	bfe.u32 	%r1695, %r58, 20, 11;
	add.s32 	%r1696, %r1695, -1012;
	mov.b64 	 %rd441, %fd48;
	shl.b64 	%rd43, %rd441, %r1696;
	setp.eq.s64	%p1364, %rd43, -9223372036854775808;
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd830, [retval0+0];
	
	//{
	}// Callseq End 53
	and.pred  	%p64, %p239, %p1364;
	@!%p64 bra 	BB0_1085;
	bra.uni 	BB0_1084;

BB0_1084:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1697}, %fd830;
	}
	xor.b32  	%r1698, %r1697, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1699, %temp}, %fd830;
	}
	mov.b64 	%fd830, {%r1699, %r1698};

BB0_1085:
	@%p240 bra 	BB0_1088;
	bra.uni 	BB0_1086;

BB0_1088:
	selp.b32	%r1700, %r9, 0, %p1364;
	or.b32  	%r1701, %r1700, 2146435072;
	setp.lt.s32	%p1370, %r58, 0;
	selp.b32	%r1702, %r1701, %r1700, %p1370;
	mov.u32 	%r1703, 0;
	mov.b64 	%fd830, {%r1703, %r1702};
	bra.uni 	BB0_1089;

BB0_1086:
	setp.gt.s32	%p1367, %r9, -1;
	@%p1367 bra 	BB0_1089;

	cvt.rzi.f64.f64	%fd2554, %fd48;
	setp.neu.f64	%p1368, %fd2554, %fd48;
	selp.f64	%fd830, 0dFFF8000000000000, %fd830, %p1368;

BB0_1089:
	add.f64 	%fd4282, %fd146, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1704}, %fd4282;
	}
	and.b32  	%r1705, %r1704, 2146435072;
	setp.ne.s32	%p1371, %r1705, 2146435072;
	@%p1371 bra 	BB0_1090;

	setp.gtu.f64	%p1372, %fd147, 0d7FF0000000000000;
	@%p1372 bra 	BB0_1100;

	abs.f64 	%fd2555, %fd48;
	setp.gtu.f64	%p1373, %fd2555, 0d7FF0000000000000;
	@%p1373 bra 	BB0_1100;

	and.b32  	%r1706, %r58, 2147483647;
	setp.ne.s32	%p1374, %r1706, 2146435072;
	@%p1374 bra 	BB0_1095;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1707, %temp}, %fd48;
	}
	setp.eq.s32	%p1375, %r1707, 0;
	@%p1375 bra 	BB0_1099;
	bra.uni 	BB0_1095;

BB0_1099:
	setp.gt.f64	%p1378, %fd147, 0d3FF0000000000000;
	selp.b32	%r1716, 2146435072, 0, %p1378;
	xor.b32  	%r1717, %r1716, 2146435072;
	setp.lt.s32	%p1379, %r58, 0;
	selp.b32	%r1718, %r1717, %r1716, %p1379;
	setp.eq.f64	%p1380, %fd146, 0dBFF0000000000000;
	selp.b32	%r1719, 1072693248, %r1718, %p1380;
	mov.u32 	%r1720, 0;
	mov.b64 	%fd4282, {%r1720, %r1719};
	bra.uni 	BB0_1100;

BB0_1090:
	mov.f64 	%fd4282, %fd830;

BB0_1100:
	@!%p10 bra 	BB0_1102;
	bra.uni 	BB0_1101;

BB0_1101:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1721}, %fd4284;
	}
	xor.b32  	%r1722, %r1721, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1723, %temp}, %fd4284;
	}
	mov.b64 	%fd4284, {%r1723, %r1722};

BB0_1102:
	@%p257 bra 	BB0_1105;
	bra.uni 	BB0_1103;

BB0_1105:
	selp.b32	%r1724, %r11, 0, %p338;
	or.b32  	%r1725, %r1724, 2146435072;
	setp.lt.s32	%p1385, %r12, 0;
	selp.b32	%r1726, %r1725, %r1724, %p1385;
	mov.u32 	%r1727, 0;
	mov.b64 	%fd4284, {%r1727, %r1726};
	bra.uni 	BB0_1106;

BB0_1103:
	setp.gt.s32	%p1382, %r11, -1;
	@%p1382 bra 	BB0_1106;

	cvt.rzi.f64.f64	%fd2556, %fd31;
	setp.neu.f64	%p1383, %fd2556, %fd31;
	selp.f64	%fd4284, 0dFFF8000000000000, %fd4284, %p1383;

BB0_1106:
	add.f64 	%fd4023, %fd31, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4050}, %fd4023;
	}
	and.b32  	%r4049, %r4050, 2146435072;
	setp.ne.s32	%p3219, %r4049, 2146435072;
	@%p3219 bra 	BB0_1107;

	add.f64 	%fd4285, %fd31, %fd159;
	setp.gtu.f64	%p1387, %fd160, 0d7FF0000000000000;
	@%p1387 bra 	BB0_1117;

	add.f64 	%fd4285, %fd31, %fd159;
	abs.f64 	%fd2557, %fd31;
	setp.gtu.f64	%p1388, %fd2557, 0d7FF0000000000000;
	@%p1388 bra 	BB0_1117;

	and.b32  	%r1728, %r12, 2147483647;
	setp.ne.s32	%p1389, %r1728, 2146435072;
	@%p1389 bra 	BB0_1112;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1729, %temp}, %fd31;
	}
	setp.eq.s32	%p1390, %r1729, 0;
	@%p1390 bra 	BB0_1116;
	bra.uni 	BB0_1112;

BB0_1116:
	setp.gt.f64	%p1393, %fd160, 0d3FF0000000000000;
	selp.b32	%r1738, 2146435072, 0, %p1393;
	xor.b32  	%r1739, %r1738, 2146435072;
	setp.lt.s32	%p1394, %r12, 0;
	selp.b32	%r1740, %r1739, %r1738, %p1394;
	setp.eq.f64	%p1395, %fd159, 0dBFF0000000000000;
	selp.b32	%r1741, 1072693248, %r1740, %p1395;
	mov.u32 	%r1742, 0;
	mov.b64 	%fd4285, {%r1742, %r1741};
	bra.uni 	BB0_1117;

BB0_1107:
	mov.f64 	%fd4285, %fd4284;

BB0_1117:
	selp.f64	%fd2558, 0d3FF0000000000000, %fd4285, %p274;
	setp.eq.f64	%p1397, %fd48, 0d0000000000000000;
	or.pred  	%p1398, %p275, %p1397;
	selp.f64	%fd2559, 0d3FF0000000000000, %fd4282, %p1398;
	mul.f64 	%fd2560, %fd47, %fd2559;
	mul.f64 	%fd843, %fd2560, %fd2558;
	@!%p9 bra 	BB0_1119;
	bra.uni 	BB0_1118;

BB0_1118:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1743}, %fd4287;
	}
	xor.b32  	%r1744, %r1743, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1745, %temp}, %fd4287;
	}
	mov.b64 	%fd4287, {%r1745, %r1744};

BB0_1119:
	@%p240 bra 	BB0_1122;
	bra.uni 	BB0_1120;

BB0_1122:
	selp.b32	%r1746, %r9, 0, %p318;
	or.b32  	%r1747, %r1746, 2146435072;
	setp.lt.s32	%p1403, %r16, 0;
	selp.b32	%r1748, %r1747, %r1746, %p1403;
	mov.u32 	%r1749, 0;
	mov.b64 	%fd4287, {%r1749, %r1748};
	bra.uni 	BB0_1123;

BB0_1120:
	setp.gt.s32	%p1400, %r9, -1;
	@%p1400 bra 	BB0_1123;

	cvt.rzi.f64.f64	%fd2561, %fd34;
	setp.neu.f64	%p1401, %fd2561, %fd34;
	selp.f64	%fd4287, 0dFFF8000000000000, %fd4287, %p1401;

BB0_1123:
	add.f64 	%fd4024, %fd146, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4052}, %fd4024;
	}
	and.b32  	%r4051, %r4052, 2146435072;
	setp.ne.s32	%p3220, %r4051, 2146435072;
	@%p3220 bra 	BB0_1124;

	add.f64 	%fd4288, %fd146, %fd34;
	setp.gtu.f64	%p1405, %fd147, 0d7FF0000000000000;
	@%p1405 bra 	BB0_1134;

	add.f64 	%fd4288, %fd146, %fd34;
	abs.f64 	%fd2562, %fd34;
	setp.gtu.f64	%p1406, %fd2562, 0d7FF0000000000000;
	@%p1406 bra 	BB0_1134;

	and.b32  	%r1750, %r16, 2147483647;
	setp.ne.s32	%p1407, %r1750, 2146435072;
	@%p1407 bra 	BB0_1129;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1751, %temp}, %fd34;
	}
	setp.eq.s32	%p1408, %r1751, 0;
	@%p1408 bra 	BB0_1133;
	bra.uni 	BB0_1129;

BB0_1133:
	setp.gt.f64	%p1411, %fd147, 0d3FF0000000000000;
	selp.b32	%r1760, 2146435072, 0, %p1411;
	xor.b32  	%r1761, %r1760, 2146435072;
	setp.lt.s32	%p1412, %r16, 0;
	selp.b32	%r1762, %r1761, %r1760, %p1412;
	setp.eq.f64	%p1413, %fd146, 0dBFF0000000000000;
	selp.b32	%r1763, 1072693248, %r1762, %p1413;
	mov.u32 	%r1764, 0;
	mov.b64 	%fd4288, {%r1764, %r1763};
	bra.uni 	BB0_1134;

BB0_1124:
	mov.f64 	%fd4288, %fd4287;

BB0_1134:
	selp.f64	%fd852, 0d3FF0000000000000, %fd4288, %p337;
	@!%p8 bra 	BB0_1136;
	bra.uni 	BB0_1135;

BB0_1135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1765}, %fd4290;
	}
	xor.b32  	%r1766, %r1765, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1767, %temp}, %fd4290;
	}
	mov.b64 	%fd4290, {%r1767, %r1766};

BB0_1136:
	@%p257 bra 	BB0_1139;
	bra.uni 	BB0_1137;

BB0_1139:
	selp.b32	%r1768, %r11, 0, %p295;
	or.b32  	%r1769, %r1768, 2146435072;
	setp.lt.s32	%p1418, %r14, 0;
	selp.b32	%r1770, %r1769, %r1768, %p1418;
	mov.u32 	%r1771, 0;
	mov.b64 	%fd4290, {%r1771, %r1770};
	bra.uni 	BB0_1140;

BB0_1137:
	setp.gt.s32	%p1415, %r11, -1;
	@%p1415 bra 	BB0_1140;

	cvt.rzi.f64.f64	%fd2563, %fd32;
	setp.neu.f64	%p1416, %fd2563, %fd32;
	selp.f64	%fd4290, 0dFFF8000000000000, %fd4290, %p1416;

BB0_1140:
	add.f64 	%fd4025, %fd32, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4054}, %fd4025;
	}
	and.b32  	%r4053, %r4054, 2146435072;
	setp.ne.s32	%p3221, %r4053, 2146435072;
	@%p3221 bra 	BB0_1141;

	add.f64 	%fd4291, %fd32, %fd159;
	setp.gtu.f64	%p1420, %fd160, 0d7FF0000000000000;
	@%p1420 bra 	BB0_1151;

	add.f64 	%fd4291, %fd32, %fd159;
	abs.f64 	%fd2564, %fd32;
	setp.gtu.f64	%p1421, %fd2564, 0d7FF0000000000000;
	@%p1421 bra 	BB0_1151;

	and.b32  	%r1772, %r14, 2147483647;
	setp.ne.s32	%p1422, %r1772, 2146435072;
	@%p1422 bra 	BB0_1146;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1773, %temp}, %fd32;
	}
	setp.eq.s32	%p1423, %r1773, 0;
	@%p1423 bra 	BB0_1150;
	bra.uni 	BB0_1146;

BB0_1150:
	setp.gt.f64	%p1426, %fd160, 0d3FF0000000000000;
	selp.b32	%r1782, 2146435072, 0, %p1426;
	xor.b32  	%r1783, %r1782, 2146435072;
	setp.lt.s32	%p1427, %r14, 0;
	selp.b32	%r1784, %r1783, %r1782, %p1427;
	setp.eq.f64	%p1428, %fd159, 0dBFF0000000000000;
	selp.b32	%r1785, 1072693248, %r1784, %p1428;
	mov.u32 	%r1786, 0;
	mov.b64 	%fd4291, {%r1786, %r1785};
	bra.uni 	BB0_1151;

BB0_1141:
	mov.f64 	%fd4291, %fd4290;

BB0_1151:
	selp.f64	%fd2565, 0d3FF0000000000000, %fd4291, %p314;
	mul.f64 	%fd2566, %fd49, %fd852;
	mul.f64 	%fd861, %fd2566, %fd2565;
	@!%p59 bra 	BB0_1153;
	bra.uni 	BB0_1152;

BB0_1152:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1787}, %fd866;
	}
	xor.b32  	%r1788, %r1787, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1789, %temp}, %fd866;
	}
	mov.b64 	%fd866, {%r1789, %r1788};

BB0_1153:
	sub.f64 	%fd4026, %fd2184, %fd4253;
	setp.eq.f64	%p3222, %fd4026, 0d0000000000000000;
	@%p3222 bra 	BB0_1156;
	bra.uni 	BB0_1154;

BB0_1156:
	selp.b32	%r1790, %r53, 0, %p158;
	or.b32  	%r1791, %r1790, 2146435072;
	setp.lt.s32	%p1433, %r4, 0;
	selp.b32	%r1792, %r1791, %r1790, %p1433;
	mov.u32 	%r1793, 0;
	mov.b64 	%fd866, {%r1793, %r1792};
	bra.uni 	BB0_1157;

BB0_1154:
	setp.gt.s32	%p1430, %r53, -1;
	@%p1430 bra 	BB0_1157;

	cvt.rzi.f64.f64	%fd2567, %fd39;
	setp.neu.f64	%p1431, %fd2567, %fd39;
	selp.f64	%fd866, 0dFFF8000000000000, %fd866, %p1431;

BB0_1157:
	@%p1298 bra 	BB0_1158;

	setp.gtu.f64	%p1435, %fd781, 0d7FF0000000000000;
	@%p1435 bra 	BB0_1168;

	abs.f64 	%fd2568, %fd39;
	setp.gtu.f64	%p1436, %fd2568, 0d7FF0000000000000;
	@%p1436 bra 	BB0_1168;

	and.b32  	%r1794, %r4, 2147483647;
	setp.ne.s32	%p1437, %r1794, 2146435072;
	@%p1437 bra 	BB0_1163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1795, %temp}, %fd39;
	}
	setp.eq.s32	%p1438, %r1795, 0;
	@%p1438 bra 	BB0_1167;
	bra.uni 	BB0_1163;

BB0_1167:
	setp.gt.f64	%p1441, %fd781, 0d3FF0000000000000;
	selp.b32	%r1804, 2146435072, 0, %p1441;
	xor.b32  	%r1805, %r1804, 2146435072;
	setp.lt.s32	%p1442, %r4, 0;
	selp.b32	%r1806, %r1805, %r1804, %p1442;
	setp.eq.f64	%p1443, %fd780, 0dBFF0000000000000;
	selp.b32	%r1807, 1072693248, %r1806, %p1443;
	mov.u32 	%r1808, 0;
	mov.b64 	%fd4294, {%r1808, %r1807};
	bra.uni 	BB0_1168;

BB0_1158:
	mov.f64 	%fd4294, %fd866;

BB0_1168:
	selp.f64	%fd2569, 0d3FF0000000000000, %fd4294, %p60;
	mul.f64 	%fd870, %fd99, %fd2569;
	@!%p61 bra 	BB0_1170;
	bra.uni 	BB0_1169;

BB0_1169:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1809}, %fd875;
	}
	xor.b32  	%r1810, %r1809, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1811, %temp}, %fd875;
	}
	mov.b64 	%fd875, {%r1811, %r1810};

BB0_1170:
	add.f64 	%fd4035, %fd4253, %fd69;
	setp.eq.f64	%p3223, %fd4035, 0d0000000000000000;
	@%p3223 bra 	BB0_1173;
	bra.uni 	BB0_1171;

BB0_1173:
	selp.b32	%r1812, %r55, 0, %p215;
	or.b32  	%r1813, %r1812, 2146435072;
	setp.lt.s32	%p1448, %r8, 0;
	selp.b32	%r1814, %r1813, %r1812, %p1448;
	mov.u32 	%r1815, 0;
	mov.b64 	%fd875, {%r1815, %r1814};
	bra.uni 	BB0_1174;

BB0_1171:
	setp.gt.s32	%p1445, %r55, -1;
	@%p1445 bra 	BB0_1174;

	cvt.rzi.f64.f64	%fd2570, %fd37;
	setp.neu.f64	%p1446, %fd2570, %fd37;
	selp.f64	%fd875, 0dFFF8000000000000, %fd875, %p1446;

BB0_1174:
	@%p1317 bra 	BB0_1175;

	setp.gtu.f64	%p1450, %fd793, 0d7FF0000000000000;
	@%p1450 bra 	BB0_1185;

	abs.f64 	%fd2571, %fd37;
	setp.gtu.f64	%p1451, %fd2571, 0d7FF0000000000000;
	@%p1451 bra 	BB0_1185;

	and.b32  	%r1816, %r8, 2147483647;
	setp.ne.s32	%p1452, %r1816, 2146435072;
	@%p1452 bra 	BB0_1180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1817, %temp}, %fd37;
	}
	setp.eq.s32	%p1453, %r1817, 0;
	@%p1453 bra 	BB0_1184;
	bra.uni 	BB0_1180;

BB0_1184:
	setp.gt.f64	%p1456, %fd793, 0d3FF0000000000000;
	selp.b32	%r1826, 2146435072, 0, %p1456;
	xor.b32  	%r1827, %r1826, 2146435072;
	setp.lt.s32	%p1457, %r8, 0;
	selp.b32	%r1828, %r1827, %r1826, %p1457;
	setp.eq.f64	%p1458, %fd792, 0dBFF0000000000000;
	selp.b32	%r1829, 1072693248, %r1828, %p1458;
	mov.u32 	%r1830, 0;
	mov.b64 	%fd4297, {%r1830, %r1829};
	bra.uni 	BB0_1185;

BB0_1175:
	mov.f64 	%fd4297, %fd875;

BB0_1185:
	selp.f64	%fd2574, 0d3FF0000000000000, %fd4297, %p62;
	fma.rn.f64 	%fd2575, %fd870, %fd2574, %fd242;
	add.f64 	%fd2576, %fd824, %fd843;
	sub.f64 	%fd2577, %fd2576, %fd861;
	div.rn.f64 	%fd2579, %fd145, %fd82;
	mul.f64 	%fd2580, %fd2579, %fd2577;
	mul.f64 	%fd4565, %fd2580, %fd2575;
	bra.uni 	BB0_705;

BB0_452:
	mov.f64 	%fd4166, %fd4165;

BB0_462:
	selp.f64	%fd2345, 0d3FF0000000000000, %fd4166, %p22;
	selp.f64	%fd2346, 0d3FF0000000000000, %fd4163, %p20;
	mul.f64 	%fd2347, %fd99, %fd2346;
	fma.rn.f64 	%fd2348, %fd2347, %fd2345, %fd242;
	add.f64 	%fd2349, %fd340, %fd363;
	sub.f64 	%fd2350, %fd2349, %fd386;
	div.rn.f64 	%fd2351, %fd145, %fd82;
	mul.f64 	%fd2352, %fd2351, %fd2350;
	mul.f64 	%fd4565, %fd2352, %fd2348;
	mov.f64 	%fd4563, 0d0000000000000000;

BB0_464:
	setp.neu.f64	%p683, %fd244, 0d0000000000000000;
	@%p683 bra 	BB0_602;
	bra.uni 	BB0_465;

BB0_602:
	@!%p19 bra 	BB0_604;
	bra.uni 	BB0_603;

BB0_603:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1033}, %fd501;
	}
	xor.b32  	%r1034, %r1033, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1035, %temp}, %fd501;
	}
	mov.b64 	%fd501, {%r1035, %r1034};

BB0_604:
	@%p496 bra 	BB0_607;
	bra.uni 	BB0_605;

BB0_607:
	selp.b32	%r1036, %r25, 0, %p158;
	or.b32  	%r1037, %r1036, 2146435072;
	setp.lt.s32	%p838, %r4, 0;
	selp.b32	%r1038, %r1037, %r1036, %p838;
	mov.u32 	%r1039, 0;
	mov.b64 	%fd501, {%r1039, %r1038};
	bra.uni 	BB0_608;

BB0_465:
	abs.f64 	%fd408, %fd52;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd408;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd414, [retval0+0];
	
	//{
	}// Callseq End 24
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd52;
	}
	setp.lt.s32	%p685, %r33, 0;
	and.pred  	%p29, %p685, %p158;
	@!%p29 bra 	BB0_467;
	bra.uni 	BB0_466;

BB0_466:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r841}, %fd414;
	}
	xor.b32  	%r842, %r841, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r843, %temp}, %fd414;
	}
	mov.b64 	%fd414, {%r843, %r842};

BB0_467:
	setp.eq.f64	%p686, %fd52, 0d0000000000000000;
	@%p686 bra 	BB0_470;
	bra.uni 	BB0_468;

BB0_470:
	selp.b32	%r844, %r33, 0, %p158;
	or.b32  	%r845, %r844, 2146435072;
	setp.lt.s32	%p690, %r4, 0;
	selp.b32	%r846, %r845, %r844, %p690;
	mov.u32 	%r847, 0;
	mov.b64 	%fd414, {%r847, %r846};
	bra.uni 	BB0_471;

BB0_605:
	setp.gt.s32	%p835, %r25, -1;
	@%p835 bra 	BB0_608;

	cvt.rzi.f64.f64	%fd2405, %fd39;
	setp.neu.f64	%p836, %fd2405, %fd39;
	selp.f64	%fd501, 0dFFF8000000000000, %fd501, %p836;

BB0_608:
	@%p501 bra 	BB0_609;

	abs.f64 	%fd3981, %fd293;
	setp.gtu.f64	%p840, %fd3981, 0d7FF0000000000000;
	@%p840 bra 	BB0_619;

	abs.f64 	%fd2406, %fd39;
	setp.gtu.f64	%p841, %fd2406, 0d7FF0000000000000;
	@%p841 bra 	BB0_619;

	and.b32  	%r1040, %r4, 2147483647;
	setp.ne.s32	%p842, %r1040, 2146435072;
	@%p842 bra 	BB0_614;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1041, %temp}, %fd39;
	}
	setp.eq.s32	%p843, %r1041, 0;
	@%p843 bra 	BB0_618;
	bra.uni 	BB0_614;

BB0_618:
	abs.f64 	%fd3982, %fd293;
	setp.gt.f64	%p846, %fd3982, 0d3FF0000000000000;
	selp.b32	%r1050, 2146435072, 0, %p846;
	xor.b32  	%r1051, %r1050, 2146435072;
	setp.lt.s32	%p847, %r4, 0;
	selp.b32	%r1052, %r1051, %r1050, %p847;
	setp.eq.f64	%p848, %fd293, 0dBFF0000000000000;
	selp.b32	%r1053, 1072693248, %r1052, %p848;
	mov.u32 	%r1054, 0;
	mov.b64 	%fd4195, {%r1054, %r1053};
	bra.uni 	BB0_619;

BB0_468:
	setp.gt.s32	%p687, %r33, -1;
	@%p687 bra 	BB0_471;

	cvt.rzi.f64.f64	%fd2354, %fd39;
	setp.neu.f64	%p688, %fd2354, %fd39;
	selp.f64	%fd414, 0dFFF8000000000000, %fd414, %p688;

BB0_471:
	add.f64 	%fd4171, %fd52, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r848}, %fd4171;
	}
	and.b32  	%r849, %r848, 2146435072;
	setp.ne.s32	%p691, %r849, 2146435072;
	@%p691 bra 	BB0_472;

	setp.gtu.f64	%p692, %fd408, 0d7FF0000000000000;
	@%p692 bra 	BB0_482;

	abs.f64 	%fd2356, %fd39;
	setp.gtu.f64	%p693, %fd2356, 0d7FF0000000000000;
	@%p693 bra 	BB0_482;

	and.b32  	%r850, %r4, 2147483647;
	setp.ne.s32	%p694, %r850, 2146435072;
	@%p694 bra 	BB0_477;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r851, %temp}, %fd39;
	}
	setp.eq.s32	%p695, %r851, 0;
	@%p695 bra 	BB0_481;
	bra.uni 	BB0_477;

BB0_481:
	setp.eq.f64	%p698, %fd52, 0dBFF0000000000000;
	setp.gt.f64	%p699, %fd408, 0d3FF0000000000000;
	selp.b32	%r860, 2146435072, 0, %p699;
	xor.b32  	%r861, %r860, 2146435072;
	setp.lt.s32	%p700, %r4, 0;
	selp.b32	%r862, %r861, %r860, %p700;
	selp.b32	%r863, 1072693248, %r862, %p698;
	mov.u32 	%r864, 0;
	mov.b64 	%fd4171, {%r864, %r863};
	bra.uni 	BB0_482;

BB0_609:
	mov.f64 	%fd4195, %fd501;

BB0_619:
	setp.lt.s32	%p3199, %r27, 0;
	abs.f64 	%fd3969, %fd305;
	selp.f64	%fd505, 0d3FF0000000000000, %fd4195, %p20;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd511, [retval0+0];
	
	//{
	}// Callseq End 30
	and.pred  	%p35, %p3199, %p175;
	@!%p35 bra 	BB0_621;
	bra.uni 	BB0_620;

BB0_620:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1055}, %fd511;
	}
	xor.b32  	%r1056, %r1055, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1057, %temp}, %fd511;
	}
	mov.b64 	%fd511, {%r1057, %r1056};

BB0_621:
	@%p515 bra 	BB0_624;
	bra.uni 	BB0_622;

BB0_624:
	selp.b32	%r1058, %r27, 0, %p175;
	or.b32  	%r1059, %r1058, 2146435072;
	setp.lt.s32	%p855, %r5, 0;
	selp.b32	%r1060, %r1059, %r1058, %p855;
	mov.u32 	%r1061, 0;
	mov.b64 	%fd511, {%r1061, %r1060};
	bra.uni 	BB0_625;

BB0_472:
	mov.f64 	%fd4171, %fd414;

BB0_482:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd43;
	}
	bfe.u32 	%r865, %r35, 20, 11;
	add.s32 	%r866, %r865, -1012;
	mov.b64 	 %rd436, %fd43;
	shl.b64 	%rd38, %rd436, %r866;
	setp.eq.s64	%p701, %rd38, -9223372036854775808;
	abs.f64 	%fd420, %fd81;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd420;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd426, [retval0+0];
	
	//{
	}// Callseq End 25
	setp.lt.s32	%p702, %r34, 0;
	and.pred  	%p30, %p702, %p701;
	@!%p30 bra 	BB0_484;
	bra.uni 	BB0_483;

BB0_483:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r867}, %fd426;
	}
	xor.b32  	%r868, %r867, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r869, %temp}, %fd426;
	}
	mov.b64 	%fd426, {%r869, %r868};

BB0_484:
	setp.eq.f64	%p703, %fd81, 0d0000000000000000;
	@%p703 bra 	BB0_487;
	bra.uni 	BB0_485;

BB0_487:
	selp.b32	%r870, %r34, 0, %p701;
	or.b32  	%r871, %r870, 2146435072;
	setp.lt.s32	%p707, %r35, 0;
	selp.b32	%r872, %r871, %r870, %p707;
	mov.u32 	%r873, 0;
	mov.b64 	%fd426, {%r873, %r872};
	bra.uni 	BB0_488;

BB0_622:
	setp.gt.s32	%p852, %r27, -1;
	@%p852 bra 	BB0_625;

	cvt.rzi.f64.f64	%fd2407, %fd38;
	setp.neu.f64	%p853, %fd2407, %fd38;
	selp.f64	%fd511, 0dFFF8000000000000, %fd511, %p853;

BB0_625:
	add.f64 	%fd4198, %fd38, %fd305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1062}, %fd4198;
	}
	and.b32  	%r1063, %r1062, 2146435072;
	setp.ne.s32	%p856, %r1063, 2146435072;
	@%p856 bra 	BB0_626;

	abs.f64 	%fd3979, %fd305;
	setp.gtu.f64	%p857, %fd3979, 0d7FF0000000000000;
	@%p857 bra 	BB0_636;

	abs.f64 	%fd2408, %fd38;
	setp.gtu.f64	%p858, %fd2408, 0d7FF0000000000000;
	@%p858 bra 	BB0_636;

	and.b32  	%r1064, %r5, 2147483647;
	setp.ne.s32	%p859, %r1064, 2146435072;
	@%p859 bra 	BB0_631;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1065, %temp}, %fd38;
	}
	setp.eq.s32	%p860, %r1065, 0;
	@%p860 bra 	BB0_635;
	bra.uni 	BB0_631;

BB0_635:
	abs.f64 	%fd3980, %fd305;
	setp.gt.f64	%p863, %fd3980, 0d3FF0000000000000;
	selp.b32	%r1074, 2146435072, 0, %p863;
	xor.b32  	%r1075, %r1074, 2146435072;
	setp.lt.s32	%p864, %r5, 0;
	selp.b32	%r1076, %r1075, %r1074, %p864;
	setp.eq.f64	%p865, %fd305, 0dBFF0000000000000;
	selp.b32	%r1077, 1072693248, %r1076, %p865;
	mov.u32 	%r1078, 0;
	mov.b64 	%fd4198, {%r1078, %r1077};
	bra.uni 	BB0_636;

BB0_485:
	setp.gt.s32	%p704, %r34, -1;
	@%p704 bra 	BB0_488;

	cvt.rzi.f64.f64	%fd2359, %fd43;
	setp.neu.f64	%p705, %fd2359, %fd43;
	selp.f64	%fd426, 0dFFF8000000000000, %fd426, %p705;

BB0_488:
	add.f64 	%fd4174, %fd43, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r874}, %fd4174;
	}
	and.b32  	%r875, %r874, 2146435072;
	setp.ne.s32	%p708, %r875, 2146435072;
	@%p708 bra 	BB0_489;

	setp.gtu.f64	%p709, %fd420, 0d7FF0000000000000;
	@%p709 bra 	BB0_499;

	abs.f64 	%fd2361, %fd43;
	setp.gtu.f64	%p710, %fd2361, 0d7FF0000000000000;
	@%p710 bra 	BB0_499;

	and.b32  	%r876, %r35, 2147483647;
	setp.ne.s32	%p711, %r876, 2146435072;
	@%p711 bra 	BB0_494;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r877, %temp}, %fd43;
	}
	setp.eq.s32	%p712, %r877, 0;
	@%p712 bra 	BB0_498;
	bra.uni 	BB0_494;

BB0_498:
	setp.eq.f64	%p715, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p716, %fd420, 0d3FF0000000000000;
	selp.b32	%r886, 2146435072, 0, %p716;
	xor.b32  	%r887, %r886, 2146435072;
	setp.lt.s32	%p717, %r35, 0;
	selp.b32	%r888, %r887, %r886, %p717;
	selp.b32	%r889, 1072693248, %r888, %p715;
	mov.u32 	%r890, 0;
	mov.b64 	%fd4174, {%r890, %r889};
	bra.uni 	BB0_499;

BB0_626:
	mov.f64 	%fd4198, %fd511;

BB0_636:
	setp.lt.s32	%p3201, %r25, 0;
	setp.eq.f64	%p3200, %fd305, 0d3FF0000000000000;
	abs.f64 	%fd3970, %fd293;
	or.pred  	%p868, %p3200, %p198;
	selp.f64	%fd2409, 0d3FF0000000000000, %fd4198, %p868;
	mul.f64 	%fd2410, %fd37, %fd505;
	mul.f64 	%fd516, %fd2410, %fd2409;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3970;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd522, [retval0+0];
	
	//{
	}// Callseq End 31
	and.pred  	%p36, %p3201, %p192;
	@!%p36 bra 	BB0_638;
	bra.uni 	BB0_637;

BB0_637:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1079}, %fd522;
	}
	xor.b32  	%r1080, %r1079, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1081, %temp}, %fd522;
	}
	mov.b64 	%fd522, {%r1081, %r1080};

BB0_638:
	@%p496 bra 	BB0_641;
	bra.uni 	BB0_639;

BB0_641:
	selp.b32	%r1082, %r25, 0, %p192;
	or.b32  	%r1083, %r1082, 2146435072;
	setp.lt.s32	%p875, %r7, 0;
	selp.b32	%r1084, %r1083, %r1082, %p875;
	mov.u32 	%r1085, 0;
	mov.b64 	%fd522, {%r1085, %r1084};
	bra.uni 	BB0_642;

BB0_489:
	mov.f64 	%fd4174, %fd426;

BB0_499:
	setp.eq.f64	%p718, %fd43, 0d0000000000000000;
	setp.eq.f64	%p719, %fd81, 0d3FF0000000000000;
	or.pred  	%p720, %p719, %p718;
	selp.f64	%fd2364, 0d3FF0000000000000, %fd4174, %p720;
	setp.eq.f64	%p721, %fd52, 0d3FF0000000000000;
	or.pred  	%p723, %p721, %p196;
	selp.f64	%fd2365, 0d3FF0000000000000, %fd4171, %p723;
	mul.f64 	%fd2366, %fd80, %fd2365;
	mul.f64 	%fd432, %fd2366, %fd2364;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd44;
	}
	bfe.u32 	%r891, %r36, 20, 11;
	add.s32 	%r892, %r891, -1012;
	mov.b64 	 %rd437, %fd44;
	shl.b64 	%rd39, %rd437, %r892;
	setp.eq.s64	%p724, %rd39, -9223372036854775808;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd408;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd438, [retval0+0];
	
	//{
	}// Callseq End 26
	and.pred  	%p31, %p685, %p724;
	@!%p31 bra 	BB0_501;
	bra.uni 	BB0_500;

BB0_500:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r893}, %fd438;
	}
	xor.b32  	%r894, %r893, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r895, %temp}, %fd438;
	}
	mov.b64 	%fd438, {%r895, %r894};

BB0_501:
	@%p686 bra 	BB0_504;
	bra.uni 	BB0_502;

BB0_504:
	selp.b32	%r896, %r33, 0, %p724;
	or.b32  	%r897, %r896, 2146435072;
	setp.lt.s32	%p730, %r36, 0;
	selp.b32	%r898, %r897, %r896, %p730;
	mov.u32 	%r899, 0;
	mov.b64 	%fd438, {%r899, %r898};
	bra.uni 	BB0_505;

BB0_639:
	setp.gt.s32	%p872, %r25, -1;
	@%p872 bra 	BB0_642;

	cvt.rzi.f64.f64	%fd2411, %fd40;
	setp.neu.f64	%p873, %fd2411, %fd40;
	selp.f64	%fd522, 0dFFF8000000000000, %fd522, %p873;

BB0_642:
	add.f64 	%fd4201, %fd293, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1086}, %fd4201;
	}
	and.b32  	%r1087, %r1086, 2146435072;
	setp.ne.s32	%p876, %r1087, 2146435072;
	@%p876 bra 	BB0_643;

	abs.f64 	%fd3977, %fd293;
	setp.gtu.f64	%p877, %fd3977, 0d7FF0000000000000;
	@%p877 bra 	BB0_653;

	abs.f64 	%fd2412, %fd40;
	setp.gtu.f64	%p878, %fd2412, 0d7FF0000000000000;
	@%p878 bra 	BB0_653;

	and.b32  	%r1088, %r7, 2147483647;
	setp.ne.s32	%p879, %r1088, 2146435072;
	@%p879 bra 	BB0_648;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1089, %temp}, %fd40;
	}
	setp.eq.s32	%p880, %r1089, 0;
	@%p880 bra 	BB0_652;
	bra.uni 	BB0_648;

BB0_652:
	abs.f64 	%fd3978, %fd293;
	setp.gt.f64	%p883, %fd3978, 0d3FF0000000000000;
	selp.b32	%r1098, 2146435072, 0, %p883;
	xor.b32  	%r1099, %r1098, 2146435072;
	setp.lt.s32	%p884, %r7, 0;
	selp.b32	%r1100, %r1099, %r1098, %p884;
	setp.eq.f64	%p885, %fd293, 0dBFF0000000000000;
	selp.b32	%r1101, 1072693248, %r1100, %p885;
	mov.u32 	%r1102, 0;
	mov.b64 	%fd4201, {%r1102, %r1101};
	bra.uni 	BB0_653;

BB0_502:
	setp.gt.s32	%p727, %r33, -1;
	@%p727 bra 	BB0_505;

	cvt.rzi.f64.f64	%fd2367, %fd44;
	setp.neu.f64	%p728, %fd2367, %fd44;
	selp.f64	%fd438, 0dFFF8000000000000, %fd438, %p728;

BB0_505:
	add.f64 	%fd4177, %fd52, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r900}, %fd4177;
	}
	and.b32  	%r901, %r900, 2146435072;
	setp.ne.s32	%p731, %r901, 2146435072;
	@%p731 bra 	BB0_506;

	setp.gtu.f64	%p732, %fd408, 0d7FF0000000000000;
	@%p732 bra 	BB0_516;

	abs.f64 	%fd2369, %fd44;
	setp.gtu.f64	%p733, %fd2369, 0d7FF0000000000000;
	@%p733 bra 	BB0_516;

	and.b32  	%r902, %r36, 2147483647;
	setp.ne.s32	%p734, %r902, 2146435072;
	@%p734 bra 	BB0_511;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r903, %temp}, %fd44;
	}
	setp.eq.s32	%p735, %r903, 0;
	@%p735 bra 	BB0_515;
	bra.uni 	BB0_511;

BB0_515:
	setp.eq.f64	%p738, %fd52, 0dBFF0000000000000;
	setp.gt.f64	%p739, %fd408, 0d3FF0000000000000;
	selp.b32	%r912, 2146435072, 0, %p739;
	xor.b32  	%r913, %r912, 2146435072;
	setp.lt.s32	%p740, %r36, 0;
	selp.b32	%r914, %r913, %r912, %p740;
	selp.b32	%r915, 1072693248, %r914, %p738;
	mov.u32 	%r916, 0;
	mov.b64 	%fd4177, {%r916, %r915};
	bra.uni 	BB0_516;

BB0_643:
	mov.f64 	%fd4201, %fd522;

BB0_653:
	setp.eq.f64	%p3202, %fd293, 0d3FF0000000000000;
	or.pred  	%p888, %p3202, %p236;
	selp.f64	%fd527, 0d3FF0000000000000, %fd4201, %p888;
	@!%p21 bra 	BB0_655;
	bra.uni 	BB0_654;

BB0_654:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1103}, %fd532;
	}
	xor.b32  	%r1104, %r1103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1105, %temp}, %fd532;
	}
	mov.b64 	%fd532, {%r1105, %r1104};

BB0_655:
	@%p515 bra 	BB0_658;
	bra.uni 	BB0_656;

BB0_658:
	selp.b32	%r1106, %r27, 0, %p215;
	or.b32  	%r1107, %r1106, 2146435072;
	setp.lt.s32	%p893, %r8, 0;
	selp.b32	%r1108, %r1107, %r1106, %p893;
	mov.u32 	%r1109, 0;
	mov.b64 	%fd532, {%r1109, %r1108};
	bra.uni 	BB0_659;

BB0_506:
	mov.f64 	%fd4177, %fd438;

BB0_516:
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd420;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd449, [retval0+0];
	
	//{
	}// Callseq End 27
	and.pred  	%p32, %p702, %p215;
	@!%p32 bra 	BB0_518;
	bra.uni 	BB0_517;

BB0_517:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r917}, %fd449;
	}
	xor.b32  	%r918, %r917, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r919, %temp}, %fd449;
	}
	mov.b64 	%fd449, {%r919, %r918};

BB0_518:
	@%p703 bra 	BB0_521;
	bra.uni 	BB0_519;

BB0_521:
	selp.b32	%r920, %r34, 0, %p215;
	or.b32  	%r921, %r920, 2146435072;
	setp.lt.s32	%p747, %r8, 0;
	selp.b32	%r922, %r921, %r920, %p747;
	mov.u32 	%r923, 0;
	mov.b64 	%fd449, {%r923, %r922};
	bra.uni 	BB0_522;

BB0_656:
	setp.gt.s32	%p890, %r27, -1;
	@%p890 bra 	BB0_659;

	cvt.rzi.f64.f64	%fd2413, %fd37;
	setp.neu.f64	%p891, %fd2413, %fd37;
	selp.f64	%fd532, 0dFFF8000000000000, %fd532, %p891;

BB0_659:
	@%p520 bra 	BB0_660;

	abs.f64 	%fd3975, %fd305;
	setp.gtu.f64	%p895, %fd3975, 0d7FF0000000000000;
	@%p895 bra 	BB0_670;

	abs.f64 	%fd2414, %fd37;
	setp.gtu.f64	%p896, %fd2414, 0d7FF0000000000000;
	@%p896 bra 	BB0_670;

	and.b32  	%r1110, %r8, 2147483647;
	setp.ne.s32	%p897, %r1110, 2146435072;
	@%p897 bra 	BB0_665;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1111, %temp}, %fd37;
	}
	setp.eq.s32	%p898, %r1111, 0;
	@%p898 bra 	BB0_669;
	bra.uni 	BB0_665;

BB0_669:
	abs.f64 	%fd3976, %fd305;
	setp.gt.f64	%p901, %fd3976, 0d3FF0000000000000;
	selp.b32	%r1120, 2146435072, 0, %p901;
	xor.b32  	%r1121, %r1120, 2146435072;
	setp.lt.s32	%p902, %r8, 0;
	selp.b32	%r1122, %r1121, %r1120, %p902;
	setp.eq.f64	%p903, %fd305, 0dBFF0000000000000;
	selp.b32	%r1123, 1072693248, %r1122, %p903;
	mov.u32 	%r1124, 0;
	mov.b64 	%fd4204, {%r1124, %r1123};
	bra.uni 	BB0_670;

BB0_519:
	setp.gt.s32	%p744, %r34, -1;
	@%p744 bra 	BB0_522;

	cvt.rzi.f64.f64	%fd2371, %fd37;
	setp.neu.f64	%p745, %fd2371, %fd37;
	selp.f64	%fd449, 0dFFF8000000000000, %fd449, %p745;

BB0_522:
	add.f64 	%fd4180, %fd37, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r924}, %fd4180;
	}
	and.b32  	%r925, %r924, 2146435072;
	setp.ne.s32	%p748, %r925, 2146435072;
	@%p748 bra 	BB0_523;

	setp.gtu.f64	%p749, %fd420, 0d7FF0000000000000;
	@%p749 bra 	BB0_533;

	abs.f64 	%fd2373, %fd37;
	setp.gtu.f64	%p750, %fd2373, 0d7FF0000000000000;
	@%p750 bra 	BB0_533;

	and.b32  	%r926, %r8, 2147483647;
	setp.ne.s32	%p751, %r926, 2146435072;
	@%p751 bra 	BB0_528;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r927, %temp}, %fd37;
	}
	setp.eq.s32	%p752, %r927, 0;
	@%p752 bra 	BB0_532;
	bra.uni 	BB0_528;

BB0_532:
	setp.eq.f64	%p755, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p756, %fd420, 0d3FF0000000000000;
	selp.b32	%r936, 2146435072, 0, %p756;
	xor.b32  	%r937, %r936, 2146435072;
	setp.lt.s32	%p757, %r8, 0;
	selp.b32	%r938, %r937, %r936, %p757;
	selp.b32	%r939, 1072693248, %r938, %p755;
	mov.u32 	%r940, 0;
	mov.b64 	%fd4180, {%r940, %r939};
	bra.uni 	BB0_533;

BB0_660:
	mov.f64 	%fd4204, %fd532;

BB0_670:
	selp.f64	%fd2415, 0d3FF0000000000000, %fd4204, %p22;
	mul.f64 	%fd2416, %fd39, %fd527;
	mul.f64 	%fd2417, %fd2416, %fd2415;
	sub.f64 	%fd536, %fd516, %fd2417;
	@!%p13 bra 	BB0_672;
	bra.uni 	BB0_671;

BB0_671:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1125}, %fd4187;
	}
	xor.b32  	%r1126, %r1125, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1127, %temp}, %fd4187;
	}
	mov.b64 	%fd4187, {%r1127, %r1126};

BB0_672:
	@%p418 bra 	BB0_675;
	bra.uni 	BB0_673;

BB0_675:
	selp.b32	%r1128, %r21, 0, %p278;
	or.b32  	%r1129, %r1128, 2146435072;
	setp.lt.s32	%p908, %r10, 0;
	selp.b32	%r1130, %r1129, %r1128, %p908;
	mov.u32 	%r1131, 0;
	mov.b64 	%fd4187, {%r1131, %r1130};
	bra.uni 	BB0_676;

BB0_523:
	mov.f64 	%fd4180, %fd449;

BB0_533:
	or.pred  	%p760, %p719, %p232;
	selp.f64	%fd2376, 0d3FF0000000000000, %fd4180, %p760;
	setp.eq.f64	%p762, %fd44, 0d0000000000000000;
	or.pred  	%p763, %p721, %p762;
	selp.f64	%fd2377, 0d3FF0000000000000, %fd4177, %p763;
	mul.f64 	%fd2378, %fd53, %fd2377;
	mul.f64 	%fd455, %fd2378, %fd2376;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd408;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd461, [retval0+0];
	
	//{
	}// Callseq End 28
	and.pred  	%p33, %p685, %p192;
	@!%p33 bra 	BB0_535;
	bra.uni 	BB0_534;

BB0_534:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r941}, %fd461;
	}
	xor.b32  	%r942, %r941, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r943, %temp}, %fd461;
	}
	mov.b64 	%fd461, {%r943, %r942};

BB0_535:
	@%p686 bra 	BB0_538;
	bra.uni 	BB0_536;

BB0_538:
	selp.b32	%r944, %r33, 0, %p192;
	or.b32  	%r945, %r944, 2146435072;
	setp.lt.s32	%p770, %r7, 0;
	selp.b32	%r946, %r945, %r944, %p770;
	mov.u32 	%r947, 0;
	mov.b64 	%fd461, {%r947, %r946};
	bra.uni 	BB0_539;

BB0_673:
	setp.gt.s32	%p905, %r21, -1;
	@%p905 bra 	BB0_676;

	cvt.rzi.f64.f64	%fd2418, %fd33;
	setp.neu.f64	%p906, %fd2418, %fd33;
	selp.f64	%fd4187, 0dFFF8000000000000, %fd4187, %p906;

BB0_676:
	@%p423 bra 	BB0_677;

	abs.f64 	%fd3973, %fd248;
	setp.gtu.f64	%p910, %fd3973, 0d7FF0000000000000;
	@%p910 bra 	BB0_687;

	abs.f64 	%fd2419, %fd33;
	setp.gtu.f64	%p911, %fd2419, 0d7FF0000000000000;
	@%p911 bra 	BB0_687;

	and.b32  	%r1132, %r10, 2147483647;
	setp.ne.s32	%p912, %r1132, 2146435072;
	@%p912 bra 	BB0_682;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1133, %temp}, %fd33;
	}
	setp.eq.s32	%p913, %r1133, 0;
	@%p913 bra 	BB0_686;
	bra.uni 	BB0_682;

BB0_686:
	abs.f64 	%fd3974, %fd248;
	setp.gt.f64	%p916, %fd3974, 0d3FF0000000000000;
	selp.b32	%r1142, 2146435072, 0, %p916;
	xor.b32  	%r1143, %r1142, 2146435072;
	setp.lt.s32	%p917, %r10, 0;
	selp.b32	%r1144, %r1143, %r1142, %p917;
	setp.eq.f64	%p918, %fd248, 0dBFF0000000000000;
	selp.b32	%r1145, 1072693248, %r1144, %p918;
	mov.u32 	%r1146, 0;
	mov.b64 	%fd4189, {%r1146, %r1145};
	bra.uni 	BB0_687;

BB0_536:
	setp.gt.s32	%p767, %r33, -1;
	@%p767 bra 	BB0_539;

	cvt.rzi.f64.f64	%fd2379, %fd40;
	setp.neu.f64	%p768, %fd2379, %fd40;
	selp.f64	%fd461, 0dFFF8000000000000, %fd461, %p768;

BB0_539:
	add.f64 	%fd4183, %fd52, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r948}, %fd4183;
	}
	and.b32  	%r949, %r948, 2146435072;
	setp.ne.s32	%p771, %r949, 2146435072;
	@%p771 bra 	BB0_540;

	setp.gtu.f64	%p772, %fd408, 0d7FF0000000000000;
	@%p772 bra 	BB0_550;

	abs.f64 	%fd2381, %fd40;
	setp.gtu.f64	%p773, %fd2381, 0d7FF0000000000000;
	@%p773 bra 	BB0_550;

	and.b32  	%r950, %r7, 2147483647;
	setp.ne.s32	%p774, %r950, 2146435072;
	@%p774 bra 	BB0_545;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r951, %temp}, %fd40;
	}
	setp.eq.s32	%p775, %r951, 0;
	@%p775 bra 	BB0_549;
	bra.uni 	BB0_545;

BB0_549:
	setp.eq.f64	%p778, %fd52, 0dBFF0000000000000;
	setp.gt.f64	%p779, %fd408, 0d3FF0000000000000;
	selp.b32	%r960, 2146435072, 0, %p779;
	xor.b32  	%r961, %r960, 2146435072;
	setp.lt.s32	%p780, %r7, 0;
	selp.b32	%r962, %r961, %r960, %p780;
	selp.b32	%r963, 1072693248, %r962, %p778;
	mov.u32 	%r964, 0;
	mov.b64 	%fd4183, {%r964, %r963};
	bra.uni 	BB0_550;

BB0_677:
	mov.f64 	%fd4189, %fd4187;

BB0_687:
	selp.f64	%fd2420, 0d3FF0000000000000, %fd4189, %p14;
	mul.f64 	%fd545, %fd145, %fd2420;
	@!%p17 bra 	BB0_689;
	bra.uni 	BB0_688;

BB0_688:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1147}, %fd4190;
	}
	xor.b32  	%r1148, %r1147, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1149, %temp}, %fd4190;
	}
	mov.b64 	%fd4190, {%r1149, %r1148};

BB0_689:
	@%p437 bra 	BB0_692;
	bra.uni 	BB0_690;

BB0_692:
	selp.b32	%r1150, %r23, 0, %p338;
	or.b32  	%r1151, %r1150, 2146435072;
	setp.lt.s32	%p923, %r12, 0;
	selp.b32	%r1152, %r1151, %r1150, %p923;
	mov.u32 	%r1153, 0;
	mov.b64 	%fd4190, {%r1153, %r1152};
	bra.uni 	BB0_693;

BB0_540:
	mov.f64 	%fd4183, %fd461;

BB0_550:
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd420;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd472, [retval0+0];
	
	//{
	}// Callseq End 29
	and.pred  	%p34, %p702, %p175;
	@!%p34 bra 	BB0_552;
	bra.uni 	BB0_551;

BB0_551:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r965}, %fd472;
	}
	xor.b32  	%r966, %r965, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r967, %temp}, %fd472;
	}
	mov.b64 	%fd472, {%r967, %r966};

BB0_552:
	@%p703 bra 	BB0_555;
	bra.uni 	BB0_553;

BB0_555:
	selp.b32	%r968, %r34, 0, %p175;
	or.b32  	%r969, %r968, 2146435072;
	setp.lt.s32	%p787, %r5, 0;
	selp.b32	%r970, %r969, %r968, %p787;
	mov.u32 	%r971, 0;
	mov.b64 	%fd472, {%r971, %r970};
	bra.uni 	BB0_556;

BB0_690:
	setp.gt.s32	%p920, %r23, -1;
	@%p920 bra 	BB0_693;

	cvt.rzi.f64.f64	%fd2421, %fd31;
	setp.neu.f64	%p921, %fd2421, %fd31;
	selp.f64	%fd4190, 0dFFF8000000000000, %fd4190, %p921;

BB0_693:
	@%p479 bra 	BB0_694;

	abs.f64 	%fd3971, %fd247;
	setp.gtu.f64	%p925, %fd3971, 0d7FF0000000000000;
	@%p925 bra 	BB0_704;

	abs.f64 	%fd2422, %fd31;
	setp.gtu.f64	%p926, %fd2422, 0d7FF0000000000000;
	@%p926 bra 	BB0_704;

	and.b32  	%r1154, %r12, 2147483647;
	setp.ne.s32	%p927, %r1154, 2146435072;
	@%p927 bra 	BB0_699;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1155, %temp}, %fd31;
	}
	setp.eq.s32	%p928, %r1155, 0;
	@%p928 bra 	BB0_703;
	bra.uni 	BB0_699;

BB0_703:
	abs.f64 	%fd3972, %fd247;
	setp.gt.f64	%p931, %fd3972, 0d3FF0000000000000;
	selp.b32	%r1164, 2146435072, 0, %p931;
	xor.b32  	%r1165, %r1164, 2146435072;
	setp.lt.s32	%p932, %r12, 0;
	selp.b32	%r1166, %r1165, %r1164, %p932;
	setp.eq.f64	%p933, %fd247, 0dBFF0000000000000;
	selp.b32	%r1167, 1072693248, %r1166, %p933;
	mov.u32 	%r1168, 0;
	mov.b64 	%fd4192, {%r1168, %r1167};
	bra.uni 	BB0_704;

BB0_553:
	setp.gt.s32	%p784, %r34, -1;
	@%p784 bra 	BB0_556;

	cvt.rzi.f64.f64	%fd2383, %fd38;
	setp.neu.f64	%p785, %fd2383, %fd38;
	selp.f64	%fd472, 0dFFF8000000000000, %fd472, %p785;

BB0_556:
	add.f64 	%fd4186, %fd38, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r972}, %fd4186;
	}
	and.b32  	%r973, %r972, 2146435072;
	setp.ne.s32	%p788, %r973, 2146435072;
	@%p788 bra 	BB0_557;

	setp.gtu.f64	%p789, %fd420, 0d7FF0000000000000;
	@%p789 bra 	BB0_567;

	abs.f64 	%fd2385, %fd38;
	setp.gtu.f64	%p790, %fd2385, 0d7FF0000000000000;
	@%p790 bra 	BB0_567;

	and.b32  	%r974, %r5, 2147483647;
	setp.ne.s32	%p791, %r974, 2146435072;
	@%p791 bra 	BB0_562;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r975, %temp}, %fd38;
	}
	setp.eq.s32	%p792, %r975, 0;
	@%p792 bra 	BB0_566;
	bra.uni 	BB0_562;

BB0_566:
	setp.eq.f64	%p795, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p796, %fd420, 0d3FF0000000000000;
	selp.b32	%r984, 2146435072, 0, %p796;
	xor.b32  	%r985, %r984, 2146435072;
	setp.lt.s32	%p797, %r5, 0;
	selp.b32	%r986, %r985, %r984, %p797;
	selp.b32	%r987, 1072693248, %r986, %p795;
	mov.u32 	%r988, 0;
	mov.b64 	%fd4186, {%r988, %r987};
	bra.uni 	BB0_567;

BB0_694:
	mov.f64 	%fd4192, %fd4190;

BB0_704:
	selp.f64	%fd2425, 0d3FF0000000000000, %fd4192, %p18;
	fma.rn.f64 	%fd2426, %fd545, %fd2425, %fd171;
	mul.f64 	%fd2428, %fd2226, %fd536;
	mul.f64 	%fd2429, %fd2428, %fd2426;
	mul.f64 	%fd2430, %fd94, %fd2429;
	div.rn.f64 	%fd4564, %fd2430, %fd244;
	div.rn.f64 	%fd4566, %fd2429, %fd244;

BB0_705:
	mov.f64 	%fd4567, 0d0000000000000000;
	mov.f64 	%fd4568, %fd4567;
	bra.uni 	BB0_2663;

BB0_557:
	mov.f64 	%fd4186, %fd472;

BB0_567:
	or.pred  	%p800, %p719, %p198;
	selp.f64	%fd2388, 0d3FF0000000000000, %fd4186, %p800;
	or.pred  	%p803, %p721, %p236;
	selp.f64	%fd2389, 0d3FF0000000000000, %fd4183, %p803;
	mul.f64 	%fd2390, %fd45, %fd2389;
	mul.f64 	%fd478, %fd2390, %fd2388;
	@!%p13 bra 	BB0_569;
	bra.uni 	BB0_568;

BB0_568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r989}, %fd4187;
	}
	xor.b32  	%r990, %r989, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r991, %temp}, %fd4187;
	}
	mov.b64 	%fd4187, {%r991, %r990};

BB0_569:
	@%p418 bra 	BB0_572;
	bra.uni 	BB0_570;

BB0_572:
	selp.b32	%r992, %r21, 0, %p278;
	or.b32  	%r993, %r992, 2146435072;
	setp.lt.s32	%p808, %r10, 0;
	selp.b32	%r994, %r993, %r992, %p808;
	mov.u32 	%r995, 0;
	mov.b64 	%fd4187, {%r995, %r994};
	bra.uni 	BB0_573;

BB0_570:
	setp.gt.s32	%p805, %r21, -1;
	@%p805 bra 	BB0_573;

	cvt.rzi.f64.f64	%fd2391, %fd33;
	setp.neu.f64	%p806, %fd2391, %fd33;
	selp.f64	%fd4187, 0dFFF8000000000000, %fd4187, %p806;

BB0_573:
	@%p423 bra 	BB0_574;

	abs.f64 	%fd3967, %fd248;
	setp.gtu.f64	%p810, %fd3967, 0d7FF0000000000000;
	@%p810 bra 	BB0_584;

	abs.f64 	%fd2392, %fd33;
	setp.gtu.f64	%p811, %fd2392, 0d7FF0000000000000;
	@%p811 bra 	BB0_584;

	and.b32  	%r996, %r10, 2147483647;
	setp.ne.s32	%p812, %r996, 2146435072;
	@%p812 bra 	BB0_579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r997, %temp}, %fd33;
	}
	setp.eq.s32	%p813, %r997, 0;
	@%p813 bra 	BB0_583;
	bra.uni 	BB0_579;

BB0_583:
	abs.f64 	%fd3968, %fd248;
	setp.gt.f64	%p816, %fd3968, 0d3FF0000000000000;
	selp.b32	%r1006, 2146435072, 0, %p816;
	xor.b32  	%r1007, %r1006, 2146435072;
	setp.lt.s32	%p817, %r10, 0;
	selp.b32	%r1008, %r1007, %r1006, %p817;
	setp.eq.f64	%p818, %fd248, 0dBFF0000000000000;
	selp.b32	%r1009, 1072693248, %r1008, %p818;
	mov.u32 	%r1010, 0;
	mov.b64 	%fd4189, {%r1010, %r1009};
	bra.uni 	BB0_584;

BB0_574:
	mov.f64 	%fd4189, %fd4187;

BB0_584:
	selp.f64	%fd2393, 0d3FF0000000000000, %fd4189, %p14;
	mul.f64 	%fd487, %fd145, %fd2393;
	@!%p17 bra 	BB0_586;
	bra.uni 	BB0_585;

BB0_585:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1011}, %fd4190;
	}
	xor.b32  	%r1012, %r1011, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1013, %temp}, %fd4190;
	}
	mov.b64 	%fd4190, {%r1013, %r1012};

BB0_586:
	@%p437 bra 	BB0_589;
	bra.uni 	BB0_587;

BB0_589:
	selp.b32	%r1014, %r23, 0, %p338;
	or.b32  	%r1015, %r1014, 2146435072;
	setp.lt.s32	%p823, %r12, 0;
	selp.b32	%r1016, %r1015, %r1014, %p823;
	mov.u32 	%r1017, 0;
	mov.b64 	%fd4190, {%r1017, %r1016};
	bra.uni 	BB0_590;

BB0_587:
	setp.gt.s32	%p820, %r23, -1;
	@%p820 bra 	BB0_590;

	cvt.rzi.f64.f64	%fd2394, %fd31;
	setp.neu.f64	%p821, %fd2394, %fd31;
	selp.f64	%fd4190, 0dFFF8000000000000, %fd4190, %p821;

BB0_590:
	@%p479 bra 	BB0_591;

	abs.f64 	%fd3965, %fd247;
	setp.gtu.f64	%p825, %fd3965, 0d7FF0000000000000;
	@%p825 bra 	BB0_601;

	abs.f64 	%fd2395, %fd31;
	setp.gtu.f64	%p826, %fd2395, 0d7FF0000000000000;
	@%p826 bra 	BB0_601;

	and.b32  	%r1018, %r12, 2147483647;
	setp.ne.s32	%p827, %r1018, 2146435072;
	@%p827 bra 	BB0_596;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1019, %temp}, %fd31;
	}
	setp.eq.s32	%p828, %r1019, 0;
	@%p828 bra 	BB0_600;
	bra.uni 	BB0_596;

BB0_600:
	abs.f64 	%fd3966, %fd247;
	setp.gt.f64	%p831, %fd3966, 0d3FF0000000000000;
	selp.b32	%r1028, 2146435072, 0, %p831;
	xor.b32  	%r1029, %r1028, 2146435072;
	setp.lt.s32	%p832, %r12, 0;
	selp.b32	%r1030, %r1029, %r1028, %p832;
	setp.eq.f64	%p833, %fd247, 0dBFF0000000000000;
	selp.b32	%r1031, 1072693248, %r1030, %p833;
	mov.u32 	%r1032, 0;
	mov.b64 	%fd4192, {%r1032, %r1031};
	bra.uni 	BB0_601;

BB0_591:
	mov.f64 	%fd4192, %fd4190;

BB0_601:
	selp.f64	%fd2399, 0d3FF0000000000000, %fd4192, %p18;
	fma.rn.f64 	%fd2400, %fd487, %fd2399, %fd171;
	add.f64 	%fd2401, %fd432, %fd455;
	sub.f64 	%fd2402, %fd2401, %fd478;
	div.rn.f64 	%fd2403, %fd99, %fd79;
	mul.f64 	%fd2404, %fd2403, %fd2402;
	mul.f64 	%fd4566, %fd2404, %fd2400;
	mov.f64 	%fd4564, 0d0000000000000000;
	mov.f64 	%fd4567, %fd4564;
	mov.f64 	%fd4568, %fd4564;
	bra.uni 	BB0_2663;

BB0_1439:
	and.b32  	%r2181, %r3, 2147483647;
	setp.ne.s32	%p1752, %r2181, 2146435072;
	@%p1752 bra 	BB0_1440;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2182, %temp}, %fd97;
	}
	setp.ne.s32	%p1753, %r2182, 0;
	mov.f64 	%fd4345, %fd1064;
	@%p1753 bra 	BB0_1444;

	shr.s32 	%r2183, %r4, 31;
	and.b32  	%r2184, %r2183, -2146435072;
	add.s32 	%r2185, %r2184, 2146435072;
	or.b32  	%r2186, %r2185, -2147483648;
	selp.b32	%r2187, %r2186, %r2185, %p1;
	mov.u32 	%r2188, 0;
	mov.b64 	%fd4345, {%r2188, %r2187};
	bra.uni 	BB0_1444;

BB0_1456:
	and.b32  	%r2204, %r6, 2147483647;
	setp.ne.s32	%p1771, %r2204, 2146435072;
	@%p1771 bra 	BB0_1457;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2205, %temp}, %fd98;
	}
	setp.ne.s32	%p1772, %r2205, 0;
	mov.f64 	%fd4348, %fd1075;
	@%p1772 bra 	BB0_1461;

	shr.s32 	%r2206, %r5, 31;
	and.b32  	%r2207, %r2206, -2146435072;
	add.s32 	%r2208, %r2207, 2146435072;
	or.b32  	%r2209, %r2208, -2147483648;
	selp.b32	%r2210, %r2209, %r2208, %p2;
	mov.u32 	%r2211, 0;
	mov.b64 	%fd4348, {%r2211, %r2210};
	bra.uni 	BB0_1461;

BB0_1473:
	and.b32  	%r2227, %r3, 2147483647;
	setp.ne.s32	%p1790, %r2227, 2146435072;
	@%p1790 bra 	BB0_1474;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2228, %temp}, %fd97;
	}
	setp.ne.s32	%p1791, %r2228, 0;
	mov.f64 	%fd4351, %fd1086;
	@%p1791 bra 	BB0_1478;

	shr.s32 	%r2229, %r7, 31;
	and.b32  	%r2230, %r2229, -2146435072;
	add.s32 	%r2231, %r2230, 2146435072;
	or.b32  	%r2232, %r2231, -2147483648;
	selp.b32	%r2233, %r2232, %r2231, %p3;
	mov.u32 	%r2234, 0;
	mov.b64 	%fd4351, {%r2234, %r2233};
	bra.uni 	BB0_1478;

BB0_1490:
	and.b32  	%r2250, %r6, 2147483647;
	setp.ne.s32	%p1809, %r2250, 2146435072;
	@%p1809 bra 	BB0_1491;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2251, %temp}, %fd98;
	}
	setp.ne.s32	%p1810, %r2251, 0;
	mov.f64 	%fd4354, %fd1096;
	@%p1810 bra 	BB0_1495;

	shr.s32 	%r2252, %r8, 31;
	and.b32  	%r2253, %r2252, -2146435072;
	add.s32 	%r2254, %r2253, 2146435072;
	or.b32  	%r2255, %r2254, -2147483648;
	selp.b32	%r2256, %r2255, %r2254, %p4;
	mov.u32 	%r2257, 0;
	mov.b64 	%fd4354, {%r2257, %r2256};
	bra.uni 	BB0_1495;

BB0_1507:
	and.b32  	%r2273, %r75, 2147483647;
	setp.ne.s32	%p1828, %r2273, 2146435072;
	@%p1828 bra 	BB0_1508;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2274, %temp}, %fd1102;
	}
	setp.ne.s32	%p1829, %r2274, 0;
	mov.f64 	%fd4357, %fd4356;
	@%p1829 bra 	BB0_1512;

	shr.s32 	%r2275, %r10, 31;
	and.b32  	%r2276, %r2275, -2146435072;
	add.s32 	%r2277, %r2276, 2146435072;
	or.b32  	%r2278, %r2277, -2147483648;
	selp.b32	%r2279, %r2278, %r2277, %p87;
	mov.u32 	%r2280, 0;
	mov.b64 	%fd4357, {%r2280, %r2279};
	bra.uni 	BB0_1512;

BB0_1524:
	and.b32  	%r2296, %r77, 2147483647;
	setp.ne.s32	%p1847, %r2296, 2146435072;
	@%p1847 bra 	BB0_1525;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2297, %temp}, %fd1114;
	}
	setp.ne.s32	%p1848, %r2297, 0;
	mov.f64 	%fd4360, %fd4359;
	@%p1848 bra 	BB0_1529;

	shr.s32 	%r2298, %r12, 31;
	and.b32  	%r2299, %r2298, -2146435072;
	add.s32 	%r2300, %r2299, 2146435072;
	or.b32  	%r2301, %r2300, -2147483648;
	selp.b32	%r2302, %r2301, %r2300, %p89;
	mov.u32 	%r2303, 0;
	mov.b64 	%fd4360, {%r2303, %r2302};
	bra.uni 	BB0_1529;

BB0_1541:
	and.b32  	%r2318, %r3, 2147483647;
	setp.ne.s32	%p1864, %r2318, 2146435072;
	@%p1864 bra 	BB0_1542;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2319, %temp}, %fd97;
	}
	setp.ne.s32	%p1865, %r2319, 0;
	mov.f64 	%fd4363, %fd4362;
	@%p1865 bra 	BB0_1546;

	shr.s32 	%r2320, %r4, 31;
	and.b32  	%r2321, %r2320, -2146435072;
	add.s32 	%r2322, %r2321, 2146435072;
	or.b32  	%r2323, %r2322, -2147483648;
	selp.b32	%r2324, %r2323, %r2322, %p1;
	mov.u32 	%r2325, 0;
	mov.b64 	%fd4363, {%r2325, %r2324};
	bra.uni 	BB0_1546;

BB0_1558:
	and.b32  	%r2344, %r6, 2147483647;
	setp.ne.s32	%p1881, %r2344, 2146435072;
	@%p1881 bra 	BB0_1559;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2345, %temp}, %fd98;
	}
	setp.ne.s32	%p1882, %r2345, 0;
	mov.f64 	%fd4366, %fd1141;
	@%p1882 bra 	BB0_1563;

	shr.s32 	%r2346, %r79, 31;
	and.b32  	%r2347, %r2346, -2146435072;
	add.s32 	%r2348, %r2347, 2146435072;
	or.b32  	%r2349, %r2348, -2147483648;
	selp.b32	%r2350, %r2349, %r2348, %p91;
	mov.u32 	%r2351, 0;
	mov.b64 	%fd4366, {%r2351, %r2350};
	bra.uni 	BB0_1563;

BB0_1575:
	and.b32  	%r2370, %r3, 2147483647;
	setp.ne.s32	%p1901, %r2370, 2146435072;
	@%p1901 bra 	BB0_1576;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2371, %temp}, %fd97;
	}
	setp.ne.s32	%p1902, %r2371, 0;
	mov.f64 	%fd4369, %fd1152;
	@%p1902 bra 	BB0_1580;

	shr.s32 	%r2372, %r80, 31;
	and.b32  	%r2373, %r2372, -2146435072;
	add.s32 	%r2374, %r2373, 2146435072;
	or.b32  	%r2375, %r2374, -2147483648;
	selp.b32	%r2376, %r2375, %r2374, %p92;
	mov.u32 	%r2377, 0;
	mov.b64 	%fd4369, {%r2377, %r2376};
	bra.uni 	BB0_1580;

BB0_1592:
	and.b32  	%r2392, %r6, 2147483647;
	setp.ne.s32	%p1916, %r2392, 2146435072;
	@%p1916 bra 	BB0_1593;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2393, %temp}, %fd98;
	}
	setp.ne.s32	%p1917, %r2393, 0;
	mov.f64 	%fd4372, %fd4371;
	@%p1917 bra 	BB0_1597;

	shr.s32 	%r2394, %r8, 31;
	and.b32  	%r2395, %r2394, -2146435072;
	add.s32 	%r2396, %r2395, 2146435072;
	or.b32  	%r2397, %r2396, -2147483648;
	selp.b32	%r2398, %r2397, %r2396, %p4;
	mov.u32 	%r2399, 0;
	mov.b64 	%fd4372, {%r2399, %r2398};
	bra.uni 	BB0_1597;

BB0_1609:
	and.b32  	%r2414, %r3, 2147483647;
	setp.ne.s32	%p1934, %r2414, 2146435072;
	@%p1934 bra 	BB0_1610;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2415, %temp}, %fd97;
	}
	setp.ne.s32	%p1935, %r2415, 0;
	mov.f64 	%fd4375, %fd4374;
	@%p1935 bra 	BB0_1614;

	shr.s32 	%r2416, %r7, 31;
	and.b32  	%r2417, %r2416, -2146435072;
	add.s32 	%r2418, %r2417, 2146435072;
	or.b32  	%r2419, %r2418, -2147483648;
	selp.b32	%r2420, %r2419, %r2418, %p3;
	mov.u32 	%r2421, 0;
	mov.b64 	%fd4375, {%r2421, %r2420};
	bra.uni 	BB0_1614;

BB0_1626:
	and.b32  	%r2436, %r6, 2147483647;
	setp.ne.s32	%p1949, %r2436, 2146435072;
	@%p1949 bra 	BB0_1627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2437, %temp}, %fd98;
	}
	setp.ne.s32	%p1950, %r2437, 0;
	mov.f64 	%fd4378, %fd4377;
	@%p1950 bra 	BB0_1631;

	shr.s32 	%r2438, %r5, 31;
	and.b32  	%r2439, %r2438, -2146435072;
	add.s32 	%r2440, %r2439, 2146435072;
	or.b32  	%r2441, %r2440, -2147483648;
	selp.b32	%r2442, %r2441, %r2440, %p2;
	mov.u32 	%r2443, 0;
	mov.b64 	%fd4378, {%r2443, %r2442};
	bra.uni 	BB0_1631;

BB0_1643:
	and.b32  	%r2458, %r75, 2147483647;
	setp.ne.s32	%p1964, %r2458, 2146435072;
	@%p1964 bra 	BB0_1644;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2459, %temp}, %fd1102;
	}
	setp.ne.s32	%p1965, %r2459, 0;
	mov.f64 	%fd4381, %fd1188;
	@%p1965 bra 	BB0_1648;

	shr.s32 	%r2460, %r10, 31;
	and.b32  	%r2461, %r2460, -2146435072;
	add.s32 	%r2462, %r2461, 2146435072;
	or.b32  	%r2463, %r2462, -2147483648;
	selp.b32	%r2464, %r2463, %r2462, %p87;
	mov.u32 	%r2465, 0;
	mov.b64 	%fd4381, {%r2465, %r2464};
	bra.uni 	BB0_1648;

BB0_1660:
	and.b32  	%r2480, %r77, 2147483647;
	setp.ne.s32	%p1979, %r2480, 2146435072;
	@%p1979 bra 	BB0_1661;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2481, %temp}, %fd1114;
	}
	setp.ne.s32	%p1980, %r2481, 0;
	mov.f64 	%fd4384, %fd1197;
	@%p1980 bra 	BB0_1665;

	shr.s32 	%r2482, %r12, 31;
	and.b32  	%r2483, %r2482, -2146435072;
	add.s32 	%r2484, %r2483, 2146435072;
	or.b32  	%r2485, %r2484, -2147483648;
	selp.b32	%r2486, %r2485, %r2484, %p89;
	mov.u32 	%r2487, 0;
	mov.b64 	%fd4384, {%r2487, %r2486};
	bra.uni 	BB0_1665;

BB0_1679:
	mov.f64 	%fd4387, %fd1210;
	bra.uni 	BB0_1683;

BB0_1696:
	mov.f64 	%fd4390, %fd4389;
	bra.uni 	BB0_1700;

BB0_1713:
	mov.f64 	%fd4393, %fd4392;
	bra.uni 	BB0_1717;

BB0_1730:
	mov.f64 	%fd4396, %fd1244;
	bra.uni 	BB0_1734;

BB0_1747:
	mov.f64 	%fd4399, %fd1256;
	bra.uni 	BB0_1751;

BB0_1764:
	mov.f64 	%fd4402, %fd1267;
	bra.uni 	BB0_1768;

BB0_1781:
	mov.f64 	%fd4405, %fd4404;
	bra.uni 	BB0_1785;

BB0_1798:
	mov.f64 	%fd4408, %fd4407;
	bra.uni 	BB0_1802;

BB0_1815:
	mov.f64 	%fd4411, %fd1304;
	bra.uni 	BB0_1819;

BB0_1832:
	mov.f64 	%fd4414, %fd4413;
	bra.uni 	BB0_1836;

BB0_1849:
	mov.f64 	%fd4417, %fd4416;
	bra.uni 	BB0_1853;

BB0_1866:
	mov.f64 	%fd4420, %fd1335;
	bra.uni 	BB0_1870;

BB0_1883:
	mov.f64 	%fd4423, %fd1347;
	bra.uni 	BB0_1887;

BB0_1900:
	mov.f64 	%fd4426, %fd1359;
	bra.uni 	BB0_1904;

BB0_1917:
	mov.f64 	%fd4429, %fd1370;
	bra.uni 	BB0_1921;

BB0_1934:
	mov.f64 	%fd4432, %fd4431;
	bra.uni 	BB0_1938;

BB0_1951:
	mov.f64 	%fd4435, %fd4434;
	bra.uni 	BB0_1955;

BB0_1968:
	mov.f64 	%fd4438, %fd1400;
	bra.uni 	BB0_1972;

BB0_1985:
	mov.f64 	%fd4441, %fd1411;
	bra.uni 	BB0_1989;

BB0_2002:
	mov.f64 	%fd4444, %fd4443;
	bra.uni 	BB0_2006;

BB0_2019:
	mov.f64 	%fd4447, %fd4446;
	bra.uni 	BB0_2023;

BB0_2036:
	mov.f64 	%fd4450, %fd4449;
	bra.uni 	BB0_2040;

BB0_2053:
	mov.f64 	%fd4453, %fd4452;
	bra.uni 	BB0_2057;

BB0_2070:
	mov.f64 	%fd4456, %fd4455;
	bra.uni 	BB0_2074;

BB0_1336:
	and.b32  	%r2038, %r65, 2147483647;
	setp.ne.s32	%p1632, %r2038, 2146435072;
	@%p1632 bra 	BB0_1337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2039, %temp}, %fd980;
	}
	setp.ne.s32	%p1633, %r2039, 0;
	mov.f64 	%fd4324, %fd987;
	@%p1633 bra 	BB0_1341;

	shr.s32 	%r2040, %r10, 31;
	and.b32  	%r2041, %r2040, -2146435072;
	add.s32 	%r2042, %r2041, 2146435072;
	or.b32  	%r2043, %r2042, -2147483648;
	selp.b32	%r2044, %r2043, %r2042, %p73;
	mov.u32 	%r2045, 0;
	mov.b64 	%fd4324, {%r2045, %r2044};
	bra.uni 	BB0_1341;

BB0_1199:
	and.b32  	%r1842, %r59, 2147483647;
	setp.ne.s32	%p1472, %r1842, 2146435072;
	@%p1472 bra 	BB0_1200;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1843, %temp}, %fd41;
	}
	setp.ne.s32	%p1473, %r1843, 0;
	mov.f64 	%fd4300, %fd4299;
	@%p1473 bra 	BB0_1204;

	shr.s32 	%r1844, %r10, 31;
	and.b32  	%r1845, %r1844, -2146435072;
	add.s32 	%r1846, %r1845, 2146435072;
	or.b32  	%r1847, %r1846, -2147483648;
	selp.b32	%r1848, %r1847, %r1846, %p65;
	mov.u32 	%r1849, 0;
	mov.b64 	%fd4300, {%r1849, %r1848};
	bra.uni 	BB0_1204;

BB0_235:
	and.b32  	%r519, %r21, 2147483647;
	setp.ne.s32	%p428, %r519, 2146435072;
	@%p428 bra 	BB0_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r520, %temp}, %fd248;
	}
	setp.ne.s32	%p429, %r520, 0;
	mov.f64 	%fd4127, %fd4126;
	@%p429 bra 	BB0_240;

	shr.s32 	%r521, %r10, 31;
	and.b32  	%r522, %r521, -2146435072;
	add.s32 	%r523, %r522, 2146435072;
	or.b32  	%r524, %r523, -2147483648;
	selp.b32	%r525, %r524, %r523, %p13;
	mov.u32 	%r526, 0;
	mov.b64 	%fd4127, {%r526, %r525};
	bra.uni 	BB0_240;

BB0_1353:
	and.b32  	%r2062, %r66, 2147483647;
	setp.ne.s32	%p1649, %r2062, 2146435072;
	@%p1649 bra 	BB0_1354;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2063, %temp}, %fd979;
	}
	setp.ne.s32	%p1650, %r2063, 0;
	mov.f64 	%fd4327, %fd998;
	@%p1650 bra 	BB0_1358;

	shr.s32 	%r2064, %r14, 31;
	and.b32  	%r2065, %r2064, -2146435072;
	add.s32 	%r2066, %r2065, 2146435072;
	or.b32  	%r2067, %r2066, -2147483648;
	selp.b32	%r2068, %r2067, %r2066, %p74;
	mov.u32 	%r2069, 0;
	mov.b64 	%fd4327, {%r2069, %r2068};
	bra.uni 	BB0_1358;

BB0_1216:
	and.b32  	%r1868, %r60, 2147483647;
	setp.ne.s32	%p1489, %r1868, 2146435072;
	@%p1489 bra 	BB0_1217;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1869, %temp}, %fd68;
	}
	setp.ne.s32	%p1490, %r1869, 0;
	mov.f64 	%fd4303, %fd896;
	@%p1490 bra 	BB0_1221;

	shr.s32 	%r1870, %r61, 31;
	and.b32  	%r1871, %r1870, -2146435072;
	add.s32 	%r1872, %r1871, 2146435072;
	or.b32  	%r1873, %r1872, -2147483648;
	selp.b32	%r1874, %r1873, %r1872, %p66;
	mov.u32 	%r1875, 0;
	mov.b64 	%fd4303, {%r1875, %r1874};
	bra.uni 	BB0_1221;

BB0_252:
	and.b32  	%r543, %r23, 2147483647;
	setp.ne.s32	%p447, %r543, 2146435072;
	@%p447 bra 	BB0_253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r544, %temp}, %fd247;
	}
	setp.ne.s32	%p448, %r544, 0;
	mov.f64 	%fd4130, %fd266;
	@%p448 bra 	BB0_257;

	shr.s32 	%r545, %r14, 31;
	and.b32  	%r546, %r545, -2146435072;
	add.s32 	%r547, %r546, 2146435072;
	or.b32  	%r548, %r547, -2147483648;
	selp.b32	%r549, %r548, %r547, %p15;
	mov.u32 	%r550, 0;
	mov.b64 	%fd4130, {%r550, %r549};
	bra.uni 	BB0_257;

BB0_1370:
	and.b32  	%r2086, %r65, 2147483647;
	setp.ne.s32	%p1672, %r2086, 2146435072;
	@%p1672 bra 	BB0_1371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2087, %temp}, %fd980;
	}
	setp.ne.s32	%p1673, %r2087, 0;
	mov.f64 	%fd4330, %fd1009;
	@%p1673 bra 	BB0_1375;

	shr.s32 	%r2088, %r16, 31;
	and.b32  	%r2089, %r2088, -2146435072;
	add.s32 	%r2090, %r2089, 2146435072;
	or.b32  	%r2091, %r2090, -2147483648;
	selp.b32	%r2092, %r2091, %r2090, %p75;
	mov.u32 	%r2093, 0;
	mov.b64 	%fd4330, {%r2093, %r2092};
	bra.uni 	BB0_1375;

BB0_1233:
	and.b32  	%r1894, %r59, 2147483647;
	setp.ne.s32	%p1512, %r1894, 2146435072;
	@%p1512 bra 	BB0_1234;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1895, %temp}, %fd41;
	}
	setp.ne.s32	%p1513, %r1895, 0;
	mov.f64 	%fd4306, %fd908;
	@%p1513 bra 	BB0_1238;

	shr.s32 	%r1896, %r62, 31;
	and.b32  	%r1897, %r1896, -2146435072;
	add.s32 	%r1898, %r1897, 2146435072;
	or.b32  	%r1899, %r1898, -2147483648;
	selp.b32	%r1900, %r1899, %r1898, %p67;
	mov.u32 	%r1901, 0;
	mov.b64 	%fd4306, {%r1901, %r1900};
	bra.uni 	BB0_1238;

BB0_269:
	and.b32  	%r567, %r21, 2147483647;
	setp.ne.s32	%p467, %r567, 2146435072;
	@%p467 bra 	BB0_270;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r568, %temp}, %fd248;
	}
	setp.ne.s32	%p468, %r568, 0;
	mov.f64 	%fd4133, %fd277;
	@%p468 bra 	BB0_274;

	shr.s32 	%r569, %r16, 31;
	and.b32  	%r570, %r569, -2146435072;
	add.s32 	%r571, %r570, 2146435072;
	or.b32  	%r572, %r571, -2147483648;
	selp.b32	%r573, %r572, %r571, %p16;
	mov.u32 	%r574, 0;
	mov.b64 	%fd4133, {%r574, %r573};
	bra.uni 	BB0_274;

BB0_1387:
	and.b32  	%r2110, %r66, 2147483647;
	setp.ne.s32	%p1692, %r2110, 2146435072;
	@%p1692 bra 	BB0_1388;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2111, %temp}, %fd979;
	}
	setp.ne.s32	%p1693, %r2111, 0;
	mov.f64 	%fd4333, %fd1020;
	@%p1693 bra 	BB0_1392;

	shr.s32 	%r2112, %r12, 31;
	and.b32  	%r2113, %r2112, -2146435072;
	add.s32 	%r2114, %r2113, 2146435072;
	or.b32  	%r2115, %r2114, -2147483648;
	selp.b32	%r2116, %r2115, %r2114, %p76;
	mov.u32 	%r2117, 0;
	mov.b64 	%fd4333, {%r2117, %r2116};
	bra.uni 	BB0_1392;

BB0_1250:
	and.b32  	%r1918, %r60, 2147483647;
	setp.ne.s32	%p1529, %r1918, 2146435072;
	@%p1529 bra 	BB0_1251;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1919, %temp}, %fd68;
	}
	setp.ne.s32	%p1530, %r1919, 0;
	mov.f64 	%fd4309, %fd919;
	@%p1530 bra 	BB0_1255;

	shr.s32 	%r1920, %r12, 31;
	and.b32  	%r1921, %r1920, -2146435072;
	add.s32 	%r1922, %r1921, 2146435072;
	or.b32  	%r1923, %r1922, -2147483648;
	selp.b32	%r1924, %r1923, %r1922, %p68;
	mov.u32 	%r1925, 0;
	mov.b64 	%fd4309, {%r1925, %r1924};
	bra.uni 	BB0_1255;

BB0_286:
	and.b32  	%r590, %r23, 2147483647;
	setp.ne.s32	%p484, %r590, 2146435072;
	@%p484 bra 	BB0_287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r591, %temp}, %fd247;
	}
	setp.ne.s32	%p485, %r591, 0;
	mov.f64 	%fd4136, %fd4135;
	@%p485 bra 	BB0_291;

	shr.s32 	%r592, %r12, 31;
	and.b32  	%r593, %r592, -2146435072;
	add.s32 	%r594, %r593, 2146435072;
	or.b32  	%r595, %r594, -2147483648;
	selp.b32	%r596, %r595, %r594, %p17;
	mov.u32 	%r597, 0;
	mov.b64 	%fd4136, {%r597, %r596};
	bra.uni 	BB0_291;

BB0_1404:
	and.b32  	%r2134, %r67, 2147483647;
	setp.ne.s32	%p1712, %r2134, 2146435072;
	@%p1712 bra 	BB0_1405;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2135, %temp}, %fd1026;
	}
	setp.ne.s32	%p1713, %r2135, 0;
	mov.f64 	%fd4336, %fd1033;
	@%p1713 bra 	BB0_1409;

	shr.s32 	%r2136, %r4, 31;
	and.b32  	%r2137, %r2136, -2146435072;
	add.s32 	%r2138, %r2137, 2146435072;
	or.b32  	%r2139, %r2138, -2147483648;
	selp.b32	%r2140, %r2139, %r2138, %p77;
	mov.u32 	%r2141, 0;
	mov.b64 	%fd4336, {%r2141, %r2140};
	bra.uni 	BB0_1409;

BB0_1267:
	and.b32  	%r1942, %r59, 2147483647;
	setp.ne.s32	%p1552, %r1942, 2146435072;
	@%p1552 bra 	BB0_1268;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1943, %temp}, %fd41;
	}
	setp.ne.s32	%p1553, %r1943, 0;
	mov.f64 	%fd4312, %fd931;
	@%p1553 bra 	BB0_1272;

	shr.s32 	%r1944, %r16, 31;
	and.b32  	%r1945, %r1944, -2146435072;
	add.s32 	%r1946, %r1945, 2146435072;
	or.b32  	%r1947, %r1946, -2147483648;
	selp.b32	%r1948, %r1947, %r1946, %p69;
	mov.u32 	%r1949, 0;
	mov.b64 	%fd4312, {%r1949, %r1948};
	bra.uni 	BB0_1272;

BB0_303:
	and.b32  	%r613, %r25, 2147483647;
	setp.ne.s32	%p506, %r613, 2146435072;
	@%p506 bra 	BB0_304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r614, %temp}, %fd293;
	}
	setp.ne.s32	%p507, %r614, 0;
	mov.f64 	%fd4139, %fd4138;
	@%p507 bra 	BB0_308;

	shr.s32 	%r615, %r4, 31;
	and.b32  	%r616, %r615, -2146435072;
	add.s32 	%r617, %r616, 2146435072;
	or.b32  	%r618, %r617, -2147483648;
	selp.b32	%r619, %r618, %r617, %p19;
	mov.u32 	%r620, 0;
	mov.b64 	%fd4139, {%r620, %r619};
	bra.uni 	BB0_308;

BB0_1421:
	and.b32  	%r2158, %r68, 2147483647;
	setp.ne.s32	%p1732, %r2158, 2146435072;
	@%p1732 bra 	BB0_1422;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2159, %temp}, %fd1039;
	}
	setp.ne.s32	%p1733, %r2159, 0;
	mov.f64 	%fd4339, %fd1046;
	@%p1733 bra 	BB0_1426;

	shr.s32 	%r2160, %r8, 31;
	and.b32  	%r2161, %r2160, -2146435072;
	add.s32 	%r2162, %r2161, 2146435072;
	or.b32  	%r2163, %r2162, -2147483648;
	selp.b32	%r2164, %r2163, %r2162, %p78;
	mov.u32 	%r2165, 0;
	mov.b64 	%fd4339, {%r2165, %r2164};
	bra.uni 	BB0_1426;

BB0_1284:
	and.b32  	%r1966, %r60, 2147483647;
	setp.ne.s32	%p1569, %r1966, 2146435072;
	@%p1569 bra 	BB0_1285;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1967, %temp}, %fd68;
	}
	setp.ne.s32	%p1570, %r1967, 0;
	mov.f64 	%fd4315, %fd942;
	@%p1570 bra 	BB0_1289;

	shr.s32 	%r1968, %r14, 31;
	and.b32  	%r1969, %r1968, -2146435072;
	add.s32 	%r1970, %r1969, 2146435072;
	or.b32  	%r1971, %r1970, -2147483648;
	selp.b32	%r1972, %r1971, %r1970, %p70;
	mov.u32 	%r1973, 0;
	mov.b64 	%fd4315, {%r1973, %r1972};
	bra.uni 	BB0_1289;

BB0_320:
	and.b32  	%r636, %r27, 2147483647;
	setp.ne.s32	%p525, %r636, 2146435072;
	@%p525 bra 	BB0_321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r637, %temp}, %fd305;
	}
	setp.ne.s32	%p526, %r637, 0;
	mov.f64 	%fd4142, %fd4141;
	@%p526 bra 	BB0_325;

	shr.s32 	%r638, %r8, 31;
	and.b32  	%r639, %r638, -2146435072;
	add.s32 	%r640, %r639, 2146435072;
	or.b32  	%r641, %r640, -2147483648;
	selp.b32	%r642, %r641, %r640, %p21;
	mov.u32 	%r643, 0;
	mov.b64 	%fd4142, {%r643, %r642};
	bra.uni 	BB0_325;

BB0_1301:
	and.b32  	%r1990, %r63, 2147483647;
	setp.ne.s32	%p1592, %r1990, 2146435072;
	@%p1592 bra 	BB0_1302;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1991, %temp}, %fd950;
	}
	setp.ne.s32	%p1593, %r1991, 0;
	mov.f64 	%fd4318, %fd957;
	@%p1593 bra 	BB0_1306;

	shr.s32 	%r1992, %r4, 31;
	and.b32  	%r1993, %r1992, -2146435072;
	add.s32 	%r1994, %r1993, 2146435072;
	or.b32  	%r1995, %r1994, -2147483648;
	selp.b32	%r1996, %r1995, %r1994, %p71;
	mov.u32 	%r1997, 0;
	mov.b64 	%fd4318, {%r1997, %r1996};
	bra.uni 	BB0_1306;

BB0_1318:
	and.b32  	%r2014, %r64, 2147483647;
	setp.ne.s32	%p1612, %r2014, 2146435072;
	@%p1612 bra 	BB0_1319;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2015, %temp}, %fd963;
	}
	setp.ne.s32	%p1613, %r2015, 0;
	mov.f64 	%fd4321, %fd970;
	@%p1613 bra 	BB0_1323;

	shr.s32 	%r2016, %r8, 31;
	and.b32  	%r2017, %r2016, -2146435072;
	add.s32 	%r2018, %r2017, 2146435072;
	or.b32  	%r2019, %r2018, -2147483648;
	selp.b32	%r2020, %r2019, %r2018, %p72;
	mov.u32 	%r2021, 0;
	mov.b64 	%fd4321, {%r2021, %r2020};
	bra.uni 	BB0_1323;

BB0_959:
	and.b32  	%r1519, %r9, 2147483647;
	setp.ne.s32	%p1227, %r1519, 2146435072;
	@%p1227 bra 	BB0_960;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1520, %temp}, %fd146;
	}
	setp.ne.s32	%p1228, %r1520, 0;
	mov.f64 	%fd4258, %fd742;
	@%p1228 bra 	BB0_964;

	shr.s32 	%r1521, %r10, 31;
	and.b32  	%r1522, %r1521, -2146435072;
	add.s32 	%r1523, %r1522, 2146435072;
	or.b32  	%r1524, %r1523, -2147483648;
	selp.b32	%r1525, %r1524, %r1523, %p7;
	mov.u32 	%r1526, 0;
	mov.b64 	%fd4258, {%r1526, %r1525};
	bra.uni 	BB0_964;

BB0_976:
	and.b32  	%r1542, %r11, 2147483647;
	setp.ne.s32	%p1246, %r1542, 2146435072;
	@%p1246 bra 	BB0_977;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1543, %temp}, %fd159;
	}
	setp.ne.s32	%p1247, %r1543, 0;
	mov.f64 	%fd4261, %fd753;
	@%p1247 bra 	BB0_981;

	shr.s32 	%r1544, %r14, 31;
	and.b32  	%r1545, %r1544, -2146435072;
	add.s32 	%r1546, %r1545, 2146435072;
	or.b32  	%r1547, %r1546, -2147483648;
	selp.b32	%r1548, %r1547, %r1546, %p8;
	mov.u32 	%r1549, 0;
	mov.b64 	%fd4261, {%r1549, %r1548};
	bra.uni 	BB0_981;

BB0_993:
	and.b32  	%r1565, %r9, 2147483647;
	setp.ne.s32	%p1265, %r1565, 2146435072;
	@%p1265 bra 	BB0_994;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1566, %temp}, %fd146;
	}
	setp.ne.s32	%p1266, %r1566, 0;
	mov.f64 	%fd4264, %fd764;
	@%p1266 bra 	BB0_998;

	shr.s32 	%r1567, %r16, 31;
	and.b32  	%r1568, %r1567, -2146435072;
	add.s32 	%r1569, %r1568, 2146435072;
	or.b32  	%r1570, %r1569, -2147483648;
	selp.b32	%r1571, %r1570, %r1569, %p9;
	mov.u32 	%r1572, 0;
	mov.b64 	%fd4264, {%r1572, %r1571};
	bra.uni 	BB0_998;

BB0_1010:
	and.b32  	%r1588, %r11, 2147483647;
	setp.ne.s32	%p1284, %r1588, 2146435072;
	@%p1284 bra 	BB0_1011;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1589, %temp}, %fd159;
	}
	setp.ne.s32	%p1285, %r1589, 0;
	mov.f64 	%fd4267, %fd774;
	@%p1285 bra 	BB0_1015;

	shr.s32 	%r1590, %r12, 31;
	and.b32  	%r1591, %r1590, -2146435072;
	add.s32 	%r1592, %r1591, 2146435072;
	or.b32  	%r1593, %r1592, -2147483648;
	selp.b32	%r1594, %r1593, %r1592, %p10;
	mov.u32 	%r1595, 0;
	mov.b64 	%fd4267, {%r1595, %r1594};
	bra.uni 	BB0_1015;

BB0_1027:
	and.b32  	%r1611, %r53, 2147483647;
	setp.ne.s32	%p1303, %r1611, 2146435072;
	@%p1303 bra 	BB0_1028;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1612, %temp}, %fd780;
	}
	setp.ne.s32	%p1304, %r1612, 0;
	mov.f64 	%fd4270, %fd4269;
	@%p1304 bra 	BB0_1032;

	shr.s32 	%r1613, %r4, 31;
	and.b32  	%r1614, %r1613, -2146435072;
	add.s32 	%r1615, %r1614, 2146435072;
	or.b32  	%r1616, %r1615, -2147483648;
	selp.b32	%r1617, %r1616, %r1615, %p59;
	mov.u32 	%r1618, 0;
	mov.b64 	%fd4270, {%r1618, %r1617};
	bra.uni 	BB0_1032;

BB0_1044:
	and.b32  	%r1634, %r55, 2147483647;
	setp.ne.s32	%p1322, %r1634, 2146435072;
	@%p1322 bra 	BB0_1045;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1635, %temp}, %fd792;
	}
	setp.ne.s32	%p1323, %r1635, 0;
	mov.f64 	%fd4273, %fd4272;
	@%p1323 bra 	BB0_1049;

	shr.s32 	%r1636, %r8, 31;
	and.b32  	%r1637, %r1636, -2146435072;
	add.s32 	%r1638, %r1637, 2146435072;
	or.b32  	%r1639, %r1638, -2147483648;
	selp.b32	%r1640, %r1639, %r1638, %p61;
	mov.u32 	%r1641, 0;
	mov.b64 	%fd4273, {%r1641, %r1640};
	bra.uni 	BB0_1049;

BB0_1061:
	and.b32  	%r1656, %r9, 2147483647;
	setp.ne.s32	%p1339, %r1656, 2146435072;
	@%p1339 bra 	BB0_1062;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1657, %temp}, %fd146;
	}
	setp.ne.s32	%p1340, %r1657, 0;
	mov.f64 	%fd4276, %fd4275;
	@%p1340 bra 	BB0_1066;

	shr.s32 	%r1658, %r10, 31;
	and.b32  	%r1659, %r1658, -2146435072;
	add.s32 	%r1660, %r1659, 2146435072;
	or.b32  	%r1661, %r1660, -2147483648;
	selp.b32	%r1662, %r1661, %r1660, %p7;
	mov.u32 	%r1663, 0;
	mov.b64 	%fd4276, {%r1663, %r1662};
	bra.uni 	BB0_1066;

BB0_1078:
	and.b32  	%r1682, %r11, 2147483647;
	setp.ne.s32	%p1356, %r1682, 2146435072;
	@%p1356 bra 	BB0_1079;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1683, %temp}, %fd159;
	}
	setp.ne.s32	%p1357, %r1683, 0;
	mov.f64 	%fd4279, %fd819;
	@%p1357 bra 	BB0_1083;

	shr.s32 	%r1684, %r57, 31;
	and.b32  	%r1685, %r1684, -2146435072;
	add.s32 	%r1686, %r1685, 2146435072;
	or.b32  	%r1687, %r1686, -2147483648;
	selp.b32	%r1688, %r1687, %r1686, %p63;
	mov.u32 	%r1689, 0;
	mov.b64 	%fd4279, {%r1689, %r1688};
	bra.uni 	BB0_1083;

BB0_1095:
	and.b32  	%r1708, %r9, 2147483647;
	setp.ne.s32	%p1376, %r1708, 2146435072;
	@%p1376 bra 	BB0_1096;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1709, %temp}, %fd146;
	}
	setp.ne.s32	%p1377, %r1709, 0;
	mov.f64 	%fd4282, %fd830;
	@%p1377 bra 	BB0_1100;

	shr.s32 	%r1710, %r58, 31;
	and.b32  	%r1711, %r1710, -2146435072;
	add.s32 	%r1712, %r1711, 2146435072;
	or.b32  	%r1713, %r1712, -2147483648;
	selp.b32	%r1714, %r1713, %r1712, %p64;
	mov.u32 	%r1715, 0;
	mov.b64 	%fd4282, {%r1715, %r1714};
	bra.uni 	BB0_1100;

BB0_1112:
	and.b32  	%r1730, %r11, 2147483647;
	setp.ne.s32	%p1391, %r1730, 2146435072;
	@%p1391 bra 	BB0_1113;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1731, %temp}, %fd159;
	}
	setp.ne.s32	%p1392, %r1731, 0;
	mov.f64 	%fd4285, %fd4284;
	@%p1392 bra 	BB0_1117;

	shr.s32 	%r1732, %r12, 31;
	and.b32  	%r1733, %r1732, -2146435072;
	add.s32 	%r1734, %r1733, 2146435072;
	or.b32  	%r1735, %r1734, -2147483648;
	selp.b32	%r1736, %r1735, %r1734, %p10;
	mov.u32 	%r1737, 0;
	mov.b64 	%fd4285, {%r1737, %r1736};
	bra.uni 	BB0_1117;

BB0_1129:
	and.b32  	%r1752, %r9, 2147483647;
	setp.ne.s32	%p1409, %r1752, 2146435072;
	@%p1409 bra 	BB0_1130;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1753, %temp}, %fd146;
	}
	setp.ne.s32	%p1410, %r1753, 0;
	mov.f64 	%fd4288, %fd4287;
	@%p1410 bra 	BB0_1134;

	shr.s32 	%r1754, %r16, 31;
	and.b32  	%r1755, %r1754, -2146435072;
	add.s32 	%r1756, %r1755, 2146435072;
	or.b32  	%r1757, %r1756, -2147483648;
	selp.b32	%r1758, %r1757, %r1756, %p9;
	mov.u32 	%r1759, 0;
	mov.b64 	%fd4288, {%r1759, %r1758};
	bra.uni 	BB0_1134;

BB0_1146:
	and.b32  	%r1774, %r11, 2147483647;
	setp.ne.s32	%p1424, %r1774, 2146435072;
	@%p1424 bra 	BB0_1147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1775, %temp}, %fd159;
	}
	setp.ne.s32	%p1425, %r1775, 0;
	mov.f64 	%fd4291, %fd4290;
	@%p1425 bra 	BB0_1151;

	shr.s32 	%r1776, %r14, 31;
	and.b32  	%r1777, %r1776, -2146435072;
	add.s32 	%r1778, %r1777, 2146435072;
	or.b32  	%r1779, %r1778, -2147483648;
	selp.b32	%r1780, %r1779, %r1778, %p8;
	mov.u32 	%r1781, 0;
	mov.b64 	%fd4291, {%r1781, %r1780};
	bra.uni 	BB0_1151;

BB0_1163:
	and.b32  	%r1796, %r53, 2147483647;
	setp.ne.s32	%p1439, %r1796, 2146435072;
	@%p1439 bra 	BB0_1164;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1797, %temp}, %fd780;
	}
	setp.ne.s32	%p1440, %r1797, 0;
	mov.f64 	%fd4294, %fd866;
	@%p1440 bra 	BB0_1168;

	shr.s32 	%r1798, %r4, 31;
	and.b32  	%r1799, %r1798, -2146435072;
	add.s32 	%r1800, %r1799, 2146435072;
	or.b32  	%r1801, %r1800, -2147483648;
	selp.b32	%r1802, %r1801, %r1800, %p59;
	mov.u32 	%r1803, 0;
	mov.b64 	%fd4294, {%r1803, %r1802};
	bra.uni 	BB0_1168;

BB0_1180:
	and.b32  	%r1818, %r55, 2147483647;
	setp.ne.s32	%p1454, %r1818, 2146435072;
	@%p1454 bra 	BB0_1181;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1819, %temp}, %fd792;
	}
	setp.ne.s32	%p1455, %r1819, 0;
	mov.f64 	%fd4297, %fd875;
	@%p1455 bra 	BB0_1185;

	shr.s32 	%r1820, %r8, 31;
	and.b32  	%r1821, %r1820, -2146435072;
	add.s32 	%r1822, %r1821, 2146435072;
	or.b32  	%r1823, %r1822, -2147483648;
	selp.b32	%r1824, %r1823, %r1822, %p61;
	mov.u32 	%r1825, 0;
	mov.b64 	%fd4297, {%r1825, %r1824};
	bra.uni 	BB0_1185;

BB0_1440:
	mov.f64 	%fd4345, %fd1064;
	bra.uni 	BB0_1444;

BB0_1457:
	mov.f64 	%fd4348, %fd1075;
	bra.uni 	BB0_1461;

BB0_1474:
	mov.f64 	%fd4351, %fd1086;
	bra.uni 	BB0_1478;

BB0_1491:
	mov.f64 	%fd4354, %fd1096;
	bra.uni 	BB0_1495;

BB0_1508:
	mov.f64 	%fd4357, %fd4356;
	bra.uni 	BB0_1512;

BB0_1525:
	mov.f64 	%fd4360, %fd4359;
	bra.uni 	BB0_1529;

BB0_1542:
	mov.f64 	%fd4363, %fd4362;
	bra.uni 	BB0_1546;

BB0_1559:
	mov.f64 	%fd4366, %fd1141;
	bra.uni 	BB0_1563;

BB0_1576:
	mov.f64 	%fd4369, %fd1152;
	bra.uni 	BB0_1580;

BB0_1593:
	mov.f64 	%fd4372, %fd4371;
	bra.uni 	BB0_1597;

BB0_1610:
	mov.f64 	%fd4375, %fd4374;
	bra.uni 	BB0_1614;

BB0_1627:
	mov.f64 	%fd4378, %fd4377;
	bra.uni 	BB0_1631;

BB0_1644:
	mov.f64 	%fd4381, %fd1188;
	bra.uni 	BB0_1648;

BB0_1661:
	mov.f64 	%fd4384, %fd1197;
	bra.uni 	BB0_1665;

BB0_856:
	and.b32  	%r1376, %r43, 2147483647;
	setp.ne.s32	%p1107, %r1376, 2146435072;
	@%p1107 bra 	BB0_857;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1377, %temp}, %fd657;
	}
	setp.ne.s32	%p1108, %r1377, 0;
	mov.f64 	%fd4237, %fd665;
	@%p1108 bra 	BB0_861;

	shr.s32 	%r1378, %r4, 31;
	and.b32  	%r1379, %r1378, -2146435072;
	add.s32 	%r1380, %r1379, 2146435072;
	or.b32  	%r1381, %r1380, -2147483648;
	selp.b32	%r1382, %r1381, %r1380, %p45;
	mov.u32 	%r1383, 0;
	mov.b64 	%fd4237, {%r1383, %r1382};
	bra.uni 	BB0_861;

BB0_719:
	and.b32  	%r1180, %r37, 2147483647;
	setp.ne.s32	%p947, %r1180, 2146435072;
	@%p947 bra 	BB0_720;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1181, %temp}, %fd52;
	}
	setp.ne.s32	%p948, %r1181, 0;
	mov.f64 	%fd4213, %fd562;
	@%p948 bra 	BB0_724;

	shr.s32 	%r1182, %r4, 31;
	and.b32  	%r1183, %r1182, -2146435072;
	add.s32 	%r1184, %r1183, 2146435072;
	or.b32  	%r1185, %r1184, -2147483648;
	selp.b32	%r1186, %r1185, %r1184, %p37;
	mov.u32 	%r1187, 0;
	mov.b64 	%fd4213, {%r1187, %r1186};
	bra.uni 	BB0_724;

BB0_338:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4022}, %fd41;
	}
	and.b32  	%r660, %r4022, 2147483647;
	setp.ne.s32	%p545, %r660, 2146435072;
	@%p545 bra 	BB0_339;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r661, %temp}, %fd41;
	}
	setp.ne.s32	%p546, %r661, 0;
	mov.f64 	%fd4145, %fd4144;
	@%p546 bra 	BB0_343;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4023}, %fd41;
	}
	setp.lt.s32	%p3208, %r4023, 0;
	and.pred  	%p3207, %p3208, %p278;
	shr.s32 	%r662, %r10, 31;
	and.b32  	%r663, %r662, -2146435072;
	add.s32 	%r664, %r663, 2146435072;
	or.b32  	%r665, %r664, -2147483648;
	selp.b32	%r666, %r665, %r664, %p3207;
	mov.u32 	%r667, 0;
	mov.b64 	%fd4145, {%r667, %r666};
	bra.uni 	BB0_343;

BB0_873:
	and.b32  	%r1400, %r44, 2147483647;
	setp.ne.s32	%p1124, %r1400, 2146435072;
	@%p1124 bra 	BB0_874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1401, %temp}, %fd658;
	}
	setp.ne.s32	%p1125, %r1401, 0;
	mov.f64 	%fd4240, %fd676;
	@%p1125 bra 	BB0_878;

	shr.s32 	%r1402, %r5, 31;
	and.b32  	%r1403, %r1402, -2146435072;
	add.s32 	%r1404, %r1403, 2146435072;
	or.b32  	%r1405, %r1404, -2147483648;
	selp.b32	%r1406, %r1405, %r1404, %p46;
	mov.u32 	%r1407, 0;
	mov.b64 	%fd4240, {%r1407, %r1406};
	bra.uni 	BB0_878;

BB0_736:
	and.b32  	%r1206, %r38, 2147483647;
	setp.ne.s32	%p964, %r1206, 2146435072;
	@%p964 bra 	BB0_737;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1207, %temp}, %fd81;
	}
	setp.ne.s32	%p965, %r1207, 0;
	mov.f64 	%fd4216, %fd574;
	@%p965 bra 	BB0_741;

	shr.s32 	%r1208, %r39, 31;
	and.b32  	%r1209, %r1208, -2146435072;
	add.s32 	%r1210, %r1209, 2146435072;
	or.b32  	%r1211, %r1210, -2147483648;
	selp.b32	%r1212, %r1211, %r1210, %p38;
	mov.u32 	%r1213, 0;
	mov.b64 	%fd4216, {%r1213, %r1212};
	bra.uni 	BB0_741;

BB0_355:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4030}, %fd68;
	}
	and.b32  	%r686, %r4030, 2147483647;
	setp.ne.s32	%p562, %r686, 2146435072;
	@%p562 bra 	BB0_356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r687, %temp}, %fd68;
	}
	setp.ne.s32	%p563, %r687, 0;
	mov.f64 	%fd4148, %fd4147;
	@%p563 bra 	BB0_360;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4031}, %fd46;
	}
	shr.s32 	%r688, %r4031, 31;
	and.b32  	%r689, %r688, -2146435072;
	add.s32 	%r690, %r689, 2146435072;
	or.b32  	%r691, %r690, -2147483648;
	selp.b32	%r692, %r691, %r690, %p24;
	mov.u32 	%r693, 0;
	mov.b64 	%fd4148, {%r693, %r692};
	bra.uni 	BB0_360;

BB0_890:
	and.b32  	%r1424, %r43, 2147483647;
	setp.ne.s32	%p1147, %r1424, 2146435072;
	@%p1147 bra 	BB0_891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1425, %temp}, %fd657;
	}
	setp.ne.s32	%p1148, %r1425, 0;
	mov.f64 	%fd4243, %fd687;
	@%p1148 bra 	BB0_895;

	shr.s32 	%r1426, %r7, 31;
	and.b32  	%r1427, %r1426, -2146435072;
	add.s32 	%r1428, %r1427, 2146435072;
	or.b32  	%r1429, %r1428, -2147483648;
	selp.b32	%r1430, %r1429, %r1428, %p47;
	mov.u32 	%r1431, 0;
	mov.b64 	%fd4243, {%r1431, %r1430};
	bra.uni 	BB0_895;

BB0_753:
	and.b32  	%r1232, %r37, 2147483647;
	setp.ne.s32	%p987, %r1232, 2146435072;
	@%p987 bra 	BB0_754;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1233, %temp}, %fd52;
	}
	setp.ne.s32	%p988, %r1233, 0;
	mov.f64 	%fd4219, %fd586;
	@%p988 bra 	BB0_758;

	shr.s32 	%r1234, %r40, 31;
	and.b32  	%r1235, %r1234, -2146435072;
	add.s32 	%r1236, %r1235, 2146435072;
	or.b32  	%r1237, %r1236, -2147483648;
	selp.b32	%r1238, %r1237, %r1236, %p39;
	mov.u32 	%r1239, 0;
	mov.b64 	%fd4219, {%r1239, %r1238};
	bra.uni 	BB0_758;

BB0_372:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4020}, %fd41;
	}
	and.b32  	%r712, %r4020, 2147483647;
	setp.ne.s32	%p585, %r712, 2146435072;
	@%p585 bra 	BB0_373;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r713, %temp}, %fd41;
	}
	setp.ne.s32	%p586, %r713, 0;
	mov.f64 	%fd4151, %fd4150;
	@%p586 bra 	BB0_377;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4039}, %fd48;
	}
	shr.s32 	%r714, %r4039, 31;
	and.b32  	%r715, %r714, -2146435072;
	add.s32 	%r716, %r715, 2146435072;
	or.b32  	%r717, %r716, -2147483648;
	selp.b32	%r718, %r717, %r716, %p25;
	mov.u32 	%r719, 0;
	mov.b64 	%fd4151, {%r719, %r718};
	bra.uni 	BB0_377;

BB0_907:
	and.b32  	%r1448, %r44, 2147483647;
	setp.ne.s32	%p1167, %r1448, 2146435072;
	@%p1167 bra 	BB0_908;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1449, %temp}, %fd658;
	}
	setp.ne.s32	%p1168, %r1449, 0;
	mov.f64 	%fd4246, %fd698;
	@%p1168 bra 	BB0_912;

	shr.s32 	%r1450, %r8, 31;
	and.b32  	%r1451, %r1450, -2146435072;
	add.s32 	%r1452, %r1451, 2146435072;
	or.b32  	%r1453, %r1452, -2147483648;
	selp.b32	%r1454, %r1453, %r1452, %p48;
	mov.u32 	%r1455, 0;
	mov.b64 	%fd4246, {%r1455, %r1454};
	bra.uni 	BB0_912;

BB0_770:
	and.b32  	%r1256, %r38, 2147483647;
	setp.ne.s32	%p1004, %r1256, 2146435072;
	@%p1004 bra 	BB0_771;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1257, %temp}, %fd81;
	}
	setp.ne.s32	%p1005, %r1257, 0;
	mov.f64 	%fd4222, %fd597;
	@%p1005 bra 	BB0_775;

	shr.s32 	%r1258, %r8, 31;
	and.b32  	%r1259, %r1258, -2146435072;
	add.s32 	%r1260, %r1259, 2146435072;
	or.b32  	%r1261, %r1260, -2147483648;
	selp.b32	%r1262, %r1261, %r1260, %p40;
	mov.u32 	%r1263, 0;
	mov.b64 	%fd4222, {%r1263, %r1262};
	bra.uni 	BB0_775;

BB0_389:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4015}, %fd68;
	}
	and.b32  	%r736, %r4015, 2147483647;
	setp.ne.s32	%p602, %r736, 2146435072;
	@%p602 bra 	BB0_390;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r737, %temp}, %fd68;
	}
	setp.ne.s32	%p603, %r737, 0;
	mov.f64 	%fd4154, %fd4153;
	@%p603 bra 	BB0_394;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4016}, %fd68;
	}
	setp.lt.s32	%p3204, %r4016, 0;
	and.pred  	%p3203, %p3204, %p338;
	shr.s32 	%r738, %r12, 31;
	and.b32  	%r739, %r738, -2146435072;
	add.s32 	%r740, %r739, 2146435072;
	or.b32  	%r741, %r740, -2147483648;
	selp.b32	%r742, %r741, %r740, %p3203;
	mov.u32 	%r743, 0;
	mov.b64 	%fd4154, {%r743, %r742};
	bra.uni 	BB0_394;

BB0_924:
	and.b32  	%r1472, %r45, 2147483647;
	setp.ne.s32	%p1187, %r1472, 2146435072;
	@%p1187 bra 	BB0_925;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1473, %temp}, %fd704;
	}
	setp.ne.s32	%p1188, %r1473, 0;
	mov.f64 	%fd4249, %fd711;
	@%p1188 bra 	BB0_929;

	shr.s32 	%r1474, %r10, 31;
	and.b32  	%r1475, %r1474, -2146435072;
	add.s32 	%r1476, %r1475, 2146435072;
	or.b32  	%r1477, %r1476, -2147483648;
	selp.b32	%r1478, %r1477, %r1476, %p49;
	mov.u32 	%r1479, 0;
	mov.b64 	%fd4249, {%r1479, %r1478};
	bra.uni 	BB0_929;

BB0_787:
	and.b32  	%r1280, %r37, 2147483647;
	setp.ne.s32	%p1027, %r1280, 2146435072;
	@%p1027 bra 	BB0_788;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1281, %temp}, %fd52;
	}
	setp.ne.s32	%p1028, %r1281, 0;
	mov.f64 	%fd4225, %fd609;
	@%p1028 bra 	BB0_792;

	shr.s32 	%r1282, %r7, 31;
	and.b32  	%r1283, %r1282, -2146435072;
	add.s32 	%r1284, %r1283, 2146435072;
	or.b32  	%r1285, %r1284, -2147483648;
	selp.b32	%r1286, %r1285, %r1284, %p41;
	mov.u32 	%r1287, 0;
	mov.b64 	%fd4225, {%r1287, %r1286};
	bra.uni 	BB0_792;

BB0_406:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4013}, %fd41;
	}
	and.b32  	%r760, %r4013, 2147483647;
	setp.ne.s32	%p625, %r760, 2146435072;
	@%p625 bra 	BB0_407;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r761, %temp}, %fd41;
	}
	setp.ne.s32	%p626, %r761, 0;
	mov.f64 	%fd4157, %fd4156;
	@%p626 bra 	BB0_411;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4045}, %fd41;
	}
	setp.lt.s32	%p3215, %r4045, 0;
	and.pred  	%p3214, %p3215, %p318;
	shr.s32 	%r762, %r16, 31;
	and.b32  	%r763, %r762, -2146435072;
	add.s32 	%r764, %r763, 2146435072;
	or.b32  	%r765, %r764, -2147483648;
	selp.b32	%r766, %r765, %r764, %p3214;
	mov.u32 	%r767, 0;
	mov.b64 	%fd4157, {%r767, %r766};
	bra.uni 	BB0_411;

BB0_941:
	and.b32  	%r1496, %r46, 2147483647;
	setp.ne.s32	%p1207, %r1496, 2146435072;
	@%p1207 bra 	BB0_942;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1497, %temp}, %fd717;
	}
	setp.ne.s32	%p1208, %r1497, 0;
	mov.f64 	%fd4252, %fd724;
	@%p1208 bra 	BB0_946;

	shr.s32 	%r1498, %r12, 31;
	and.b32  	%r1499, %r1498, -2146435072;
	add.s32 	%r1500, %r1499, 2146435072;
	or.b32  	%r1501, %r1500, -2147483648;
	selp.b32	%r1502, %r1501, %r1500, %p50;
	mov.u32 	%r1503, 0;
	mov.b64 	%fd4252, {%r1503, %r1502};
	bra.uni 	BB0_946;

BB0_804:
	and.b32  	%r1304, %r38, 2147483647;
	setp.ne.s32	%p1044, %r1304, 2146435072;
	@%p1044 bra 	BB0_805;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1305, %temp}, %fd81;
	}
	setp.ne.s32	%p1045, %r1305, 0;
	mov.f64 	%fd4228, %fd620;
	@%p1045 bra 	BB0_809;

	shr.s32 	%r1306, %r5, 31;
	and.b32  	%r1307, %r1306, -2146435072;
	add.s32 	%r1308, %r1307, 2146435072;
	or.b32  	%r1309, %r1308, -2147483648;
	selp.b32	%r1310, %r1309, %r1308, %p42;
	mov.u32 	%r1311, 0;
	mov.b64 	%fd4228, {%r1311, %r1310};
	bra.uni 	BB0_809;

BB0_423:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4011}, %fd68;
	}
	and.b32  	%r784, %r4011, 2147483647;
	setp.ne.s32	%p642, %r784, 2146435072;
	@%p642 bra 	BB0_424;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r785, %temp}, %fd68;
	}
	setp.ne.s32	%p643, %r785, 0;
	mov.f64 	%fd4160, %fd4159;
	@%p643 bra 	BB0_428;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4046}, %fd68;
	}
	setp.lt.s32	%p3217, %r4046, 0;
	and.pred  	%p3216, %p3217, %p295;
	shr.s32 	%r786, %r14, 31;
	and.b32  	%r787, %r786, -2146435072;
	add.s32 	%r788, %r787, 2146435072;
	or.b32  	%r789, %r788, -2147483648;
	selp.b32	%r790, %r789, %r788, %p3216;
	mov.u32 	%r791, 0;
	mov.b64 	%fd4160, {%r791, %r790};
	bra.uni 	BB0_428;

BB0_821:
	and.b32  	%r1328, %r41, 2147483647;
	setp.ne.s32	%p1067, %r1328, 2146435072;
	@%p1067 bra 	BB0_822;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1329, %temp}, %fd628;
	}
	setp.ne.s32	%p1068, %r1329, 0;
	mov.f64 	%fd4231, %fd635;
	@%p1068 bra 	BB0_826;

	shr.s32 	%r1330, %r10, 31;
	and.b32  	%r1331, %r1330, -2146435072;
	add.s32 	%r1332, %r1331, 2146435072;
	or.b32  	%r1333, %r1332, -2147483648;
	selp.b32	%r1334, %r1333, %r1332, %p43;
	mov.u32 	%r1335, 0;
	mov.b64 	%fd4231, {%r1335, %r1334};
	bra.uni 	BB0_826;

BB0_440:
	and.b32  	%r806, %r25, 2147483647;
	setp.ne.s32	%p663, %r806, 2146435072;
	@%p663 bra 	BB0_441;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r807, %temp}, %fd293;
	}
	setp.ne.s32	%p664, %r807, 0;
	mov.f64 	%fd4163, %fd4162;
	@%p664 bra 	BB0_445;

	shr.s32 	%r808, %r4, 31;
	and.b32  	%r809, %r808, -2146435072;
	add.s32 	%r810, %r809, 2146435072;
	or.b32  	%r811, %r810, -2147483648;
	selp.b32	%r812, %r811, %r810, %p19;
	mov.u32 	%r813, 0;
	mov.b64 	%fd4163, {%r813, %r812};
	bra.uni 	BB0_445;

BB0_838:
	and.b32  	%r1352, %r42, 2147483647;
	setp.ne.s32	%p1087, %r1352, 2146435072;
	@%p1087 bra 	BB0_839;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1353, %temp}, %fd641;
	}
	setp.ne.s32	%p1088, %r1353, 0;
	mov.f64 	%fd4234, %fd648;
	@%p1088 bra 	BB0_843;

	shr.s32 	%r1354, %r12, 31;
	and.b32  	%r1355, %r1354, -2146435072;
	add.s32 	%r1356, %r1355, 2146435072;
	or.b32  	%r1357, %r1356, -2147483648;
	selp.b32	%r1358, %r1357, %r1356, %p44;
	mov.u32 	%r1359, 0;
	mov.b64 	%fd4234, {%r1359, %r1358};
	bra.uni 	BB0_843;

BB0_457:
	and.b32  	%r828, %r27, 2147483647;
	setp.ne.s32	%p678, %r828, 2146435072;
	@%p678 bra 	BB0_458;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r829, %temp}, %fd305;
	}
	setp.ne.s32	%p679, %r829, 0;
	mov.f64 	%fd4166, %fd4165;
	@%p679 bra 	BB0_462;

	shr.s32 	%r830, %r8, 31;
	and.b32  	%r831, %r830, -2146435072;
	add.s32 	%r832, %r831, 2146435072;
	or.b32  	%r833, %r832, -2147483648;
	selp.b32	%r834, %r833, %r832, %p21;
	mov.u32 	%r835, 0;
	mov.b64 	%fd4166, {%r835, %r834};
	bra.uni 	BB0_462;

BB0_614:
	and.b32  	%r1042, %r25, 2147483647;
	setp.ne.s32	%p844, %r1042, 2146435072;
	@%p844 bra 	BB0_615;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1043, %temp}, %fd293;
	}
	setp.ne.s32	%p845, %r1043, 0;
	mov.f64 	%fd4195, %fd501;
	@%p845 bra 	BB0_619;

	shr.s32 	%r1044, %r4, 31;
	and.b32  	%r1045, %r1044, -2146435072;
	add.s32 	%r1046, %r1045, 2146435072;
	or.b32  	%r1047, %r1046, -2147483648;
	selp.b32	%r1048, %r1047, %r1046, %p19;
	mov.u32 	%r1049, 0;
	mov.b64 	%fd4195, {%r1049, %r1048};
	bra.uni 	BB0_619;

BB0_477:
	and.b32  	%r852, %r33, 2147483647;
	setp.ne.s32	%p696, %r852, 2146435072;
	@%p696 bra 	BB0_478;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r853, %temp}, %fd52;
	}
	setp.ne.s32	%p697, %r853, 0;
	mov.f64 	%fd4171, %fd414;
	@%p697 bra 	BB0_482;

	shr.s32 	%r854, %r4, 31;
	and.b32  	%r855, %r854, -2146435072;
	add.s32 	%r856, %r855, 2146435072;
	or.b32  	%r857, %r856, -2147483648;
	selp.b32	%r858, %r857, %r856, %p29;
	mov.u32 	%r859, 0;
	mov.b64 	%fd4171, {%r859, %r858};
	bra.uni 	BB0_482;

BB0_631:
	and.b32  	%r1066, %r27, 2147483647;
	setp.ne.s32	%p861, %r1066, 2146435072;
	@%p861 bra 	BB0_632;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1067, %temp}, %fd305;
	}
	setp.ne.s32	%p862, %r1067, 0;
	mov.f64 	%fd4198, %fd511;
	@%p862 bra 	BB0_636;

	shr.s32 	%r1068, %r5, 31;
	and.b32  	%r1069, %r1068, -2146435072;
	add.s32 	%r1070, %r1069, 2146435072;
	or.b32  	%r1071, %r1070, -2147483648;
	selp.b32	%r1072, %r1071, %r1070, %p35;
	mov.u32 	%r1073, 0;
	mov.b64 	%fd4198, {%r1073, %r1072};
	bra.uni 	BB0_636;

BB0_494:
	and.b32  	%r878, %r34, 2147483647;
	setp.ne.s32	%p713, %r878, 2146435072;
	@%p713 bra 	BB0_495;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r879, %temp}, %fd81;
	}
	setp.ne.s32	%p714, %r879, 0;
	mov.f64 	%fd4174, %fd426;
	@%p714 bra 	BB0_499;

	shr.s32 	%r880, %r35, 31;
	and.b32  	%r881, %r880, -2146435072;
	add.s32 	%r882, %r881, 2146435072;
	or.b32  	%r883, %r882, -2147483648;
	selp.b32	%r884, %r883, %r882, %p30;
	mov.u32 	%r885, 0;
	mov.b64 	%fd4174, {%r885, %r884};
	bra.uni 	BB0_499;

BB0_648:
	and.b32  	%r1090, %r25, 2147483647;
	setp.ne.s32	%p881, %r1090, 2146435072;
	@%p881 bra 	BB0_649;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1091, %temp}, %fd293;
	}
	setp.ne.s32	%p882, %r1091, 0;
	mov.f64 	%fd4201, %fd522;
	@%p882 bra 	BB0_653;

	shr.s32 	%r1092, %r7, 31;
	and.b32  	%r1093, %r1092, -2146435072;
	add.s32 	%r1094, %r1093, 2146435072;
	or.b32  	%r1095, %r1094, -2147483648;
	selp.b32	%r1096, %r1095, %r1094, %p36;
	mov.u32 	%r1097, 0;
	mov.b64 	%fd4201, {%r1097, %r1096};
	bra.uni 	BB0_653;

BB0_511:
	and.b32  	%r904, %r33, 2147483647;
	setp.ne.s32	%p736, %r904, 2146435072;
	@%p736 bra 	BB0_512;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r905, %temp}, %fd52;
	}
	setp.ne.s32	%p737, %r905, 0;
	mov.f64 	%fd4177, %fd438;
	@%p737 bra 	BB0_516;

	shr.s32 	%r906, %r36, 31;
	and.b32  	%r907, %r906, -2146435072;
	add.s32 	%r908, %r907, 2146435072;
	or.b32  	%r909, %r908, -2147483648;
	selp.b32	%r910, %r909, %r908, %p31;
	mov.u32 	%r911, 0;
	mov.b64 	%fd4177, {%r911, %r910};
	bra.uni 	BB0_516;

BB0_665:
	and.b32  	%r1112, %r27, 2147483647;
	setp.ne.s32	%p899, %r1112, 2146435072;
	@%p899 bra 	BB0_666;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1113, %temp}, %fd305;
	}
	setp.ne.s32	%p900, %r1113, 0;
	mov.f64 	%fd4204, %fd532;
	@%p900 bra 	BB0_670;

	shr.s32 	%r1114, %r8, 31;
	and.b32  	%r1115, %r1114, -2146435072;
	add.s32 	%r1116, %r1115, 2146435072;
	or.b32  	%r1117, %r1116, -2147483648;
	selp.b32	%r1118, %r1117, %r1116, %p21;
	mov.u32 	%r1119, 0;
	mov.b64 	%fd4204, {%r1119, %r1118};
	bra.uni 	BB0_670;

BB0_528:
	and.b32  	%r928, %r34, 2147483647;
	setp.ne.s32	%p753, %r928, 2146435072;
	@%p753 bra 	BB0_529;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r929, %temp}, %fd81;
	}
	setp.ne.s32	%p754, %r929, 0;
	mov.f64 	%fd4180, %fd449;
	@%p754 bra 	BB0_533;

	shr.s32 	%r930, %r8, 31;
	and.b32  	%r931, %r930, -2146435072;
	add.s32 	%r932, %r931, 2146435072;
	or.b32  	%r933, %r932, -2147483648;
	selp.b32	%r934, %r933, %r932, %p32;
	mov.u32 	%r935, 0;
	mov.b64 	%fd4180, {%r935, %r934};
	bra.uni 	BB0_533;

BB0_682:
	and.b32  	%r1134, %r21, 2147483647;
	setp.ne.s32	%p914, %r1134, 2146435072;
	@%p914 bra 	BB0_683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1135, %temp}, %fd248;
	}
	setp.ne.s32	%p915, %r1135, 0;
	mov.f64 	%fd4189, %fd4187;
	@%p915 bra 	BB0_687;

	shr.s32 	%r1136, %r10, 31;
	and.b32  	%r1137, %r1136, -2146435072;
	add.s32 	%r1138, %r1137, 2146435072;
	or.b32  	%r1139, %r1138, -2147483648;
	selp.b32	%r1140, %r1139, %r1138, %p13;
	mov.u32 	%r1141, 0;
	mov.b64 	%fd4189, {%r1141, %r1140};
	bra.uni 	BB0_687;

BB0_545:
	and.b32  	%r952, %r33, 2147483647;
	setp.ne.s32	%p776, %r952, 2146435072;
	@%p776 bra 	BB0_546;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r953, %temp}, %fd52;
	}
	setp.ne.s32	%p777, %r953, 0;
	mov.f64 	%fd4183, %fd461;
	@%p777 bra 	BB0_550;

	shr.s32 	%r954, %r7, 31;
	and.b32  	%r955, %r954, -2146435072;
	add.s32 	%r956, %r955, 2146435072;
	or.b32  	%r957, %r956, -2147483648;
	selp.b32	%r958, %r957, %r956, %p33;
	mov.u32 	%r959, 0;
	mov.b64 	%fd4183, {%r959, %r958};
	bra.uni 	BB0_550;

BB0_699:
	and.b32  	%r1156, %r23, 2147483647;
	setp.ne.s32	%p929, %r1156, 2146435072;
	@%p929 bra 	BB0_700;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1157, %temp}, %fd247;
	}
	setp.ne.s32	%p930, %r1157, 0;
	mov.f64 	%fd4192, %fd4190;
	@%p930 bra 	BB0_704;

	shr.s32 	%r1158, %r12, 31;
	and.b32  	%r1159, %r1158, -2146435072;
	add.s32 	%r1160, %r1159, 2146435072;
	or.b32  	%r1161, %r1160, -2147483648;
	selp.b32	%r1162, %r1161, %r1160, %p17;
	mov.u32 	%r1163, 0;
	mov.b64 	%fd4192, {%r1163, %r1162};
	bra.uni 	BB0_704;

BB0_562:
	and.b32  	%r976, %r34, 2147483647;
	setp.ne.s32	%p793, %r976, 2146435072;
	@%p793 bra 	BB0_563;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r977, %temp}, %fd81;
	}
	setp.ne.s32	%p794, %r977, 0;
	mov.f64 	%fd4186, %fd472;
	@%p794 bra 	BB0_567;

	shr.s32 	%r978, %r5, 31;
	and.b32  	%r979, %r978, -2146435072;
	add.s32 	%r980, %r979, 2146435072;
	or.b32  	%r981, %r980, -2147483648;
	selp.b32	%r982, %r981, %r980, %p34;
	mov.u32 	%r983, 0;
	mov.b64 	%fd4186, {%r983, %r982};
	bra.uni 	BB0_567;

BB0_579:
	and.b32  	%r998, %r21, 2147483647;
	setp.ne.s32	%p814, %r998, 2146435072;
	@%p814 bra 	BB0_580;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r999, %temp}, %fd248;
	}
	setp.ne.s32	%p815, %r999, 0;
	mov.f64 	%fd4189, %fd4187;
	@%p815 bra 	BB0_584;

	shr.s32 	%r1000, %r10, 31;
	and.b32  	%r1001, %r1000, -2146435072;
	add.s32 	%r1002, %r1001, 2146435072;
	or.b32  	%r1003, %r1002, -2147483648;
	selp.b32	%r1004, %r1003, %r1002, %p13;
	mov.u32 	%r1005, 0;
	mov.b64 	%fd4189, {%r1005, %r1004};
	bra.uni 	BB0_584;

BB0_596:
	and.b32  	%r1020, %r23, 2147483647;
	setp.ne.s32	%p829, %r1020, 2146435072;
	@%p829 bra 	BB0_597;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1021, %temp}, %fd247;
	}
	setp.ne.s32	%p830, %r1021, 0;
	mov.f64 	%fd4192, %fd4190;
	@%p830 bra 	BB0_601;

	shr.s32 	%r1022, %r12, 31;
	and.b32  	%r1023, %r1022, -2146435072;
	add.s32 	%r1024, %r1023, 2146435072;
	or.b32  	%r1025, %r1024, -2147483648;
	selp.b32	%r1026, %r1025, %r1024, %p17;
	mov.u32 	%r1027, 0;
	mov.b64 	%fd4192, {%r1027, %r1026};
	bra.uni 	BB0_601;

BB0_1337:
	mov.f64 	%fd4324, %fd987;
	bra.uni 	BB0_1341;

BB0_1200:
	mov.f64 	%fd4300, %fd4299;
	bra.uni 	BB0_1204;

BB0_236:
	mov.f64 	%fd4127, %fd4126;
	bra.uni 	BB0_240;

BB0_1354:
	mov.f64 	%fd4327, %fd998;
	bra.uni 	BB0_1358;

BB0_1217:
	mov.f64 	%fd4303, %fd896;
	bra.uni 	BB0_1221;

BB0_253:
	mov.f64 	%fd4130, %fd266;
	bra.uni 	BB0_257;

BB0_1371:
	mov.f64 	%fd4330, %fd1009;
	bra.uni 	BB0_1375;

BB0_1234:
	mov.f64 	%fd4306, %fd908;
	bra.uni 	BB0_1238;

BB0_270:
	mov.f64 	%fd4133, %fd277;
	bra.uni 	BB0_274;

BB0_1388:
	mov.f64 	%fd4333, %fd1020;
	bra.uni 	BB0_1392;

BB0_1251:
	mov.f64 	%fd4309, %fd919;
	bra.uni 	BB0_1255;

BB0_287:
	mov.f64 	%fd4136, %fd4135;
	bra.uni 	BB0_291;

BB0_1405:
	mov.f64 	%fd4336, %fd1033;
	bra.uni 	BB0_1409;

BB0_1268:
	mov.f64 	%fd4312, %fd931;
	bra.uni 	BB0_1272;

BB0_304:
	mov.f64 	%fd4139, %fd4138;
	bra.uni 	BB0_308;

BB0_1422:
	mov.f64 	%fd4339, %fd1046;
	bra.uni 	BB0_1426;

BB0_1285:
	mov.f64 	%fd4315, %fd942;
	bra.uni 	BB0_1289;

BB0_321:
	mov.f64 	%fd4142, %fd4141;
	bra.uni 	BB0_325;

BB0_1302:
	mov.f64 	%fd4318, %fd957;
	bra.uni 	BB0_1306;

BB0_1319:
	mov.f64 	%fd4321, %fd970;
	bra.uni 	BB0_1323;

BB0_960:
	mov.f64 	%fd4258, %fd742;
	bra.uni 	BB0_964;

BB0_977:
	mov.f64 	%fd4261, %fd753;
	bra.uni 	BB0_981;

BB0_994:
	mov.f64 	%fd4264, %fd764;
	bra.uni 	BB0_998;

BB0_1011:
	mov.f64 	%fd4267, %fd774;
	bra.uni 	BB0_1015;

BB0_1028:
	mov.f64 	%fd4270, %fd4269;
	bra.uni 	BB0_1032;

BB0_1045:
	mov.f64 	%fd4273, %fd4272;
	bra.uni 	BB0_1049;

BB0_1062:
	mov.f64 	%fd4276, %fd4275;
	bra.uni 	BB0_1066;

BB0_1079:
	mov.f64 	%fd4279, %fd819;
	bra.uni 	BB0_1083;

BB0_1096:
	mov.f64 	%fd4282, %fd830;
	bra.uni 	BB0_1100;

BB0_1113:
	mov.f64 	%fd4285, %fd4284;
	bra.uni 	BB0_1117;

BB0_1130:
	mov.f64 	%fd4288, %fd4287;
	bra.uni 	BB0_1134;

BB0_1147:
	mov.f64 	%fd4291, %fd4290;
	bra.uni 	BB0_1151;

BB0_1164:
	mov.f64 	%fd4294, %fd866;
	bra.uni 	BB0_1168;

BB0_1181:
	mov.f64 	%fd4297, %fd875;
	bra.uni 	BB0_1185;

BB0_857:
	mov.f64 	%fd4237, %fd665;
	bra.uni 	BB0_861;

BB0_720:
	mov.f64 	%fd4213, %fd562;
	bra.uni 	BB0_724;

BB0_339:
	mov.f64 	%fd4145, %fd4144;
	bra.uni 	BB0_343;

BB0_874:
	mov.f64 	%fd4240, %fd676;
	bra.uni 	BB0_878;

BB0_737:
	mov.f64 	%fd4216, %fd574;
	bra.uni 	BB0_741;

BB0_356:
	mov.f64 	%fd4148, %fd4147;
	bra.uni 	BB0_360;

BB0_891:
	mov.f64 	%fd4243, %fd687;
	bra.uni 	BB0_895;

BB0_754:
	mov.f64 	%fd4219, %fd586;
	bra.uni 	BB0_758;

BB0_373:
	mov.f64 	%fd4151, %fd4150;
	bra.uni 	BB0_377;

BB0_908:
	mov.f64 	%fd4246, %fd698;
	bra.uni 	BB0_912;

BB0_771:
	mov.f64 	%fd4222, %fd597;
	bra.uni 	BB0_775;

BB0_390:
	mov.f64 	%fd4154, %fd4153;
	bra.uni 	BB0_394;

BB0_925:
	mov.f64 	%fd4249, %fd711;
	bra.uni 	BB0_929;

BB0_788:
	mov.f64 	%fd4225, %fd609;
	bra.uni 	BB0_792;

BB0_407:
	mov.f64 	%fd4157, %fd4156;
	bra.uni 	BB0_411;

BB0_942:
	mov.f64 	%fd4252, %fd724;
	bra.uni 	BB0_946;

BB0_805:
	mov.f64 	%fd4228, %fd620;
	bra.uni 	BB0_809;

BB0_424:
	mov.f64 	%fd4160, %fd4159;
	bra.uni 	BB0_428;

BB0_822:
	mov.f64 	%fd4231, %fd635;
	bra.uni 	BB0_826;

BB0_441:
	mov.f64 	%fd4163, %fd4162;
	bra.uni 	BB0_445;

BB0_839:
	mov.f64 	%fd4234, %fd648;
	bra.uni 	BB0_843;

BB0_458:
	mov.f64 	%fd4166, %fd4165;
	bra.uni 	BB0_462;

BB0_615:
	mov.f64 	%fd4195, %fd501;
	bra.uni 	BB0_619;

BB0_478:
	mov.f64 	%fd4171, %fd414;
	bra.uni 	BB0_482;

BB0_632:
	mov.f64 	%fd4198, %fd511;
	bra.uni 	BB0_636;

BB0_495:
	mov.f64 	%fd4174, %fd426;
	bra.uni 	BB0_499;

BB0_649:
	mov.f64 	%fd4201, %fd522;
	bra.uni 	BB0_653;

BB0_512:
	mov.f64 	%fd4177, %fd438;
	bra.uni 	BB0_516;

BB0_666:
	mov.f64 	%fd4204, %fd532;
	bra.uni 	BB0_670;

BB0_529:
	mov.f64 	%fd4180, %fd449;
	bra.uni 	BB0_533;

BB0_683:
	mov.f64 	%fd4189, %fd4187;
	bra.uni 	BB0_687;

BB0_546:
	mov.f64 	%fd4183, %fd461;
	bra.uni 	BB0_550;

BB0_700:
	mov.f64 	%fd4192, %fd4190;
	bra.uni 	BB0_704;

BB0_563:
	mov.f64 	%fd4186, %fd472;
	bra.uni 	BB0_567;

BB0_580:
	mov.f64 	%fd4189, %fd4187;
	bra.uni 	BB0_584;

BB0_597:
	mov.f64 	%fd4192, %fd4190;
	bra.uni 	BB0_601;

BB0_9:
	cvt.s64.s32	%rd20, %r4089;
	mul.wide.s32 	%rd417, %r4089, 8;
	mov.u64 	%rd418, sf;
	add.s64 	%rd419, %rd418, %rd417;
	ld.const.f64 	%fd2191, [%rd419];
	fma.rn.f64 	%fd2192, %fd54, %fd2191, 0d0000000000000000;
	fma.rn.f64 	%fd2193, %fd55, %fd2191, 0d0000000000000000;
	fma.rn.f64 	%fd2194, %fd56, %fd2191, 0d0000000000000000;
	ld.const.f64 	%fd2195, [%rd419+24];
	fma.rn.f64 	%fd2196, %fd57, %fd2195, %fd2192;
	fma.rn.f64 	%fd2197, %fd58, %fd2195, %fd2193;
	fma.rn.f64 	%fd2198, %fd59, %fd2195, %fd2194;
	ld.const.f64 	%fd2199, [%rd419+48];
	fma.rn.f64 	%fd89, %fd60, %fd2199, %fd2196;
	fma.rn.f64 	%fd90, %fd61, %fd2199, %fd2197;
	fma.rn.f64 	%fd91, %fd62, %fd2199, %fd2198;
	mul.f64 	%fd92, %fd89, %fd89;
	mul.f64 	%fd93, %fd90, %fd90;
	add.f64 	%fd2200, %fd92, %fd93;
	sqrt.rn.f64 	%fd94, %fd2200;
	add.s64 	%rd21, %rd8, %rd20;
	setp.lt.f64	%p154, %fd35, %fd91;
	setp.lt.f64	%p155, %fd50, %fd94;
	or.pred  	%p156, %p154, %p155;
	@%p156 bra 	BB0_2662;
	bra.uni 	BB0_10;

BB0_2662:
	mov.u16 	%rs7, 1;
	st.local.u8 	[%rd21], %rs7;
	mov.f64 	%fd4563, 0d0000000000000000;
	mov.f64 	%fd4564, %fd4563;
	mov.f64 	%fd4565, %fd4563;
	mov.f64 	%fd4566, %fd4563;
	mov.f64 	%fd4567, %fd4563;
	bra.uni 	BB0_2663;

BB0_10:
	cvt.s64.s32	%rd673, %r4089;
	shl.b64 	%rd420, %rd673, 3;
	add.s64 	%rd22, %rd3, %rd420;
	add.s64 	%rd23, %rd4, %rd420;
	setp.lt.f64	%p157, %fd91, 0d0000000000000000;
	selp.u16	%rs4, 1, 0, %p157;
	add.s64 	%rd421, %rd7, %rd673;
	st.local.u8 	[%rd421], %rs4;
	@%p157 bra 	BB0_2075;
	bra.uni 	BB0_11;

BB0_2075:
	ld.local.f64 	%fd1467, [%rd22];
	setp.neu.f64	%p2428, %fd1467, 0d0000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd33;
	}
	bfe.u32 	%r3053, %r99, 20, 11;
	add.s32 	%r3054, %r3053, -1012;
	mov.b64 	 %rd450, %fd33;
	shl.b64 	%rd52, %rd450, %r3054;
	ld.local.f64 	%fd1468, [%rd23];
	@%p2428 bra 	BB0_2213;
	bra.uni 	BB0_2076;

BB0_2213:
	setp.eq.s64	%p2589, %rd52, -9223372036854775808;
	div.rn.f64 	%fd1568, %fd1468, %fd50;
	div.rn.f64 	%fd2876, %fd1467, %fd35;
	add.f64 	%fd1569, %fd2876, %fd70;
	ld.const.f64 	%fd4499, [gam_n];
	sub.f64 	%fd1571, %fd2184, %fd2876;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd1571;
	}
	abs.f64 	%fd1572, %fd1571;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1572;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1578, [retval0+0];
	
	//{
	}// Callseq End 100
	setp.lt.s32	%p2590, %r111, 0;
	and.pred  	%p122, %p2590, %p2589;
	@!%p122 bra 	BB0_2215;
	bra.uni 	BB0_2214;

BB0_2214:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3261}, %fd1578;
	}
	xor.b32  	%r3262, %r3261, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3263, %temp}, %fd1578;
	}
	mov.b64 	%fd1578, {%r3263, %r3262};

BB0_2215:
	setp.eq.f64	%p2591, %fd1571, 0d0000000000000000;
	@%p2591 bra 	BB0_2218;
	bra.uni 	BB0_2216;

BB0_2218:
	selp.b32	%r3264, %r111, 0, %p2589;
	or.b32  	%r3265, %r3264, 2146435072;
	setp.lt.s32	%p2595, %r99, 0;
	selp.b32	%r3266, %r3265, %r3264, %p2595;
	mov.u32 	%r3267, 0;
	mov.b64 	%fd1578, {%r3267, %r3266};
	bra.uni 	BB0_2219;

BB0_11:
	div.rn.f64 	%fd95, %fd91, %fd35;
	div.rn.f64 	%fd96, %fd94, %fd50;
	sub.f64 	%fd97, %fd2184, %fd96;
	add.f64 	%fd98, %fd96, %fd69;
	ld.const.f64 	%fd99, [gam_t];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd97;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd39;
	}
	bfe.u32 	%r197, %r4, 20, 11;
	add.s32 	%r198, %r197, -1012;
	mov.b64 	 %rd422, %fd39;
	shl.b64 	%rd24, %rd422, %r198;
	setp.eq.s64	%p158, %rd24, -9223372036854775808;
	abs.f64 	%fd100, %fd97;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd106, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.lt.s32	%p159, %r3, 0;
	and.pred  	%p1, %p159, %p158;
	@!%p1 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_12:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd106;
	}
	xor.b32  	%r200, %r199, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r201, %temp}, %fd106;
	}
	mov.b64 	%fd106, {%r201, %r200};

BB0_13:
	setp.eq.f64	%p160, %fd97, 0d0000000000000000;
	@%p160 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	selp.b32	%r202, %r3, 0, %p158;
	or.b32  	%r203, %r202, 2146435072;
	setp.lt.s32	%p164, %r4, 0;
	selp.b32	%r204, %r203, %r202, %p164;
	mov.u32 	%r205, 0;
	mov.b64 	%fd106, {%r205, %r204};
	bra.uni 	BB0_17;

BB0_2076:
	setp.eq.s64	%p2429, %rd52, -9223372036854775808;
	ld.const.f64 	%fd4499, [gam_n];
	abs.f64 	%fd1470, %fd41;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1470;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4458, [retval0+0];
	
	//{
	}// Callseq End 92
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd41;
	}
	setp.lt.s32	%p2430, %r100, 0;
	and.pred  	%p114, %p2430, %p2429;
	@!%p114 bra 	BB0_2078;
	bra.uni 	BB0_2077;

BB0_2077:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3055}, %fd4458;
	}
	xor.b32  	%r3056, %r3055, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3057, %temp}, %fd4458;
	}
	mov.b64 	%fd4458, {%r3057, %r3056};

BB0_2078:
	setp.eq.f64	%p2431, %fd41, 0d0000000000000000;
	@%p2431 bra 	BB0_2081;
	bra.uni 	BB0_2079;

BB0_2081:
	selp.b32	%r3058, %r100, 0, %p2429;
	or.b32  	%r3059, %r3058, 2146435072;
	setp.lt.s32	%p2435, %r99, 0;
	selp.b32	%r3060, %r3059, %r3058, %p2435;
	mov.u32 	%r3061, 0;
	mov.b64 	%fd4458, {%r3061, %r3060};
	bra.uni 	BB0_2082;

BB0_14:
	setp.gt.s32	%p161, %r3, -1;
	@%p161 bra 	BB0_17;

	cvt.rzi.f64.f64	%fd2202, %fd39;
	setp.neu.f64	%p162, %fd2202, %fd39;
	selp.f64	%fd106, 0dFFF8000000000000, %fd106, %p162;

BB0_17:
	add.f64 	%fd4091, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r206}, %fd4091;
	}
	and.b32  	%r207, %r206, 2146435072;
	setp.ne.s32	%p165, %r207, 2146435072;
	@%p165 bra 	BB0_18;

	setp.gtu.f64	%p166, %fd100, 0d7FF0000000000000;
	@%p166 bra 	BB0_28;

	abs.f64 	%fd2203, %fd39;
	setp.gtu.f64	%p167, %fd2203, 0d7FF0000000000000;
	@%p167 bra 	BB0_28;

	and.b32  	%r208, %r4, 2147483647;
	setp.ne.s32	%p168, %r208, 2146435072;
	@%p168 bra 	BB0_23;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r209, %temp}, %fd39;
	}
	setp.eq.s32	%p169, %r209, 0;
	@%p169 bra 	BB0_27;
	bra.uni 	BB0_23;

BB0_27:
	setp.gt.f64	%p172, %fd100, 0d3FF0000000000000;
	selp.b32	%r218, 2146435072, 0, %p172;
	xor.b32  	%r219, %r218, 2146435072;
	setp.lt.s32	%p173, %r4, 0;
	selp.b32	%r220, %r219, %r218, %p173;
	setp.eq.f64	%p174, %fd97, 0dBFF0000000000000;
	selp.b32	%r221, 1072693248, %r220, %p174;
	mov.u32 	%r222, 0;
	mov.b64 	%fd4091, {%r222, %r221};
	bra.uni 	BB0_28;

BB0_18:
	mov.f64 	%fd4091, %fd106;

BB0_28:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd38;
	}
	bfe.u32 	%r223, %r5, 20, 11;
	add.s32 	%r224, %r223, -1012;
	mov.b64 	 %rd423, %fd38;
	shl.b64 	%rd25, %rd423, %r224;
	setp.eq.s64	%p175, %rd25, -9223372036854775808;
	abs.f64 	%fd111, %fd98;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd117, [retval0+0];
	
	//{
	}// Callseq End 1
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd98;
	}
	setp.lt.s32	%p176, %r6, 0;
	and.pred  	%p2, %p176, %p175;
	@!%p2 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_29:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r225}, %fd117;
	}
	xor.b32  	%r226, %r225, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r227, %temp}, %fd117;
	}
	mov.b64 	%fd117, {%r227, %r226};

BB0_30:
	setp.eq.f64	%p177, %fd98, 0d0000000000000000;
	@%p177 bra 	BB0_33;
	bra.uni 	BB0_31;

BB0_33:
	selp.b32	%r228, %r6, 0, %p175;
	or.b32  	%r229, %r228, 2146435072;
	setp.lt.s32	%p181, %r5, 0;
	selp.b32	%r230, %r229, %r228, %p181;
	mov.u32 	%r231, 0;
	mov.b64 	%fd117, {%r231, %r230};
	bra.uni 	BB0_34;

BB0_31:
	setp.gt.s32	%p178, %r6, -1;
	@%p178 bra 	BB0_34;

	cvt.rzi.f64.f64	%fd2204, %fd38;
	setp.neu.f64	%p179, %fd2204, %fd38;
	selp.f64	%fd117, 0dFFF8000000000000, %fd117, %p179;

BB0_34:
	add.f64 	%fd4094, %fd38, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r232}, %fd4094;
	}
	and.b32  	%r233, %r232, 2146435072;
	setp.ne.s32	%p182, %r233, 2146435072;
	@%p182 bra 	BB0_35;

	setp.gtu.f64	%p183, %fd111, 0d7FF0000000000000;
	@%p183 bra 	BB0_45;

	abs.f64 	%fd2205, %fd38;
	setp.gtu.f64	%p184, %fd2205, 0d7FF0000000000000;
	@%p184 bra 	BB0_45;

	and.b32  	%r234, %r5, 2147483647;
	setp.ne.s32	%p185, %r234, 2146435072;
	@%p185 bra 	BB0_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r235, %temp}, %fd38;
	}
	setp.eq.s32	%p186, %r235, 0;
	@%p186 bra 	BB0_44;
	bra.uni 	BB0_40;

BB0_44:
	setp.gt.f64	%p189, %fd111, 0d3FF0000000000000;
	selp.b32	%r244, 2146435072, 0, %p189;
	xor.b32  	%r245, %r244, 2146435072;
	setp.lt.s32	%p190, %r5, 0;
	selp.b32	%r246, %r245, %r244, %p190;
	setp.eq.f64	%p191, %fd98, 0dBFF0000000000000;
	selp.b32	%r247, 1072693248, %r246, %p191;
	mov.u32 	%r248, 0;
	mov.b64 	%fd4094, {%r248, %r247};
	bra.uni 	BB0_45;

BB0_35:
	mov.f64 	%fd4094, %fd117;

BB0_45:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd40;
	}
	bfe.u32 	%r249, %r7, 20, 11;
	add.s32 	%r250, %r249, -1012;
	mov.b64 	 %rd424, %fd40;
	shl.b64 	%rd26, %rd424, %r250;
	setp.eq.s64	%p192, %rd26, -9223372036854775808;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd128, [retval0+0];
	
	//{
	}// Callseq End 2
	and.pred  	%p3, %p159, %p192;
	@!%p3 bra 	BB0_47;
	bra.uni 	BB0_46;

BB0_46:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd128;
	}
	xor.b32  	%r252, %r251, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r253, %temp}, %fd128;
	}
	mov.b64 	%fd128, {%r253, %r252};

BB0_47:
	setp.eq.f64	%p195, %fd97, 0d3FF0000000000000;
	setp.eq.f64	%p196, %fd39, 0d0000000000000000;
	or.pred  	%p197, %p195, %p196;
	selp.f64	%fd2206, 0d3FF0000000000000, %fd4091, %p197;
	mul.f64 	%fd2207, %fd37, %fd2206;
	setp.eq.f64	%p198, %fd38, 0d0000000000000000;
	setp.eq.f64	%p199, %fd98, 0d3FF0000000000000;
	or.pred  	%p200, %p199, %p198;
	selp.f64	%fd2208, 0d3FF0000000000000, %fd4094, %p200;
	mul.f64 	%fd125, %fd2207, %fd2208;
	@%p160 bra 	BB0_50;
	bra.uni 	BB0_48;

BB0_50:
	selp.b32	%r254, %r3, 0, %p192;
	or.b32  	%r255, %r254, 2146435072;
	setp.lt.s32	%p204, %r7, 0;
	selp.b32	%r256, %r255, %r254, %p204;
	mov.u32 	%r257, 0;
	mov.b64 	%fd128, {%r257, %r256};
	bra.uni 	BB0_51;

BB0_48:
	setp.gt.s32	%p201, %r3, -1;
	@%p201 bra 	BB0_51;

	cvt.rzi.f64.f64	%fd2209, %fd40;
	setp.neu.f64	%p202, %fd2209, %fd40;
	selp.f64	%fd128, 0dFFF8000000000000, %fd128, %p202;

BB0_51:
	add.f64 	%fd4097, %fd97, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r258}, %fd4097;
	}
	and.b32  	%r259, %r258, 2146435072;
	setp.ne.s32	%p205, %r259, 2146435072;
	@%p205 bra 	BB0_52;

	setp.gtu.f64	%p206, %fd100, 0d7FF0000000000000;
	@%p206 bra 	BB0_62;

	abs.f64 	%fd2210, %fd40;
	setp.gtu.f64	%p207, %fd2210, 0d7FF0000000000000;
	@%p207 bra 	BB0_62;

	and.b32  	%r260, %r7, 2147483647;
	setp.ne.s32	%p208, %r260, 2146435072;
	@%p208 bra 	BB0_57;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r261, %temp}, %fd40;
	}
	setp.eq.s32	%p209, %r261, 0;
	@%p209 bra 	BB0_61;
	bra.uni 	BB0_57;

BB0_61:
	setp.gt.f64	%p212, %fd100, 0d3FF0000000000000;
	selp.b32	%r270, 2146435072, 0, %p212;
	xor.b32  	%r271, %r270, 2146435072;
	setp.lt.s32	%p213, %r7, 0;
	selp.b32	%r272, %r271, %r270, %p213;
	setp.eq.f64	%p214, %fd97, 0dBFF0000000000000;
	selp.b32	%r273, 1072693248, %r272, %p214;
	mov.u32 	%r274, 0;
	mov.b64 	%fd4097, {%r274, %r273};
	bra.uni 	BB0_62;

BB0_52:
	mov.f64 	%fd4097, %fd128;

BB0_62:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd37;
	}
	bfe.u32 	%r275, %r8, 20, 11;
	add.s32 	%r276, %r275, -1012;
	mov.b64 	 %rd425, %fd37;
	shl.b64 	%rd27, %rd425, %r276;
	setp.eq.s64	%p215, %rd27, -9223372036854775808;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd138, [retval0+0];
	
	//{
	}// Callseq End 3
	and.pred  	%p4, %p176, %p215;
	@!%p4 bra 	BB0_64;
	bra.uni 	BB0_63;

BB0_63:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r277}, %fd138;
	}
	xor.b32  	%r278, %r277, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r279, %temp}, %fd138;
	}
	mov.b64 	%fd138, {%r279, %r278};

BB0_64:
	@%p177 bra 	BB0_67;
	bra.uni 	BB0_65;

BB0_67:
	selp.b32	%r280, %r6, 0, %p215;
	or.b32  	%r281, %r280, 2146435072;
	setp.lt.s32	%p221, %r8, 0;
	selp.b32	%r282, %r281, %r280, %p221;
	mov.u32 	%r283, 0;
	mov.b64 	%fd138, {%r283, %r282};
	bra.uni 	BB0_68;

BB0_65:
	setp.gt.s32	%p218, %r6, -1;
	@%p218 bra 	BB0_68;

	cvt.rzi.f64.f64	%fd2211, %fd37;
	setp.neu.f64	%p219, %fd2211, %fd37;
	selp.f64	%fd138, 0dFFF8000000000000, %fd138, %p219;

BB0_68:
	add.f64 	%fd4100, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r284}, %fd4100;
	}
	and.b32  	%r285, %r284, 2146435072;
	setp.ne.s32	%p222, %r285, 2146435072;
	@%p222 bra 	BB0_69;

	setp.gtu.f64	%p223, %fd111, 0d7FF0000000000000;
	@%p223 bra 	BB0_79;

	abs.f64 	%fd2212, %fd37;
	setp.gtu.f64	%p224, %fd2212, 0d7FF0000000000000;
	@%p224 bra 	BB0_79;

	and.b32  	%r286, %r8, 2147483647;
	setp.ne.s32	%p225, %r286, 2146435072;
	@%p225 bra 	BB0_74;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r287, %temp}, %fd37;
	}
	setp.eq.s32	%p226, %r287, 0;
	@%p226 bra 	BB0_78;
	bra.uni 	BB0_74;

BB0_78:
	setp.gt.f64	%p229, %fd111, 0d3FF0000000000000;
	selp.b32	%r296, 2146435072, 0, %p229;
	xor.b32  	%r297, %r296, 2146435072;
	setp.lt.s32	%p230, %r8, 0;
	selp.b32	%r298, %r297, %r296, %p230;
	setp.eq.f64	%p231, %fd98, 0dBFF0000000000000;
	selp.b32	%r299, 1072693248, %r298, %p231;
	mov.u32 	%r300, 0;
	mov.b64 	%fd4100, {%r300, %r299};
	bra.uni 	BB0_79;

BB0_69:
	mov.f64 	%fd4100, %fd138;

BB0_79:
	setp.eq.f64	%p232, %fd37, 0d0000000000000000;
	or.pred  	%p234, %p199, %p232;
	selp.f64	%fd2213, 0d3FF0000000000000, %fd4100, %p234;
	setp.eq.f64	%p236, %fd40, 0d0000000000000000;
	or.pred  	%p237, %p195, %p236;
	selp.f64	%fd2214, 0d3FF0000000000000, %fd4097, %p237;
	mul.f64 	%fd2215, %fd39, %fd2214;
	mul.f64 	%fd2216, %fd2215, %fd2213;
	sub.f64 	%fd144, %fd125, %fd2216;
	ld.const.f64 	%fd145, [gam_n];
	sub.f64 	%fd146, %fd2184, %fd95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd146;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd33;
	}
	bfe.u32 	%r301, %r10, 20, 11;
	add.s32 	%r302, %r301, -1012;
	mov.b64 	 %rd426, %fd33;
	shl.b64 	%rd28, %rd426, %r302;
	setp.eq.s64	%p238, %rd28, -9223372036854775808;
	abs.f64 	%fd147, %fd146;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd153, [retval0+0];
	
	//{
	}// Callseq End 4
	setp.lt.s32	%p239, %r9, 0;
	and.pred  	%p5, %p239, %p238;
	@!%p5 bra 	BB0_81;
	bra.uni 	BB0_80;

BB0_80:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd153;
	}
	xor.b32  	%r304, %r303, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd153;
	}
	mov.b64 	%fd153, {%r305, %r304};

BB0_81:
	setp.eq.f64	%p240, %fd146, 0d0000000000000000;
	@%p240 bra 	BB0_84;
	bra.uni 	BB0_82;

BB0_84:
	selp.b32	%r306, %r9, 0, %p238;
	or.b32  	%r307, %r306, 2146435072;
	setp.lt.s32	%p244, %r10, 0;
	selp.b32	%r308, %r307, %r306, %p244;
	mov.u32 	%r309, 0;
	mov.b64 	%fd153, {%r309, %r308};
	bra.uni 	BB0_85;

BB0_82:
	setp.gt.s32	%p241, %r9, -1;
	@%p241 bra 	BB0_85;

	cvt.rzi.f64.f64	%fd2218, %fd33;
	setp.neu.f64	%p242, %fd2218, %fd33;
	selp.f64	%fd153, 0dFFF8000000000000, %fd153, %p242;

BB0_85:
	add.f64 	%fd4103, %fd146, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r310}, %fd4103;
	}
	and.b32  	%r311, %r310, 2146435072;
	setp.ne.s32	%p245, %r311, 2146435072;
	@%p245 bra 	BB0_86;

	setp.gtu.f64	%p246, %fd147, 0d7FF0000000000000;
	@%p246 bra 	BB0_96;

	abs.f64 	%fd2219, %fd33;
	setp.gtu.f64	%p247, %fd2219, 0d7FF0000000000000;
	@%p247 bra 	BB0_96;

	and.b32  	%r312, %r10, 2147483647;
	setp.ne.s32	%p248, %r312, 2146435072;
	@%p248 bra 	BB0_91;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r313, %temp}, %fd33;
	}
	setp.eq.s32	%p249, %r313, 0;
	@%p249 bra 	BB0_95;
	bra.uni 	BB0_91;

BB0_95:
	setp.gt.f64	%p252, %fd147, 0d3FF0000000000000;
	selp.b32	%r322, 2146435072, 0, %p252;
	xor.b32  	%r323, %r322, 2146435072;
	setp.lt.s32	%p253, %r10, 0;
	selp.b32	%r324, %r323, %r322, %p253;
	setp.eq.f64	%p254, %fd146, 0dBFF0000000000000;
	selp.b32	%r325, 1072693248, %r324, %p254;
	mov.u32 	%r326, 0;
	mov.b64 	%fd4103, {%r326, %r325};
	bra.uni 	BB0_96;

BB0_86:
	mov.f64 	%fd4103, %fd153;

BB0_96:
	add.f64 	%fd159, %fd95, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd159;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd31;
	}
	bfe.u32 	%r327, %r12, 20, 11;
	add.s32 	%r328, %r327, -1012;
	mov.b64 	 %rd427, %fd31;
	shl.b64 	%rd29, %rd427, %r328;
	setp.eq.s64	%p255, %rd29, -9223372036854775808;
	abs.f64 	%fd160, %fd159;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd166, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.lt.s32	%p256, %r11, 0;
	and.pred  	%p6, %p256, %p255;
	@!%p6 bra 	BB0_98;
	bra.uni 	BB0_97;

BB0_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd166;
	}
	xor.b32  	%r330, %r329, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r331, %temp}, %fd166;
	}
	mov.b64 	%fd166, {%r331, %r330};

BB0_98:
	setp.eq.f64	%p257, %fd159, 0d0000000000000000;
	@%p257 bra 	BB0_101;
	bra.uni 	BB0_99;

BB0_101:
	selp.b32	%r332, %r11, 0, %p255;
	or.b32  	%r333, %r332, 2146435072;
	setp.lt.s32	%p261, %r12, 0;
	selp.b32	%r334, %r333, %r332, %p261;
	mov.u32 	%r335, 0;
	mov.b64 	%fd166, {%r335, %r334};
	bra.uni 	BB0_102;

BB0_99:
	setp.gt.s32	%p258, %r11, -1;
	@%p258 bra 	BB0_102;

	cvt.rzi.f64.f64	%fd2220, %fd31;
	setp.neu.f64	%p259, %fd2220, %fd31;
	selp.f64	%fd166, 0dFFF8000000000000, %fd166, %p259;

BB0_102:
	add.f64 	%fd4106, %fd31, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd4106;
	}
	and.b32  	%r337, %r336, 2146435072;
	setp.ne.s32	%p262, %r337, 2146435072;
	@%p262 bra 	BB0_103;

	setp.gtu.f64	%p263, %fd160, 0d7FF0000000000000;
	@%p263 bra 	BB0_113;

	abs.f64 	%fd2221, %fd31;
	setp.gtu.f64	%p264, %fd2221, 0d7FF0000000000000;
	@%p264 bra 	BB0_113;

	and.b32  	%r338, %r12, 2147483647;
	setp.ne.s32	%p265, %r338, 2146435072;
	@%p265 bra 	BB0_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r339, %temp}, %fd31;
	}
	setp.eq.s32	%p266, %r339, 0;
	@%p266 bra 	BB0_112;
	bra.uni 	BB0_108;

BB0_112:
	setp.gt.f64	%p269, %fd160, 0d3FF0000000000000;
	selp.b32	%r348, 2146435072, 0, %p269;
	xor.b32  	%r349, %r348, 2146435072;
	setp.lt.s32	%p270, %r12, 0;
	selp.b32	%r350, %r349, %r348, %p270;
	setp.eq.f64	%p271, %fd159, 0dBFF0000000000000;
	selp.b32	%r351, 1072693248, %r350, %p271;
	mov.u32 	%r352, 0;
	mov.b64 	%fd4106, {%r352, %r351};
	bra.uni 	BB0_113;

BB0_103:
	mov.f64 	%fd4106, %fd166;

BB0_113:
	setp.eq.f64	%p272, %fd31, 0d0000000000000000;
	setp.eq.f64	%p273, %fd159, 0d3FF0000000000000;
	or.pred  	%p274, %p273, %p272;
	selp.f64	%fd2222, 0d3FF0000000000000, %fd4106, %p274;
	setp.eq.f64	%p275, %fd146, 0d3FF0000000000000;
	setp.eq.f64	%p276, %fd33, 0d0000000000000000;
	or.pred  	%p277, %p275, %p276;
	selp.f64	%fd2223, 0d3FF0000000000000, %fd4103, %p277;
	mul.f64 	%fd2224, %fd145, %fd2223;
	ld.const.f64 	%fd171, [pMnt];
	fma.rn.f64 	%fd2225, %fd2224, %fd2222, %fd171;
	div.rn.f64 	%fd2226, %fd99, %fd50;
	mul.f64 	%fd2227, %fd2226, %fd144;
	mul.f64 	%fd4564, %fd2227, %fd2225;
	bfe.u32 	%r353, %r10, 20, 11;
	add.s32 	%r354, %r353, -1012;
	shl.b64 	%rd30, %rd426, %r354;
	setp.eq.s64	%p278, %rd30, -9223372036854775808;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd179, [retval0+0];
	
	//{
	}// Callseq End 6
	and.pred  	%p7, %p239, %p278;
	@!%p7 bra 	BB0_115;
	bra.uni 	BB0_114;

BB0_114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r355}, %fd179;
	}
	xor.b32  	%r356, %r355, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r357, %temp}, %fd179;
	}
	mov.b64 	%fd179, {%r357, %r356};

BB0_115:
	@%p240 bra 	BB0_118;
	bra.uni 	BB0_116;

BB0_118:
	selp.b32	%r358, %r9, 0, %p278;
	or.b32  	%r359, %r358, 2146435072;
	setp.lt.s32	%p284, %r10, 0;
	selp.b32	%r360, %r359, %r358, %p284;
	mov.u32 	%r361, 0;
	mov.b64 	%fd179, {%r361, %r360};
	bra.uni 	BB0_119;

BB0_116:
	setp.gt.s32	%p281, %r9, -1;
	@%p281 bra 	BB0_119;

	cvt.rzi.f64.f64	%fd2228, %fd33;
	setp.neu.f64	%p282, %fd2228, %fd33;
	selp.f64	%fd179, 0dFFF8000000000000, %fd179, %p282;

BB0_119:
	add.f64 	%fd4109, %fd146, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r362}, %fd4109;
	}
	and.b32  	%r363, %r362, 2146435072;
	setp.ne.s32	%p285, %r363, 2146435072;
	@%p285 bra 	BB0_120;

	setp.gtu.f64	%p286, %fd147, 0d7FF0000000000000;
	@%p286 bra 	BB0_130;

	abs.f64 	%fd2229, %fd33;
	setp.gtu.f64	%p287, %fd2229, 0d7FF0000000000000;
	@%p287 bra 	BB0_130;

	and.b32  	%r364, %r10, 2147483647;
	setp.ne.s32	%p288, %r364, 2146435072;
	@%p288 bra 	BB0_125;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r365, %temp}, %fd33;
	}
	setp.eq.s32	%p289, %r365, 0;
	@%p289 bra 	BB0_129;
	bra.uni 	BB0_125;

BB0_129:
	setp.gt.f64	%p292, %fd147, 0d3FF0000000000000;
	selp.b32	%r374, 2146435072, 0, %p292;
	xor.b32  	%r375, %r374, 2146435072;
	setp.lt.s32	%p293, %r10, 0;
	selp.b32	%r376, %r375, %r374, %p293;
	setp.eq.f64	%p294, %fd146, 0dBFF0000000000000;
	selp.b32	%r377, 1072693248, %r376, %p294;
	mov.u32 	%r378, 0;
	mov.b64 	%fd4109, {%r378, %r377};
	bra.uni 	BB0_130;

BB0_120:
	mov.f64 	%fd4109, %fd179;

BB0_130:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd32;
	}
	bfe.u32 	%r379, %r14, 20, 11;
	add.s32 	%r380, %r379, -1012;
	mov.b64 	 %rd429, %fd32;
	shl.b64 	%rd31, %rd429, %r380;
	setp.eq.s64	%p295, %rd31, -9223372036854775808;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4111, [retval0+0];
	
	//{
	}// Callseq End 7
	and.pred  	%p8, %p256, %p295;
	@!%p8 bra 	BB0_132;
	bra.uni 	BB0_131;

BB0_131:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd4111;
	}
	xor.b32  	%r382, %r381, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r383, %temp}, %fd4111;
	}
	mov.b64 	%fd4111, {%r383, %r382};

BB0_132:
	@%p257 bra 	BB0_135;
	bra.uni 	BB0_133;

BB0_135:
	selp.b32	%r384, %r11, 0, %p295;
	or.b32  	%r385, %r384, 2146435072;
	setp.lt.s32	%p301, %r14, 0;
	selp.b32	%r386, %r385, %r384, %p301;
	mov.u32 	%r387, 0;
	mov.b64 	%fd4111, {%r387, %r386};
	bra.uni 	BB0_136;

BB0_133:
	setp.gt.s32	%p298, %r11, -1;
	@%p298 bra 	BB0_136;

	cvt.rzi.f64.f64	%fd2230, %fd32;
	setp.neu.f64	%p299, %fd2230, %fd32;
	selp.f64	%fd4111, 0dFFF8000000000000, %fd4111, %p299;

BB0_136:
	add.f64 	%fd191, %fd32, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r388}, %fd191;
	}
	and.b32  	%r389, %r388, 2146435072;
	setp.ne.s32	%p302, %r389, 2146435072;
	@%p302 bra 	BB0_137;

	add.f64 	%fd4112, %fd32, %fd159;
	setp.gtu.f64	%p303, %fd160, 0d7FF0000000000000;
	@%p303 bra 	BB0_147;

	add.f64 	%fd4112, %fd32, %fd159;
	abs.f64 	%fd2231, %fd32;
	setp.gtu.f64	%p304, %fd2231, 0d7FF0000000000000;
	@%p304 bra 	BB0_147;

	and.b32  	%r390, %r14, 2147483647;
	setp.ne.s32	%p305, %r390, 2146435072;
	@%p305 bra 	BB0_142;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r391, %temp}, %fd32;
	}
	setp.eq.s32	%p306, %r391, 0;
	@%p306 bra 	BB0_146;
	bra.uni 	BB0_142;

BB0_146:
	setp.gt.f64	%p309, %fd160, 0d3FF0000000000000;
	selp.b32	%r400, 2146435072, 0, %p309;
	xor.b32  	%r401, %r400, 2146435072;
	setp.lt.s32	%p310, %r14, 0;
	selp.b32	%r402, %r401, %r400, %p310;
	setp.eq.f64	%p311, %fd159, 0dBFF0000000000000;
	selp.b32	%r403, 1072693248, %r402, %p311;
	mov.u32 	%r404, 0;
	mov.b64 	%fd4112, {%r404, %r403};
	bra.uni 	BB0_147;

BB0_137:
	mov.f64 	%fd4112, %fd4111;

BB0_147:
	setp.eq.f64	%p313, %fd32, 0d0000000000000000;
	or.pred  	%p314, %p273, %p313;
	selp.f64	%fd2232, 0d3FF0000000000000, %fd4112, %p314;
	selp.f64	%fd2233, 0d3FF0000000000000, %fd4109, %p277;
	mul.f64 	%fd2234, %fd31, %fd2233;
	mul.f64 	%fd195, %fd2234, %fd2232;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd34;
	}
	bfe.u32 	%r405, %r16, 20, 11;
	add.s32 	%r406, %r405, -1012;
	mov.b64 	 %rd430, %fd34;
	shl.b64 	%rd32, %rd430, %r406;
	setp.eq.s64	%p318, %rd32, -9223372036854775808;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4114, [retval0+0];
	
	//{
	}// Callseq End 8
	and.pred  	%p9, %p239, %p318;
	@!%p9 bra 	BB0_149;
	bra.uni 	BB0_148;

BB0_148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r407}, %fd4114;
	}
	xor.b32  	%r408, %r407, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd4114;
	}
	mov.b64 	%fd4114, {%r409, %r408};

BB0_149:
	@%p240 bra 	BB0_152;
	bra.uni 	BB0_150;

BB0_152:
	selp.b32	%r410, %r9, 0, %p318;
	or.b32  	%r411, %r410, 2146435072;
	setp.lt.s32	%p324, %r16, 0;
	selp.b32	%r412, %r411, %r410, %p324;
	mov.u32 	%r413, 0;
	mov.b64 	%fd4114, {%r413, %r412};
	bra.uni 	BB0_153;

BB0_150:
	setp.gt.s32	%p321, %r9, -1;
	@%p321 bra 	BB0_153;

	cvt.rzi.f64.f64	%fd2235, %fd34;
	setp.neu.f64	%p322, %fd2235, %fd34;
	selp.f64	%fd4114, 0dFFF8000000000000, %fd4114, %p322;

BB0_153:
	add.f64 	%fd202, %fd146, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r414}, %fd202;
	}
	and.b32  	%r415, %r414, 2146435072;
	setp.ne.s32	%p325, %r415, 2146435072;
	@%p325 bra 	BB0_154;

	add.f64 	%fd4115, %fd146, %fd34;
	setp.gtu.f64	%p326, %fd147, 0d7FF0000000000000;
	@%p326 bra 	BB0_164;

	add.f64 	%fd4115, %fd146, %fd34;
	abs.f64 	%fd2236, %fd34;
	setp.gtu.f64	%p327, %fd2236, 0d7FF0000000000000;
	@%p327 bra 	BB0_164;

	and.b32  	%r416, %r16, 2147483647;
	setp.ne.s32	%p328, %r416, 2146435072;
	@%p328 bra 	BB0_159;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r417, %temp}, %fd34;
	}
	setp.eq.s32	%p329, %r417, 0;
	@%p329 bra 	BB0_163;
	bra.uni 	BB0_159;

BB0_163:
	setp.gt.f64	%p332, %fd147, 0d3FF0000000000000;
	selp.b32	%r426, 2146435072, 0, %p332;
	xor.b32  	%r427, %r426, 2146435072;
	setp.lt.s32	%p333, %r16, 0;
	selp.b32	%r428, %r427, %r426, %p333;
	setp.eq.f64	%p334, %fd146, 0dBFF0000000000000;
	selp.b32	%r429, 1072693248, %r428, %p334;
	mov.u32 	%r430, 0;
	mov.b64 	%fd4115, {%r430, %r429};
	bra.uni 	BB0_164;

BB0_154:
	mov.f64 	%fd4115, %fd4114;

BB0_164:
	mov.b64 	 %rd685, %fd31;
	setp.eq.f64	%p335, %fd34, 0d0000000000000000;
	or.pred  	%p337, %p275, %p335;
	selp.f64	%fd206, 0d3FF0000000000000, %fd4115, %p337;
	bfe.u32 	%r431, %r12, 20, 11;
	add.s32 	%r432, %r431, -1012;
	shl.b64 	%rd33, %rd685, %r432;
	setp.eq.s64	%p338, %rd33, -9223372036854775808;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd160;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4117, [retval0+0];
	
	//{
	}// Callseq End 9
	and.pred  	%p10, %p256, %p338;
	@!%p10 bra 	BB0_166;
	bra.uni 	BB0_165;

BB0_165:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd4117;
	}
	xor.b32  	%r434, %r433, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r435, %temp}, %fd4117;
	}
	mov.b64 	%fd4117, {%r435, %r434};

BB0_166:
	@%p257 bra 	BB0_169;
	bra.uni 	BB0_167;

BB0_169:
	selp.b32	%r436, %r11, 0, %p338;
	or.b32  	%r437, %r436, 2146435072;
	setp.lt.s32	%p344, %r12, 0;
	selp.b32	%r438, %r437, %r436, %p344;
	mov.u32 	%r439, 0;
	mov.b64 	%fd4117, {%r439, %r438};
	bra.uni 	BB0_170;

BB0_167:
	setp.gt.s32	%p341, %r11, -1;
	@%p341 bra 	BB0_170;

	cvt.rzi.f64.f64	%fd2237, %fd31;
	setp.neu.f64	%p342, %fd2237, %fd31;
	selp.f64	%fd4117, 0dFFF8000000000000, %fd4117, %p342;

BB0_170:
	add.f64 	%fd213, %fd31, %fd159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r440}, %fd213;
	}
	and.b32  	%r441, %r440, 2146435072;
	setp.ne.s32	%p345, %r441, 2146435072;
	@%p345 bra 	BB0_171;

	add.f64 	%fd4118, %fd31, %fd159;
	setp.gtu.f64	%p346, %fd160, 0d7FF0000000000000;
	@%p346 bra 	BB0_181;

	add.f64 	%fd4118, %fd31, %fd159;
	abs.f64 	%fd2238, %fd31;
	setp.gtu.f64	%p347, %fd2238, 0d7FF0000000000000;
	@%p347 bra 	BB0_181;

	and.b32  	%r442, %r12, 2147483647;
	setp.ne.s32	%p348, %r442, 2146435072;
	@%p348 bra 	BB0_176;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd31;
	}
	setp.eq.s32	%p349, %r443, 0;
	@%p349 bra 	BB0_180;
	bra.uni 	BB0_176;

BB0_180:
	setp.gt.f64	%p352, %fd160, 0d3FF0000000000000;
	selp.b32	%r452, 2146435072, 0, %p352;
	xor.b32  	%r453, %r452, 2146435072;
	setp.lt.s32	%p353, %r12, 0;
	selp.b32	%r454, %r453, %r452, %p353;
	setp.eq.f64	%p354, %fd159, 0dBFF0000000000000;
	selp.b32	%r455, 1072693248, %r454, %p354;
	mov.u32 	%r456, 0;
	mov.b64 	%fd4118, {%r456, %r455};
	bra.uni 	BB0_181;

BB0_171:
	mov.f64 	%fd4118, %fd4117;

BB0_181:
	mov.b64 	 %rd686, %fd39;
	selp.f64	%fd2239, 0d3FF0000000000000, %fd4118, %p274;
	mul.f64 	%fd2240, %fd33, %fd206;
	mul.f64 	%fd2241, %fd2240, %fd2239;
	sub.f64 	%fd217, %fd195, %fd2241;
	bfe.u32 	%r457, %r4, 20, 11;
	add.s32 	%r458, %r457, -1012;
	shl.b64 	%rd34, %rd686, %r458;
	setp.eq.s64	%p358, %rd34, -9223372036854775808;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd100;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4120, [retval0+0];
	
	//{
	}// Callseq End 10
	and.pred  	%p11, %p159, %p358;
	@!%p11 bra 	BB0_183;
	bra.uni 	BB0_182;

BB0_182:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r459}, %fd4120;
	}
	xor.b32  	%r460, %r459, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd4120;
	}
	mov.b64 	%fd4120, {%r461, %r460};

BB0_183:
	@%p160 bra 	BB0_186;
	bra.uni 	BB0_184;

BB0_186:
	selp.b32	%r462, %r3, 0, %p358;
	or.b32  	%r463, %r462, 2146435072;
	setp.lt.s32	%p364, %r4, 0;
	selp.b32	%r464, %r463, %r462, %p364;
	mov.u32 	%r465, 0;
	mov.b64 	%fd4120, {%r465, %r464};
	bra.uni 	BB0_187;

BB0_184:
	setp.gt.s32	%p361, %r3, -1;
	@%p361 bra 	BB0_187;

	cvt.rzi.f64.f64	%fd2242, %fd39;
	setp.neu.f64	%p362, %fd2242, %fd39;
	selp.f64	%fd4120, 0dFFF8000000000000, %fd4120, %p362;

BB0_187:
	add.f64 	%fd224, %fd97, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r466}, %fd224;
	}
	and.b32  	%r467, %r466, 2146435072;
	setp.ne.s32	%p365, %r467, 2146435072;
	@%p365 bra 	BB0_188;

	add.f64 	%fd4121, %fd97, %fd39;
	setp.gtu.f64	%p366, %fd100, 0d7FF0000000000000;
	@%p366 bra 	BB0_198;

	add.f64 	%fd4121, %fd97, %fd39;
	abs.f64 	%fd2243, %fd39;
	setp.gtu.f64	%p367, %fd2243, 0d7FF0000000000000;
	@%p367 bra 	BB0_198;

	and.b32  	%r468, %r4, 2147483647;
	setp.ne.s32	%p368, %r468, 2146435072;
	@%p368 bra 	BB0_193;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r469, %temp}, %fd39;
	}
	setp.eq.s32	%p369, %r469, 0;
	@%p369 bra 	BB0_197;
	bra.uni 	BB0_193;

BB0_197:
	setp.gt.f64	%p372, %fd100, 0d3FF0000000000000;
	selp.b32	%r478, 2146435072, 0, %p372;
	xor.b32  	%r479, %r478, 2146435072;
	setp.lt.s32	%p373, %r4, 0;
	selp.b32	%r480, %r479, %r478, %p373;
	setp.eq.f64	%p374, %fd97, 0dBFF0000000000000;
	selp.b32	%r481, 1072693248, %r480, %p374;
	mov.u32 	%r482, 0;
	mov.b64 	%fd4121, {%r482, %r481};
	bra.uni 	BB0_198;

BB0_188:
	mov.f64 	%fd4121, %fd4120;

BB0_198:
	mov.b64 	 %rd687, %fd37;
	selp.f64	%fd228, 0d3FF0000000000000, %fd4121, %p197;
	bfe.u32 	%r483, %r8, 20, 11;
	add.s32 	%r484, %r483, -1012;
	shl.b64 	%rd35, %rd687, %r484;
	setp.eq.s64	%p378, %rd35, -9223372036854775808;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4123, [retval0+0];
	
	//{
	}// Callseq End 11
	and.pred  	%p12, %p176, %p378;
	@!%p12 bra 	BB0_200;
	bra.uni 	BB0_199;

BB0_199:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd4123;
	}
	xor.b32  	%r486, %r485, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r487, %temp}, %fd4123;
	}
	mov.b64 	%fd4123, {%r487, %r486};

BB0_200:
	@%p177 bra 	BB0_203;
	bra.uni 	BB0_201;

BB0_203:
	selp.b32	%r488, %r6, 0, %p378;
	or.b32  	%r489, %r488, 2146435072;
	setp.lt.s32	%p384, %r8, 0;
	selp.b32	%r490, %r489, %r488, %p384;
	mov.u32 	%r491, 0;
	mov.b64 	%fd4123, {%r491, %r490};
	bra.uni 	BB0_204;

BB0_201:
	setp.gt.s32	%p381, %r6, -1;
	@%p381 bra 	BB0_204;

	cvt.rzi.f64.f64	%fd2244, %fd37;
	setp.neu.f64	%p382, %fd2244, %fd37;
	selp.f64	%fd4123, 0dFFF8000000000000, %fd4123, %p382;

BB0_204:
	add.f64 	%fd238, %fd37, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r492}, %fd238;
	}
	and.b32  	%r493, %r492, 2146435072;
	setp.ne.s32	%p385, %r493, 2146435072;
	@%p385 bra 	BB0_205;

	add.f64 	%fd4124, %fd37, %fd98;
	setp.gtu.f64	%p386, %fd111, 0d7FF0000000000000;
	@%p386 bra 	BB0_215;

	add.f64 	%fd4124, %fd37, %fd98;
	abs.f64 	%fd2245, %fd37;
	setp.gtu.f64	%p387, %fd2245, 0d7FF0000000000000;
	@%p387 bra 	BB0_215;

	and.b32  	%r494, %r8, 2147483647;
	setp.ne.s32	%p388, %r494, 2146435072;
	@%p388 bra 	BB0_210;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r495, %temp}, %fd37;
	}
	setp.eq.s32	%p389, %r495, 0;
	@%p389 bra 	BB0_214;
	bra.uni 	BB0_210;

BB0_214:
	setp.gt.f64	%p392, %fd111, 0d3FF0000000000000;
	selp.b32	%r504, 2146435072, 0, %p392;
	xor.b32  	%r505, %r504, 2146435072;
	setp.lt.s32	%p393, %r8, 0;
	selp.b32	%r506, %r505, %r504, %p393;
	setp.eq.f64	%p394, %fd98, 0dBFF0000000000000;
	selp.b32	%r507, 1072693248, %r506, %p394;
	mov.u32 	%r508, 0;
	mov.b64 	%fd4124, {%r508, %r507};
	bra.uni 	BB0_215;

BB0_205:
	mov.f64 	%fd4124, %fd4123;

BB0_215:
	selp.f64	%fd2246, 0d3FF0000000000000, %fd4124, %p234;
	mul.f64 	%fd2247, %fd99, %fd228;
	ld.const.f64 	%fd242, [pMtn];
	fma.rn.f64 	%fd2248, %fd2247, %fd2246, %fd242;
	div.rn.f64 	%fd2249, %fd145, %fd35;
	mul.f64 	%fd2250, %fd2249, %fd217;
	mul.f64 	%fd4563, %fd2250, %fd2248;
	setp.ge.f64	%p398, %fd4563, 0dBE112E0BE826D695;
	setp.ge.f64	%p399, %fd4564, 0dBE112E0BE826D695;
	and.pred  	%p400, %p399, %p398;
	@!%p400 bra 	BB0_218;
	bra.uni 	BB0_216;

BB0_216:
	ld.const.f64 	%fd2251, [rt];
	mul.f64 	%fd2252, %fd50, %fd2251;
	div.rn.f64 	%fd2253, %fd2252, 0d4014000000000000;
	setp.geu.f64	%p401, %fd2253, %fd94;
	setp.geu.f64	%p402, %fd4564, %fd30;
	or.pred  	%p403, %p402, %p401;
	@!%p403 bra 	BB0_218;
	bra.uni 	BB0_217;

BB0_217:
	ld.const.f64 	%fd3995, [f_tn];
	ld.const.f64 	%fd2254, [rn];
	mul.f64 	%fd2255, %fd35, %fd2254;
	div.rn.f64 	%fd2256, %fd2255, 0d4014000000000000;
	setp.geu.f64	%p404, %fd2256, %fd91;
	mul.f64 	%fd2257, %fd3995, 0d3FA999999999999A;
	setp.geu.f64	%p405, %fd4563, %fd2257;
	or.pred  	%p406, %p405, %p404;
	@%p406 bra 	BB0_220;
	bra.uni 	BB0_218;

BB0_220:
	ld.local.f64 	%fd244, [%rd23];
	setp.le.f64	%p407, %fd244, %fd94;
	ld.local.f64 	%fd245, [%rd22];
	setp.le.f64	%p408, %fd245, %fd91;
	and.pred  	%p409, %p407, %p408;
	@%p409 bra 	BB0_1666;
	bra.uni 	BB0_221;

BB0_1666:
	st.local.f64 	[%rd23], %fd94;
	st.local.f64 	[%rd22], %fd91;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd147;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1304, [retval0+0];
	
	//{
	}// Callseq End 76
	mov.f64 	%fd1210, %fd1304;
	@!%p7 bra 	BB0_1668;
	bra.uni 	BB0_1667;

BB0_1667:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2493}, %fd1304;
	}
	xor.b32  	%r2494, %r2493, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2495, %temp}, %fd1304;
	}
	mov.b64 	%fd1210, {%r2495, %r2494};

BB0_1668:
	@%p240 bra 	BB0_1671;
	bra.uni 	BB0_1669;

BB0_1671:
	selp.b32	%r2496, %r9, 0, %p278;
	or.b32  	%r2497, %r2496, 2146435072;
	setp.lt.s32	%p1990, %r10, 0;
	selp.b32	%r2498, %r2497, %r2496, %p1990;
	mov.u32 	%r2499, 0;
	mov.b64 	%fd1210, {%r2499, %r2498};
	bra.uni 	BB0_1672;

BB0_218:
	mov.u16 	%rs5, 1;
	st.local.u8 	[%rd21], %rs5;
	bra.uni 	BB0_219;

BB0_2216:
	setp.gt.s32	%p2592, %r111, -1;
	@%p2592 bra 	BB0_2219;

	cvt.rzi.f64.f64	%fd2878, %fd33;
	setp.neu.f64	%p2593, %fd2878, %fd33;
	selp.f64	%fd1578, 0dFFF8000000000000, %fd1578, %p2593;

BB0_2219:
	add.f64 	%fd4483, %fd1571, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3268}, %fd4483;
	}
	and.b32  	%r3269, %r3268, 2146435072;
	setp.ne.s32	%p2596, %r3269, 2146435072;
	@%p2596 bra 	BB0_2220;

	setp.gtu.f64	%p2597, %fd1572, 0d7FF0000000000000;
	@%p2597 bra 	BB0_2230;

	abs.f64 	%fd2879, %fd33;
	setp.gtu.f64	%p2598, %fd2879, 0d7FF0000000000000;
	@%p2598 bra 	BB0_2230;

	and.b32  	%r3270, %r99, 2147483647;
	setp.ne.s32	%p2599, %r3270, 2146435072;
	@%p2599 bra 	BB0_2225;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3271, %temp}, %fd33;
	}
	setp.eq.s32	%p2600, %r3271, 0;
	@%p2600 bra 	BB0_2229;
	bra.uni 	BB0_2225;

BB0_2229:
	setp.gt.f64	%p2603, %fd1572, 0d3FF0000000000000;
	selp.b32	%r3280, 2146435072, 0, %p2603;
	xor.b32  	%r3281, %r3280, 2146435072;
	setp.lt.s32	%p2604, %r99, 0;
	selp.b32	%r3282, %r3281, %r3280, %p2604;
	setp.eq.f64	%p2605, %fd1571, 0dBFF0000000000000;
	selp.b32	%r3283, 1072693248, %r3282, %p2605;
	mov.u32 	%r3284, 0;
	mov.b64 	%fd4483, {%r3284, %r3283};
	bra.uni 	BB0_2230;

BB0_2079:
	setp.gt.s32	%p2432, %r100, -1;
	@%p2432 bra 	BB0_2082;

	cvt.rzi.f64.f64	%fd2836, %fd33;
	setp.neu.f64	%p2433, %fd2836, %fd33;
	selp.f64	%fd4458, 0dFFF8000000000000, %fd4458, %p2433;

BB0_2082:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3062}, %fd42;
	}
	and.b32  	%r3063, %r3062, 2146435072;
	setp.ne.s32	%p2436, %r3063, 2146435072;
	@%p2436 bra 	BB0_2083;

	setp.gtu.f64	%p2437, %fd1470, 0d7FF0000000000000;
	mov.f64 	%fd4459, %fd42;
	@%p2437 bra 	BB0_2093;

	abs.f64 	%fd2837, %fd33;
	setp.gtu.f64	%p2438, %fd2837, 0d7FF0000000000000;
	mov.f64 	%fd4459, %fd42;
	@%p2438 bra 	BB0_2093;

	and.b32  	%r3064, %r99, 2147483647;
	setp.ne.s32	%p2439, %r3064, 2146435072;
	@%p2439 bra 	BB0_2088;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3065, %temp}, %fd33;
	}
	setp.eq.s32	%p2440, %r3065, 0;
	@%p2440 bra 	BB0_2092;
	bra.uni 	BB0_2088;

BB0_2092:
	setp.eq.f64	%p2443, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p2444, %fd1470, 0d3FF0000000000000;
	selp.b32	%r3074, 2146435072, 0, %p2444;
	xor.b32  	%r3075, %r3074, 2146435072;
	setp.lt.s32	%p2445, %r99, 0;
	selp.b32	%r3076, %r3075, %r3074, %p2445;
	selp.b32	%r3077, 1072693248, %r3076, %p2443;
	mov.u32 	%r3078, 0;
	mov.b64 	%fd4459, {%r3078, %r3077};
	bra.uni 	BB0_2093;

BB0_2220:
	mov.f64 	%fd4483, %fd1578;

BB0_2230:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd32;
	}
	bfe.u32 	%r3285, %r112, 20, 11;
	add.s32 	%r3286, %r3285, -1012;
	mov.b64 	 %rd458, %fd32;
	shl.b64 	%rd60, %rd458, %r3286;
	setp.eq.s64	%p2606, %rd60, -9223372036854775808;
	abs.f64 	%fd1583, %fd1569;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1583;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1589, [retval0+0];
	
	//{
	}// Callseq End 101
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd1569;
	}
	setp.lt.s32	%p2607, %r113, 0;
	and.pred  	%p123, %p2607, %p2606;
	@!%p123 bra 	BB0_2232;
	bra.uni 	BB0_2231;

BB0_2231:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3287}, %fd1589;
	}
	xor.b32  	%r3288, %r3287, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3289, %temp}, %fd1589;
	}
	mov.b64 	%fd1589, {%r3289, %r3288};

BB0_2232:
	setp.eq.f64	%p2608, %fd1569, 0d0000000000000000;
	@%p2608 bra 	BB0_2235;
	bra.uni 	BB0_2233;

BB0_2235:
	selp.b32	%r3290, %r113, 0, %p2606;
	or.b32  	%r3291, %r3290, 2146435072;
	setp.lt.s32	%p2612, %r112, 0;
	selp.b32	%r3292, %r3291, %r3290, %p2612;
	mov.u32 	%r3293, 0;
	mov.b64 	%fd1589, {%r3293, %r3292};
	bra.uni 	BB0_2236;

BB0_2083:
	mov.f64 	%fd4459, %fd4458;

BB0_2093:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd46;
	}
	bfe.u32 	%r3079, %r101, 20, 11;
	add.s32 	%r3080, %r3079, -1012;
	mov.b64 	 %rd451, %fd46;
	shl.b64 	%rd53, %rd451, %r3080;
	setp.eq.s64	%p2446, %rd53, -9223372036854775808;
	abs.f64 	%fd1480, %fd68;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1480;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1486, [retval0+0];
	
	//{
	}// Callseq End 93
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd68;
	}
	setp.lt.s32	%p2447, %r102, 0;
	and.pred  	%p115, %p2447, %p2446;
	@!%p115 bra 	BB0_2095;
	bra.uni 	BB0_2094;

BB0_2094:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3081}, %fd1486;
	}
	xor.b32  	%r3082, %r3081, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3083, %temp}, %fd1486;
	}
	mov.b64 	%fd1486, {%r3083, %r3082};

BB0_2095:
	setp.eq.f64	%p2448, %fd68, 0d0000000000000000;
	@%p2448 bra 	BB0_2098;
	bra.uni 	BB0_2096;

BB0_2098:
	selp.b32	%r3084, %r102, 0, %p2446;
	or.b32  	%r3085, %r3084, 2146435072;
	setp.lt.s32	%p2452, %r101, 0;
	selp.b32	%r3086, %r3085, %r3084, %p2452;
	mov.u32 	%r3087, 0;
	mov.b64 	%fd1486, {%r3087, %r3086};
	bra.uni 	BB0_2099;

BB0_2233:
	setp.gt.s32	%p2609, %r113, -1;
	@%p2609 bra 	BB0_2236;

	cvt.rzi.f64.f64	%fd2880, %fd32;
	setp.neu.f64	%p2610, %fd2880, %fd32;
	selp.f64	%fd1589, 0dFFF8000000000000, %fd1589, %p2610;

BB0_2236:
	add.f64 	%fd4486, %fd32, %fd1569;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3294}, %fd4486;
	}
	and.b32  	%r3295, %r3294, 2146435072;
	setp.ne.s32	%p2613, %r3295, 2146435072;
	@%p2613 bra 	BB0_2237;

	setp.gtu.f64	%p2614, %fd1583, 0d7FF0000000000000;
	@%p2614 bra 	BB0_2247;

	abs.f64 	%fd2881, %fd32;
	setp.gtu.f64	%p2615, %fd2881, 0d7FF0000000000000;
	@%p2615 bra 	BB0_2247;

	and.b32  	%r3296, %r112, 2147483647;
	setp.ne.s32	%p2616, %r3296, 2146435072;
	@%p2616 bra 	BB0_2242;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3297, %temp}, %fd32;
	}
	setp.eq.s32	%p2617, %r3297, 0;
	@%p2617 bra 	BB0_2246;
	bra.uni 	BB0_2242;

BB0_2246:
	setp.gt.f64	%p2620, %fd1583, 0d3FF0000000000000;
	selp.b32	%r3306, 2146435072, 0, %p2620;
	xor.b32  	%r3307, %r3306, 2146435072;
	setp.lt.s32	%p2621, %r112, 0;
	selp.b32	%r3308, %r3307, %r3306, %p2621;
	setp.eq.f64	%p2622, %fd1569, 0dBFF0000000000000;
	selp.b32	%r3309, 1072693248, %r3308, %p2622;
	mov.u32 	%r3310, 0;
	mov.b64 	%fd4486, {%r3310, %r3309};
	bra.uni 	BB0_2247;

BB0_2096:
	setp.gt.s32	%p2449, %r102, -1;
	@%p2449 bra 	BB0_2099;

	cvt.rzi.f64.f64	%fd2838, %fd46;
	setp.neu.f64	%p2450, %fd2838, %fd46;
	selp.f64	%fd1486, 0dFFF8000000000000, %fd1486, %p2450;

BB0_2099:
	add.f64 	%fd4462, %fd46, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3088}, %fd4462;
	}
	and.b32  	%r3089, %r3088, 2146435072;
	setp.ne.s32	%p2453, %r3089, 2146435072;
	@%p2453 bra 	BB0_2100;

	setp.gtu.f64	%p2454, %fd1480, 0d7FF0000000000000;
	@%p2454 bra 	BB0_2110;

	abs.f64 	%fd2840, %fd46;
	setp.gtu.f64	%p2455, %fd2840, 0d7FF0000000000000;
	@%p2455 bra 	BB0_2110;

	and.b32  	%r3090, %r101, 2147483647;
	setp.ne.s32	%p2456, %r3090, 2146435072;
	@%p2456 bra 	BB0_2105;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3091, %temp}, %fd46;
	}
	setp.eq.s32	%p2457, %r3091, 0;
	@%p2457 bra 	BB0_2109;
	bra.uni 	BB0_2105;

BB0_2109:
	setp.eq.f64	%p2460, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p2461, %fd1480, 0d3FF0000000000000;
	selp.b32	%r3100, 2146435072, 0, %p2461;
	xor.b32  	%r3101, %r3100, 2146435072;
	setp.lt.s32	%p2462, %r101, 0;
	selp.b32	%r3102, %r3101, %r3100, %p2462;
	selp.b32	%r3103, 1072693248, %r3102, %p2460;
	mov.u32 	%r3104, 0;
	mov.b64 	%fd4462, {%r3104, %r3103};
	bra.uni 	BB0_2110;

BB0_2237:
	mov.f64 	%fd4486, %fd1589;

BB0_2247:
	setp.eq.f64	%p2623, %fd1569, 0d3FF0000000000000;
	setp.eq.f64	%p2624, %fd32, 0d0000000000000000;
	or.pred  	%p2625, %p2623, %p2624;
	selp.f64	%fd2882, 0d3FF0000000000000, %fd4486, %p2625;
	setp.eq.f64	%p2626, %fd33, 0d0000000000000000;
	setp.eq.f64	%p2627, %fd1571, 0d3FF0000000000000;
	or.pred  	%p2628, %p2627, %p2626;
	selp.f64	%fd2883, 0d3FF0000000000000, %fd4483, %p2628;
	mul.f64 	%fd2884, %fd31, %fd2883;
	mul.f64 	%fd1594, %fd2884, %fd2882;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd34;
	}
	bfe.u32 	%r3311, %r114, 20, 11;
	add.s32 	%r3312, %r3311, -1012;
	mov.b64 	 %rd459, %fd34;
	shl.b64 	%rd61, %rd459, %r3312;
	setp.eq.s64	%p2629, %rd61, -9223372036854775808;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1572;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1600, [retval0+0];
	
	//{
	}// Callseq End 102
	and.pred  	%p124, %p2590, %p2629;
	@!%p124 bra 	BB0_2249;
	bra.uni 	BB0_2248;

BB0_2248:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3313}, %fd1600;
	}
	xor.b32  	%r3314, %r3313, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3315, %temp}, %fd1600;
	}
	mov.b64 	%fd1600, {%r3315, %r3314};

BB0_2249:
	@%p2591 bra 	BB0_2252;
	bra.uni 	BB0_2250;

BB0_2252:
	selp.b32	%r3316, %r111, 0, %p2629;
	or.b32  	%r3317, %r3316, 2146435072;
	setp.lt.s32	%p2635, %r114, 0;
	selp.b32	%r3318, %r3317, %r3316, %p2635;
	mov.u32 	%r3319, 0;
	mov.b64 	%fd1600, {%r3319, %r3318};
	bra.uni 	BB0_2253;

BB0_2100:
	mov.f64 	%fd4462, %fd1486;

BB0_2110:
	setp.eq.f64	%p2463, %fd46, 0d0000000000000000;
	setp.eq.f64	%p2464, %fd68, 0d3FF0000000000000;
	or.pred  	%p2465, %p2464, %p2463;
	selp.f64	%fd2841, 0d3FF0000000000000, %fd4462, %p2465;
	setp.eq.f64	%p2466, %fd41, 0d3FF0000000000000;
	setp.eq.f64	%p2467, %fd33, 0d0000000000000000;
	or.pred  	%p2468, %p2466, %p2467;
	selp.f64	%fd2842, 0d3FF0000000000000, %fd4459, %p2468;
	mul.f64 	%fd2843, %fd83, %fd2842;
	mul.f64 	%fd1492, %fd2843, %fd2841;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd48;
	}
	bfe.u32 	%r3105, %r103, 20, 11;
	add.s32 	%r3106, %r3105, -1012;
	mov.b64 	 %rd452, %fd48;
	shl.b64 	%rd54, %rd452, %r3106;
	setp.eq.s64	%p2469, %rd54, -9223372036854775808;
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1470;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1498, [retval0+0];
	
	//{
	}// Callseq End 94
	and.pred  	%p116, %p2430, %p2469;
	@!%p116 bra 	BB0_2112;
	bra.uni 	BB0_2111;

BB0_2111:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3107}, %fd1498;
	}
	xor.b32  	%r3108, %r3107, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3109, %temp}, %fd1498;
	}
	mov.b64 	%fd1498, {%r3109, %r3108};

BB0_2112:
	@%p2431 bra 	BB0_2115;
	bra.uni 	BB0_2113;

BB0_2115:
	selp.b32	%r3110, %r100, 0, %p2469;
	or.b32  	%r3111, %r3110, 2146435072;
	setp.lt.s32	%p2475, %r103, 0;
	selp.b32	%r3112, %r3111, %r3110, %p2475;
	mov.u32 	%r3113, 0;
	mov.b64 	%fd1498, {%r3113, %r3112};
	bra.uni 	BB0_2116;

BB0_2250:
	setp.gt.s32	%p2632, %r111, -1;
	@%p2632 bra 	BB0_2253;

	cvt.rzi.f64.f64	%fd2885, %fd34;
	setp.neu.f64	%p2633, %fd2885, %fd34;
	selp.f64	%fd1600, 0dFFF8000000000000, %fd1600, %p2633;

BB0_2253:
	add.f64 	%fd4489, %fd1571, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3320}, %fd4489;
	}
	and.b32  	%r3321, %r3320, 2146435072;
	setp.ne.s32	%p2636, %r3321, 2146435072;
	@%p2636 bra 	BB0_2254;

	setp.gtu.f64	%p2637, %fd1572, 0d7FF0000000000000;
	@%p2637 bra 	BB0_2264;

	abs.f64 	%fd2886, %fd34;
	setp.gtu.f64	%p2638, %fd2886, 0d7FF0000000000000;
	@%p2638 bra 	BB0_2264;

	and.b32  	%r3322, %r114, 2147483647;
	setp.ne.s32	%p2639, %r3322, 2146435072;
	@%p2639 bra 	BB0_2259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3323, %temp}, %fd34;
	}
	setp.eq.s32	%p2640, %r3323, 0;
	@%p2640 bra 	BB0_2263;
	bra.uni 	BB0_2259;

BB0_2263:
	setp.gt.f64	%p2643, %fd1572, 0d3FF0000000000000;
	selp.b32	%r3332, 2146435072, 0, %p2643;
	xor.b32  	%r3333, %r3332, 2146435072;
	setp.lt.s32	%p2644, %r114, 0;
	selp.b32	%r3334, %r3333, %r3332, %p2644;
	setp.eq.f64	%p2645, %fd1571, 0dBFF0000000000000;
	selp.b32	%r3335, 1072693248, %r3334, %p2645;
	mov.u32 	%r3336, 0;
	mov.b64 	%fd4489, {%r3336, %r3335};
	bra.uni 	BB0_2264;

BB0_2113:
	setp.gt.s32	%p2472, %r100, -1;
	@%p2472 bra 	BB0_2116;

	cvt.rzi.f64.f64	%fd2844, %fd48;
	setp.neu.f64	%p2473, %fd2844, %fd48;
	selp.f64	%fd1498, 0dFFF8000000000000, %fd1498, %p2473;

BB0_2116:
	add.f64 	%fd4465, %fd41, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3114}, %fd4465;
	}
	and.b32  	%r3115, %r3114, 2146435072;
	setp.ne.s32	%p2476, %r3115, 2146435072;
	@%p2476 bra 	BB0_2117;

	setp.gtu.f64	%p2477, %fd1470, 0d7FF0000000000000;
	@%p2477 bra 	BB0_2127;

	abs.f64 	%fd2846, %fd48;
	setp.gtu.f64	%p2478, %fd2846, 0d7FF0000000000000;
	@%p2478 bra 	BB0_2127;

	and.b32  	%r3116, %r103, 2147483647;
	setp.ne.s32	%p2479, %r3116, 2146435072;
	@%p2479 bra 	BB0_2122;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3117, %temp}, %fd48;
	}
	setp.eq.s32	%p2480, %r3117, 0;
	@%p2480 bra 	BB0_2126;
	bra.uni 	BB0_2122;

BB0_2126:
	setp.eq.f64	%p2483, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p2484, %fd1470, 0d3FF0000000000000;
	selp.b32	%r3126, 2146435072, 0, %p2484;
	xor.b32  	%r3127, %r3126, 2146435072;
	setp.lt.s32	%p2485, %r103, 0;
	selp.b32	%r3128, %r3127, %r3126, %p2485;
	selp.b32	%r3129, 1072693248, %r3128, %p2483;
	mov.u32 	%r3130, 0;
	mov.b64 	%fd4465, {%r3130, %r3129};
	bra.uni 	BB0_2127;

BB0_2254:
	mov.f64 	%fd4489, %fd1600;

BB0_2264:
	setp.eq.f64	%p2646, %fd34, 0d0000000000000000;
	or.pred  	%p2648, %p2627, %p2646;
	selp.f64	%fd1605, 0d3FF0000000000000, %fd4489, %p2648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd31;
	}
	bfe.u32 	%r3337, %r115, 20, 11;
	add.s32 	%r3338, %r3337, -1012;
	mov.b64 	 %rd460, %fd31;
	shl.b64 	%rd62, %rd460, %r3338;
	setp.eq.s64	%p2649, %rd62, -9223372036854775808;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1583;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1611, [retval0+0];
	
	//{
	}// Callseq End 103
	and.pred  	%p125, %p2607, %p2649;
	@!%p125 bra 	BB0_2266;
	bra.uni 	BB0_2265;

BB0_2265:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3339}, %fd1611;
	}
	xor.b32  	%r3340, %r3339, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3341, %temp}, %fd1611;
	}
	mov.b64 	%fd1611, {%r3341, %r3340};

BB0_2266:
	@%p2608 bra 	BB0_2269;
	bra.uni 	BB0_2267;

BB0_2269:
	selp.b32	%r3342, %r113, 0, %p2649;
	or.b32  	%r3343, %r3342, 2146435072;
	setp.lt.s32	%p2655, %r115, 0;
	selp.b32	%r3344, %r3343, %r3342, %p2655;
	mov.u32 	%r3345, 0;
	mov.b64 	%fd1611, {%r3345, %r3344};
	bra.uni 	BB0_2270;

BB0_2117:
	mov.f64 	%fd4465, %fd1498;

BB0_2127:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd31;
	}
	bfe.u32 	%r3131, %r104, 20, 11;
	add.s32 	%r3132, %r3131, -1012;
	mov.b64 	 %rd453, %fd31;
	shl.b64 	%rd55, %rd453, %r3132;
	setp.eq.s64	%p2486, %rd55, -9223372036854775808;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1480;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1509, [retval0+0];
	
	//{
	}// Callseq End 95
	and.pred  	%p117, %p2447, %p2486;
	@!%p117 bra 	BB0_2129;
	bra.uni 	BB0_2128;

BB0_2128:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3133}, %fd1509;
	}
	xor.b32  	%r3134, %r3133, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3135, %temp}, %fd1509;
	}
	mov.b64 	%fd1509, {%r3135, %r3134};

BB0_2129:
	@%p2448 bra 	BB0_2132;
	bra.uni 	BB0_2130;

BB0_2132:
	selp.b32	%r3136, %r102, 0, %p2486;
	or.b32  	%r3137, %r3136, 2146435072;
	setp.lt.s32	%p2492, %r104, 0;
	selp.b32	%r3138, %r3137, %r3136, %p2492;
	mov.u32 	%r3139, 0;
	mov.b64 	%fd1509, {%r3139, %r3138};
	bra.uni 	BB0_2133;

BB0_2267:
	setp.gt.s32	%p2652, %r113, -1;
	@%p2652 bra 	BB0_2270;

	cvt.rzi.f64.f64	%fd2887, %fd31;
	setp.neu.f64	%p2653, %fd2887, %fd31;
	selp.f64	%fd1611, 0dFFF8000000000000, %fd1611, %p2653;

BB0_2270:
	add.f64 	%fd4492, %fd31, %fd1569;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3346}, %fd4492;
	}
	and.b32  	%r3347, %r3346, 2146435072;
	setp.ne.s32	%p2656, %r3347, 2146435072;
	@%p2656 bra 	BB0_2271;

	setp.gtu.f64	%p2657, %fd1583, 0d7FF0000000000000;
	@%p2657 bra 	BB0_2281;

	abs.f64 	%fd2888, %fd31;
	setp.gtu.f64	%p2658, %fd2888, 0d7FF0000000000000;
	@%p2658 bra 	BB0_2281;

	and.b32  	%r3348, %r115, 2147483647;
	setp.ne.s32	%p2659, %r3348, 2146435072;
	@%p2659 bra 	BB0_2276;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3349, %temp}, %fd31;
	}
	setp.eq.s32	%p2660, %r3349, 0;
	@%p2660 bra 	BB0_2280;
	bra.uni 	BB0_2276;

BB0_2280:
	setp.gt.f64	%p2663, %fd1583, 0d3FF0000000000000;
	selp.b32	%r3358, 2146435072, 0, %p2663;
	xor.b32  	%r3359, %r3358, 2146435072;
	setp.lt.s32	%p2664, %r115, 0;
	selp.b32	%r3360, %r3359, %r3358, %p2664;
	setp.eq.f64	%p2665, %fd1569, 0dBFF0000000000000;
	selp.b32	%r3361, 1072693248, %r3360, %p2665;
	mov.u32 	%r3362, 0;
	mov.b64 	%fd4492, {%r3362, %r3361};
	bra.uni 	BB0_2281;

BB0_2130:
	setp.gt.s32	%p2489, %r102, -1;
	@%p2489 bra 	BB0_2133;

	cvt.rzi.f64.f64	%fd2847, %fd31;
	setp.neu.f64	%p2490, %fd2847, %fd31;
	selp.f64	%fd1509, 0dFFF8000000000000, %fd1509, %p2490;

BB0_2133:
	add.f64 	%fd4468, %fd31, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3140}, %fd4468;
	}
	and.b32  	%r3141, %r3140, 2146435072;
	setp.ne.s32	%p2493, %r3141, 2146435072;
	@%p2493 bra 	BB0_2134;

	setp.gtu.f64	%p2494, %fd1480, 0d7FF0000000000000;
	@%p2494 bra 	BB0_2144;

	abs.f64 	%fd2849, %fd31;
	setp.gtu.f64	%p2495, %fd2849, 0d7FF0000000000000;
	@%p2495 bra 	BB0_2144;

	and.b32  	%r3142, %r104, 2147483647;
	setp.ne.s32	%p2496, %r3142, 2146435072;
	@%p2496 bra 	BB0_2139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3143, %temp}, %fd31;
	}
	setp.eq.s32	%p2497, %r3143, 0;
	@%p2497 bra 	BB0_2143;
	bra.uni 	BB0_2139;

BB0_2143:
	setp.eq.f64	%p2500, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p2501, %fd1480, 0d3FF0000000000000;
	selp.b32	%r3152, 2146435072, 0, %p2501;
	xor.b32  	%r3153, %r3152, 2146435072;
	setp.lt.s32	%p2502, %r104, 0;
	selp.b32	%r3154, %r3153, %r3152, %p2502;
	selp.b32	%r3155, 1072693248, %r3154, %p2500;
	mov.u32 	%r3156, 0;
	mov.b64 	%fd4468, {%r3156, %r3155};
	bra.uni 	BB0_2144;

BB0_2271:
	mov.f64 	%fd4492, %fd1611;

BB0_2281:
	setp.eq.f64	%p2666, %fd31, 0d0000000000000000;
	or.pred  	%p2668, %p2623, %p2666;
	selp.f64	%fd2889, 0d3FF0000000000000, %fd4492, %p2668;
	mul.f64 	%fd2890, %fd33, %fd1605;
	mul.f64 	%fd2891, %fd2890, %fd2889;
	sub.f64 	%fd1616, %fd1594, %fd2891;
	ld.const.f64 	%fd4500, [gam_t];
	sub.f64 	%fd1618, %fd2184, %fd1568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd1618;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd39;
	}
	bfe.u32 	%r3363, %r117, 20, 11;
	add.s32 	%r3364, %r3363, -1012;
	mov.b64 	 %rd461, %fd39;
	shl.b64 	%rd63, %rd461, %r3364;
	setp.eq.s64	%p2669, %rd63, -9223372036854775808;
	abs.f64 	%fd1619, %fd1618;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1619;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1625, [retval0+0];
	
	//{
	}// Callseq End 104
	setp.lt.s32	%p2670, %r116, 0;
	and.pred  	%p126, %p2670, %p2669;
	@!%p126 bra 	BB0_2283;
	bra.uni 	BB0_2282;

BB0_2282:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3365}, %fd1625;
	}
	xor.b32  	%r3366, %r3365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3367, %temp}, %fd1625;
	}
	mov.b64 	%fd1625, {%r3367, %r3366};

BB0_2283:
	setp.eq.f64	%p2671, %fd1618, 0d0000000000000000;
	@%p2671 bra 	BB0_2286;
	bra.uni 	BB0_2284;

BB0_2286:
	selp.b32	%r3368, %r116, 0, %p2669;
	or.b32  	%r3369, %r3368, 2146435072;
	setp.lt.s32	%p2675, %r117, 0;
	selp.b32	%r3370, %r3369, %r3368, %p2675;
	mov.u32 	%r3371, 0;
	mov.b64 	%fd1625, {%r3371, %r3370};
	bra.uni 	BB0_2287;

BB0_2134:
	mov.f64 	%fd4468, %fd1509;

BB0_2144:
	setp.eq.f64	%p2503, %fd31, 0d0000000000000000;
	or.pred  	%p2505, %p2464, %p2503;
	selp.f64	%fd2850, 0d3FF0000000000000, %fd4468, %p2505;
	setp.eq.f64	%p2507, %fd48, 0d0000000000000000;
	or.pred  	%p2508, %p2466, %p2507;
	selp.f64	%fd2851, 0d3FF0000000000000, %fd4465, %p2508;
	mul.f64 	%fd2852, %fd47, %fd2851;
	mul.f64 	%fd1515, %fd2852, %fd2850;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd34;
	}
	bfe.u32 	%r3157, %r105, 20, 11;
	add.s32 	%r3158, %r3157, -1012;
	mov.b64 	 %rd454, %fd34;
	shl.b64 	%rd56, %rd454, %r3158;
	setp.eq.s64	%p2509, %rd56, -9223372036854775808;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1470;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1521, [retval0+0];
	
	//{
	}// Callseq End 96
	and.pred  	%p118, %p2430, %p2509;
	@!%p118 bra 	BB0_2146;
	bra.uni 	BB0_2145;

BB0_2145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3159}, %fd1521;
	}
	xor.b32  	%r3160, %r3159, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3161, %temp}, %fd1521;
	}
	mov.b64 	%fd1521, {%r3161, %r3160};

BB0_2146:
	@%p2431 bra 	BB0_2149;
	bra.uni 	BB0_2147;

BB0_2149:
	selp.b32	%r3162, %r100, 0, %p2509;
	or.b32  	%r3163, %r3162, 2146435072;
	setp.lt.s32	%p2515, %r105, 0;
	selp.b32	%r3164, %r3163, %r3162, %p2515;
	mov.u32 	%r3165, 0;
	mov.b64 	%fd1521, {%r3165, %r3164};
	bra.uni 	BB0_2150;

BB0_2284:
	setp.gt.s32	%p2672, %r116, -1;
	@%p2672 bra 	BB0_2287;

	cvt.rzi.f64.f64	%fd2893, %fd39;
	setp.neu.f64	%p2673, %fd2893, %fd39;
	selp.f64	%fd1625, 0dFFF8000000000000, %fd1625, %p2673;

BB0_2287:
	add.f64 	%fd4495, %fd1618, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3372}, %fd4495;
	}
	and.b32  	%r3373, %r3372, 2146435072;
	setp.ne.s32	%p2676, %r3373, 2146435072;
	@%p2676 bra 	BB0_2288;

	setp.gtu.f64	%p2677, %fd1619, 0d7FF0000000000000;
	@%p2677 bra 	BB0_2298;

	abs.f64 	%fd2894, %fd39;
	setp.gtu.f64	%p2678, %fd2894, 0d7FF0000000000000;
	@%p2678 bra 	BB0_2298;

	and.b32  	%r3374, %r117, 2147483647;
	setp.ne.s32	%p2679, %r3374, 2146435072;
	@%p2679 bra 	BB0_2293;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3375, %temp}, %fd39;
	}
	setp.eq.s32	%p2680, %r3375, 0;
	@%p2680 bra 	BB0_2297;
	bra.uni 	BB0_2293;

BB0_2297:
	setp.gt.f64	%p2683, %fd1619, 0d3FF0000000000000;
	selp.b32	%r3384, 2146435072, 0, %p2683;
	xor.b32  	%r3385, %r3384, 2146435072;
	setp.lt.s32	%p2684, %r117, 0;
	selp.b32	%r3386, %r3385, %r3384, %p2684;
	setp.eq.f64	%p2685, %fd1618, 0dBFF0000000000000;
	selp.b32	%r3387, 1072693248, %r3386, %p2685;
	mov.u32 	%r3388, 0;
	mov.b64 	%fd4495, {%r3388, %r3387};
	bra.uni 	BB0_2298;

BB0_2147:
	setp.gt.s32	%p2512, %r100, -1;
	@%p2512 bra 	BB0_2150;

	cvt.rzi.f64.f64	%fd2853, %fd34;
	setp.neu.f64	%p2513, %fd2853, %fd34;
	selp.f64	%fd1521, 0dFFF8000000000000, %fd1521, %p2513;

BB0_2150:
	add.f64 	%fd4471, %fd41, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3166}, %fd4471;
	}
	and.b32  	%r3167, %r3166, 2146435072;
	setp.ne.s32	%p2516, %r3167, 2146435072;
	@%p2516 bra 	BB0_2151;

	setp.gtu.f64	%p2517, %fd1470, 0d7FF0000000000000;
	@%p2517 bra 	BB0_2161;

	abs.f64 	%fd2855, %fd34;
	setp.gtu.f64	%p2518, %fd2855, 0d7FF0000000000000;
	@%p2518 bra 	BB0_2161;

	and.b32  	%r3168, %r105, 2147483647;
	setp.ne.s32	%p2519, %r3168, 2146435072;
	@%p2519 bra 	BB0_2156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3169, %temp}, %fd34;
	}
	setp.eq.s32	%p2520, %r3169, 0;
	@%p2520 bra 	BB0_2160;
	bra.uni 	BB0_2156;

BB0_2160:
	setp.eq.f64	%p2523, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p2524, %fd1470, 0d3FF0000000000000;
	selp.b32	%r3178, 2146435072, 0, %p2524;
	xor.b32  	%r3179, %r3178, 2146435072;
	setp.lt.s32	%p2525, %r105, 0;
	selp.b32	%r3180, %r3179, %r3178, %p2525;
	selp.b32	%r3181, 1072693248, %r3180, %p2523;
	mov.u32 	%r3182, 0;
	mov.b64 	%fd4471, {%r3182, %r3181};
	bra.uni 	BB0_2161;

BB0_2288:
	mov.f64 	%fd4495, %fd1625;

BB0_2298:
	setp.eq.f64	%p2686, %fd39, 0d0000000000000000;
	setp.eq.f64	%p2687, %fd1618, 0d3FF0000000000000;
	or.pred  	%p2688, %p2687, %p2686;
	selp.f64	%fd1630, 0d3FF0000000000000, %fd4495, %p2688;
	add.f64 	%fd1631, %fd1568, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd1631;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd37;
	}
	bfe.u32 	%r3389, %r119, 20, 11;
	add.s32 	%r3390, %r3389, -1012;
	mov.b64 	 %rd462, %fd37;
	shl.b64 	%rd64, %rd462, %r3390;
	setp.eq.s64	%p2689, %rd64, -9223372036854775808;
	abs.f64 	%fd1632, %fd1631;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1632;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1638, [retval0+0];
	
	//{
	}// Callseq End 105
	setp.lt.s32	%p2690, %r118, 0;
	and.pred  	%p127, %p2690, %p2689;
	@!%p127 bra 	BB0_2300;
	bra.uni 	BB0_2299;

BB0_2299:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3391}, %fd1638;
	}
	xor.b32  	%r3392, %r3391, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3393, %temp}, %fd1638;
	}
	mov.b64 	%fd1638, {%r3393, %r3392};

BB0_2300:
	setp.eq.f64	%p2691, %fd1631, 0d0000000000000000;
	@%p2691 bra 	BB0_2303;
	bra.uni 	BB0_2301;

BB0_2303:
	selp.b32	%r3394, %r118, 0, %p2689;
	or.b32  	%r3395, %r3394, 2146435072;
	setp.lt.s32	%p2695, %r119, 0;
	selp.b32	%r3396, %r3395, %r3394, %p2695;
	mov.u32 	%r3397, 0;
	mov.b64 	%fd1638, {%r3397, %r3396};
	bra.uni 	BB0_2304;

BB0_2151:
	mov.f64 	%fd4471, %fd1521;

BB0_2161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd32;
	}
	bfe.u32 	%r3183, %r106, 20, 11;
	add.s32 	%r3184, %r3183, -1012;
	mov.b64 	 %rd455, %fd32;
	shl.b64 	%rd57, %rd455, %r3184;
	setp.eq.s64	%p2526, %rd57, -9223372036854775808;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1480;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1532, [retval0+0];
	
	//{
	}// Callseq End 97
	and.pred  	%p119, %p2447, %p2526;
	@!%p119 bra 	BB0_2163;
	bra.uni 	BB0_2162;

BB0_2162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3185}, %fd1532;
	}
	xor.b32  	%r3186, %r3185, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3187, %temp}, %fd1532;
	}
	mov.b64 	%fd1532, {%r3187, %r3186};

BB0_2163:
	@%p2448 bra 	BB0_2166;
	bra.uni 	BB0_2164;

BB0_2166:
	selp.b32	%r3188, %r102, 0, %p2526;
	or.b32  	%r3189, %r3188, 2146435072;
	setp.lt.s32	%p2532, %r106, 0;
	selp.b32	%r3190, %r3189, %r3188, %p2532;
	mov.u32 	%r3191, 0;
	mov.b64 	%fd1532, {%r3191, %r3190};
	bra.uni 	BB0_2167;

BB0_2301:
	setp.gt.s32	%p2692, %r118, -1;
	@%p2692 bra 	BB0_2304;

	cvt.rzi.f64.f64	%fd2896, %fd37;
	setp.neu.f64	%p2693, %fd2896, %fd37;
	selp.f64	%fd1638, 0dFFF8000000000000, %fd1638, %p2693;

BB0_2304:
	add.f64 	%fd4498, %fd37, %fd1631;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3398}, %fd4498;
	}
	and.b32  	%r3399, %r3398, 2146435072;
	setp.ne.s32	%p2696, %r3399, 2146435072;
	@%p2696 bra 	BB0_2305;

	setp.gtu.f64	%p2697, %fd1632, 0d7FF0000000000000;
	@%p2697 bra 	BB0_2315;

	abs.f64 	%fd2897, %fd37;
	setp.gtu.f64	%p2698, %fd2897, 0d7FF0000000000000;
	@%p2698 bra 	BB0_2315;

	and.b32  	%r3400, %r119, 2147483647;
	setp.ne.s32	%p2699, %r3400, 2146435072;
	@%p2699 bra 	BB0_2310;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3401, %temp}, %fd37;
	}
	setp.eq.s32	%p2700, %r3401, 0;
	@%p2700 bra 	BB0_2314;
	bra.uni 	BB0_2310;

BB0_2314:
	setp.gt.f64	%p2703, %fd1632, 0d3FF0000000000000;
	selp.b32	%r3410, 2146435072, 0, %p2703;
	xor.b32  	%r3411, %r3410, 2146435072;
	setp.lt.s32	%p2704, %r119, 0;
	selp.b32	%r3412, %r3411, %r3410, %p2704;
	setp.eq.f64	%p2705, %fd1631, 0dBFF0000000000000;
	selp.b32	%r3413, 1072693248, %r3412, %p2705;
	mov.u32 	%r3414, 0;
	mov.b64 	%fd4498, {%r3414, %r3413};
	bra.uni 	BB0_2315;

BB0_2164:
	setp.gt.s32	%p2529, %r102, -1;
	@%p2529 bra 	BB0_2167;

	cvt.rzi.f64.f64	%fd2856, %fd32;
	setp.neu.f64	%p2530, %fd2856, %fd32;
	selp.f64	%fd1532, 0dFFF8000000000000, %fd1532, %p2530;

BB0_2167:
	add.f64 	%fd4474, %fd32, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3192}, %fd4474;
	}
	and.b32  	%r3193, %r3192, 2146435072;
	setp.ne.s32	%p2533, %r3193, 2146435072;
	@%p2533 bra 	BB0_2168;

	setp.gtu.f64	%p2534, %fd1480, 0d7FF0000000000000;
	@%p2534 bra 	BB0_2178;

	abs.f64 	%fd2858, %fd32;
	setp.gtu.f64	%p2535, %fd2858, 0d7FF0000000000000;
	@%p2535 bra 	BB0_2178;

	and.b32  	%r3194, %r106, 2147483647;
	setp.ne.s32	%p2536, %r3194, 2146435072;
	@%p2536 bra 	BB0_2173;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3195, %temp}, %fd32;
	}
	setp.eq.s32	%p2537, %r3195, 0;
	@%p2537 bra 	BB0_2177;
	bra.uni 	BB0_2173;

BB0_2177:
	setp.eq.f64	%p2540, %fd68, 0dBFF0000000000000;
	setp.gt.f64	%p2541, %fd1480, 0d3FF0000000000000;
	selp.b32	%r3204, 2146435072, 0, %p2541;
	xor.b32  	%r3205, %r3204, 2146435072;
	setp.lt.s32	%p2542, %r106, 0;
	selp.b32	%r3206, %r3205, %r3204, %p2542;
	selp.b32	%r3207, 1072693248, %r3206, %p2540;
	mov.u32 	%r3208, 0;
	mov.b64 	%fd4474, {%r3208, %r3207};
	bra.uni 	BB0_2178;

BB0_2305:
	mov.f64 	%fd4498, %fd1638;

BB0_2315:
	setp.eq.f64	%p2706, %fd37, 0d0000000000000000;
	setp.eq.f64	%p2707, %fd1631, 0d3FF0000000000000;
	or.pred  	%p2708, %p2707, %p2706;
	selp.f64	%fd2898, 0d3FF0000000000000, %fd4498, %p2708;
	mul.f64 	%fd2899, %fd4500, %fd1630;
	ld.const.f64 	%fd2900, [pMtn];
	fma.rn.f64 	%fd2901, %fd2899, %fd2898, %fd2900;
	div.rn.f64 	%fd2902, %fd4499, %fd35;
	mul.f64 	%fd2903, %fd2902, %fd1616;
	mul.f64 	%fd2904, %fd2903, %fd2901;
	mul.f64 	%fd2905, %fd91, %fd2904;
	div.rn.f64 	%fd4563, %fd2905, %fd1467;
	div.rn.f64 	%fd4565, %fd2904, %fd1467;
	bra.uni 	BB0_2316;

BB0_2168:
	mov.f64 	%fd4474, %fd1532;

BB0_2178:
	setp.eq.f64	%p2543, %fd32, 0d0000000000000000;
	or.pred  	%p2545, %p2464, %p2543;
	selp.f64	%fd2859, 0d3FF0000000000000, %fd4474, %p2545;
	setp.eq.f64	%p2547, %fd34, 0d0000000000000000;
	or.pred  	%p2548, %p2466, %p2547;
	selp.f64	%fd2860, 0d3FF0000000000000, %fd4471, %p2548;
	mul.f64 	%fd2861, %fd49, %fd2860;
	mul.f64 	%fd1538, %fd2861, %fd2859;
	ld.const.f64 	%fd4500, [gam_t];
	div.rn.f64 	%fd1540, %fd1468, %fd50;
	sub.f64 	%fd1541, %fd2184, %fd1540;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd1541;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd39;
	}
	bfe.u32 	%r3209, %r108, 20, 11;
	add.s32 	%r3210, %r3209, -1012;
	mov.b64 	 %rd456, %fd39;
	shl.b64 	%rd58, %rd456, %r3210;
	setp.eq.s64	%p2549, %rd58, -9223372036854775808;
	abs.f64 	%fd1542, %fd1541;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1542;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1548, [retval0+0];
	
	//{
	}// Callseq End 98
	setp.lt.s32	%p2550, %r107, 0;
	and.pred  	%p120, %p2550, %p2549;
	@!%p120 bra 	BB0_2180;
	bra.uni 	BB0_2179;

BB0_2179:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3211}, %fd1548;
	}
	xor.b32  	%r3212, %r3211, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3213, %temp}, %fd1548;
	}
	mov.b64 	%fd1548, {%r3213, %r3212};

BB0_2180:
	setp.eq.f64	%p2551, %fd1541, 0d0000000000000000;
	@%p2551 bra 	BB0_2183;
	bra.uni 	BB0_2181;

BB0_2183:
	selp.b32	%r3214, %r107, 0, %p2549;
	or.b32  	%r3215, %r3214, 2146435072;
	setp.lt.s32	%p2555, %r108, 0;
	selp.b32	%r3216, %r3215, %r3214, %p2555;
	mov.u32 	%r3217, 0;
	mov.b64 	%fd1548, {%r3217, %r3216};
	bra.uni 	BB0_2184;

BB0_2181:
	setp.gt.s32	%p2552, %r107, -1;
	@%p2552 bra 	BB0_2184;

	cvt.rzi.f64.f64	%fd2863, %fd39;
	setp.neu.f64	%p2553, %fd2863, %fd39;
	selp.f64	%fd1548, 0dFFF8000000000000, %fd1548, %p2553;

BB0_2184:
	add.f64 	%fd4477, %fd1541, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3218}, %fd4477;
	}
	and.b32  	%r3219, %r3218, 2146435072;
	setp.ne.s32	%p2556, %r3219, 2146435072;
	@%p2556 bra 	BB0_2185;

	setp.gtu.f64	%p2557, %fd1542, 0d7FF0000000000000;
	@%p2557 bra 	BB0_2195;

	abs.f64 	%fd2864, %fd39;
	setp.gtu.f64	%p2558, %fd2864, 0d7FF0000000000000;
	@%p2558 bra 	BB0_2195;

	and.b32  	%r3220, %r108, 2147483647;
	setp.ne.s32	%p2559, %r3220, 2146435072;
	@%p2559 bra 	BB0_2190;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3221, %temp}, %fd39;
	}
	setp.eq.s32	%p2560, %r3221, 0;
	@%p2560 bra 	BB0_2194;
	bra.uni 	BB0_2190;

BB0_2194:
	setp.gt.f64	%p2563, %fd1542, 0d3FF0000000000000;
	selp.b32	%r3230, 2146435072, 0, %p2563;
	xor.b32  	%r3231, %r3230, 2146435072;
	setp.lt.s32	%p2564, %r108, 0;
	selp.b32	%r3232, %r3231, %r3230, %p2564;
	setp.eq.f64	%p2565, %fd1541, 0dBFF0000000000000;
	selp.b32	%r3233, 1072693248, %r3232, %p2565;
	mov.u32 	%r3234, 0;
	mov.b64 	%fd4477, {%r3234, %r3233};
	bra.uni 	BB0_2195;

BB0_2185:
	mov.f64 	%fd4477, %fd1548;

BB0_2195:
	setp.eq.f64	%p2566, %fd39, 0d0000000000000000;
	setp.eq.f64	%p2567, %fd1541, 0d3FF0000000000000;
	or.pred  	%p2568, %p2567, %p2566;
	selp.f64	%fd1553, 0d3FF0000000000000, %fd4477, %p2568;
	add.f64 	%fd1554, %fd1540, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd1554;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd37;
	}
	bfe.u32 	%r3235, %r110, 20, 11;
	add.s32 	%r3236, %r3235, -1012;
	mov.b64 	 %rd457, %fd37;
	shl.b64 	%rd59, %rd457, %r3236;
	setp.eq.s64	%p2569, %rd59, -9223372036854775808;
	abs.f64 	%fd1555, %fd1554;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1555;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1561, [retval0+0];
	
	//{
	}// Callseq End 99
	setp.lt.s32	%p2570, %r109, 0;
	and.pred  	%p121, %p2570, %p2569;
	@!%p121 bra 	BB0_2197;
	bra.uni 	BB0_2196;

BB0_2196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3237}, %fd1561;
	}
	xor.b32  	%r3238, %r3237, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3239, %temp}, %fd1561;
	}
	mov.b64 	%fd1561, {%r3239, %r3238};

BB0_2197:
	setp.eq.f64	%p2571, %fd1554, 0d0000000000000000;
	@%p2571 bra 	BB0_2200;
	bra.uni 	BB0_2198;

BB0_2200:
	selp.b32	%r3240, %r109, 0, %p2569;
	or.b32  	%r3241, %r3240, 2146435072;
	setp.lt.s32	%p2575, %r110, 0;
	selp.b32	%r3242, %r3241, %r3240, %p2575;
	mov.u32 	%r3243, 0;
	mov.b64 	%fd1561, {%r3243, %r3242};
	bra.uni 	BB0_2201;

BB0_2198:
	setp.gt.s32	%p2572, %r109, -1;
	@%p2572 bra 	BB0_2201;

	cvt.rzi.f64.f64	%fd2866, %fd37;
	setp.neu.f64	%p2573, %fd2866, %fd37;
	selp.f64	%fd1561, 0dFFF8000000000000, %fd1561, %p2573;

BB0_2201:
	add.f64 	%fd4480, %fd37, %fd1554;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3244}, %fd4480;
	}
	and.b32  	%r3245, %r3244, 2146435072;
	setp.ne.s32	%p2576, %r3245, 2146435072;
	@%p2576 bra 	BB0_2202;

	setp.gtu.f64	%p2577, %fd1555, 0d7FF0000000000000;
	@%p2577 bra 	BB0_2212;

	abs.f64 	%fd2867, %fd37;
	setp.gtu.f64	%p2578, %fd2867, 0d7FF0000000000000;
	@%p2578 bra 	BB0_2212;

	and.b32  	%r3246, %r110, 2147483647;
	setp.ne.s32	%p2579, %r3246, 2146435072;
	@%p2579 bra 	BB0_2207;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3247, %temp}, %fd37;
	}
	setp.eq.s32	%p2580, %r3247, 0;
	@%p2580 bra 	BB0_2211;
	bra.uni 	BB0_2207;

BB0_2211:
	setp.gt.f64	%p2583, %fd1555, 0d3FF0000000000000;
	selp.b32	%r3256, 2146435072, 0, %p2583;
	xor.b32  	%r3257, %r3256, 2146435072;
	setp.lt.s32	%p2584, %r110, 0;
	selp.b32	%r3258, %r3257, %r3256, %p2584;
	setp.eq.f64	%p2585, %fd1554, 0dBFF0000000000000;
	selp.b32	%r3259, 1072693248, %r3258, %p2585;
	mov.u32 	%r3260, 0;
	mov.b64 	%fd4480, {%r3260, %r3259};
	bra.uni 	BB0_2212;

BB0_2202:
	mov.f64 	%fd4480, %fd1561;

BB0_2212:
	setp.eq.f64	%p2586, %fd37, 0d0000000000000000;
	setp.eq.f64	%p2587, %fd1554, 0d3FF0000000000000;
	or.pred  	%p2588, %p2587, %p2586;
	selp.f64	%fd2868, 0d3FF0000000000000, %fd4480, %p2588;
	mul.f64 	%fd2869, %fd4500, %fd1553;
	ld.const.f64 	%fd2870, [pMtn];
	fma.rn.f64 	%fd2871, %fd2869, %fd2868, %fd2870;
	add.f64 	%fd2872, %fd1492, %fd1515;
	sub.f64 	%fd2873, %fd2872, %fd1538;
	div.rn.f64 	%fd2874, %fd4499, %fd82;
	mul.f64 	%fd2875, %fd2874, %fd2873;
	mul.f64 	%fd4565, %fd2875, %fd2871;
	mul.f64 	%fd4563, %fd91, %fd4565;

BB0_2316:
	div.rn.f64 	%fd2906, %fd94, %fd50;
	sub.f64 	%fd1649, %fd2184, %fd2906;
	add.f64 	%fd1650, %fd2906, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd1649;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd39;
	}
	bfe.u32 	%r3415, %r121, 20, 11;
	add.s32 	%r3416, %r3415, -1012;
	mov.b64 	 %rd463, %fd39;
	shl.b64 	%rd65, %rd463, %r3416;
	setp.eq.s64	%p2709, %rd65, -9223372036854775808;
	abs.f64 	%fd1651, %fd1649;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1657, [retval0+0];
	
	//{
	}// Callseq End 106
	setp.lt.s32	%p2710, %r120, 0;
	and.pred  	%p128, %p2710, %p2709;
	@!%p128 bra 	BB0_2318;
	bra.uni 	BB0_2317;

BB0_2317:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3417}, %fd1657;
	}
	xor.b32  	%r3418, %r3417, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3419, %temp}, %fd1657;
	}
	mov.b64 	%fd1657, {%r3419, %r3418};

BB0_2318:
	setp.eq.f64	%p2711, %fd1649, 0d0000000000000000;
	@%p2711 bra 	BB0_2321;
	bra.uni 	BB0_2319;

BB0_2321:
	selp.b32	%r3420, %r120, 0, %p2709;
	or.b32  	%r3421, %r3420, 2146435072;
	setp.lt.s32	%p2715, %r121, 0;
	selp.b32	%r3422, %r3421, %r3420, %p2715;
	mov.u32 	%r3423, 0;
	mov.b64 	%fd1657, {%r3423, %r3422};
	bra.uni 	BB0_2322;

BB0_2319:
	setp.gt.s32	%p2712, %r120, -1;
	@%p2712 bra 	BB0_2322;

	cvt.rzi.f64.f64	%fd2908, %fd39;
	setp.neu.f64	%p2713, %fd2908, %fd39;
	selp.f64	%fd1657, 0dFFF8000000000000, %fd1657, %p2713;

BB0_2322:
	add.f64 	%fd4505, %fd1649, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3424}, %fd4505;
	}
	and.b32  	%r3425, %r3424, 2146435072;
	setp.ne.s32	%p2716, %r3425, 2146435072;
	@%p2716 bra 	BB0_2323;

	setp.gtu.f64	%p2717, %fd1651, 0d7FF0000000000000;
	@%p2717 bra 	BB0_2333;

	abs.f64 	%fd2909, %fd39;
	setp.gtu.f64	%p2718, %fd2909, 0d7FF0000000000000;
	@%p2718 bra 	BB0_2333;

	and.b32  	%r3426, %r121, 2147483647;
	setp.ne.s32	%p2719, %r3426, 2146435072;
	@%p2719 bra 	BB0_2328;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3427, %temp}, %fd39;
	}
	setp.eq.s32	%p2720, %r3427, 0;
	@%p2720 bra 	BB0_2332;
	bra.uni 	BB0_2328;

BB0_2332:
	setp.gt.f64	%p2723, %fd1651, 0d3FF0000000000000;
	selp.b32	%r3436, 2146435072, 0, %p2723;
	xor.b32  	%r3437, %r3436, 2146435072;
	setp.lt.s32	%p2724, %r121, 0;
	selp.b32	%r3438, %r3437, %r3436, %p2724;
	setp.eq.f64	%p2725, %fd1649, 0dBFF0000000000000;
	selp.b32	%r3439, 1072693248, %r3438, %p2725;
	mov.u32 	%r3440, 0;
	mov.b64 	%fd4505, {%r3440, %r3439};
	bra.uni 	BB0_2333;

BB0_2323:
	mov.f64 	%fd4505, %fd1657;

BB0_2333:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd38;
	}
	bfe.u32 	%r3441, %r122, 20, 11;
	add.s32 	%r3442, %r3441, -1012;
	mov.b64 	 %rd464, %fd38;
	shl.b64 	%rd66, %rd464, %r3442;
	setp.eq.s64	%p2726, %rd66, -9223372036854775808;
	abs.f64 	%fd1662, %fd1650;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1662;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1668, [retval0+0];
	
	//{
	}// Callseq End 107
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd1650;
	}
	setp.lt.s32	%p2727, %r123, 0;
	and.pred  	%p129, %p2727, %p2726;
	@!%p129 bra 	BB0_2335;
	bra.uni 	BB0_2334;

BB0_2334:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3443}, %fd1668;
	}
	xor.b32  	%r3444, %r3443, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3445, %temp}, %fd1668;
	}
	mov.b64 	%fd1668, {%r3445, %r3444};

BB0_2335:
	setp.eq.f64	%p2728, %fd1650, 0d0000000000000000;
	@%p2728 bra 	BB0_2338;
	bra.uni 	BB0_2336;

BB0_2338:
	selp.b32	%r3446, %r123, 0, %p2726;
	or.b32  	%r3447, %r3446, 2146435072;
	setp.lt.s32	%p2732, %r122, 0;
	selp.b32	%r3448, %r3447, %r3446, %p2732;
	mov.u32 	%r3449, 0;
	mov.b64 	%fd1668, {%r3449, %r3448};
	bra.uni 	BB0_2339;

BB0_2336:
	setp.gt.s32	%p2729, %r123, -1;
	@%p2729 bra 	BB0_2339;

	cvt.rzi.f64.f64	%fd2910, %fd38;
	setp.neu.f64	%p2730, %fd2910, %fd38;
	selp.f64	%fd1668, 0dFFF8000000000000, %fd1668, %p2730;

BB0_2339:
	add.f64 	%fd4508, %fd38, %fd1650;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3450}, %fd4508;
	}
	and.b32  	%r3451, %r3450, 2146435072;
	setp.ne.s32	%p2733, %r3451, 2146435072;
	@%p2733 bra 	BB0_2340;

	setp.gtu.f64	%p2734, %fd1662, 0d7FF0000000000000;
	@%p2734 bra 	BB0_2350;

	abs.f64 	%fd2911, %fd38;
	setp.gtu.f64	%p2735, %fd2911, 0d7FF0000000000000;
	@%p2735 bra 	BB0_2350;

	and.b32  	%r3452, %r122, 2147483647;
	setp.ne.s32	%p2736, %r3452, 2146435072;
	@%p2736 bra 	BB0_2345;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3453, %temp}, %fd38;
	}
	setp.eq.s32	%p2737, %r3453, 0;
	@%p2737 bra 	BB0_2349;
	bra.uni 	BB0_2345;

BB0_2349:
	setp.gt.f64	%p2740, %fd1662, 0d3FF0000000000000;
	selp.b32	%r3462, 2146435072, 0, %p2740;
	xor.b32  	%r3463, %r3462, 2146435072;
	setp.lt.s32	%p2741, %r122, 0;
	selp.b32	%r3464, %r3463, %r3462, %p2741;
	setp.eq.f64	%p2742, %fd1650, 0dBFF0000000000000;
	selp.b32	%r3465, 1072693248, %r3464, %p2742;
	mov.u32 	%r3466, 0;
	mov.b64 	%fd4508, {%r3466, %r3465};
	bra.uni 	BB0_2350;

BB0_2340:
	mov.f64 	%fd4508, %fd1668;

BB0_2350:
	setp.eq.f64	%p2743, %fd1650, 0d3FF0000000000000;
	setp.eq.f64	%p2744, %fd38, 0d0000000000000000;
	or.pred  	%p2745, %p2743, %p2744;
	selp.f64	%fd2912, 0d3FF0000000000000, %fd4508, %p2745;
	setp.eq.f64	%p2746, %fd39, 0d0000000000000000;
	setp.eq.f64	%p2747, %fd1649, 0d3FF0000000000000;
	or.pred  	%p2748, %p2747, %p2746;
	selp.f64	%fd2913, 0d3FF0000000000000, %fd4505, %p2748;
	mul.f64 	%fd2914, %fd37, %fd2913;
	mul.f64 	%fd1673, %fd2914, %fd2912;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd40;
	}
	bfe.u32 	%r3467, %r124, 20, 11;
	add.s32 	%r3468, %r3467, -1012;
	mov.b64 	 %rd465, %fd40;
	shl.b64 	%rd67, %rd465, %r3468;
	setp.eq.s64	%p2749, %rd67, -9223372036854775808;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1679, [retval0+0];
	
	//{
	}// Callseq End 108
	and.pred  	%p130, %p2710, %p2749;
	@!%p130 bra 	BB0_2352;
	bra.uni 	BB0_2351;

BB0_2351:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3469}, %fd1679;
	}
	xor.b32  	%r3470, %r3469, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3471, %temp}, %fd1679;
	}
	mov.b64 	%fd1679, {%r3471, %r3470};

BB0_2352:
	@%p2711 bra 	BB0_2355;
	bra.uni 	BB0_2353;

BB0_2355:
	selp.b32	%r3472, %r120, 0, %p2749;
	or.b32  	%r3473, %r3472, 2146435072;
	setp.lt.s32	%p2755, %r124, 0;
	selp.b32	%r3474, %r3473, %r3472, %p2755;
	mov.u32 	%r3475, 0;
	mov.b64 	%fd1679, {%r3475, %r3474};
	bra.uni 	BB0_2356;

BB0_2353:
	setp.gt.s32	%p2752, %r120, -1;
	@%p2752 bra 	BB0_2356;

	cvt.rzi.f64.f64	%fd2915, %fd40;
	setp.neu.f64	%p2753, %fd2915, %fd40;
	selp.f64	%fd1679, 0dFFF8000000000000, %fd1679, %p2753;

BB0_2356:
	add.f64 	%fd4511, %fd1649, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3476}, %fd4511;
	}
	and.b32  	%r3477, %r3476, 2146435072;
	setp.ne.s32	%p2756, %r3477, 2146435072;
	@%p2756 bra 	BB0_2357;

	setp.gtu.f64	%p2757, %fd1651, 0d7FF0000000000000;
	@%p2757 bra 	BB0_2367;

	abs.f64 	%fd2916, %fd40;
	setp.gtu.f64	%p2758, %fd2916, 0d7FF0000000000000;
	@%p2758 bra 	BB0_2367;

	and.b32  	%r3478, %r124, 2147483647;
	setp.ne.s32	%p2759, %r3478, 2146435072;
	@%p2759 bra 	BB0_2362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3479, %temp}, %fd40;
	}
	setp.eq.s32	%p2760, %r3479, 0;
	@%p2760 bra 	BB0_2366;
	bra.uni 	BB0_2362;

BB0_2366:
	setp.gt.f64	%p2763, %fd1651, 0d3FF0000000000000;
	selp.b32	%r3488, 2146435072, 0, %p2763;
	xor.b32  	%r3489, %r3488, 2146435072;
	setp.lt.s32	%p2764, %r124, 0;
	selp.b32	%r3490, %r3489, %r3488, %p2764;
	setp.eq.f64	%p2765, %fd1649, 0dBFF0000000000000;
	selp.b32	%r3491, 1072693248, %r3490, %p2765;
	mov.u32 	%r3492, 0;
	mov.b64 	%fd4511, {%r3492, %r3491};
	bra.uni 	BB0_2367;

BB0_2357:
	mov.f64 	%fd4511, %fd1679;

BB0_2367:
	setp.eq.f64	%p2766, %fd40, 0d0000000000000000;
	or.pred  	%p2768, %p2747, %p2766;
	selp.f64	%fd1684, 0d3FF0000000000000, %fd4511, %p2768;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd37;
	}
	bfe.u32 	%r3493, %r125, 20, 11;
	add.s32 	%r3494, %r3493, -1012;
	mov.b64 	 %rd466, %fd37;
	shl.b64 	%rd68, %rd466, %r3494;
	setp.eq.s64	%p2769, %rd68, -9223372036854775808;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1662;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1690, [retval0+0];
	
	//{
	}// Callseq End 109
	and.pred  	%p131, %p2727, %p2769;
	@!%p131 bra 	BB0_2369;
	bra.uni 	BB0_2368;

BB0_2368:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3495}, %fd1690;
	}
	xor.b32  	%r3496, %r3495, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3497, %temp}, %fd1690;
	}
	mov.b64 	%fd1690, {%r3497, %r3496};

BB0_2369:
	@%p2728 bra 	BB0_2372;
	bra.uni 	BB0_2370;

BB0_2372:
	selp.b32	%r3498, %r123, 0, %p2769;
	or.b32  	%r3499, %r3498, 2146435072;
	setp.lt.s32	%p2775, %r125, 0;
	selp.b32	%r3500, %r3499, %r3498, %p2775;
	mov.u32 	%r3501, 0;
	mov.b64 	%fd1690, {%r3501, %r3500};
	bra.uni 	BB0_2373;

BB0_2370:
	setp.gt.s32	%p2772, %r123, -1;
	@%p2772 bra 	BB0_2373;

	cvt.rzi.f64.f64	%fd2917, %fd37;
	setp.neu.f64	%p2773, %fd2917, %fd37;
	selp.f64	%fd1690, 0dFFF8000000000000, %fd1690, %p2773;

BB0_2373:
	add.f64 	%fd4514, %fd37, %fd1650;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3502}, %fd4514;
	}
	and.b32  	%r3503, %r3502, 2146435072;
	setp.ne.s32	%p2776, %r3503, 2146435072;
	@%p2776 bra 	BB0_2374;

	setp.gtu.f64	%p2777, %fd1662, 0d7FF0000000000000;
	@%p2777 bra 	BB0_2384;

	abs.f64 	%fd2918, %fd37;
	setp.gtu.f64	%p2778, %fd2918, 0d7FF0000000000000;
	@%p2778 bra 	BB0_2384;

	and.b32  	%r3504, %r125, 2147483647;
	setp.ne.s32	%p2779, %r3504, 2146435072;
	@%p2779 bra 	BB0_2379;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3505, %temp}, %fd37;
	}
	setp.eq.s32	%p2780, %r3505, 0;
	@%p2780 bra 	BB0_2383;
	bra.uni 	BB0_2379;

BB0_2383:
	setp.gt.f64	%p2783, %fd1662, 0d3FF0000000000000;
	selp.b32	%r3514, 2146435072, 0, %p2783;
	xor.b32  	%r3515, %r3514, 2146435072;
	setp.lt.s32	%p2784, %r125, 0;
	selp.b32	%r3516, %r3515, %r3514, %p2784;
	setp.eq.f64	%p2785, %fd1650, 0dBFF0000000000000;
	selp.b32	%r3517, 1072693248, %r3516, %p2785;
	mov.u32 	%r3518, 0;
	mov.b64 	%fd4514, {%r3518, %r3517};
	bra.uni 	BB0_2384;

BB0_2374:
	mov.f64 	%fd4514, %fd1690;

BB0_2384:
	setp.eq.f64	%p2786, %fd37, 0d0000000000000000;
	or.pred  	%p2788, %p2743, %p2786;
	selp.f64	%fd2919, 0d3FF0000000000000, %fd4514, %p2788;
	mul.f64 	%fd2920, %fd39, %fd1684;
	mul.f64 	%fd2921, %fd2920, %fd2919;
	sub.f64 	%fd1695, %fd1673, %fd2921;
	bfe.u32 	%r3519, %r99, 20, 11;
	add.s32 	%r3520, %r3519, -1012;
	shl.b64 	%rd69, %rd450, %r3520;
	setp.eq.s64	%p2789, %rd69, -9223372036854775808;
	abs.f64 	%fd1696, %fd41;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1696;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4539, [retval0+0];
	
	//{
	}// Callseq End 110
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd41;
	}
	setp.lt.s32	%p2790, %r127, 0;
	and.pred  	%p132, %p2790, %p2789;
	mov.f64 	%fd4516, %fd4539;
	@!%p132 bra 	BB0_2386;
	bra.uni 	BB0_2385;

BB0_2385:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3521}, %fd4539;
	}
	xor.b32  	%r3522, %r3521, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3523, %temp}, %fd4539;
	}
	mov.b64 	%fd4516, {%r3523, %r3522};

BB0_2386:
	setp.eq.f64	%p2791, %fd41, 0d0000000000000000;
	@%p2791 bra 	BB0_2389;
	bra.uni 	BB0_2387;

BB0_2389:
	selp.b32	%r3524, %r127, 0, %p2789;
	or.b32  	%r3525, %r3524, 2146435072;
	setp.lt.s32	%p2795, %r99, 0;
	selp.b32	%r3526, %r3525, %r3524, %p2795;
	mov.u32 	%r3527, 0;
	mov.b64 	%fd4516, {%r3527, %r3526};
	bra.uni 	BB0_2390;

BB0_2387:
	setp.gt.s32	%p2792, %r127, -1;
	@%p2792 bra 	BB0_2390;

	cvt.rzi.f64.f64	%fd2922, %fd33;
	setp.neu.f64	%p2793, %fd2922, %fd33;
	selp.f64	%fd4516, 0dFFF8000000000000, %fd4516, %p2793;

BB0_2390:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3528}, %fd42;
	}
	and.b32  	%r128, %r3528, 2146435072;
	setp.ne.s32	%p2796, %r128, 2146435072;
	@%p2796 bra 	BB0_2391;

	setp.gtu.f64	%p2797, %fd1696, 0d7FF0000000000000;
	mov.f64 	%fd4517, %fd42;
	@%p2797 bra 	BB0_2401;

	abs.f64 	%fd2923, %fd33;
	setp.gtu.f64	%p2798, %fd2923, 0d7FF0000000000000;
	mov.f64 	%fd4517, %fd42;
	@%p2798 bra 	BB0_2401;

	and.b32  	%r3529, %r99, 2147483647;
	setp.ne.s32	%p2799, %r3529, 2146435072;
	@%p2799 bra 	BB0_2396;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3530, %temp}, %fd33;
	}
	setp.eq.s32	%p2800, %r3530, 0;
	@%p2800 bra 	BB0_2400;
	bra.uni 	BB0_2396;

BB0_2400:
	setp.eq.f64	%p2803, %fd41, 0dBFF0000000000000;
	setp.gt.f64	%p2804, %fd1696, 0d3FF0000000000000;
	selp.b32	%r3539, 2146435072, 0, %p2804;
	xor.b32  	%r3540, %r3539, 2146435072;
	setp.lt.s32	%p2805, %r99, 0;
	selp.b32	%r3541, %r3540, %r3539, %p2805;
	selp.b32	%r3542, 1072693248, %r3541, %p2803;
	mov.u32 	%r3543, 0;
	mov.b64 	%fd4517, {%r3543, %r3542};
	bra.uni 	BB0_2401;

BB0_2391:
	mov.f64 	%fd4517, %fd4516;

BB0_2401:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd68;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd31;
	}
	bfe.u32 	%r3544, %r130, 20, 11;
	add.s32 	%r3545, %r3544, -1012;
	mov.b64 	 %rd468, %fd31;
	shl.b64 	%rd70, %rd468, %r3545;
	setp.eq.s64	%p2806, %rd70, -9223372036854775808;
	abs.f64 	%fd1707, %fd68;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1707;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4542, [retval0+0];
	
	//{
	}// Callseq End 111
	setp.lt.s32	%p2807, %r129, 0;
	and.pred  	%p133, %p2807, %p2806;
	mov.f64 	%fd4519, %fd4542;
	@!%p133 bra 	BB0_2403;
	bra.uni 	BB0_2402;

BB0_2402:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3546}, %fd4542;
	}
	xor.b32  	%r3547, %r3546, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3548, %temp}, %fd4542;
	}
	mov.b64 	%fd4519, {%r3548, %r3547};

BB0_2403:
	setp.eq.f64	%p2808, %fd68, 0d0000000000000000;
	@%p2808 bra 	BB0_2406;
	bra.uni 	BB0_2404;

BB0_2406:
	selp.b32	%r3549, %r129, 0, %p2806;
	or.b32  	%r3550, %r3549, 2146435072;
	setp.lt.s32	%p2812, %r130, 0;
	selp.b32	%r3551, %r3550, %r3549, %p2812;
	mov.u32 	%r3552, 0;
	mov.b64 	%fd4519, {%r3552, %r3551};
	bra.uni 	BB0_2407;

BB0_2404:
	setp.gt.s32	%p2809, %r129, -1;
	@%p2809 bra 	BB0_2407;

	cvt.rzi.f64.f64	%fd2925, %fd31;
	setp.neu.f64	%p2810, %fd2925, %fd31;
	selp.f64	%fd4519, 0dFFF8000000000000, %fd4519, %p2810;

BB0_2407:
	add.f64 	%fd4544, %fd31, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3553}, %fd4544;
	}
	and.b32  	%r131, %r3553, 2146435072;
	setp.ne.s32	%p2813, %r131, 2146435072;
	@%p2813 bra 	BB0_2408;

	setp.gtu.f64	%p2814, %fd1707, 0d7FF0000000000000;
	mov.f64 	%fd4520, %fd4544;
	@%p2814 bra 	BB0_2418;

	abs.f64 	%fd2926, %fd31;
	setp.gtu.f64	%p2815, %fd2926, 0d7FF0000000000000;
	mov.f64 	%fd4520, %fd4544;
	@%p2815 bra 	BB0_2418;

	and.b32  	%r3554, %r130, 2147483647;
	setp.ne.s32	%p2816, %r3554, 2146435072;
	@%p2816 bra 	BB0_2413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3555, %temp}, %fd31;
	}
	setp.eq.s32	%p2817, %r3555, 0;
	@%p2817 bra 	BB0_2417;
	bra.uni 	BB0_2413;

BB0_2417:
	setp.gt.f64	%p2820, %fd1707, 0d3FF0000000000000;
	selp.b32	%r3564, 2146435072, 0, %p2820;
	xor.b32  	%r3565, %r3564, 2146435072;
	setp.lt.s32	%p2821, %r130, 0;
	selp.b32	%r3566, %r3565, %r3564, %p2821;
	setp.eq.f64	%p2822, %fd68, 0dBFF0000000000000;
	selp.b32	%r3567, 1072693248, %r3566, %p2822;
	mov.u32 	%r3568, 0;
	mov.b64 	%fd4520, {%r3568, %r3567};
	bra.uni 	BB0_2418;

BB0_2408:
	mov.f64 	%fd4520, %fd4519;

BB0_2418:
	setp.eq.f64	%p2823, %fd31, 0d0000000000000000;
	setp.eq.f64	%p2824, %fd68, 0d3FF0000000000000;
	or.pred  	%p134, %p2824, %p2823;
	selp.f64	%fd2927, 0d3FF0000000000000, %fd4520, %p134;
	setp.eq.f64	%p2825, %fd41, 0d3FF0000000000000;
	setp.eq.f64	%p2826, %fd33, 0d0000000000000000;
	or.pred  	%p2827, %p2825, %p2826;
	selp.f64	%fd2928, 0d3FF0000000000000, %fd4517, %p2827;
	mul.f64 	%fd2929, %fd4499, %fd2928;
	ld.const.f64 	%fd1718, [pMnt];
	fma.rn.f64 	%fd2930, %fd2929, %fd2927, %fd1718;
	div.rn.f64 	%fd2931, %fd4500, %fd50;
	mul.f64 	%fd2932, %fd2931, %fd1695;
	mul.f64 	%fd4564, %fd2932, %fd2930;
	setp.ltu.f64	%p2828, %fd4564, 0dBE112E0BE826D695;
	@%p2828 bra 	BB0_2661;

	ld.const.f64 	%fd2933, [rt];
	mul.f64 	%fd2934, %fd50, %fd2933;
	div.rn.f64 	%fd2935, %fd2934, 0d4014000000000000;
	setp.geu.f64	%p2829, %fd2935, %fd94;
	setp.geu.f64	%p2830, %fd4564, %fd30;
	or.pred  	%p2831, %p2829, %p2830;
	@!%p2831 bra 	BB0_2661;
	bra.uni 	BB0_2420;

BB0_2420:
	setp.gtu.f64	%p2832, %fd1468, %fd94;
	@%p2832 bra 	BB0_2558;
	bra.uni 	BB0_2421;

BB0_2558:
	div.rn.f64 	%fd2971, %fd1468, %fd50;
	sub.f64 	%fd1807, %fd2184, %fd2971;
	add.f64 	%fd1808, %fd2971, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd1807;
	}
	abs.f64 	%fd1809, %fd1807;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1809;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1815, [retval0+0];
	
	//{
	}// Callseq End 118
	setp.lt.s32	%p2987, %r136, 0;
	and.pred  	%p141, %p2987, %p2709;
	@!%p141 bra 	BB0_2560;
	bra.uni 	BB0_2559;

BB0_2559:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3761}, %fd1815;
	}
	xor.b32  	%r3762, %r3761, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3763, %temp}, %fd1815;
	}
	mov.b64 	%fd1815, {%r3763, %r3762};

BB0_2560:
	setp.eq.f64	%p2988, %fd1807, 0d0000000000000000;
	@%p2988 bra 	BB0_2563;
	bra.uni 	BB0_2561;

BB0_2563:
	selp.b32	%r3764, %r136, 0, %p2709;
	or.b32  	%r3765, %r3764, 2146435072;
	setp.lt.s32	%p2992, %r121, 0;
	selp.b32	%r3766, %r3765, %r3764, %p2992;
	mov.u32 	%r3767, 0;
	mov.b64 	%fd1815, {%r3767, %r3766};
	bra.uni 	BB0_2564;

BB0_2661:
	mov.u16 	%rs6, 1;
	st.local.u8 	[%rd21], %rs6;

BB0_219:
	mov.f64 	%fd4563, 0d0000000000000000;
	mov.f64 	%fd4564, %fd4563;
	mov.f64 	%fd4565, %fd4563;
	mov.f64 	%fd4566, %fd4563;
	mov.f64 	%fd4567, %fd4563;
	mov.f64 	%fd4568, %fd4563;

BB0_2663:
	div.rn.f64 	%fd3014, %fd91, 0d4008000000000000;
	add.f64 	%fd4087, %fd4087, %fd3014;
	div.rn.f64 	%fd3015, %fd94, 0d4008000000000000;
	add.f64 	%fd4086, %fd4086, %fd3015;
	div.rn.f64 	%fd3016, %fd4563, 0d4008000000000000;
	add.f64 	%fd4085, %fd4085, %fd3016;
	div.rn.f64 	%fd3017, %fd4564, 0d4008000000000000;
	add.f64 	%fd4084, %fd4084, %fd3017;
	setp.lt.f64	%p3099, %fd94, 0d3BC79CA10C924223;
	mov.f64 	%fd4570, 0d0000000000000000;
	@%p3099 bra 	BB0_2664;
	bra.uni 	BB0_2665;

BB0_2664:
	mov.f64 	%fd4569, %fd4566;
	mov.f64 	%fd4571, %fd4567;
	mov.f64 	%fd4572, %fd4566;
	mov.f64 	%fd4573, %fd4568;
	mov.f64 	%fd4574, %fd4568;
	mov.f64 	%fd4575, %fd4570;
	mov.f64 	%fd4576, %fd4570;
	bra.uni 	BB0_2666;

BB0_2665:
	mov.u64 	%rd684, sf;
	mul.wide.s32 	%rd683, %r4089, 8;
	add.s64 	%rd682, %rd684, %rd683;
	ld.const.f64 	%fd3964, [%rd682];
	fma.rn.f64 	%fd3963, %fd54, %fd3964, 0d0000000000000000;
	ld.const.f64 	%fd3962, [%rd682+24];
	fma.rn.f64 	%fd3961, %fd57, %fd3962, %fd3963;
	ld.const.f64 	%fd3960, [%rd682+48];
	fma.rn.f64 	%fd3959, %fd60, %fd3960, %fd3961;
	fma.rn.f64 	%fd3958, %fd55, %fd3964, 0d0000000000000000;
	fma.rn.f64 	%fd3957, %fd58, %fd3962, %fd3958;
	fma.rn.f64 	%fd3956, %fd61, %fd3960, %fd3957;
	mul.f64 	%fd3955, %fd3956, %fd3956;
	mul.f64 	%fd3954, %fd3959, %fd3959;
	mul.f64 	%fd3018, %fd3959, %fd4564;
	div.rn.f64 	%fd4575, %fd3018, %fd94;
	mul.f64 	%fd3019, %fd3956, %fd4564;
	div.rn.f64 	%fd4576, %fd3019, %fd94;
	mul.f64 	%fd3020, %fd94, %fd94;
	mul.f64 	%fd3021, %fd94, %fd3020;
	mul.f64 	%fd3022, %fd3954, %fd4566;
	div.rn.f64 	%fd3023, %fd3022, %fd3020;
	mul.f64 	%fd3024, %fd3955, %fd4564;
	div.rn.f64 	%fd3025, %fd3024, %fd3021;
	add.f64 	%fd4569, %fd3023, %fd3025;
	mul.f64 	%fd3026, %fd3955, %fd4566;
	div.rn.f64 	%fd3027, %fd3026, %fd3020;
	mul.f64 	%fd3028, %fd3954, %fd4564;
	div.rn.f64 	%fd3029, %fd3028, %fd3021;
	add.f64 	%fd4572, %fd3027, %fd3029;
	mul.f64 	%fd3030, %fd3959, %fd3956;
	mul.f64 	%fd3031, %fd3030, %fd4566;
	div.rn.f64 	%fd3032, %fd3031, %fd3020;
	mul.f64 	%fd3033, %fd3030, %fd4564;
	div.rn.f64 	%fd3034, %fd3033, %fd3021;
	sub.f64 	%fd4570, %fd3032, %fd3034;
	mul.f64 	%fd3035, %fd3959, %fd4568;
	div.rn.f64 	%fd4573, %fd3035, %fd94;
	mul.f64 	%fd3036, %fd3959, %fd4567;
	div.rn.f64 	%fd4571, %fd3036, %fd94;
	mul.f64 	%fd3037, %fd3956, %fd4568;
	div.rn.f64 	%fd4574, %fd3037, %fd94;
	mul.f64 	%fd3038, %fd3956, %fd4567;
	div.rn.f64 	%fd4567, %fd3038, %fd94;

BB0_2666:
	mul.wide.s32 	%rd472, %r4089, 432;
	mov.u64 	%rd473, B;
	add.s64 	%rd474, %rd473, %rd472;
	ld.const.f64 	%fd1901, [%rd474];
	fma.rn.f64 	%fd3039, %fd1901, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1902, [%rd474+144];
	fma.rn.f64 	%fd3040, %fd1902, %fd4576, %fd3039;
	ld.const.f64 	%fd1903, [%rd474+288];
	fma.rn.f64 	%fd3041, %fd1903, %fd4563, %fd3040;
	mul.f64 	%fd3042, %fd29, %fd3041;
	neg.f64 	%fd3043, %fd3042;
	ld.const.f64 	%fd1904, [%rd474+8];
	fma.rn.f64 	%fd3044, %fd1904, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1905, [%rd474+152];
	fma.rn.f64 	%fd3045, %fd1905, %fd4576, %fd3044;
	ld.const.f64 	%fd1906, [%rd474+296];
	fma.rn.f64 	%fd3046, %fd1906, %fd4563, %fd3045;
	mul.f64 	%fd3047, %fd29, %fd3046;
	ld.const.f64 	%fd1907, [%rd474+16];
	fma.rn.f64 	%fd3048, %fd1907, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1908, [%rd474+160];
	fma.rn.f64 	%fd3049, %fd1908, %fd4576, %fd3048;
	ld.const.f64 	%fd1909, [%rd474+304];
	fma.rn.f64 	%fd3050, %fd1909, %fd4563, %fd3049;
	mul.f64 	%fd3051, %fd29, %fd3050;
	ld.const.f64 	%fd1910, [%rd474+24];
	fma.rn.f64 	%fd3052, %fd1910, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1911, [%rd474+168];
	fma.rn.f64 	%fd3053, %fd1911, %fd4576, %fd3052;
	ld.const.f64 	%fd1912, [%rd474+312];
	fma.rn.f64 	%fd3054, %fd1912, %fd4563, %fd3053;
	mul.f64 	%fd3055, %fd29, %fd3054;
	neg.f64 	%fd3056, %fd3055;
	ld.const.f64 	%fd1913, [%rd474+32];
	fma.rn.f64 	%fd3057, %fd1913, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1914, [%rd474+176];
	fma.rn.f64 	%fd3058, %fd1914, %fd4576, %fd3057;
	ld.const.f64 	%fd1915, [%rd474+320];
	fma.rn.f64 	%fd3059, %fd1915, %fd4563, %fd3058;
	mul.f64 	%fd3060, %fd29, %fd3059;
	ld.const.f64 	%fd1916, [%rd474+40];
	fma.rn.f64 	%fd3061, %fd1916, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1917, [%rd474+184];
	fma.rn.f64 	%fd3062, %fd1917, %fd4576, %fd3061;
	ld.const.f64 	%fd1918, [%rd474+328];
	fma.rn.f64 	%fd3063, %fd1918, %fd4563, %fd3062;
	mul.f64 	%fd3064, %fd29, %fd3063;
	ld.const.f64 	%fd1919, [%rd474+48];
	fma.rn.f64 	%fd3065, %fd1919, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1920, [%rd474+192];
	fma.rn.f64 	%fd3066, %fd1920, %fd4576, %fd3065;
	ld.const.f64 	%fd1921, [%rd474+336];
	fma.rn.f64 	%fd3067, %fd1921, %fd4563, %fd3066;
	mul.f64 	%fd3068, %fd29, %fd3067;
	neg.f64 	%fd3069, %fd3068;
	ld.const.f64 	%fd1922, [%rd474+56];
	fma.rn.f64 	%fd3070, %fd1922, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1923, [%rd474+200];
	fma.rn.f64 	%fd3071, %fd1923, %fd4576, %fd3070;
	ld.const.f64 	%fd1924, [%rd474+344];
	fma.rn.f64 	%fd3072, %fd1924, %fd4563, %fd3071;
	mul.f64 	%fd3073, %fd29, %fd3072;
	ld.const.f64 	%fd1925, [%rd474+64];
	fma.rn.f64 	%fd3074, %fd1925, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1926, [%rd474+208];
	fma.rn.f64 	%fd3075, %fd1926, %fd4576, %fd3074;
	ld.const.f64 	%fd1927, [%rd474+352];
	fma.rn.f64 	%fd3076, %fd1927, %fd4563, %fd3075;
	mul.f64 	%fd3077, %fd29, %fd3076;
	ld.const.f64 	%fd1928, [%rd474+72];
	fma.rn.f64 	%fd3078, %fd1928, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1929, [%rd474+216];
	fma.rn.f64 	%fd3079, %fd1929, %fd4576, %fd3078;
	ld.const.f64 	%fd1930, [%rd474+360];
	fma.rn.f64 	%fd3080, %fd1930, %fd4563, %fd3079;
	mul.f64 	%fd3081, %fd29, %fd3080;
	neg.f64 	%fd3082, %fd3081;
	ld.const.f64 	%fd1931, [%rd474+80];
	fma.rn.f64 	%fd3083, %fd1931, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1932, [%rd474+224];
	fma.rn.f64 	%fd3084, %fd1932, %fd4576, %fd3083;
	ld.const.f64 	%fd1933, [%rd474+368];
	fma.rn.f64 	%fd3085, %fd1933, %fd4563, %fd3084;
	mul.f64 	%fd3086, %fd29, %fd3085;
	ld.const.f64 	%fd1934, [%rd474+88];
	fma.rn.f64 	%fd3087, %fd1934, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1935, [%rd474+232];
	fma.rn.f64 	%fd3088, %fd1935, %fd4576, %fd3087;
	ld.const.f64 	%fd1936, [%rd474+376];
	fma.rn.f64 	%fd3089, %fd1936, %fd4563, %fd3088;
	mul.f64 	%fd3090, %fd29, %fd3089;
	ld.const.f64 	%fd1937, [%rd474+96];
	fma.rn.f64 	%fd3091, %fd1937, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1938, [%rd474+240];
	fma.rn.f64 	%fd3092, %fd1938, %fd4576, %fd3091;
	ld.const.f64 	%fd1939, [%rd474+384];
	fma.rn.f64 	%fd3093, %fd1939, %fd4563, %fd3092;
	mul.f64 	%fd3094, %fd29, %fd3093;
	neg.f64 	%fd3095, %fd3094;
	ld.const.f64 	%fd1940, [%rd474+104];
	fma.rn.f64 	%fd3096, %fd1940, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1941, [%rd474+248];
	fma.rn.f64 	%fd3097, %fd1941, %fd4576, %fd3096;
	ld.const.f64 	%fd1942, [%rd474+392];
	fma.rn.f64 	%fd3098, %fd1942, %fd4563, %fd3097;
	mul.f64 	%fd3099, %fd29, %fd3098;
	ld.const.f64 	%fd1943, [%rd474+112];
	fma.rn.f64 	%fd3100, %fd1943, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1944, [%rd474+256];
	fma.rn.f64 	%fd3101, %fd1944, %fd4576, %fd3100;
	ld.const.f64 	%fd1945, [%rd474+400];
	fma.rn.f64 	%fd3102, %fd1945, %fd4563, %fd3101;
	mul.f64 	%fd3103, %fd29, %fd3102;
	ld.const.f64 	%fd1946, [%rd474+120];
	fma.rn.f64 	%fd3104, %fd1946, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1947, [%rd474+264];
	fma.rn.f64 	%fd3105, %fd1947, %fd4576, %fd3104;
	ld.const.f64 	%fd1948, [%rd474+408];
	fma.rn.f64 	%fd3106, %fd1948, %fd4563, %fd3105;
	mul.f64 	%fd3107, %fd29, %fd3106;
	neg.f64 	%fd3108, %fd3107;
	ld.const.f64 	%fd1949, [%rd474+128];
	fma.rn.f64 	%fd3109, %fd1949, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1950, [%rd474+272];
	fma.rn.f64 	%fd3110, %fd1950, %fd4576, %fd3109;
	ld.const.f64 	%fd1951, [%rd474+416];
	fma.rn.f64 	%fd3111, %fd1951, %fd4563, %fd3110;
	mul.f64 	%fd3112, %fd29, %fd3111;
	ld.const.f64 	%fd1952, [%rd474+136];
	fma.rn.f64 	%fd3113, %fd1952, %fd4575, 0d0000000000000000;
	ld.const.f64 	%fd1953, [%rd474+280];
	fma.rn.f64 	%fd3114, %fd1953, %fd4576, %fd3113;
	ld.const.f64 	%fd1954, [%rd474+424];
	fma.rn.f64 	%fd3115, %fd1954, %fd4563, %fd3114;
	mul.f64 	%fd3116, %fd29, %fd3115;
	mul.f64 	%fd3117, %fd1, %fd3043;
	mul.f64 	%fd3118, %fd7, %fd3047;
	sub.f64 	%fd3119, %fd3117, %fd3118;
	mul.f64 	%fd3120, %fd4, %fd3051;
	sub.f64 	%fd3121, %fd3119, %fd3120;
	mul.f64 	%fd3122, %fd2, %fd3043;
	mul.f64 	%fd3123, %fd8, %fd3047;
	sub.f64 	%fd3124, %fd3122, %fd3123;
	mul.f64 	%fd3125, %fd5, %fd3051;
	sub.f64 	%fd3126, %fd3124, %fd3125;
	mul.f64 	%fd3127, %fd3, %fd3043;
	mul.f64 	%fd3128, %fd9, %fd3047;
	sub.f64 	%fd3129, %fd3127, %fd3128;
	mul.f64 	%fd3130, %fd6, %fd3051;
	sub.f64 	%fd3131, %fd3129, %fd3130;
	mul.f64 	%fd3132, %fd1, %fd3056;
	mul.f64 	%fd3133, %fd7, %fd3060;
	sub.f64 	%fd3134, %fd3132, %fd3133;
	mul.f64 	%fd3135, %fd4, %fd3064;
	sub.f64 	%fd3136, %fd3134, %fd3135;
	mul.f64 	%fd3137, %fd2, %fd3056;
	mul.f64 	%fd3138, %fd8, %fd3060;
	sub.f64 	%fd3139, %fd3137, %fd3138;
	mul.f64 	%fd3140, %fd5, %fd3064;
	sub.f64 	%fd3141, %fd3139, %fd3140;
	mul.f64 	%fd3142, %fd3, %fd3056;
	mul.f64 	%fd3143, %fd9, %fd3060;
	sub.f64 	%fd3144, %fd3142, %fd3143;
	mul.f64 	%fd3145, %fd6, %fd3064;
	sub.f64 	%fd3146, %fd3144, %fd3145;
	mul.f64 	%fd3147, %fd1, %fd3069;
	mul.f64 	%fd3148, %fd7, %fd3073;
	sub.f64 	%fd3149, %fd3147, %fd3148;
	mul.f64 	%fd3150, %fd4, %fd3077;
	sub.f64 	%fd3151, %fd3149, %fd3150;
	mul.f64 	%fd3152, %fd2, %fd3069;
	mul.f64 	%fd3153, %fd8, %fd3073;
	sub.f64 	%fd3154, %fd3152, %fd3153;
	mul.f64 	%fd3155, %fd5, %fd3077;
	sub.f64 	%fd3156, %fd3154, %fd3155;
	mul.f64 	%fd3157, %fd3, %fd3069;
	mul.f64 	%fd3158, %fd9, %fd3073;
	sub.f64 	%fd3159, %fd3157, %fd3158;
	mul.f64 	%fd3160, %fd6, %fd3077;
	sub.f64 	%fd3161, %fd3159, %fd3160;
	mul.f64 	%fd3162, %fd1, %fd3082;
	mul.f64 	%fd3163, %fd7, %fd3086;
	sub.f64 	%fd3164, %fd3162, %fd3163;
	mul.f64 	%fd3165, %fd4, %fd3090;
	sub.f64 	%fd3166, %fd3164, %fd3165;
	mul.f64 	%fd3167, %fd2, %fd3082;
	mul.f64 	%fd3168, %fd8, %fd3086;
	sub.f64 	%fd3169, %fd3167, %fd3168;
	mul.f64 	%fd3170, %fd5, %fd3090;
	sub.f64 	%fd3171, %fd3169, %fd3170;
	mul.f64 	%fd3172, %fd3, %fd3082;
	mul.f64 	%fd3173, %fd9, %fd3086;
	sub.f64 	%fd3174, %fd3172, %fd3173;
	mul.f64 	%fd3175, %fd6, %fd3090;
	sub.f64 	%fd3176, %fd3174, %fd3175;
	mul.f64 	%fd3177, %fd1, %fd3095;
	mul.f64 	%fd3178, %fd7, %fd3099;
	sub.f64 	%fd3179, %fd3177, %fd3178;
	mul.f64 	%fd3180, %fd4, %fd3103;
	sub.f64 	%fd3181, %fd3179, %fd3180;
	mul.f64 	%fd3182, %fd2, %fd3095;
	mul.f64 	%fd3183, %fd8, %fd3099;
	sub.f64 	%fd3184, %fd3182, %fd3183;
	mul.f64 	%fd3185, %fd5, %fd3103;
	sub.f64 	%fd3186, %fd3184, %fd3185;
	mul.f64 	%fd3187, %fd3, %fd3095;
	mul.f64 	%fd3188, %fd9, %fd3099;
	sub.f64 	%fd3189, %fd3187, %fd3188;
	mul.f64 	%fd3190, %fd6, %fd3103;
	sub.f64 	%fd3191, %fd3189, %fd3190;
	mul.f64 	%fd3192, %fd1, %fd3108;
	mul.f64 	%fd3193, %fd7, %fd3112;
	sub.f64 	%fd3194, %fd3192, %fd3193;
	mul.f64 	%fd3195, %fd4, %fd3116;
	sub.f64 	%fd3196, %fd3194, %fd3195;
	mul.f64 	%fd3197, %fd2, %fd3108;
	mul.f64 	%fd3198, %fd8, %fd3112;
	sub.f64 	%fd3199, %fd3197, %fd3198;
	mul.f64 	%fd3200, %fd5, %fd3116;
	sub.f64 	%fd3201, %fd3199, %fd3200;
	mul.f64 	%fd3202, %fd3, %fd3108;
	mul.f64 	%fd3203, %fd9, %fd3112;
	sub.f64 	%fd3204, %fd3202, %fd3203;
	mul.f64 	%fd3205, %fd6, %fd3116;
	sub.f64 	%fd3206, %fd3204, %fd3205;
	ld.local.v2.f64 	{%fd3207, %fd3208}, [%rd6];
	add.f64 	%fd3210, %fd3126, %fd3208;
	add.f64 	%fd3212, %fd3121, %fd3207;
	ld.local.v2.f64 	{%fd3213, %fd3214}, [%rd6+16];
	ld.local.v2.f64 	{%fd3215, %fd3216}, [%rd6+32];
	ld.local.v2.f64 	{%fd3217, %fd3218}, [%rd6+48];
	ld.local.v2.f64 	{%fd3219, %fd3220}, [%rd6+64];
	ld.local.v2.f64 	{%fd3221, %fd3222}, [%rd6+80];
	ld.local.v2.f64 	{%fd3223, %fd3224}, [%rd6+96];
	ld.local.v2.f64 	{%fd3225, %fd3226}, [%rd6+112];
	ld.local.v2.f64 	{%fd3227, %fd3228}, [%rd6+128];
	st.local.v2.f64 	[%rd6], {%fd3212, %fd3210};
	add.f64 	%fd3230, %fd3136, %fd3214;
	add.f64 	%fd3232, %fd3131, %fd3213;
	st.local.v2.f64 	[%rd6+16], {%fd3232, %fd3230};
	add.f64 	%fd3234, %fd3146, %fd3216;
	add.f64 	%fd3236, %fd3141, %fd3215;
	st.local.v2.f64 	[%rd6+32], {%fd3236, %fd3234};
	add.f64 	%fd3238, %fd3156, %fd3218;
	add.f64 	%fd3240, %fd3151, %fd3217;
	st.local.v2.f64 	[%rd6+48], {%fd3240, %fd3238};
	add.f64 	%fd3242, %fd3166, %fd3220;
	add.f64 	%fd3244, %fd3161, %fd3219;
	st.local.v2.f64 	[%rd6+64], {%fd3244, %fd3242};
	add.f64 	%fd3246, %fd3176, %fd3222;
	add.f64 	%fd3248, %fd3171, %fd3221;
	st.local.v2.f64 	[%rd6+80], {%fd3248, %fd3246};
	add.f64 	%fd3250, %fd3186, %fd3224;
	add.f64 	%fd3252, %fd3181, %fd3223;
	st.local.v2.f64 	[%rd6+96], {%fd3252, %fd3250};
	add.f64 	%fd3254, %fd3196, %fd3226;
	add.f64 	%fd3256, %fd3191, %fd3225;
	st.local.v2.f64 	[%rd6+112], {%fd3256, %fd3254};
	add.f64 	%fd3258, %fd3206, %fd3228;
	add.f64 	%fd3260, %fd3201, %fd3227;
	st.local.v2.f64 	[%rd6+128], {%fd3260, %fd3258};
	mov.u64 	%rd698, 0;
	@%p150 bra 	BB0_2668;

BB0_2667:
	mov.u64 	%rd674, 0;
	shl.b64 	%rd475, %rd698, 3;
	add.s64 	%rd476, %rd9, %rd475;
	st.local.u64 	[%rd476], %rd674;
	add.s64 	%rd698, %rd698, 1;
	setp.lt.u64	%p3101, %rd698, 54;
	@%p3101 bra 	BB0_2667;

BB0_2668:
	mul.wide.s32 	%rd680, %r4089, 432;
	mov.u64 	%rd679, B;
	add.s64 	%rd678, %rd679, %rd680;
	ld.const.f64 	%fd3951, [%rd678+384];
	ld.const.f64 	%fd3950, [%rd678+240];
	ld.const.f64 	%fd3949, [%rd678+96];
	ld.const.f64 	%fd3948, [%rd678+376];
	ld.const.f64 	%fd3947, [%rd678+232];
	ld.const.f64 	%fd3946, [%rd678+88];
	ld.const.f64 	%fd3945, [%rd678+368];
	ld.const.f64 	%fd3944, [%rd678+224];
	ld.const.f64 	%fd3943, [%rd678+80];
	ld.const.f64 	%fd3942, [%rd678+360];
	ld.const.f64 	%fd3941, [%rd678+216];
	ld.const.f64 	%fd3940, [%rd678+72];
	ld.const.f64 	%fd3939, [%rd678+352];
	ld.const.f64 	%fd3938, [%rd678+208];
	ld.const.f64 	%fd3937, [%rd678+64];
	mul.wide.s32 	%rd656, %r4089, 432;
	mov.u64 	%rd655, B;
	add.s64 	%rd654, %rd655, %rd656;
	ld.const.f64 	%fd3897, [%rd654+344];
	ld.const.f64 	%fd3896, [%rd654+200];
	ld.const.f64 	%fd3895, [%rd654+56];
	ld.const.f64 	%fd3894, [%rd654+336];
	ld.const.f64 	%fd3893, [%rd654+192];
	ld.const.f64 	%fd3892, [%rd654+48];
	ld.const.f64 	%fd3891, [%rd654+328];
	ld.const.f64 	%fd3890, [%rd654+184];
	ld.const.f64 	%fd3889, [%rd654+40];
	ld.const.f64 	%fd3888, [%rd654+320];
	ld.const.f64 	%fd3887, [%rd654+176];
	ld.const.f64 	%fd3886, [%rd654+32];
	ld.const.f64 	%fd3885, [%rd654+312];
	ld.const.f64 	%fd3884, [%rd654+168];
	ld.const.f64 	%fd3883, [%rd654+24];
	ld.const.f64 	%fd3882, [%rd654+304];
	ld.const.f64 	%fd3881, [%rd654+160];
	ld.const.f64 	%fd3880, [%rd654+16];
	ld.const.f64 	%fd3879, [%rd654+296];
	ld.const.f64 	%fd3878, [%rd654+152];
	ld.const.f64 	%fd3877, [%rd654+8];
	ld.const.f64 	%fd3876, [%rd654+288];
	ld.const.f64 	%fd3875, [%rd654+144];
	ld.const.f64 	%fd3874, [%rd654];
	ld.local.v2.f64 	{%fd3261, %fd3262}, [%rd9];
	fma.rn.f64 	%fd3264, %fd3874, %fd4569, %fd3261;
	fma.rn.f64 	%fd3265, %fd3875, %fd4570, %fd3264;
	fma.rn.f64 	%fd3266, %fd3876, %fd4573, %fd3265;
	mul.f64 	%fd4580, %fd29, %fd3266;
	fma.rn.f64 	%fd3268, %fd3874, %fd4570, %fd3262;
	fma.rn.f64 	%fd3269, %fd3875, %fd4572, %fd3268;
	fma.rn.f64 	%fd3270, %fd3876, %fd4574, %fd3269;
	mul.f64 	%fd4579, %fd29, %fd3270;
	ld.local.v2.f64 	{%fd3271, %fd3272}, [%rd9+16];
	ld.local.v2.f64 	{%fd3273, %fd3274}, [%rd9+32];
	ld.local.v2.f64 	{%fd3275, %fd3276}, [%rd9+48];
	ld.local.v2.f64 	{%fd3277, %fd3278}, [%rd9+64];
	ld.local.v2.f64 	{%fd3279, %fd3280}, [%rd9+80];
	ld.local.v2.f64 	{%fd3281, %fd3282}, [%rd9+96];
	ld.local.v2.f64 	{%fd3283, %fd3284}, [%rd9+112];
	ld.local.v2.f64 	{%fd3285, %fd3286}, [%rd9+128];
	ld.local.v2.f64 	{%fd3287, %fd3288}, [%rd9+144];
	ld.local.v2.f64 	{%fd3289, %fd3290}, [%rd9+160];
	ld.local.v2.f64 	{%fd3291, %fd3292}, [%rd9+176];
	ld.local.v2.f64 	{%fd3293, %fd3294}, [%rd9+192];
	ld.local.v2.f64 	{%fd3295, %fd3296}, [%rd9+208];
	ld.local.v2.f64 	{%fd3297, %fd3298}, [%rd9+224];
	ld.local.v2.f64 	{%fd3299, %fd3300}, [%rd9+240];
	ld.local.v2.f64 	{%fd3301, %fd3302}, [%rd9+256];
	ld.local.v2.f64 	{%fd3303, %fd3304}, [%rd9+272];
	ld.local.v2.f64 	{%fd3305, %fd3306}, [%rd9+288];
	ld.local.v2.f64 	{%fd3307, %fd3308}, [%rd9+304];
	ld.local.v2.f64 	{%fd3309, %fd3310}, [%rd9+320];
	ld.local.v2.f64 	{%fd3311, %fd3312}, [%rd9+336];
	ld.local.v2.f64 	{%fd3313, %fd3314}, [%rd9+352];
	ld.local.v2.f64 	{%fd3315, %fd3316}, [%rd9+368];
	ld.local.v2.f64 	{%fd3317, %fd3318}, [%rd9+384];
	ld.local.v2.f64 	{%fd3319, %fd3320}, [%rd9+400];
	ld.local.v2.f64 	{%fd3321, %fd3322}, [%rd9+416];
	st.local.v2.f64 	[%rd9], {%fd4580, %fd4579};
	fma.rn.f64 	%fd3324, %fd3874, %fd4571, %fd3271;
	fma.rn.f64 	%fd3325, %fd3875, %fd4567, %fd3324;
	fma.rn.f64 	%fd3326, %fd3876, %fd4565, %fd3325;
	mul.f64 	%fd4578, %fd29, %fd3326;
	fma.rn.f64 	%fd3328, %fd3877, %fd4569, %fd3272;
	fma.rn.f64 	%fd3329, %fd3878, %fd4570, %fd3328;
	fma.rn.f64 	%fd3330, %fd3879, %fd4573, %fd3329;
	mul.f64 	%fd3331, %fd29, %fd3330;
	st.local.v2.f64 	[%rd9+16], {%fd4578, %fd3331};
	fma.rn.f64 	%fd3333, %fd3877, %fd4570, %fd3273;
	fma.rn.f64 	%fd3334, %fd3878, %fd4572, %fd3333;
	fma.rn.f64 	%fd3335, %fd3879, %fd4574, %fd3334;
	fma.rn.f64 	%fd3337, %fd3877, %fd4571, %fd3274;
	fma.rn.f64 	%fd3338, %fd3878, %fd4567, %fd3337;
	fma.rn.f64 	%fd3339, %fd3879, %fd4565, %fd3338;
	mul.f64 	%fd3340, %fd29, %fd3339;
	mul.f64 	%fd3341, %fd29, %fd3335;
	st.local.v2.f64 	[%rd9+32], {%fd3341, %fd3340};
	fma.rn.f64 	%fd3343, %fd3880, %fd4569, %fd3275;
	fma.rn.f64 	%fd3344, %fd3881, %fd4570, %fd3343;
	fma.rn.f64 	%fd3345, %fd3882, %fd4573, %fd3344;
	fma.rn.f64 	%fd3347, %fd3880, %fd4570, %fd3276;
	fma.rn.f64 	%fd3348, %fd3881, %fd4572, %fd3347;
	fma.rn.f64 	%fd3349, %fd3882, %fd4574, %fd3348;
	mul.f64 	%fd3350, %fd29, %fd3349;
	mul.f64 	%fd3351, %fd29, %fd3345;
	st.local.v2.f64 	[%rd9+48], {%fd3351, %fd3350};
	fma.rn.f64 	%fd3353, %fd3880, %fd4571, %fd3277;
	fma.rn.f64 	%fd3354, %fd3881, %fd4567, %fd3353;
	fma.rn.f64 	%fd3355, %fd3882, %fd4565, %fd3354;
	fma.rn.f64 	%fd3357, %fd3883, %fd4569, %fd3278;
	fma.rn.f64 	%fd3358, %fd3884, %fd4570, %fd3357;
	fma.rn.f64 	%fd3359, %fd3885, %fd4573, %fd3358;
	mul.f64 	%fd3360, %fd29, %fd3359;
	mul.f64 	%fd3361, %fd29, %fd3355;
	st.local.v2.f64 	[%rd9+64], {%fd3361, %fd3360};
	fma.rn.f64 	%fd3363, %fd3883, %fd4570, %fd3279;
	fma.rn.f64 	%fd3364, %fd3884, %fd4572, %fd3363;
	fma.rn.f64 	%fd3365, %fd3885, %fd4574, %fd3364;
	fma.rn.f64 	%fd3367, %fd3883, %fd4571, %fd3280;
	fma.rn.f64 	%fd3368, %fd3884, %fd4567, %fd3367;
	fma.rn.f64 	%fd3369, %fd3885, %fd4565, %fd3368;
	mul.f64 	%fd3370, %fd29, %fd3369;
	mul.f64 	%fd3371, %fd29, %fd3365;
	st.local.v2.f64 	[%rd9+80], {%fd3371, %fd3370};
	fma.rn.f64 	%fd3373, %fd3886, %fd4569, %fd3281;
	fma.rn.f64 	%fd3374, %fd3887, %fd4570, %fd3373;
	fma.rn.f64 	%fd3375, %fd3888, %fd4573, %fd3374;
	fma.rn.f64 	%fd3377, %fd3886, %fd4570, %fd3282;
	fma.rn.f64 	%fd3378, %fd3887, %fd4572, %fd3377;
	fma.rn.f64 	%fd3379, %fd3888, %fd4574, %fd3378;
	mul.f64 	%fd3380, %fd29, %fd3379;
	mul.f64 	%fd3381, %fd29, %fd3375;
	st.local.v2.f64 	[%rd9+96], {%fd3381, %fd3380};
	fma.rn.f64 	%fd3383, %fd3886, %fd4571, %fd3283;
	fma.rn.f64 	%fd3384, %fd3887, %fd4567, %fd3383;
	fma.rn.f64 	%fd3385, %fd3888, %fd4565, %fd3384;
	fma.rn.f64 	%fd3387, %fd3889, %fd4569, %fd3284;
	fma.rn.f64 	%fd3388, %fd3890, %fd4570, %fd3387;
	fma.rn.f64 	%fd3389, %fd3891, %fd4573, %fd3388;
	mul.f64 	%fd3390, %fd29, %fd3389;
	mul.f64 	%fd3391, %fd29, %fd3385;
	st.local.v2.f64 	[%rd9+112], {%fd3391, %fd3390};
	fma.rn.f64 	%fd3393, %fd3889, %fd4570, %fd3285;
	fma.rn.f64 	%fd3394, %fd3890, %fd4572, %fd3393;
	fma.rn.f64 	%fd3395, %fd3891, %fd4574, %fd3394;
	fma.rn.f64 	%fd3397, %fd3889, %fd4571, %fd3286;
	fma.rn.f64 	%fd3398, %fd3890, %fd4567, %fd3397;
	fma.rn.f64 	%fd3399, %fd3891, %fd4565, %fd3398;
	mul.f64 	%fd3400, %fd29, %fd3399;
	mul.f64 	%fd3401, %fd29, %fd3395;
	st.local.v2.f64 	[%rd9+128], {%fd3401, %fd3400};
	fma.rn.f64 	%fd3403, %fd3892, %fd4569, %fd3287;
	fma.rn.f64 	%fd3404, %fd3893, %fd4570, %fd3403;
	fma.rn.f64 	%fd3405, %fd3894, %fd4573, %fd3404;
	fma.rn.f64 	%fd3407, %fd3892, %fd4570, %fd3288;
	fma.rn.f64 	%fd3408, %fd3893, %fd4572, %fd3407;
	fma.rn.f64 	%fd3409, %fd3894, %fd4574, %fd3408;
	mul.f64 	%fd3410, %fd29, %fd3409;
	mul.f64 	%fd3411, %fd29, %fd3405;
	st.local.v2.f64 	[%rd9+144], {%fd3411, %fd3410};
	fma.rn.f64 	%fd3413, %fd3892, %fd4571, %fd3289;
	fma.rn.f64 	%fd3414, %fd3893, %fd4567, %fd3413;
	fma.rn.f64 	%fd3415, %fd3894, %fd4565, %fd3414;
	fma.rn.f64 	%fd3417, %fd3895, %fd4569, %fd3290;
	fma.rn.f64 	%fd3418, %fd3896, %fd4570, %fd3417;
	fma.rn.f64 	%fd3419, %fd3897, %fd4573, %fd3418;
	mul.f64 	%fd3420, %fd29, %fd3419;
	mul.f64 	%fd3421, %fd29, %fd3415;
	st.local.v2.f64 	[%rd9+160], {%fd3421, %fd3420};
	fma.rn.f64 	%fd3423, %fd3895, %fd4570, %fd3291;
	fma.rn.f64 	%fd3424, %fd3896, %fd4572, %fd3423;
	fma.rn.f64 	%fd3425, %fd3897, %fd4574, %fd3424;
	fma.rn.f64 	%fd3427, %fd3895, %fd4571, %fd3292;
	fma.rn.f64 	%fd3428, %fd3896, %fd4567, %fd3427;
	fma.rn.f64 	%fd3429, %fd3897, %fd4565, %fd3428;
	mul.f64 	%fd3430, %fd29, %fd3429;
	mul.f64 	%fd3431, %fd29, %fd3425;
	st.local.v2.f64 	[%rd9+176], {%fd3431, %fd3430};
	fma.rn.f64 	%fd3433, %fd3937, %fd4569, %fd3293;
	fma.rn.f64 	%fd3434, %fd3938, %fd4570, %fd3433;
	fma.rn.f64 	%fd3435, %fd3939, %fd4573, %fd3434;
	fma.rn.f64 	%fd3437, %fd3937, %fd4570, %fd3294;
	fma.rn.f64 	%fd3438, %fd3938, %fd4572, %fd3437;
	fma.rn.f64 	%fd3439, %fd3939, %fd4574, %fd3438;
	mul.f64 	%fd3440, %fd29, %fd3439;
	mul.f64 	%fd3441, %fd29, %fd3435;
	st.local.v2.f64 	[%rd9+192], {%fd3441, %fd3440};
	fma.rn.f64 	%fd3443, %fd3937, %fd4571, %fd3295;
	fma.rn.f64 	%fd3444, %fd3938, %fd4567, %fd3443;
	fma.rn.f64 	%fd3445, %fd3939, %fd4565, %fd3444;
	fma.rn.f64 	%fd3447, %fd3940, %fd4569, %fd3296;
	fma.rn.f64 	%fd3448, %fd3941, %fd4570, %fd3447;
	fma.rn.f64 	%fd3449, %fd3942, %fd4573, %fd3448;
	mul.f64 	%fd3450, %fd29, %fd3449;
	mul.f64 	%fd3451, %fd29, %fd3445;
	st.local.v2.f64 	[%rd9+208], {%fd3451, %fd3450};
	fma.rn.f64 	%fd3453, %fd3940, %fd4570, %fd3297;
	fma.rn.f64 	%fd3454, %fd3941, %fd4572, %fd3453;
	fma.rn.f64 	%fd3455, %fd3942, %fd4574, %fd3454;
	fma.rn.f64 	%fd3457, %fd3940, %fd4571, %fd3298;
	fma.rn.f64 	%fd3458, %fd3941, %fd4567, %fd3457;
	fma.rn.f64 	%fd3459, %fd3942, %fd4565, %fd3458;
	mul.f64 	%fd3460, %fd29, %fd3459;
	mul.f64 	%fd3461, %fd29, %fd3455;
	st.local.v2.f64 	[%rd9+224], {%fd3461, %fd3460};
	fma.rn.f64 	%fd3463, %fd3943, %fd4569, %fd3299;
	fma.rn.f64 	%fd3464, %fd3944, %fd4570, %fd3463;
	fma.rn.f64 	%fd3465, %fd3945, %fd4573, %fd3464;
	fma.rn.f64 	%fd3467, %fd3943, %fd4570, %fd3300;
	fma.rn.f64 	%fd3468, %fd3944, %fd4572, %fd3467;
	fma.rn.f64 	%fd3469, %fd3945, %fd4574, %fd3468;
	mul.f64 	%fd3470, %fd29, %fd3469;
	mul.f64 	%fd3471, %fd29, %fd3465;
	st.local.v2.f64 	[%rd9+240], {%fd3471, %fd3470};
	fma.rn.f64 	%fd3473, %fd3943, %fd4571, %fd3301;
	fma.rn.f64 	%fd3474, %fd3944, %fd4567, %fd3473;
	fma.rn.f64 	%fd3475, %fd3945, %fd4565, %fd3474;
	fma.rn.f64 	%fd3477, %fd3946, %fd4569, %fd3302;
	fma.rn.f64 	%fd3478, %fd3947, %fd4570, %fd3477;
	fma.rn.f64 	%fd3479, %fd3948, %fd4573, %fd3478;
	mul.f64 	%fd3480, %fd29, %fd3479;
	mul.f64 	%fd3481, %fd29, %fd3475;
	st.local.v2.f64 	[%rd9+256], {%fd3481, %fd3480};
	fma.rn.f64 	%fd3483, %fd3946, %fd4570, %fd3303;
	fma.rn.f64 	%fd3484, %fd3947, %fd4572, %fd3483;
	fma.rn.f64 	%fd3485, %fd3948, %fd4574, %fd3484;
	fma.rn.f64 	%fd3487, %fd3946, %fd4571, %fd3304;
	fma.rn.f64 	%fd3488, %fd3947, %fd4567, %fd3487;
	fma.rn.f64 	%fd3489, %fd3948, %fd4565, %fd3488;
	mul.f64 	%fd3490, %fd29, %fd3489;
	mul.f64 	%fd3491, %fd29, %fd3485;
	st.local.v2.f64 	[%rd9+272], {%fd3491, %fd3490};
	fma.rn.f64 	%fd3493, %fd3949, %fd4569, %fd3305;
	fma.rn.f64 	%fd3494, %fd3950, %fd4570, %fd3493;
	fma.rn.f64 	%fd3495, %fd3951, %fd4573, %fd3494;
	fma.rn.f64 	%fd3497, %fd3949, %fd4570, %fd3306;
	fma.rn.f64 	%fd3498, %fd3950, %fd4572, %fd3497;
	fma.rn.f64 	%fd3499, %fd3951, %fd4574, %fd3498;
	mul.f64 	%fd3500, %fd29, %fd3499;
	mul.f64 	%fd3501, %fd29, %fd3495;
	st.local.v2.f64 	[%rd9+288], {%fd3501, %fd3500};
	fma.rn.f64 	%fd3503, %fd3949, %fd4571, %fd3307;
	fma.rn.f64 	%fd3504, %fd3950, %fd4567, %fd3503;
	fma.rn.f64 	%fd3505, %fd3951, %fd4565, %fd3504;
	fma.rn.f64 	%fd3507, %fd1940, %fd4569, %fd3308;
	fma.rn.f64 	%fd3508, %fd1941, %fd4570, %fd3507;
	fma.rn.f64 	%fd3509, %fd1942, %fd4573, %fd3508;
	mul.f64 	%fd3510, %fd29, %fd3509;
	mul.f64 	%fd3511, %fd29, %fd3505;
	st.local.v2.f64 	[%rd9+304], {%fd3511, %fd3510};
	fma.rn.f64 	%fd3513, %fd1940, %fd4570, %fd3309;
	fma.rn.f64 	%fd3514, %fd1941, %fd4572, %fd3513;
	fma.rn.f64 	%fd3515, %fd1942, %fd4574, %fd3514;
	fma.rn.f64 	%fd3517, %fd1940, %fd4571, %fd3310;
	fma.rn.f64 	%fd3518, %fd1941, %fd4567, %fd3517;
	fma.rn.f64 	%fd3519, %fd1942, %fd4565, %fd3518;
	mul.f64 	%fd3520, %fd29, %fd3519;
	mul.f64 	%fd3521, %fd29, %fd3515;
	st.local.v2.f64 	[%rd9+320], {%fd3521, %fd3520};
	fma.rn.f64 	%fd3523, %fd1943, %fd4569, %fd3311;
	fma.rn.f64 	%fd3524, %fd1944, %fd4570, %fd3523;
	fma.rn.f64 	%fd3525, %fd1945, %fd4573, %fd3524;
	fma.rn.f64 	%fd3527, %fd1943, %fd4570, %fd3312;
	fma.rn.f64 	%fd3528, %fd1944, %fd4572, %fd3527;
	fma.rn.f64 	%fd3529, %fd1945, %fd4574, %fd3528;
	mul.f64 	%fd3530, %fd29, %fd3529;
	mul.f64 	%fd3531, %fd29, %fd3525;
	st.local.v2.f64 	[%rd9+336], {%fd3531, %fd3530};
	fma.rn.f64 	%fd3533, %fd1943, %fd4571, %fd3313;
	fma.rn.f64 	%fd3534, %fd1944, %fd4567, %fd3533;
	fma.rn.f64 	%fd3535, %fd1945, %fd4565, %fd3534;
	fma.rn.f64 	%fd3537, %fd1946, %fd4569, %fd3314;
	fma.rn.f64 	%fd3538, %fd1947, %fd4570, %fd3537;
	fma.rn.f64 	%fd3539, %fd1948, %fd4573, %fd3538;
	mul.f64 	%fd3540, %fd29, %fd3539;
	mul.f64 	%fd3541, %fd29, %fd3535;
	st.local.v2.f64 	[%rd9+352], {%fd3541, %fd3540};
	fma.rn.f64 	%fd3543, %fd1946, %fd4570, %fd3315;
	fma.rn.f64 	%fd3544, %fd1947, %fd4572, %fd3543;
	fma.rn.f64 	%fd3545, %fd1948, %fd4574, %fd3544;
	fma.rn.f64 	%fd3547, %fd1946, %fd4571, %fd3316;
	fma.rn.f64 	%fd3548, %fd1947, %fd4567, %fd3547;
	fma.rn.f64 	%fd3549, %fd1948, %fd4565, %fd3548;
	mul.f64 	%fd3550, %fd29, %fd3549;
	mul.f64 	%fd3551, %fd29, %fd3545;
	st.local.v2.f64 	[%rd9+368], {%fd3551, %fd3550};
	fma.rn.f64 	%fd3553, %fd1949, %fd4569, %fd3317;
	fma.rn.f64 	%fd3554, %fd1950, %fd4570, %fd3553;
	fma.rn.f64 	%fd3555, %fd1951, %fd4573, %fd3554;
	fma.rn.f64 	%fd3557, %fd1949, %fd4570, %fd3318;
	fma.rn.f64 	%fd3558, %fd1950, %fd4572, %fd3557;
	fma.rn.f64 	%fd3559, %fd1951, %fd4574, %fd3558;
	mul.f64 	%fd3560, %fd29, %fd3559;
	mul.f64 	%fd3561, %fd29, %fd3555;
	st.local.v2.f64 	[%rd9+384], {%fd3561, %fd3560};
	fma.rn.f64 	%fd3563, %fd1949, %fd4571, %fd3319;
	fma.rn.f64 	%fd3564, %fd1950, %fd4567, %fd3563;
	fma.rn.f64 	%fd3565, %fd1951, %fd4565, %fd3564;
	fma.rn.f64 	%fd3567, %fd1952, %fd4569, %fd3320;
	fma.rn.f64 	%fd3568, %fd1953, %fd4570, %fd3567;
	fma.rn.f64 	%fd3569, %fd1954, %fd4573, %fd3568;
	mul.f64 	%fd3570, %fd29, %fd3569;
	mul.f64 	%fd3571, %fd29, %fd3565;
	st.local.v2.f64 	[%rd9+400], {%fd3571, %fd3570};
	fma.rn.f64 	%fd3573, %fd1952, %fd4570, %fd3321;
	fma.rn.f64 	%fd3574, %fd1953, %fd4572, %fd3573;
	fma.rn.f64 	%fd3575, %fd1954, %fd4574, %fd3574;
	fma.rn.f64 	%fd3577, %fd1952, %fd4571, %fd3322;
	fma.rn.f64 	%fd3578, %fd1953, %fd4567, %fd3577;
	fma.rn.f64 	%fd3579, %fd1954, %fd4565, %fd3578;
	mul.f64 	%fd3580, %fd29, %fd3579;
	mul.f64 	%fd3581, %fd29, %fd3575;
	st.local.v2.f64 	[%rd9+416], {%fd3581, %fd3580};
	mov.u64 	%rd699, 0;
	@%p150 bra 	BB0_2670;

BB0_2669:
	mov.u64 	%rd681, 0;
	shl.b64 	%rd479, %rd699, 3;
	add.s64 	%rd480, %rd10, %rd479;
	st.local.u64 	[%rd480], %rd681;
	add.s64 	%rd699, %rd699, 1;
	setp.lt.u64	%p3103, %rd699, 324;
	@%p3103 bra 	BB0_2669;

BB0_2670:
	mov.u32 	%r4090, 0;
	bra.uni 	BB0_2671;

BB0_2814:
	mul.wide.s32 	%rd652, %r4090, 24;
	add.s64 	%rd653, %rd9, %rd652;
	ld.local.f64 	%fd4580, [%rd653];
	ld.local.f64 	%fd4579, [%rd653+8];
	ld.local.f64 	%fd4578, [%rd653+16];

BB0_2671:
	mul.wide.s32 	%rd677, %r4089, 432;
	mov.u64 	%rd676, B;
	add.s64 	%rd675, %rd676, %rd677;
	ld.const.f64 	%fd3936, [%rd675+384];
	ld.const.f64 	%fd3935, [%rd675+240];
	ld.const.f64 	%fd3934, [%rd675+96];
	ld.const.f64 	%fd3933, [%rd675+376];
	ld.const.f64 	%fd3932, [%rd675+232];
	ld.const.f64 	%fd3931, [%rd675+88];
	ld.const.f64 	%fd3930, [%rd675+368];
	ld.const.f64 	%fd3929, [%rd675+224];
	ld.const.f64 	%fd3928, [%rd675+80];
	ld.const.f64 	%fd3927, [%rd675+360];
	ld.const.f64 	%fd3926, [%rd675+216];
	ld.const.f64 	%fd3925, [%rd675+72];
	ld.const.f64 	%fd3924, [%rd675+352];
	ld.const.f64 	%fd3923, [%rd675+208];
	ld.const.f64 	%fd3922, [%rd675+64];
	mul.wide.s32 	%rd659, %r4089, 432;
	mov.u64 	%rd658, B;
	add.s64 	%rd657, %rd658, %rd659;
	ld.const.f64 	%fd3921, [%rd657+344];
	ld.const.f64 	%fd3920, [%rd657+200];
	ld.const.f64 	%fd3919, [%rd657+56];
	ld.const.f64 	%fd3918, [%rd657+336];
	ld.const.f64 	%fd3917, [%rd657+192];
	ld.const.f64 	%fd3916, [%rd657+48];
	ld.const.f64 	%fd3915, [%rd657+328];
	ld.const.f64 	%fd3914, [%rd657+184];
	ld.const.f64 	%fd3913, [%rd657+40];
	ld.const.f64 	%fd3912, [%rd657+320];
	ld.const.f64 	%fd3911, [%rd657+176];
	ld.const.f64 	%fd3910, [%rd657+32];
	ld.const.f64 	%fd3909, [%rd657+312];
	ld.const.f64 	%fd3908, [%rd657+168];
	ld.const.f64 	%fd3907, [%rd657+24];
	ld.const.f64 	%fd3906, [%rd657+304];
	ld.const.f64 	%fd3905, [%rd657+160];
	ld.const.f64 	%fd3904, [%rd657+16];
	ld.const.f64 	%fd3903, [%rd657+296];
	ld.const.f64 	%fd3902, [%rd657+152];
	ld.const.f64 	%fd3901, [%rd657+8];
	ld.const.f64 	%fd3900, [%rd657+288];
	ld.const.f64 	%fd3899, [%rd657+144];
	ld.const.f64 	%fd3898, [%rd657];
	mul.wide.s32 	%rd482, %r4090, 144;
	add.s64 	%rd483, %rd10, %rd482;
	ld.local.v2.f64 	{%fd3582, %fd3583}, [%rd483];
	fma.rn.f64 	%fd3585, %fd4580, %fd3898, %fd3582;
	fma.rn.f64 	%fd3586, %fd4579, %fd3899, %fd3585;
	fma.rn.f64 	%fd3588, %fd4580, %fd3901, %fd3583;
	fma.rn.f64 	%fd3589, %fd4579, %fd3902, %fd3588;
	fma.rn.f64 	%fd3590, %fd4578, %fd3903, %fd3589;
	fma.rn.f64 	%fd3591, %fd4578, %fd3900, %fd3586;
	ld.local.v2.f64 	{%fd3592, %fd3593}, [%rd483+16];
	ld.local.v2.f64 	{%fd3594, %fd3595}, [%rd483+32];
	ld.local.v2.f64 	{%fd3596, %fd3597}, [%rd483+48];
	ld.local.v2.f64 	{%fd3598, %fd3599}, [%rd483+64];
	ld.local.v2.f64 	{%fd3600, %fd3601}, [%rd483+80];
	ld.local.v2.f64 	{%fd3602, %fd3603}, [%rd483+96];
	ld.local.v2.f64 	{%fd3604, %fd3605}, [%rd483+112];
	ld.local.v2.f64 	{%fd3606, %fd3607}, [%rd483+128];
	st.local.v2.f64 	[%rd483], {%fd3591, %fd3590};
	fma.rn.f64 	%fd3609, %fd4580, %fd3904, %fd3592;
	fma.rn.f64 	%fd3610, %fd4579, %fd3905, %fd3609;
	fma.rn.f64 	%fd3612, %fd4580, %fd3907, %fd3593;
	fma.rn.f64 	%fd3613, %fd4579, %fd3908, %fd3612;
	fma.rn.f64 	%fd3614, %fd4578, %fd3909, %fd3613;
	fma.rn.f64 	%fd3615, %fd4578, %fd3906, %fd3610;
	st.local.v2.f64 	[%rd483+16], {%fd3615, %fd3614};
	fma.rn.f64 	%fd3617, %fd4580, %fd3910, %fd3594;
	fma.rn.f64 	%fd3618, %fd4579, %fd3911, %fd3617;
	fma.rn.f64 	%fd3620, %fd4580, %fd3913, %fd3595;
	fma.rn.f64 	%fd3621, %fd4579, %fd3914, %fd3620;
	fma.rn.f64 	%fd3622, %fd4578, %fd3915, %fd3621;
	fma.rn.f64 	%fd3623, %fd4578, %fd3912, %fd3618;
	st.local.v2.f64 	[%rd483+32], {%fd3623, %fd3622};
	fma.rn.f64 	%fd3625, %fd4580, %fd3916, %fd3596;
	fma.rn.f64 	%fd3626, %fd4579, %fd3917, %fd3625;
	fma.rn.f64 	%fd3628, %fd4580, %fd3919, %fd3597;
	fma.rn.f64 	%fd3629, %fd4579, %fd3920, %fd3628;
	fma.rn.f64 	%fd3630, %fd4578, %fd3921, %fd3629;
	fma.rn.f64 	%fd3631, %fd4578, %fd3918, %fd3626;
	st.local.v2.f64 	[%rd483+48], {%fd3631, %fd3630};
	fma.rn.f64 	%fd3633, %fd4580, %fd3922, %fd3598;
	fma.rn.f64 	%fd3634, %fd4579, %fd3923, %fd3633;
	fma.rn.f64 	%fd3636, %fd4580, %fd3925, %fd3599;
	fma.rn.f64 	%fd3637, %fd4579, %fd3926, %fd3636;
	fma.rn.f64 	%fd3638, %fd4578, %fd3927, %fd3637;
	fma.rn.f64 	%fd3639, %fd4578, %fd3924, %fd3634;
	st.local.v2.f64 	[%rd483+64], {%fd3639, %fd3638};
	fma.rn.f64 	%fd3641, %fd4580, %fd3928, %fd3600;
	fma.rn.f64 	%fd3642, %fd4579, %fd3929, %fd3641;
	fma.rn.f64 	%fd3644, %fd4580, %fd3931, %fd3601;
	fma.rn.f64 	%fd3645, %fd4579, %fd3932, %fd3644;
	fma.rn.f64 	%fd3646, %fd4578, %fd3933, %fd3645;
	fma.rn.f64 	%fd3647, %fd4578, %fd3930, %fd3642;
	st.local.v2.f64 	[%rd483+80], {%fd3647, %fd3646};
	fma.rn.f64 	%fd3649, %fd4580, %fd3934, %fd3602;
	fma.rn.f64 	%fd3650, %fd4579, %fd3935, %fd3649;
	fma.rn.f64 	%fd3652, %fd4580, %fd1940, %fd3603;
	fma.rn.f64 	%fd3653, %fd4579, %fd1941, %fd3652;
	fma.rn.f64 	%fd3654, %fd4578, %fd1942, %fd3653;
	fma.rn.f64 	%fd3655, %fd4578, %fd3936, %fd3650;
	st.local.v2.f64 	[%rd483+96], {%fd3655, %fd3654};
	fma.rn.f64 	%fd3657, %fd4580, %fd1943, %fd3604;
	fma.rn.f64 	%fd3658, %fd4579, %fd1944, %fd3657;
	fma.rn.f64 	%fd3660, %fd4580, %fd1946, %fd3605;
	fma.rn.f64 	%fd3661, %fd4579, %fd1947, %fd3660;
	fma.rn.f64 	%fd3662, %fd4578, %fd1948, %fd3661;
	fma.rn.f64 	%fd3663, %fd4578, %fd1945, %fd3658;
	st.local.v2.f64 	[%rd483+112], {%fd3663, %fd3662};
	fma.rn.f64 	%fd3665, %fd4580, %fd1949, %fd3606;
	fma.rn.f64 	%fd3666, %fd4579, %fd1950, %fd3665;
	fma.rn.f64 	%fd3668, %fd4580, %fd1952, %fd3607;
	fma.rn.f64 	%fd3669, %fd4579, %fd1953, %fd3668;
	fma.rn.f64 	%fd3670, %fd4578, %fd1954, %fd3669;
	fma.rn.f64 	%fd3671, %fd4578, %fd1951, %fd3666;
	st.local.v2.f64 	[%rd483+128], {%fd3671, %fd3670};
	add.s32 	%r4090, %r4090, 1;
	setp.lt.s32	%p3104, %r4090, 18;
	@%p3104 bra 	BB0_2814;

	mov.u64 	%rd484, 0;
	mov.u64 	%rd700, %rd484;
	@%p150 bra 	BB0_2674;

BB0_2673:
	shl.b64 	%rd485, %rd700, 3;
	add.s64 	%rd486, %rd11, %rd485;
	st.local.u64 	[%rd486], %rd484;
	add.s64 	%rd700, %rd700, 1;
	setp.lt.u64	%p3106, %rd700, 324;
	@%p3106 bra 	BB0_2673;

BB0_2674:
	mov.u32 	%r3902, 0;
	mov.u32 	%r4091, %r3902;

BB0_2675:
	mul.lo.s32 	%r3904, %r4091, 3;
	cvt.s64.s32	%rd82, %r3904;
	mov.u32 	%r4092, %r3902;

BB0_2676:
	mul.lo.s32 	%r3905, %r4092, 3;
	mul.lo.s64 	%rd488, %rd82, 144;
	add.s64 	%rd489, %rd11, %rd488;
	mul.wide.s32 	%rd490, %r3905, 8;
	add.s64 	%rd491, %rd489, %rd490;
	add.s64 	%rd492, %rd10, %rd488;
	add.s64 	%rd493, %rd492, %rd490;
	ld.local.f64 	%fd3672, [%rd493];
	ld.local.f64 	%fd3673, [%rd491];
	fma.rn.f64 	%fd3674, %fd1, %fd3672, %fd3673;
	ld.local.f64 	%fd3675, [%rd493+144];
	fma.rn.f64 	%fd3676, %fd7, %fd3675, %fd3674;
	ld.local.f64 	%fd3677, [%rd493+288];
	fma.rn.f64 	%fd3678, %fd4, %fd3677, %fd3676;
	ld.local.f64 	%fd3679, [%rd493+8];
	ld.local.f64 	%fd3680, [%rd491+8];
	ld.local.f64 	%fd3681, [%rd493+152];
	ld.local.f64 	%fd3682, [%rd493+296];
	ld.local.f64 	%fd3683, [%rd493+16];
	ld.local.f64 	%fd3684, [%rd491+16];
	ld.local.f64 	%fd3685, [%rd493+160];
	ld.local.f64 	%fd3686, [%rd493+304];
	ld.local.f64 	%fd3687, [%rd491+144];
	ld.local.f64 	%fd3688, [%rd491+152];
	ld.local.f64 	%fd3689, [%rd491+160];
	ld.local.f64 	%fd3690, [%rd491+288];
	ld.local.f64 	%fd3691, [%rd491+296];
	ld.local.f64 	%fd3692, [%rd491+304];
	st.local.f64 	[%rd491], %fd3678;
	fma.rn.f64 	%fd3693, %fd1, %fd3679, %fd3680;
	fma.rn.f64 	%fd3694, %fd7, %fd3681, %fd3693;
	fma.rn.f64 	%fd3695, %fd4, %fd3682, %fd3694;
	st.local.f64 	[%rd491+8], %fd3695;
	fma.rn.f64 	%fd3696, %fd1, %fd3683, %fd3684;
	fma.rn.f64 	%fd3697, %fd7, %fd3685, %fd3696;
	fma.rn.f64 	%fd3698, %fd4, %fd3686, %fd3697;
	st.local.f64 	[%rd491+16], %fd3698;
	fma.rn.f64 	%fd3699, %fd2, %fd3672, %fd3687;
	fma.rn.f64 	%fd3700, %fd8, %fd3675, %fd3699;
	fma.rn.f64 	%fd3701, %fd5, %fd3677, %fd3700;
	st.local.f64 	[%rd491+144], %fd3701;
	fma.rn.f64 	%fd3702, %fd2, %fd3679, %fd3688;
	fma.rn.f64 	%fd3703, %fd8, %fd3681, %fd3702;
	fma.rn.f64 	%fd3704, %fd5, %fd3682, %fd3703;
	st.local.f64 	[%rd491+152], %fd3704;
	fma.rn.f64 	%fd3705, %fd2, %fd3683, %fd3689;
	fma.rn.f64 	%fd3706, %fd8, %fd3685, %fd3705;
	fma.rn.f64 	%fd3707, %fd5, %fd3686, %fd3706;
	st.local.f64 	[%rd491+160], %fd3707;
	fma.rn.f64 	%fd3708, %fd3, %fd3672, %fd3690;
	fma.rn.f64 	%fd3709, %fd9, %fd3675, %fd3708;
	fma.rn.f64 	%fd3710, %fd6, %fd3677, %fd3709;
	st.local.f64 	[%rd491+288], %fd3710;
	fma.rn.f64 	%fd3711, %fd3, %fd3679, %fd3691;
	fma.rn.f64 	%fd3712, %fd9, %fd3681, %fd3711;
	fma.rn.f64 	%fd3713, %fd6, %fd3682, %fd3712;
	st.local.f64 	[%rd491+296], %fd3713;
	fma.rn.f64 	%fd3714, %fd3, %fd3683, %fd3692;
	fma.rn.f64 	%fd3715, %fd9, %fd3685, %fd3714;
	fma.rn.f64 	%fd3716, %fd6, %fd3686, %fd3715;
	st.local.f64 	[%rd491+304], %fd3716;
	add.s64 	%rd494, %rd5, %rd488;
	add.s64 	%rd495, %rd494, %rd490;
	ld.local.f64 	%fd3717, [%rd495];
	fma.rn.f64 	%fd3718, %fd3678, %fd1, %fd3717;
	fma.rn.f64 	%fd3719, %fd3695, %fd7, %fd3718;
	fma.rn.f64 	%fd3720, %fd3698, %fd4, %fd3719;
	ld.local.f64 	%fd3721, [%rd495+8];
	ld.local.f64 	%fd3722, [%rd495+16];
	ld.local.f64 	%fd3723, [%rd495+144];
	ld.local.f64 	%fd3724, [%rd495+152];
	ld.local.f64 	%fd3725, [%rd495+160];
	ld.local.f64 	%fd3726, [%rd495+288];
	ld.local.f64 	%fd3727, [%rd495+296];
	ld.local.f64 	%fd3728, [%rd495+304];
	st.local.f64 	[%rd495], %fd3720;
	fma.rn.f64 	%fd3729, %fd3678, %fd2, %fd3721;
	fma.rn.f64 	%fd3730, %fd3695, %fd8, %fd3729;
	fma.rn.f64 	%fd3731, %fd3698, %fd5, %fd3730;
	st.local.f64 	[%rd495+8], %fd3731;
	fma.rn.f64 	%fd3732, %fd3678, %fd3, %fd3722;
	fma.rn.f64 	%fd3733, %fd3695, %fd9, %fd3732;
	fma.rn.f64 	%fd3734, %fd3698, %fd6, %fd3733;
	st.local.f64 	[%rd495+16], %fd3734;
	fma.rn.f64 	%fd3735, %fd3701, %fd1, %fd3723;
	fma.rn.f64 	%fd3736, %fd3704, %fd7, %fd3735;
	fma.rn.f64 	%fd3737, %fd3707, %fd4, %fd3736;
	st.local.f64 	[%rd495+144], %fd3737;
	fma.rn.f64 	%fd3738, %fd3701, %fd2, %fd3724;
	fma.rn.f64 	%fd3739, %fd3704, %fd8, %fd3738;
	fma.rn.f64 	%fd3740, %fd3707, %fd5, %fd3739;
	st.local.f64 	[%rd495+152], %fd3740;
	fma.rn.f64 	%fd3741, %fd3701, %fd3, %fd3725;
	fma.rn.f64 	%fd3742, %fd3704, %fd9, %fd3741;
	fma.rn.f64 	%fd3743, %fd3707, %fd6, %fd3742;
	st.local.f64 	[%rd495+160], %fd3743;
	fma.rn.f64 	%fd3744, %fd3710, %fd1, %fd3726;
	fma.rn.f64 	%fd3745, %fd3713, %fd7, %fd3744;
	fma.rn.f64 	%fd3746, %fd3716, %fd4, %fd3745;
	st.local.f64 	[%rd495+288], %fd3746;
	fma.rn.f64 	%fd3747, %fd3710, %fd2, %fd3727;
	fma.rn.f64 	%fd3748, %fd3713, %fd8, %fd3747;
	fma.rn.f64 	%fd3749, %fd3716, %fd5, %fd3748;
	st.local.f64 	[%rd495+296], %fd3749;
	fma.rn.f64 	%fd3750, %fd3710, %fd3, %fd3728;
	fma.rn.f64 	%fd3751, %fd3713, %fd9, %fd3750;
	fma.rn.f64 	%fd3752, %fd3716, %fd6, %fd3751;
	st.local.f64 	[%rd495+304], %fd3752;
	add.s32 	%r4092, %r4092, 1;
	setp.lt.s32	%p3107, %r4092, 6;
	@%p3107 bra 	BB0_2676;

	add.s32 	%r4091, %r4091, 1;
	setp.lt.s32	%p3108, %r4091, 6;
	@%p3108 bra 	BB0_2675;

	cvt.s64.s32	%rd660, %r4089;
	cvt.u32.u64	%r3906, %rd660;
	add.s32 	%r4089, %r3906, 1;
	setp.lt.s32	%p3109, %r4089, 3;
	@%p3109 bra 	BB0_9;

	ld.param.u64 	%rd668, [kczCZForce_param_0];
	mov.u32 	%r3997, %tid.x;
	mov.u32 	%r3996, %ctaid.x;
	mov.u32 	%r3995, %ntid.x;
	mad.lo.s32 	%r3994, %r3995, %r3996, %r3997;
	cvta.to.global.u64 	%rd667, %rd668;
	mad.lo.s32 	%r3993, %r170, 3, %r3994;
	mul.wide.s32 	%rd666, %r3993, 8;
	add.s64 	%rd665, %rd667, %rd666;
	mad.lo.s32 	%r3992, %r170, 5, %r3994;
	mul.wide.s32 	%rd664, %r3992, 8;
	add.s64 	%rd663, %rd667, %rd664;
	shl.b32 	%r3991, %r170, 2;
	add.s32 	%r3990, %r3991, %r3994;
	mul.wide.s32 	%rd662, %r3990, 8;
	add.s64 	%rd661, %rd667, %rd662;
	ld.local.f64 	%fd3753, [%rd3];
	ld.local.f64 	%fd3754, [%rd3+8];
	max.f64 	%fd3755, %fd3753, %fd3754;
	ld.local.f64 	%fd1961, [%rd3+16];
	max.f64 	%fd1962, %fd3755, %fd1961;
	ld.local.f64 	%fd1963, [%rd4+8];
	ld.local.f64 	%fd3756, [%rd4];
	max.f64 	%fd3757, %fd3756, %fd1963;
	ld.local.f64 	%fd1964, [%rd4+16];
	max.f64 	%fd1965, %fd3757, %fd1964;
	ld.const.f64 	%fd3758, [rn];
	mul.f64 	%fd1966, %fd35, %fd3758;
	ld.const.f64 	%fd3759, [rt];
	mul.f64 	%fd1967, %fd50, %fd3759;
	shl.b32 	%r145, %r170, 4;
	cvt.s64.s32	%rd499, %r145;
	add.s64 	%rd83, %rd661, %rd499;
	st.global.f64 	[%rd83], %fd1962;
	shl.b32 	%r146, %r170, 5;
	cvt.s64.s32	%rd502, %r146;
	add.s64 	%rd84, %rd663, %rd502;
	st.global.f64 	[%rd84], %fd1965;
	setp.ltu.f64	%p3110, %fd3753, %fd1966;
	setp.ltu.f64	%p3111, %fd3756, %fd1967;
	and.pred  	%p145, %p3110, %p3111;
	add.s64 	%rd85, %rd665, %rd502;
	st.global.f64 	[%rd85], %fd1962;
	mad.lo.s32 	%r147, %r170, 10, %r3994;
	mul.wide.s32 	%rd505, %r147, 8;
	add.s64 	%rd506, %rd667, %rd505;
	st.global.f64 	[%rd506], %fd1965;
	mov.u32 	%r4094, 1;
	setp.ge.f64	%p3112, %fd3754, %fd1966;
	mov.u32 	%r4093, %r4094;
	@%p3112 bra 	BB0_2681;

	setp.ltu.f64	%p3113, %fd1963, %fd1967;
	and.pred  	%p3114, %p3113, %p145;
	selp.u32	%r3916, 1, 0, %p3114;
	xor.b32  	%r4093, %r3916, 1;

BB0_2681:
	add.s64 	%rd508, %rd83, %rd499;
	st.global.f64 	[%rd508], %fd1962;
	add.s64 	%rd86, %rd85, %rd502;
	st.global.f64 	[%rd86], %fd1965;
	setp.ge.f64	%p3115, %fd1961, %fd1966;
	@%p3115 bra 	BB0_2683;

	setp.ge.f64	%p3116, %fd1964, %fd1967;
	selp.b32	%r4094, 1, %r4093, %p3116;

BB0_2683:
	ld.local.u8 	%rs9, [%rd8];
	mov.u16 	%rs16, 1;
	setp.ne.s16	%p3117, %rs9, 0;
	@%p3117 bra 	BB0_2686;

	ld.local.u8 	%rs11, [%rd8+1];
	setp.ne.s16	%p3118, %rs11, 0;
	@%p3118 bra 	BB0_2686;

	ld.local.u8 	%rs12, [%rd8+2];
	setp.ne.s16	%p3119, %rs12, 0;
	selp.u16	%rs16, 1, 0, %p3119;

BB0_2686:
	ld.local.u8 	%rs13, [%rd7];
	mov.pred 	%p3238, -1;
	setp.ne.s16	%p3121, %rs13, 0;
	@%p3121 bra 	BB0_2689;

	ld.local.u8 	%rs14, [%rd7+1];
	setp.ne.s16	%p3123, %rs14, 0;
	@%p3123 bra 	BB0_2689;

	ld.local.u8 	%rs15, [%rd7+2];
	setp.ne.s16	%p3238, %rs15, 0;

BB0_2689:
	mov.u32 	%r4002, %tid.x;
	mov.u32 	%r4001, %ctaid.x;
	mov.u32 	%r4000, %ntid.x;
	mad.lo.s32 	%r3999, %r4000, %r4001, %r4002;
	mad.lo.s32 	%r3998, %r170, 3, %r3999;
	add.s32 	%r3923, %r3999, %r170;
	mul.wide.s32 	%rd510, %r3923, 4;
	add.s64 	%rd511, %rd2, %rd510;
	selp.u32	%r3924, 1, 0, %p3238;
	st.global.u32 	[%rd511], %r3924;
	cvt.u32.u16	%r3925, %rs16;
	mul.wide.s32 	%rd512, %r3998, 4;
	add.s64 	%rd513, %rd2, %rd512;
	st.global.u32 	[%rd513], %r3925;
	setp.eq.s16	%p3124, %rs16, 0;
	selp.b32	%r3927, %r4094, 0, %p3124;
	shl.b32 	%r3928, %r170, 1;
	add.s32 	%r3929, %r3928, %r3999;
	mul.wide.s32 	%rd514, %r3929, 4;
	add.s64 	%rd515, %rd2, %rd514;
	st.global.u32 	[%rd515], %r3927;
	mov.u32 	%r4095, 0;
	setp.ne.s16	%p3125, %rs16, 0;
	@%p3125 bra 	BB0_2813;

BB0_2690:
	mul.lo.s32 	%r3930, %r4095, 6;
	mad.lo.s32 	%r3931, %r3930, %r170, %r147;
	mul.wide.s32 	%rd516, %r3931, 4;
	add.s64 	%rd88, %rd2, %rd516;
	ld.global.u32 	%r154, [%rd88];
	mul.lo.s32 	%r155, %r4095, 3;
	mul.wide.s32 	%rd517, %r155, 144;
	add.s64 	%rd89, %rd5, %rd517;
	setp.lt.s32	%p3126, %r154, 0;
	@%p3126 bra 	BB0_2709;

	mul.lo.s32 	%r156, %r154, 9;
	mul.wide.s32 	%rd518, %r156, 8;
	add.s64 	%rd90, %rd1, %rd518;
	ld.local.f64 	%fd1968, [%rd89];
	ld.global.u64 	%rd701, [%rd90];

BB0_2692:
	mov.b64 	 %fd3760, %rd701;
	add.f64 	%fd3761, %fd1968, %fd3760;
	mov.b64 	 %rd519, %fd3761;
	atom.global.cas.b64 	%rd93, [%rd90], %rd701, %rd519;
	setp.ne.s64	%p3127, %rd701, %rd93;
	mov.u64 	%rd701, %rd93;
	@%p3127 bra 	BB0_2692;

	add.s32 	%r3932, %r156, 1;
	mul.wide.s32 	%rd520, %r3932, 8;
	add.s64 	%rd94, %rd1, %rd520;
	ld.local.f64 	%fd1969, [%rd89+8];
	ld.global.u64 	%rd702, [%rd90+8];

BB0_2694:
	mov.b64 	 %fd3762, %rd702;
	add.f64 	%fd3763, %fd1969, %fd3762;
	mov.b64 	 %rd521, %fd3763;
	atom.global.cas.b64 	%rd97, [%rd94], %rd702, %rd521;
	setp.ne.s64	%p3128, %rd702, %rd97;
	mov.u64 	%rd702, %rd97;
	@%p3128 bra 	BB0_2694;

	add.s32 	%r3933, %r156, 2;
	mul.wide.s32 	%rd522, %r3933, 8;
	add.s64 	%rd98, %rd1, %rd522;
	ld.local.f64 	%fd1970, [%rd89+16];
	ld.global.u64 	%rd703, [%rd90+16];

BB0_2696:
	mov.b64 	 %fd3764, %rd703;
	add.f64 	%fd3765, %fd1970, %fd3764;
	mov.b64 	 %rd523, %fd3765;
	atom.global.cas.b64 	%rd101, [%rd98], %rd703, %rd523;
	setp.ne.s64	%p3129, %rd703, %rd101;
	mov.u64 	%rd703, %rd101;
	@%p3129 bra 	BB0_2696;

	add.s32 	%r3934, %r156, 3;
	mul.wide.s32 	%rd524, %r3934, 8;
	add.s64 	%rd102, %rd1, %rd524;
	ld.local.f64 	%fd1971, [%rd89+144];
	ld.global.u64 	%rd704, [%rd90+24];

BB0_2698:
	mov.b64 	 %fd3766, %rd704;
	add.f64 	%fd3767, %fd1971, %fd3766;
	mov.b64 	 %rd525, %fd3767;
	atom.global.cas.b64 	%rd105, [%rd102], %rd704, %rd525;
	setp.ne.s64	%p3130, %rd704, %rd105;
	mov.u64 	%rd704, %rd105;
	@%p3130 bra 	BB0_2698;

	add.s32 	%r3935, %r156, 4;
	mul.wide.s32 	%rd526, %r3935, 8;
	add.s64 	%rd106, %rd1, %rd526;
	ld.local.f64 	%fd1972, [%rd89+152];
	ld.global.u64 	%rd705, [%rd90+32];

BB0_2700:
	mov.b64 	 %fd3768, %rd705;
	add.f64 	%fd3769, %fd1972, %fd3768;
	mov.b64 	 %rd527, %fd3769;
	atom.global.cas.b64 	%rd109, [%rd106], %rd705, %rd527;
	setp.ne.s64	%p3131, %rd705, %rd109;
	mov.u64 	%rd705, %rd109;
	@%p3131 bra 	BB0_2700;

	add.s32 	%r3936, %r156, 5;
	mul.wide.s32 	%rd528, %r3936, 8;
	add.s64 	%rd110, %rd1, %rd528;
	ld.local.f64 	%fd1973, [%rd89+160];
	ld.global.u64 	%rd706, [%rd90+40];

BB0_2702:
	mov.b64 	 %fd3770, %rd706;
	add.f64 	%fd3771, %fd1973, %fd3770;
	mov.b64 	 %rd529, %fd3771;
	atom.global.cas.b64 	%rd113, [%rd110], %rd706, %rd529;
	setp.ne.s64	%p3132, %rd706, %rd113;
	mov.u64 	%rd706, %rd113;
	@%p3132 bra 	BB0_2702;

	add.s32 	%r3937, %r156, 6;
	mul.wide.s32 	%rd530, %r3937, 8;
	add.s64 	%rd114, %rd1, %rd530;
	ld.local.f64 	%fd1974, [%rd89+288];
	ld.global.u64 	%rd707, [%rd90+48];

BB0_2704:
	mov.b64 	 %fd3772, %rd707;
	add.f64 	%fd3773, %fd1974, %fd3772;
	mov.b64 	 %rd531, %fd3773;
	atom.global.cas.b64 	%rd117, [%rd114], %rd707, %rd531;
	setp.ne.s64	%p3133, %rd707, %rd117;
	mov.u64 	%rd707, %rd117;
	@%p3133 bra 	BB0_2704;

	add.s32 	%r3938, %r156, 7;
	mul.wide.s32 	%rd532, %r3938, 8;
	add.s64 	%rd118, %rd1, %rd532;
	ld.local.f64 	%fd1975, [%rd89+296];
	ld.global.u64 	%rd708, [%rd90+56];

BB0_2706:
	mov.b64 	 %fd3774, %rd708;
	add.f64 	%fd3775, %fd1975, %fd3774;
	mov.b64 	 %rd533, %fd3775;
	atom.global.cas.b64 	%rd121, [%rd118], %rd708, %rd533;
	setp.ne.s64	%p3134, %rd708, %rd121;
	mov.u64 	%rd708, %rd121;
	@%p3134 bra 	BB0_2706;

	add.s32 	%r3939, %r156, 8;
	mul.wide.s32 	%rd534, %r3939, 8;
	add.s64 	%rd122, %rd1, %rd534;
	ld.local.f64 	%fd1976, [%rd89+304];
	ld.global.u64 	%rd709, [%rd90+64];

BB0_2708:
	mov.b64 	 %fd3776, %rd709;
	add.f64 	%fd3777, %fd1976, %fd3776;
	mov.b64 	 %rd535, %fd3777;
	atom.global.cas.b64 	%rd125, [%rd122], %rd709, %rd535;
	setp.ne.s64	%p3135, %rd709, %rd125;
	mov.u64 	%rd709, %rd125;
	@%p3135 bra 	BB0_2708;

BB0_2709:
	add.s64 	%rd126, %rd88, %rd353;
	ld.global.u32 	%r157, [%rd126];
	setp.lt.s32	%p3136, %r157, 0;
	@%p3136 bra 	BB0_2728;

	mul.lo.s32 	%r158, %r157, 9;
	mul.wide.s32 	%rd537, %r158, 8;
	add.s64 	%rd127, %rd1, %rd537;
	ld.local.f64 	%fd1977, [%rd89+24];
	ld.global.u64 	%rd710, [%rd127];

BB0_2711:
	mov.b64 	 %fd3778, %rd710;
	add.f64 	%fd3779, %fd1977, %fd3778;
	mov.b64 	 %rd538, %fd3779;
	atom.global.cas.b64 	%rd130, [%rd127], %rd710, %rd538;
	setp.ne.s64	%p3137, %rd710, %rd130;
	mov.u64 	%rd710, %rd130;
	@%p3137 bra 	BB0_2711;

	add.s32 	%r3940, %r158, 1;
	mul.wide.s32 	%rd539, %r3940, 8;
	add.s64 	%rd131, %rd1, %rd539;
	ld.local.f64 	%fd1978, [%rd89+32];
	ld.global.u64 	%rd711, [%rd127+8];

BB0_2713:
	mov.b64 	 %fd3780, %rd711;
	add.f64 	%fd3781, %fd1978, %fd3780;
	mov.b64 	 %rd540, %fd3781;
	atom.global.cas.b64 	%rd134, [%rd131], %rd711, %rd540;
	setp.ne.s64	%p3138, %rd711, %rd134;
	mov.u64 	%rd711, %rd134;
	@%p3138 bra 	BB0_2713;

	add.s32 	%r3941, %r158, 2;
	mul.wide.s32 	%rd541, %r3941, 8;
	add.s64 	%rd135, %rd1, %rd541;
	ld.local.f64 	%fd1979, [%rd89+40];
	ld.global.u64 	%rd712, [%rd127+16];

BB0_2715:
	mov.b64 	 %fd3782, %rd712;
	add.f64 	%fd3783, %fd1979, %fd3782;
	mov.b64 	 %rd542, %fd3783;
	atom.global.cas.b64 	%rd138, [%rd135], %rd712, %rd542;
	setp.ne.s64	%p3139, %rd712, %rd138;
	mov.u64 	%rd712, %rd138;
	@%p3139 bra 	BB0_2715;

	add.s32 	%r3942, %r158, 3;
	mul.wide.s32 	%rd543, %r3942, 8;
	add.s64 	%rd139, %rd1, %rd543;
	ld.local.f64 	%fd1980, [%rd89+168];
	ld.global.u64 	%rd713, [%rd127+24];

BB0_2717:
	mov.b64 	 %fd3784, %rd713;
	add.f64 	%fd3785, %fd1980, %fd3784;
	mov.b64 	 %rd544, %fd3785;
	atom.global.cas.b64 	%rd142, [%rd139], %rd713, %rd544;
	setp.ne.s64	%p3140, %rd713, %rd142;
	mov.u64 	%rd713, %rd142;
	@%p3140 bra 	BB0_2717;

	add.s32 	%r3943, %r158, 4;
	mul.wide.s32 	%rd545, %r3943, 8;
	add.s64 	%rd143, %rd1, %rd545;
	ld.local.f64 	%fd1981, [%rd89+176];
	ld.global.u64 	%rd714, [%rd127+32];

BB0_2719:
	mov.b64 	 %fd3786, %rd714;
	add.f64 	%fd3787, %fd1981, %fd3786;
	mov.b64 	 %rd546, %fd3787;
	atom.global.cas.b64 	%rd146, [%rd143], %rd714, %rd546;
	setp.ne.s64	%p3141, %rd714, %rd146;
	mov.u64 	%rd714, %rd146;
	@%p3141 bra 	BB0_2719;

	add.s32 	%r3944, %r158, 5;
	mul.wide.s32 	%rd547, %r3944, 8;
	add.s64 	%rd147, %rd1, %rd547;
	ld.local.f64 	%fd1982, [%rd89+184];
	ld.global.u64 	%rd715, [%rd127+40];

BB0_2721:
	mov.b64 	 %fd3788, %rd715;
	add.f64 	%fd3789, %fd1982, %fd3788;
	mov.b64 	 %rd548, %fd3789;
	atom.global.cas.b64 	%rd150, [%rd147], %rd715, %rd548;
	setp.ne.s64	%p3142, %rd715, %rd150;
	mov.u64 	%rd715, %rd150;
	@%p3142 bra 	BB0_2721;

	add.s32 	%r3945, %r158, 6;
	mul.wide.s32 	%rd549, %r3945, 8;
	add.s64 	%rd151, %rd1, %rd549;
	ld.local.f64 	%fd1983, [%rd89+312];
	ld.global.u64 	%rd716, [%rd127+48];

BB0_2723:
	mov.b64 	 %fd3790, %rd716;
	add.f64 	%fd3791, %fd1983, %fd3790;
	mov.b64 	 %rd550, %fd3791;
	atom.global.cas.b64 	%rd154, [%rd151], %rd716, %rd550;
	setp.ne.s64	%p3143, %rd716, %rd154;
	mov.u64 	%rd716, %rd154;
	@%p3143 bra 	BB0_2723;

	add.s32 	%r3946, %r158, 7;
	mul.wide.s32 	%rd551, %r3946, 8;
	add.s64 	%rd155, %rd1, %rd551;
	ld.local.f64 	%fd1984, [%rd89+320];
	ld.global.u64 	%rd717, [%rd127+56];

BB0_2725:
	mov.b64 	 %fd3792, %rd717;
	add.f64 	%fd3793, %fd1984, %fd3792;
	mov.b64 	 %rd552, %fd3793;
	atom.global.cas.b64 	%rd158, [%rd155], %rd717, %rd552;
	setp.ne.s64	%p3144, %rd717, %rd158;
	mov.u64 	%rd717, %rd158;
	@%p3144 bra 	BB0_2725;

	add.s32 	%r3947, %r158, 8;
	mul.wide.s32 	%rd553, %r3947, 8;
	add.s64 	%rd159, %rd1, %rd553;
	ld.local.f64 	%fd1985, [%rd89+328];
	ld.global.u64 	%rd718, [%rd127+64];

BB0_2727:
	mov.b64 	 %fd3794, %rd718;
	add.f64 	%fd3795, %fd1985, %fd3794;
	mov.b64 	 %rd554, %fd3795;
	atom.global.cas.b64 	%rd162, [%rd159], %rd718, %rd554;
	setp.ne.s64	%p3145, %rd718, %rd162;
	mov.u64 	%rd718, %rd162;
	@%p3145 bra 	BB0_2727;

BB0_2728:
	add.s64 	%rd163, %rd126, %rd353;
	ld.global.u32 	%r159, [%rd163];
	setp.lt.s32	%p3146, %r159, 0;
	@%p3146 bra 	BB0_2747;

	mul.lo.s32 	%r160, %r159, 9;
	mul.wide.s32 	%rd556, %r160, 8;
	add.s64 	%rd164, %rd1, %rd556;
	ld.local.f64 	%fd1986, [%rd89+48];
	ld.global.u64 	%rd719, [%rd164];

BB0_2730:
	mov.b64 	 %fd3796, %rd719;
	add.f64 	%fd3797, %fd1986, %fd3796;
	mov.b64 	 %rd557, %fd3797;
	atom.global.cas.b64 	%rd167, [%rd164], %rd719, %rd557;
	setp.ne.s64	%p3147, %rd719, %rd167;
	mov.u64 	%rd719, %rd167;
	@%p3147 bra 	BB0_2730;

	add.s32 	%r3948, %r160, 1;
	mul.wide.s32 	%rd558, %r3948, 8;
	add.s64 	%rd168, %rd1, %rd558;
	ld.local.f64 	%fd1987, [%rd89+56];
	ld.global.u64 	%rd720, [%rd164+8];

BB0_2732:
	mov.b64 	 %fd3798, %rd720;
	add.f64 	%fd3799, %fd1987, %fd3798;
	mov.b64 	 %rd559, %fd3799;
	atom.global.cas.b64 	%rd171, [%rd168], %rd720, %rd559;
	setp.ne.s64	%p3148, %rd720, %rd171;
	mov.u64 	%rd720, %rd171;
	@%p3148 bra 	BB0_2732;

	add.s32 	%r3949, %r160, 2;
	mul.wide.s32 	%rd560, %r3949, 8;
	add.s64 	%rd172, %rd1, %rd560;
	ld.local.f64 	%fd1988, [%rd89+64];
	ld.global.u64 	%rd721, [%rd164+16];

BB0_2734:
	mov.b64 	 %fd3800, %rd721;
	add.f64 	%fd3801, %fd1988, %fd3800;
	mov.b64 	 %rd561, %fd3801;
	atom.global.cas.b64 	%rd175, [%rd172], %rd721, %rd561;
	setp.ne.s64	%p3149, %rd721, %rd175;
	mov.u64 	%rd721, %rd175;
	@%p3149 bra 	BB0_2734;

	add.s32 	%r3950, %r160, 3;
	mul.wide.s32 	%rd562, %r3950, 8;
	add.s64 	%rd176, %rd1, %rd562;
	ld.local.f64 	%fd1989, [%rd89+192];
	ld.global.u64 	%rd722, [%rd164+24];

BB0_2736:
	mov.b64 	 %fd3802, %rd722;
	add.f64 	%fd3803, %fd1989, %fd3802;
	mov.b64 	 %rd563, %fd3803;
	atom.global.cas.b64 	%rd179, [%rd176], %rd722, %rd563;
	setp.ne.s64	%p3150, %rd722, %rd179;
	mov.u64 	%rd722, %rd179;
	@%p3150 bra 	BB0_2736;

	add.s32 	%r3951, %r160, 4;
	mul.wide.s32 	%rd564, %r3951, 8;
	add.s64 	%rd180, %rd1, %rd564;
	ld.local.f64 	%fd1990, [%rd89+200];
	ld.global.u64 	%rd723, [%rd164+32];

BB0_2738:
	mov.b64 	 %fd3804, %rd723;
	add.f64 	%fd3805, %fd1990, %fd3804;
	mov.b64 	 %rd565, %fd3805;
	atom.global.cas.b64 	%rd183, [%rd180], %rd723, %rd565;
	setp.ne.s64	%p3151, %rd723, %rd183;
	mov.u64 	%rd723, %rd183;
	@%p3151 bra 	BB0_2738;

	add.s32 	%r3952, %r160, 5;
	mul.wide.s32 	%rd566, %r3952, 8;
	add.s64 	%rd184, %rd1, %rd566;
	ld.local.f64 	%fd1991, [%rd89+208];
	ld.global.u64 	%rd724, [%rd164+40];

BB0_2740:
	mov.b64 	 %fd3806, %rd724;
	add.f64 	%fd3807, %fd1991, %fd3806;
	mov.b64 	 %rd567, %fd3807;
	atom.global.cas.b64 	%rd187, [%rd184], %rd724, %rd567;
	setp.ne.s64	%p3152, %rd724, %rd187;
	mov.u64 	%rd724, %rd187;
	@%p3152 bra 	BB0_2740;

	add.s32 	%r3953, %r160, 6;
	mul.wide.s32 	%rd568, %r3953, 8;
	add.s64 	%rd188, %rd1, %rd568;
	ld.local.f64 	%fd1992, [%rd89+336];
	ld.global.u64 	%rd725, [%rd164+48];

BB0_2742:
	mov.b64 	 %fd3808, %rd725;
	add.f64 	%fd3809, %fd1992, %fd3808;
	mov.b64 	 %rd569, %fd3809;
	atom.global.cas.b64 	%rd191, [%rd188], %rd725, %rd569;
	setp.ne.s64	%p3153, %rd725, %rd191;
	mov.u64 	%rd725, %rd191;
	@%p3153 bra 	BB0_2742;

	add.s32 	%r3954, %r160, 7;
	mul.wide.s32 	%rd570, %r3954, 8;
	add.s64 	%rd192, %rd1, %rd570;
	ld.local.f64 	%fd1993, [%rd89+344];
	ld.global.u64 	%rd726, [%rd164+56];

BB0_2744:
	mov.b64 	 %fd3810, %rd726;
	add.f64 	%fd3811, %fd1993, %fd3810;
	mov.b64 	 %rd571, %fd3811;
	atom.global.cas.b64 	%rd195, [%rd192], %rd726, %rd571;
	setp.ne.s64	%p3154, %rd726, %rd195;
	mov.u64 	%rd726, %rd195;
	@%p3154 bra 	BB0_2744;

	add.s32 	%r3955, %r160, 8;
	mul.wide.s32 	%rd572, %r3955, 8;
	add.s64 	%rd196, %rd1, %rd572;
	ld.local.f64 	%fd1994, [%rd89+352];
	ld.global.u64 	%rd727, [%rd164+64];

BB0_2746:
	mov.b64 	 %fd3812, %rd727;
	add.f64 	%fd3813, %fd1994, %fd3812;
	mov.b64 	 %rd573, %fd3813;
	atom.global.cas.b64 	%rd199, [%rd196], %rd727, %rd573;
	setp.ne.s64	%p3155, %rd727, %rd199;
	mov.u64 	%rd727, %rd199;
	@%p3155 bra 	BB0_2746;

BB0_2747:
	add.s64 	%rd200, %rd163, %rd353;
	ld.global.u32 	%r161, [%rd200];
	setp.lt.s32	%p3156, %r161, 0;
	@%p3156 bra 	BB0_2766;

	mul.lo.s32 	%r162, %r161, 9;
	mul.wide.s32 	%rd575, %r162, 8;
	add.s64 	%rd201, %rd1, %rd575;
	ld.local.f64 	%fd1995, [%rd89+72];
	ld.global.u64 	%rd728, [%rd201];

BB0_2749:
	mov.b64 	 %fd3814, %rd728;
	add.f64 	%fd3815, %fd1995, %fd3814;
	mov.b64 	 %rd576, %fd3815;
	atom.global.cas.b64 	%rd204, [%rd201], %rd728, %rd576;
	setp.ne.s64	%p3157, %rd728, %rd204;
	mov.u64 	%rd728, %rd204;
	@%p3157 bra 	BB0_2749;

	add.s32 	%r3956, %r162, 1;
	mul.wide.s32 	%rd577, %r3956, 8;
	add.s64 	%rd205, %rd1, %rd577;
	ld.local.f64 	%fd1996, [%rd89+80];
	ld.global.u64 	%rd729, [%rd201+8];

BB0_2751:
	mov.b64 	 %fd3816, %rd729;
	add.f64 	%fd3817, %fd1996, %fd3816;
	mov.b64 	 %rd578, %fd3817;
	atom.global.cas.b64 	%rd208, [%rd205], %rd729, %rd578;
	setp.ne.s64	%p3158, %rd729, %rd208;
	mov.u64 	%rd729, %rd208;
	@%p3158 bra 	BB0_2751;

	add.s32 	%r3957, %r162, 2;
	mul.wide.s32 	%rd579, %r3957, 8;
	add.s64 	%rd209, %rd1, %rd579;
	ld.local.f64 	%fd1997, [%rd89+88];
	ld.global.u64 	%rd730, [%rd201+16];

BB0_2753:
	mov.b64 	 %fd3818, %rd730;
	add.f64 	%fd3819, %fd1997, %fd3818;
	mov.b64 	 %rd580, %fd3819;
	atom.global.cas.b64 	%rd212, [%rd209], %rd730, %rd580;
	setp.ne.s64	%p3159, %rd730, %rd212;
	mov.u64 	%rd730, %rd212;
	@%p3159 bra 	BB0_2753;

	add.s32 	%r3958, %r162, 3;
	mul.wide.s32 	%rd581, %r3958, 8;
	add.s64 	%rd213, %rd1, %rd581;
	ld.local.f64 	%fd1998, [%rd89+216];
	ld.global.u64 	%rd731, [%rd201+24];

BB0_2755:
	mov.b64 	 %fd3820, %rd731;
	add.f64 	%fd3821, %fd1998, %fd3820;
	mov.b64 	 %rd582, %fd3821;
	atom.global.cas.b64 	%rd216, [%rd213], %rd731, %rd582;
	setp.ne.s64	%p3160, %rd731, %rd216;
	mov.u64 	%rd731, %rd216;
	@%p3160 bra 	BB0_2755;

	add.s32 	%r3959, %r162, 4;
	mul.wide.s32 	%rd583, %r3959, 8;
	add.s64 	%rd217, %rd1, %rd583;
	ld.local.f64 	%fd1999, [%rd89+224];
	ld.global.u64 	%rd732, [%rd201+32];

BB0_2757:
	mov.b64 	 %fd3822, %rd732;
	add.f64 	%fd3823, %fd1999, %fd3822;
	mov.b64 	 %rd584, %fd3823;
	atom.global.cas.b64 	%rd220, [%rd217], %rd732, %rd584;
	setp.ne.s64	%p3161, %rd732, %rd220;
	mov.u64 	%rd732, %rd220;
	@%p3161 bra 	BB0_2757;

	add.s32 	%r3960, %r162, 5;
	mul.wide.s32 	%rd585, %r3960, 8;
	add.s64 	%rd221, %rd1, %rd585;
	ld.local.f64 	%fd2000, [%rd89+232];
	ld.global.u64 	%rd733, [%rd201+40];

BB0_2759:
	mov.b64 	 %fd3824, %rd733;
	add.f64 	%fd3825, %fd2000, %fd3824;
	mov.b64 	 %rd586, %fd3825;
	atom.global.cas.b64 	%rd224, [%rd221], %rd733, %rd586;
	setp.ne.s64	%p3162, %rd733, %rd224;
	mov.u64 	%rd733, %rd224;
	@%p3162 bra 	BB0_2759;

	add.s32 	%r3961, %r162, 6;
	mul.wide.s32 	%rd587, %r3961, 8;
	add.s64 	%rd225, %rd1, %rd587;
	ld.local.f64 	%fd2001, [%rd89+360];
	ld.global.u64 	%rd734, [%rd201+48];

BB0_2761:
	mov.b64 	 %fd3826, %rd734;
	add.f64 	%fd3827, %fd2001, %fd3826;
	mov.b64 	 %rd588, %fd3827;
	atom.global.cas.b64 	%rd228, [%rd225], %rd734, %rd588;
	setp.ne.s64	%p3163, %rd734, %rd228;
	mov.u64 	%rd734, %rd228;
	@%p3163 bra 	BB0_2761;

	add.s32 	%r3962, %r162, 7;
	mul.wide.s32 	%rd589, %r3962, 8;
	add.s64 	%rd229, %rd1, %rd589;
	ld.local.f64 	%fd2002, [%rd89+368];
	ld.global.u64 	%rd735, [%rd201+56];

BB0_2763:
	mov.b64 	 %fd3828, %rd735;
	add.f64 	%fd3829, %fd2002, %fd3828;
	mov.b64 	 %rd590, %fd3829;
	atom.global.cas.b64 	%rd232, [%rd229], %rd735, %rd590;
	setp.ne.s64	%p3164, %rd735, %rd232;
	mov.u64 	%rd735, %rd232;
	@%p3164 bra 	BB0_2763;

	add.s32 	%r3963, %r162, 8;
	mul.wide.s32 	%rd591, %r3963, 8;
	add.s64 	%rd233, %rd1, %rd591;
	ld.local.f64 	%fd2003, [%rd89+376];
	ld.global.u64 	%rd736, [%rd201+64];

BB0_2765:
	mov.b64 	 %fd3830, %rd736;
	add.f64 	%fd3831, %fd2003, %fd3830;
	mov.b64 	 %rd592, %fd3831;
	atom.global.cas.b64 	%rd236, [%rd233], %rd736, %rd592;
	setp.ne.s64	%p3165, %rd736, %rd236;
	mov.u64 	%rd736, %rd236;
	@%p3165 bra 	BB0_2765;

BB0_2766:
	add.s64 	%rd237, %rd200, %rd353;
	ld.global.u32 	%r163, [%rd237];
	setp.lt.s32	%p3166, %r163, 0;
	@%p3166 bra 	BB0_2785;

	mul.lo.s32 	%r164, %r163, 9;
	mul.wide.s32 	%rd594, %r164, 8;
	add.s64 	%rd238, %rd1, %rd594;
	ld.local.f64 	%fd2004, [%rd89+96];
	ld.global.u64 	%rd737, [%rd238];

BB0_2768:
	mov.b64 	 %fd3832, %rd737;
	add.f64 	%fd3833, %fd2004, %fd3832;
	mov.b64 	 %rd595, %fd3833;
	atom.global.cas.b64 	%rd241, [%rd238], %rd737, %rd595;
	setp.ne.s64	%p3167, %rd737, %rd241;
	mov.u64 	%rd737, %rd241;
	@%p3167 bra 	BB0_2768;

	add.s32 	%r3964, %r164, 1;
	mul.wide.s32 	%rd596, %r3964, 8;
	add.s64 	%rd242, %rd1, %rd596;
	ld.local.f64 	%fd2005, [%rd89+104];
	ld.global.u64 	%rd738, [%rd238+8];

BB0_2770:
	mov.b64 	 %fd3834, %rd738;
	add.f64 	%fd3835, %fd2005, %fd3834;
	mov.b64 	 %rd597, %fd3835;
	atom.global.cas.b64 	%rd245, [%rd242], %rd738, %rd597;
	setp.ne.s64	%p3168, %rd738, %rd245;
	mov.u64 	%rd738, %rd245;
	@%p3168 bra 	BB0_2770;

	add.s32 	%r3965, %r164, 2;
	mul.wide.s32 	%rd598, %r3965, 8;
	add.s64 	%rd246, %rd1, %rd598;
	ld.local.f64 	%fd2006, [%rd89+112];
	ld.global.u64 	%rd739, [%rd238+16];

BB0_2772:
	mov.b64 	 %fd3836, %rd739;
	add.f64 	%fd3837, %fd2006, %fd3836;
	mov.b64 	 %rd599, %fd3837;
	atom.global.cas.b64 	%rd249, [%rd246], %rd739, %rd599;
	setp.ne.s64	%p3169, %rd739, %rd249;
	mov.u64 	%rd739, %rd249;
	@%p3169 bra 	BB0_2772;

	add.s32 	%r3966, %r164, 3;
	mul.wide.s32 	%rd600, %r3966, 8;
	add.s64 	%rd250, %rd1, %rd600;
	ld.local.f64 	%fd2007, [%rd89+240];
	ld.global.u64 	%rd740, [%rd238+24];

BB0_2774:
	mov.b64 	 %fd3838, %rd740;
	add.f64 	%fd3839, %fd2007, %fd3838;
	mov.b64 	 %rd601, %fd3839;
	atom.global.cas.b64 	%rd253, [%rd250], %rd740, %rd601;
	setp.ne.s64	%p3170, %rd740, %rd253;
	mov.u64 	%rd740, %rd253;
	@%p3170 bra 	BB0_2774;

	add.s32 	%r3967, %r164, 4;
	mul.wide.s32 	%rd602, %r3967, 8;
	add.s64 	%rd254, %rd1, %rd602;
	ld.local.f64 	%fd2008, [%rd89+248];
	ld.global.u64 	%rd741, [%rd238+32];

BB0_2776:
	mov.b64 	 %fd3840, %rd741;
	add.f64 	%fd3841, %fd2008, %fd3840;
	mov.b64 	 %rd603, %fd3841;
	atom.global.cas.b64 	%rd257, [%rd254], %rd741, %rd603;
	setp.ne.s64	%p3171, %rd741, %rd257;
	mov.u64 	%rd741, %rd257;
	@%p3171 bra 	BB0_2776;

	add.s32 	%r3968, %r164, 5;
	mul.wide.s32 	%rd604, %r3968, 8;
	add.s64 	%rd258, %rd1, %rd604;
	ld.local.f64 	%fd2009, [%rd89+256];
	ld.global.u64 	%rd742, [%rd238+40];

BB0_2778:
	mov.b64 	 %fd3842, %rd742;
	add.f64 	%fd3843, %fd2009, %fd3842;
	mov.b64 	 %rd605, %fd3843;
	atom.global.cas.b64 	%rd261, [%rd258], %rd742, %rd605;
	setp.ne.s64	%p3172, %rd742, %rd261;
	mov.u64 	%rd742, %rd261;
	@%p3172 bra 	BB0_2778;

	add.s32 	%r3969, %r164, 6;
	mul.wide.s32 	%rd606, %r3969, 8;
	add.s64 	%rd262, %rd1, %rd606;
	ld.local.f64 	%fd2010, [%rd89+384];
	ld.global.u64 	%rd743, [%rd238+48];

BB0_2780:
	mov.b64 	 %fd3844, %rd743;
	add.f64 	%fd3845, %fd2010, %fd3844;
	mov.b64 	 %rd607, %fd3845;
	atom.global.cas.b64 	%rd265, [%rd262], %rd743, %rd607;
	setp.ne.s64	%p3173, %rd743, %rd265;
	mov.u64 	%rd743, %rd265;
	@%p3173 bra 	BB0_2780;

	add.s32 	%r3970, %r164, 7;
	mul.wide.s32 	%rd608, %r3970, 8;
	add.s64 	%rd266, %rd1, %rd608;
	ld.local.f64 	%fd2011, [%rd89+392];
	ld.global.u64 	%rd744, [%rd238+56];

BB0_2782:
	mov.b64 	 %fd3846, %rd744;
	add.f64 	%fd3847, %fd2011, %fd3846;
	mov.b64 	 %rd609, %fd3847;
	atom.global.cas.b64 	%rd269, [%rd266], %rd744, %rd609;
	setp.ne.s64	%p3174, %rd744, %rd269;
	mov.u64 	%rd744, %rd269;
	@%p3174 bra 	BB0_2782;

	add.s32 	%r3971, %r164, 8;
	mul.wide.s32 	%rd610, %r3971, 8;
	add.s64 	%rd270, %rd1, %rd610;
	ld.local.f64 	%fd2012, [%rd89+400];
	ld.global.u64 	%rd745, [%rd238+64];

BB0_2784:
	mov.b64 	 %fd3848, %rd745;
	add.f64 	%fd3849, %fd2012, %fd3848;
	mov.b64 	 %rd611, %fd3849;
	atom.global.cas.b64 	%rd273, [%rd270], %rd745, %rd611;
	setp.ne.s64	%p3175, %rd745, %rd273;
	mov.u64 	%rd745, %rd273;
	@%p3175 bra 	BB0_2784;

BB0_2785:
	add.s64 	%rd613, %rd237, %rd353;
	ld.global.u32 	%r165, [%rd613];
	setp.lt.s32	%p3176, %r165, 0;
	@%p3176 bra 	BB0_2804;

	mul.lo.s32 	%r166, %r165, 9;
	mul.wide.s32 	%rd614, %r166, 8;
	add.s64 	%rd274, %rd1, %rd614;
	ld.local.f64 	%fd2013, [%rd89+120];
	ld.global.u64 	%rd746, [%rd274];

BB0_2787:
	mov.b64 	 %fd3850, %rd746;
	add.f64 	%fd3851, %fd2013, %fd3850;
	mov.b64 	 %rd615, %fd3851;
	atom.global.cas.b64 	%rd277, [%rd274], %rd746, %rd615;
	setp.ne.s64	%p3177, %rd746, %rd277;
	mov.u64 	%rd746, %rd277;
	@%p3177 bra 	BB0_2787;

	add.s32 	%r3972, %r166, 1;
	mul.wide.s32 	%rd616, %r3972, 8;
	add.s64 	%rd278, %rd1, %rd616;
	ld.local.f64 	%fd2014, [%rd89+128];
	ld.global.u64 	%rd747, [%rd274+8];

BB0_2789:
	mov.b64 	 %fd3852, %rd747;
	add.f64 	%fd3853, %fd2014, %fd3852;
	mov.b64 	 %rd617, %fd3853;
	atom.global.cas.b64 	%rd281, [%rd278], %rd747, %rd617;
	setp.ne.s64	%p3178, %rd747, %rd281;
	mov.u64 	%rd747, %rd281;
	@%p3178 bra 	BB0_2789;

	add.s32 	%r3973, %r166, 2;
	mul.wide.s32 	%rd618, %r3973, 8;
	add.s64 	%rd282, %rd1, %rd618;
	ld.local.f64 	%fd2015, [%rd89+136];
	ld.global.u64 	%rd748, [%rd274+16];

BB0_2791:
	mov.b64 	 %fd3854, %rd748;
	add.f64 	%fd3855, %fd2015, %fd3854;
	mov.b64 	 %rd619, %fd3855;
	atom.global.cas.b64 	%rd285, [%rd282], %rd748, %rd619;
	setp.ne.s64	%p3179, %rd748, %rd285;
	mov.u64 	%rd748, %rd285;
	@%p3179 bra 	BB0_2791;

	add.s32 	%r3974, %r166, 3;
	mul.wide.s32 	%rd620, %r3974, 8;
	add.s64 	%rd286, %rd1, %rd620;
	ld.local.f64 	%fd2016, [%rd89+264];
	ld.global.u64 	%rd749, [%rd274+24];

BB0_2793:
	mov.b64 	 %fd3856, %rd749;
	add.f64 	%fd3857, %fd2016, %fd3856;
	mov.b64 	 %rd621, %fd3857;
	atom.global.cas.b64 	%rd289, [%rd286], %rd749, %rd621;
	setp.ne.s64	%p3180, %rd749, %rd289;
	mov.u64 	%rd749, %rd289;
	@%p3180 bra 	BB0_2793;

	add.s32 	%r3975, %r166, 4;
	mul.wide.s32 	%rd622, %r3975, 8;
	add.s64 	%rd290, %rd1, %rd622;
	ld.local.f64 	%fd2017, [%rd89+272];
	ld.global.u64 	%rd750, [%rd274+32];

BB0_2795:
	mov.b64 	 %fd3858, %rd750;
	add.f64 	%fd3859, %fd2017, %fd3858;
	mov.b64 	 %rd623, %fd3859;
	atom.global.cas.b64 	%rd293, [%rd290], %rd750, %rd623;
	setp.ne.s64	%p3181, %rd750, %rd293;
	mov.u64 	%rd750, %rd293;
	@%p3181 bra 	BB0_2795;

	add.s32 	%r3976, %r166, 5;
	mul.wide.s32 	%rd624, %r3976, 8;
	add.s64 	%rd294, %rd1, %rd624;
	ld.local.f64 	%fd2018, [%rd89+280];
	ld.global.u64 	%rd751, [%rd274+40];

BB0_2797:
	mov.b64 	 %fd3860, %rd751;
	add.f64 	%fd3861, %fd2018, %fd3860;
	mov.b64 	 %rd625, %fd3861;
	atom.global.cas.b64 	%rd297, [%rd294], %rd751, %rd625;
	setp.ne.s64	%p3182, %rd751, %rd297;
	mov.u64 	%rd751, %rd297;
	@%p3182 bra 	BB0_2797;

	add.s32 	%r3977, %r166, 6;
	mul.wide.s32 	%rd626, %r3977, 8;
	add.s64 	%rd298, %rd1, %rd626;
	ld.local.f64 	%fd2019, [%rd89+408];
	ld.global.u64 	%rd752, [%rd274+48];

BB0_2799:
	mov.b64 	 %fd3862, %rd752;
	add.f64 	%fd3863, %fd2019, %fd3862;
	mov.b64 	 %rd627, %fd3863;
	atom.global.cas.b64 	%rd301, [%rd298], %rd752, %rd627;
	setp.ne.s64	%p3183, %rd752, %rd301;
	mov.u64 	%rd752, %rd301;
	@%p3183 bra 	BB0_2799;

	add.s32 	%r3978, %r166, 7;
	mul.wide.s32 	%rd628, %r3978, 8;
	add.s64 	%rd302, %rd1, %rd628;
	ld.local.f64 	%fd2020, [%rd89+416];
	ld.global.u64 	%rd753, [%rd274+56];

BB0_2801:
	mov.b64 	 %fd3864, %rd753;
	add.f64 	%fd3865, %fd2020, %fd3864;
	mov.b64 	 %rd629, %fd3865;
	atom.global.cas.b64 	%rd305, [%rd302], %rd753, %rd629;
	setp.ne.s64	%p3184, %rd753, %rd305;
	mov.u64 	%rd753, %rd305;
	@%p3184 bra 	BB0_2801;

	add.s32 	%r3979, %r166, 8;
	mul.wide.s32 	%rd630, %r3979, 8;
	add.s64 	%rd306, %rd1, %rd630;
	ld.local.f64 	%fd2021, [%rd89+424];
	ld.global.u64 	%rd754, [%rd274+64];

BB0_2803:
	mov.b64 	 %fd3866, %rd754;
	add.f64 	%fd3867, %fd2021, %fd3866;
	mov.b64 	 %rd631, %fd3867;
	atom.global.cas.b64 	%rd309, [%rd306], %rd754, %rd631;
	setp.ne.s64	%p3185, %rd754, %rd309;
	mov.u64 	%rd754, %rd309;
	@%p3185 bra 	BB0_2803;

BB0_2804:
	add.s32 	%r3980, %r4095, 36;
	mad.lo.s32 	%r3981, %r3980, %r170, %r147;
	mul.wide.s32 	%rd632, %r3981, 4;
	add.s64 	%rd633, %rd2, %rd632;
	ld.global.u32 	%r167, [%rd633];
	setp.lt.s32	%p3186, %r167, 0;
	@%p3186 bra 	BB0_2811;

	ld.param.u64 	%rd672, [kczCZForce_param_4];
	mul.lo.s32 	%r168, %r167, 3;
	cvta.to.global.u64 	%rd634, %rd672;
	mul.wide.s32 	%rd635, %r168, 8;
	add.s64 	%rd310, %rd634, %rd635;
	mul.wide.s32 	%rd636, %r155, 8;
	add.s64 	%rd311, %rd6, %rd636;
	ld.local.f64 	%fd2022, [%rd311];
	ld.global.u64 	%rd755, [%rd310];

BB0_2806:
	mov.b64 	 %fd3868, %rd755;
	add.f64 	%fd3869, %fd2022, %fd3868;
	mov.b64 	 %rd637, %fd3869;
	atom.global.cas.b64 	%rd314, [%rd310], %rd755, %rd637;
	setp.ne.s64	%p3187, %rd755, %rd314;
	mov.u64 	%rd755, %rd314;
	@%p3187 bra 	BB0_2806;

	add.s32 	%r3982, %r168, 1;
	mul.wide.s32 	%rd639, %r3982, 8;
	add.s64 	%rd315, %rd634, %rd639;
	ld.local.f64 	%fd2023, [%rd311+8];
	ld.global.u64 	%rd756, [%rd310+8];

BB0_2808:
	mov.b64 	 %fd3870, %rd756;
	add.f64 	%fd3871, %fd2023, %fd3870;
	mov.b64 	 %rd640, %fd3871;
	atom.global.cas.b64 	%rd318, [%rd315], %rd756, %rd640;
	setp.ne.s64	%p3188, %rd756, %rd318;
	mov.u64 	%rd756, %rd318;
	@%p3188 bra 	BB0_2808;

	add.s32 	%r3983, %r168, 2;
	mul.wide.s32 	%rd642, %r3983, 8;
	add.s64 	%rd319, %rd634, %rd642;
	ld.local.f64 	%fd2024, [%rd311+16];
	ld.global.u64 	%rd757, [%rd310+16];

BB0_2810:
	mov.b64 	 %fd3872, %rd757;
	add.f64 	%fd3873, %fd2024, %fd3872;
	mov.b64 	 %rd643, %fd3873;
	atom.global.cas.b64 	%rd322, [%rd319], %rd757, %rd643;
	setp.ne.s64	%p3189, %rd757, %rd322;
	mov.u64 	%rd757, %rd322;
	@%p3189 bra 	BB0_2810;

BB0_2811:
	add.s32 	%r4095, %r4095, 1;
	setp.lt.s32	%p3190, %r4095, 6;
	@%p3190 bra 	BB0_2690;

	mov.u32 	%r4006, %tid.x;
	mov.u32 	%r4005, %ctaid.x;
	mov.u32 	%r4004, %ntid.x;
	mad.lo.s32 	%r4003, %r4004, %r4005, %r4006;
	ld.param.u64 	%rd671, [kczCZForce_param_0];
	cvta.to.global.u64 	%rd670, %rd671;
	mad.lo.s32 	%r3988, %r170, 12, %r4003;
	mul.wide.s32 	%rd645, %r3988, 8;
	add.s64 	%rd646, %rd670, %rd645;
	st.global.f64 	[%rd646], %fd4087;
	add.s64 	%rd648, %rd84, %rd502;
	st.global.f64 	[%rd648], %fd4086;
	mad.lo.s32 	%r3989, %r170, 14, %r4003;
	mul.wide.s32 	%rd649, %r3989, 8;
	add.s64 	%rd650, %rd670, %rd649;
	st.global.f64 	[%rd650], %fd4085;
	add.s64 	%rd651, %rd86, %rd502;
	st.global.f64 	[%rd651], %fd4084;

BB0_2813:
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB1_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB1_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB1_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB1_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd15;
	neg.f64 	%fd17, %fd15;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd16, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd16, %fd16;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, 1127219200;
	mov.b64 	%fd79, {%r25, %r26};
	mov.u32 	%r27, -2147483648;
	mov.b64 	%fd80, {%r27, %r26};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd18;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB1_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB1_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB1_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB1_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB1_10;

BB1_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB1_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


