Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Nov 11 21:27:40 2022
| Host         : DESKTOP-SQGSJV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
TIMING-16  Warning           Large setup violation                                             29          
TIMING-18  Warning           Missing input or output delay                                     15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (18)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.078      -53.490                     29                 3016        0.024        0.000                      0                 3016        4.020        0.000                       0                  1346  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 7.812}      15.625          64.000          
clk_fpga_3  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.190        0.000                      0                 2543        0.024        0.000                      0                 2543        4.020        0.000                       0                  1173  
clk_fpga_1          9.582        0.000                      0                  444        0.046        0.000                      0                  444        6.832        0.000                       0                   172  
clk_fpga_3                                                                                                                                                     37.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -1.542       -1.542                      1                    1        0.069        0.000                      0                    1  
clk_fpga_0    clk_fpga_1         -2.078      -51.948                     28                   28        0.055        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 2.703ns (40.541%)  route 3.964ns (59.459%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.729     3.037    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.094     4.550    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.326     4.876 f  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.601     5.477    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331     5.808 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.734     6.541    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.118     6.659 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.720     7.379    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.705 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.238 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.553 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.816     9.369    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.335     9.704 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.704    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X8Y47          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.508    12.700    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.118    12.895    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.129ns (35.154%)  route 3.927ns (64.846%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.971     8.179    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.322     8.501 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1/O
                         net (fo=8, routed)           0.628     9.129    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.505    12.697    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[0]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.361    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[0]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.129ns (35.154%)  route 3.927ns (64.846%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.971     8.179    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.322     8.501 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1/O
                         net (fo=8, routed)           0.628     9.129    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.505    12.697    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[3]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.361    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[3]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.129ns (35.154%)  route 3.927ns (64.846%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.971     8.179    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.322     8.501 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1/O
                         net (fo=8, routed)           0.628     9.129    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.505    12.697    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.361    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[5]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.129ns (35.154%)  route 3.927ns (64.846%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.971     8.179    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.322     8.501 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1/O
                         net (fo=8, routed)           0.628     9.129    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[7]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.505    12.697    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[7]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.361    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[7]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.825ns (43.015%)  route 3.742ns (56.985%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.729     3.037    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.094     4.550    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.326     4.876 f  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.601     5.477    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331     5.808 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.734     6.541    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.118     6.659 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.720     7.379    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.705 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.238 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.355 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.355    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.678 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.594     9.272    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.332     9.604 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.604    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X6Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.507    12.699    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.118    12.894    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 2.708ns (41.528%)  route 3.813ns (58.472%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.729     3.037    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.094     4.550    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.326     4.876 f  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.601     5.477    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331     5.808 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.734     6.541    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.118     6.659 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.720     7.379    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.705 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.705    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.238 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.355 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.355    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.574 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.665     9.239    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.319     9.558 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.558    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X6Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.507    12.699    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.118    12.894    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.128ns (36.033%)  route 3.778ns (63.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.967     8.175    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.321     8.496 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.483     8.979    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.506    12.698    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.407    12.368    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.128ns (36.033%)  route 3.778ns (63.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.967     8.175    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.321     8.496 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.483     8.979    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.506    12.698    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[2]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.407    12.368    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.128ns (36.033%)  route 3.778ns (63.967%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.564     5.971    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y49         LUT5 (Prop_lut5_I4_O)        0.116     6.087 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.764     6.851    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.357     7.208 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.967     8.175    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.321     8.496 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.483     8.979    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.506    12.698    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[3]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.407    12.368    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.559     0.900    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=1, routed)           0.204     1.268    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/gpio_io_o[26]
    SLICE_X21Y47         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.831     1.201    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].reg1_reg[5]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.072     1.244    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=34, routed)          0.134     1.177    ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X19Y49         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.832     1.202    ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y49         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.134    ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.799%)  route 0.248ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.248     1.339    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X0Y53          SRL16E                                       r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.850     1.220    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y53          SRL16E                                       r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.029     1.191    
    SLICE_X0Y53          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.293    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.192%)  route 0.183ns (58.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.183     1.237    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X2Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)        -0.006     1.188    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axi_gpio_dds/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.648%)  route 0.196ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.560     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y46         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[0]/Q
                         net (fo=1, routed)           0.196     1.260    ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.305 r  ebaz4205_i/axi_gpio_dds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.305    ebaz4205_i/axi_gpio_dds/U0/ip2bus_data[0]
    SLICE_X22Y46         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.828     1.198    ebaz4205_i/axi_gpio_dds/U0/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.255    ebaz4205_i/axi_gpio_dds/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.287    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.242    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.980%)  route 0.209ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.209     1.297    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.585     0.926    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X4Y45          SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.056    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.983%)  route 0.240ns (63.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.240     1.304    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_3/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        9.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.021ns (19.603%)  route 4.188ns (80.397%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          2.031     8.194    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.494    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/C
                         clock pessimism              0.130    18.441    
                         clock uncertainty           -0.237    18.204    
    SLICE_X27Y36         FDRE (Setup_fdre_C_R)       -0.429    17.775    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]
  -------------------------------------------------------------------
                         required time                         17.775    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.021ns (19.603%)  route 4.188ns (80.397%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          2.031     8.194    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.494    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/C
                         clock pessimism              0.130    18.441    
                         clock uncertainty           -0.237    18.204    
    SLICE_X27Y36         FDRE (Setup_fdre_C_R)       -0.429    17.775    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]
  -------------------------------------------------------------------
                         required time                         17.775    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.021ns (19.930%)  route 4.102ns (80.070%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.313 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          1.945     8.108    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X26Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.496    18.313    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]/C
                         clock pessimism              0.130    18.443    
                         clock uncertainty           -0.237    18.206    
    SLICE_X26Y38         FDRE (Setup_fdre_C_R)       -0.429    17.777    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]
  -------------------------------------------------------------------
                         required time                         17.777    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.021ns (19.930%)  route 4.102ns (80.070%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.313 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          1.945     8.108    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X26Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.496    18.313    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]/C
                         clock pessimism              0.130    18.443    
                         clock uncertainty           -0.237    18.206    
    SLICE_X26Y38         FDRE (Setup_fdre_C_R)       -0.429    17.777    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]
  -------------------------------------------------------------------
                         required time                         17.777    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.021ns (19.470%)  route 4.223ns (80.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.878     5.669    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.793 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          0.727     6.519    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.643 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=13, routed)          1.586     8.229    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.494    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/C
                         clock pessimism              0.130    18.441    
                         clock uncertainty           -0.237    18.204    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.999    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]
  -------------------------------------------------------------------
                         required time                         17.999    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.021ns (19.470%)  route 4.223ns (80.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.878     5.669    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.793 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          0.727     6.519    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.643 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=13, routed)          1.586     8.229    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.494    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/C
                         clock pessimism              0.130    18.441    
                         clock uncertainty           -0.237    18.204    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.999    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]
  -------------------------------------------------------------------
                         required time                         17.999    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.807ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.021ns (20.484%)  route 3.963ns (79.516%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          1.807     7.969    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X26Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.495    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/C
                         clock pessimism              0.130    18.442    
                         clock uncertainty           -0.237    18.205    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.429    17.776    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]
  -------------------------------------------------------------------
                         required time                         17.776    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.021ns (20.484%)  route 3.963ns (79.516%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          1.807     7.969    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X26Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.495    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/C
                         clock pessimism              0.130    18.442    
                         clock uncertainty           -0.237    18.205    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.429    17.776    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]
  -------------------------------------------------------------------
                         required time                         17.776    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.021ns (20.616%)  route 3.932ns (79.384%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          1.775     7.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.495    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X29Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/C
                         clock pessimism              0.130    18.442    
                         clock uncertainty           -0.237    18.205    
    SLICE_X29Y37         FDRE (Setup_fdre_C_R)       -0.429    17.776    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]
  -------------------------------------------------------------------
                         required time                         17.776    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  9.839    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.021ns (20.616%)  route 3.932ns (79.384%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.677     2.985    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X10Y37         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.478     3.463 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[9]/Q
                         net (fo=18, routed)          1.033     4.496    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[9]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.295     4.791 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.518     5.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2/O
                         net (fo=2, routed)           0.605     6.039    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[0]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.163 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1/O
                         net (fo=13, routed)          1.775     7.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.495    18.312    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X29Y37         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/C
                         clock pessimism              0.130    18.442    
                         clock uncertainty           -0.237    18.205    
    SLICE_X29Y37         FDRE (Setup_fdre_C_R)       -0.429    17.776    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]
  -------------------------------------------------------------------
                         required time                         17.776    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  9.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.297ns (71.730%)  route 0.117ns (28.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.560     0.901    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/Q
                         net (fo=1, routed)           0.117     1.146    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[16]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.099     1.245 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[19]_i_5/O
                         net (fo=1, routed)           0.000     1.245    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_0[0]
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.315 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[16]
    SLICE_X23Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.828     1.198    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.105     1.269    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.311%)  route 0.282ns (66.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.561     0.901    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[29]/Q
                         net (fo=1, routed)           0.282     1.325    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[29]
    RAMB36_X1Y9          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.874     1.244    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X1Y9          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.259    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.046%)  route 0.286ns (66.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.561     0.901    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[28]/Q
                         net (fo=1, routed)           0.286     1.328    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[28]
    RAMB36_X1Y9          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.874     1.244    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X1Y9          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.259    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.159%)  route 0.284ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.559     0.900    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y36         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/Q
                         net (fo=1, routed)           0.284     1.325    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[27]
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.866     1.236    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X1Y6          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.281     0.955    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.251    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.291ns (65.794%)  route 0.151ns (34.206%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.560     0.901    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/Q
                         net (fo=1, routed)           0.151     1.180    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[21]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.278 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_4/O
                         net (fo=1, routed)           0.000     1.278    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[1]
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.343 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.343    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[21]
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.828     1.198    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.105     1.269    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.293ns (66.199%)  route 0.150ns (33.801%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.560     0.901    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/Q
                         net (fo=1, routed)           0.150     1.178    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[22]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.099     1.277 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_3/O
                         net (fo=1, routed)           0.000     1.277    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[2]
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.343 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.343    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[22]
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.828     1.198    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.105     1.269    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.333ns (73.991%)  route 0.117ns (26.009%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.560     0.901    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/Q
                         net (fo=1, routed)           0.117     1.146    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[16]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.099     1.245 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[19]_i_5/O
                         net (fo=1, routed)           0.000     1.245    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_0[0]
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.351 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.351    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[17]
    SLICE_X23Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.828     1.198    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.105     1.269    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.252ns (55.947%)  route 0.198ns (44.053%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.559     0.900    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/Q
                         net (fo=1, routed)           0.198     1.239    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[10]
    SLICE_X23Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_3/O
                         net (fo=1, routed)           0.000     1.284    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_0[2]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.350 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.350    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[10]
    SLICE_X23Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.827     1.197    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.105     1.268    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.252ns (55.947%)  route 0.198ns (44.053%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.559     0.900    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[6]/Q
                         net (fo=1, routed)           0.198     1.239    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[6]
    SLICE_X23Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=1, routed)           0.000     1.284    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[2]
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.350 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.350    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/D[6]
    SLICE_X23Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.827     1.197    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.105     1.268    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.850%)  route 0.288ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.560     0.901    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X23Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/Q
                         net (fo=3, routed)           0.288     1.330    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X21Y39         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.828     1.198    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X21Y39         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.075     1.239    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y16  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y11  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y7   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y9   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y9   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y10  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X21Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X21Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X21Y41  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X21Y41  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X18Y42  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X18Y42  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X16Y36  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X21Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X21Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X21Y41  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X21Y41  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X18Y42  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X18Y42  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.542ns,  Total Violation       -1.542ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.782%)  route 1.128ns (71.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 112.697 - 110.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 112.361 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.678   112.361    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X13Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456   112.817 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/Q
                         net (fo=1, routed)           1.128   113.945    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN
    SLICE_X12Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.504   112.697    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000   112.697    
                         clock uncertainty           -0.281   112.416    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)       -0.013   112.403    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.403    
                         arrival time                        -113.945    
  -------------------------------------------------------------------
                         slack                                 -1.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.822%)  route 0.570ns (80.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.564     0.905    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X13Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/Q
                         net (fo=1, routed)           0.570     1.616    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN
    SLICE_X12Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.832     1.202    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.064     1.547    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           28  Failing Endpoints,  Worst Slack       -2.078ns,  Total Violation      -51.948ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.919ns  (logic 0.478ns (24.909%)  route 1.441ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.478   143.459 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.441   144.900    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[0]
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.499   143.317    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
                         clock pessimism              0.000   143.317    
                         clock uncertainty           -0.281   143.036    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.214   142.822    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]
  -------------------------------------------------------------------
                         required time                        142.822    
                         arrival time                        -144.900    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.051ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.889ns  (logic 0.478ns (25.306%)  route 1.411ns (74.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.478   143.459 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.411   144.870    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[19]
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.499   143.317    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/C
                         clock pessimism              0.000   143.317    
                         clock uncertainty           -0.281   143.036    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.217   142.819    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]
  -------------------------------------------------------------------
                         required time                        142.819    
                         arrival time                        -144.870    
  -------------------------------------------------------------------
                         slack                                 -2.051    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.885ns  (logic 0.478ns (25.353%)  route 1.407ns (74.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 143.307 - 140.625 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 142.971 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.663   142.971    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.478   143.449 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           1.407   144.856    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[25]
    SLICE_X21Y51         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.490   143.307    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y51         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/C
                         clock pessimism              0.000   143.307    
                         clock uncertainty           -0.281   143.026    
    SLICE_X21Y51         FDRE (Setup_fdre_C_D)       -0.214   142.812    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]
  -------------------------------------------------------------------
                         required time                        142.812    
                         arrival time                        -144.856    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.028ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.920%)  route 1.533ns (77.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.456   143.437 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           1.533   144.970    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[14]
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.498   143.316    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)       -0.092   142.943    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]
  -------------------------------------------------------------------
                         required time                        142.943    
                         arrival time                        -144.971    
  -------------------------------------------------------------------
                         slack                                 -2.028    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.848ns  (logic 0.478ns (25.860%)  route 1.370ns (74.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 143.314 - 140.625 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 142.979 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.671   142.979    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y40         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.478   143.457 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           1.370   144.827    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[5]
    SLICE_X21Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.497   143.315    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.217   142.817    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]
  -------------------------------------------------------------------
                         required time                        142.817    
                         arrival time                        -144.827    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.805ns  (logic 0.478ns (26.482%)  route 1.327ns (73.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.478   143.459 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           1.327   144.786    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[17]
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.499   143.317    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/C
                         clock pessimism              0.000   143.317    
                         clock uncertainty           -0.281   143.036    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.219   142.817    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]
  -------------------------------------------------------------------
                         required time                        142.817    
                         arrival time                        -144.786    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.961ns  (logic 0.518ns (26.419%)  route 1.443ns (73.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 142.979 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.671   142.979    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y40         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518   143.497 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           1.443   144.940    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[8]
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.498   143.316    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)       -0.040   142.995    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]
  -------------------------------------------------------------------
                         required time                        142.995    
                         arrival time                        -144.940    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.367%)  route 1.495ns (76.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.456   143.437 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           1.495   144.932    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[12]
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.498   143.316    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)       -0.047   142.988    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]
  -------------------------------------------------------------------
                         required time                        142.988    
                         arrival time                        -144.932    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.381%)  route 1.494ns (76.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.456   143.437 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.494   144.931    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[4]
    SLICE_X18Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.498   143.316    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X18Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)       -0.040   142.995    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]
  -------------------------------------------------------------------
                         required time                        142.995    
                         arrival time                        -144.931    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.799ns  (logic 0.419ns (23.290%)  route 1.380ns (76.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419   143.400 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           1.380   144.780    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[9]
    SLICE_X16Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         1.498   143.316    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X16Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)       -0.186   142.849    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]
  -------------------------------------------------------------------
                         required time                        142.849    
                         arrival time                        -144.780    
  -------------------------------------------------------------------
                         slack                                 -1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.442%)  route 0.530ns (80.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]_replica/Q
                         net (fo=1, routed)           0.530     1.561    ebaz4205_i/RF_test_1MHz/U0/i_synth/gpio_io_o[11]_repN_alias
    SLICE_X18Y42         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X18Y42         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.025     1.506    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.382%)  route 0.551ns (79.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.560     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.551     1.592    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[24]
    SLICE_X21Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.047     1.528    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.652%)  route 0.576ns (80.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.576     1.620    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[12]
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.829     1.199    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.075     1.555    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.522%)  route 0.581ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.581     1.625    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[4]
    SLICE_X18Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X18Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.078     1.559    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.651%)  route 0.529ns (76.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.560     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y44         FDSE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDSE (Prop_fdse_C_Q)         0.164     1.065 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.529     1.594    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.047     1.528    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.141ns (19.489%)  route 0.582ns (80.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.559     0.900    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.582     1.623    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[16]
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.075     1.556    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.148ns (22.011%)  route 0.524ns (77.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.559     0.900    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y40         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.524     1.572    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[5]
    SLICE_X21Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.829     1.199    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y40         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.024     1.504    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.429%)  route 0.585ns (80.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.560     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.585     1.626    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[22]
    SLICE_X21Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.075     1.556    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.148ns (21.991%)  route 0.525ns (78.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.560     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.525     1.573    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[17]
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.830     1.200    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.022     1.503    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.589%)  route 0.531ns (76.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.561     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y39         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.531     1.597    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[2]
    SLICE_X17Y39         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=172, routed)         0.829     1.199    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X17Y39         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.046     1.526    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.071    





