WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500743 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000957 heartbeat IPC: 4 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6251221 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6251221 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10578651 heartbeat IPC: 1.793 cumulative IPC: 1.155 (Simulation time: 00 hr 01 min 13 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_56.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 19337831 heartbeat IPC: 1.142 cumulative IPC: 1.146 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 27865558 heartbeat IPC: 1.173 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 36017198 heartbeat IPC: 1.227 cumulative IPC: 1.176 (Simulation time: 00 hr 03 min 17 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_56.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 44590450 heartbeat IPC: 1.166 cumulative IPC: 1.174 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 52822824 heartbeat IPC: 1.215 cumulative IPC: 1.181 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 61075714 heartbeat IPC: 1.212 cumulative IPC: 1.186 (Simulation time: 00 hr 05 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_56.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 69554555 heartbeat IPC: 1.179 cumulative IPC: 1.185 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 77553065 heartbeat IPC: 1.25 cumulative IPC: 1.192 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 86026660 heartbeat IPC: 1.18 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_56.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 83982476 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83982476 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_56.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.191 instructions: 100000001 cycles: 83982476
CPU 0 Branch Prediction Accuracy: 87.96% MPKI: 22.84 Average ROB Occupancy at Mispredict: 12.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.207
BRANCH_INDIRECT: 12.4
BRANCH_CONDITIONAL: 8.04
BRANCH_DIRECT_CALL: 0.428
BRANCH_INDIRECT_CALL: 1.52
BRANCH_RETURN: 0.297

L1D TOTAL        ACCESS:   31975964 HIT:   30601207 MISS:    1374757
L1D LOAD         ACCESS:   20988380 HIT:   20119718 MISS:     868662
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10934104 HIT:   10479825 MISS:     454279
L1D TRANSLATION  ACCESS:      53480 HIT:       1664 MISS:      51816
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 13.99 cycles
L1I TOTAL        ACCESS:    9161295 HIT:    7115560 MISS:    2045735
L1I LOAD         ACCESS:    9161295 HIT:    7115560 MISS:    2045735
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.326 cycles
L2C TOTAL        ACCESS:    2820693 HIT:    2416398 MISS:     404295
L2C LOAD         ACCESS:    2290631 HIT:    1984446 MISS:     306185
L2C RFO          ACCESS:     182387 HIT:     143038 MISS:      39349
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     298402 HIT:     277413 MISS:      20989
L2C TRANSLATION  ACCESS:      49273 HIT:      11501 MISS:      37772
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 35.66 cycles
LLC TOTAL        ACCESS:     451636 HIT:     401719 MISS:      49917
LLC LOAD         ACCESS:     306185 HIT:     273862 MISS:      32323
LLC RFO          ACCESS:      39349 HIT:      38392 MISS:        957
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      68330 HIT:      67289 MISS:       1041
LLC TRANSLATION  ACCESS:      37772 HIT:      22176 MISS:      15596
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 134.2 cycles
cpu0_DTLB TOTAL        ACCESS:   24975871 HIT:   24395137 MISS:     580734
cpu0_DTLB LOAD         ACCESS:   24975871 HIT:   24395137 MISS:     580734
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.98 cycles
cpu0_ITLB TOTAL        ACCESS:    8070843 HIT:    7260249 MISS:     810594
cpu0_ITLB LOAD         ACCESS:    8070843 HIT:    7260249 MISS:     810594
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.82 cycles
cpu0_STLB TOTAL        ACCESS:     795623 HIT:     768023 MISS:      27600
cpu0_STLB LOAD         ACCESS:     795623 HIT:     768023 MISS:      27600
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 171 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21265
  ROW_BUFFER_MISS:      27611
 AVG DBUS CONGESTED CYCLE: 3.797
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        297
  FULL:        876
