<html><body><samp><pre>
<!@TC:1649851327>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Wed Apr 13 15:02:07 2022

#Implementation: SBCTI22WORK_Implmnt

<a name=compilerReport15></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1649851328> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport16></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1649851328> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1649851328> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:6:7:6:10:@N::@XP_MSG">Top.vhd(6)</a><!@TM:1649851328> | Top entity is set to TOP.
<a name=error17></a><font color=red>@E:<a href="@E:CD126:@XP_HELP">CD126</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:71:1:71:2:@E:CD126:@XP_MSG">Top.vhd(71)</a><!@TM:1649851328> | Expecting identifier</font>
<a name=error18></a><font color=red>@E:<a href="@E:CD255:@XP_HELP">CD255</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:198:42:198:43:@E:CD255:@XP_MSG">Top.vhd(198)</a><!@TM:1649851328> | No identifier "gpio_fpga_pch_5" in scope</font>
2 errors parsing file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd
<a name=error19></a><font color=red>@E: : <!@TM:1649851328> | Parse errors encountered - exiting</font> 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 15:02:08 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 15:02:08 2022

###########################################################]

</pre></samp></body></html>
