<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › crm-regs-imx5.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>crm-regs-imx5.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * The code contained herein is licensed under the GNU General Public</span>
<span class="cm"> * License. You may obtain a copy of the GNU General Public License</span>
<span class="cm"> * Version 2 or later at the following locations:</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.opensource.org/licenses/gpl-license.html</span>
<span class="cm"> * http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ARCH_ARM_MACH_MX51_CRM_REGS_H__</span>
<span class="cp">#define __ARCH_ARM_MACH_MX51_CRM_REGS_H__</span>

<span class="cp">#define MX51_CCM_BASE		MX51_IO_ADDRESS(MX51_CCM_BASE_ADDR)</span>
<span class="cp">#define MX51_DPLL1_BASE		MX51_IO_ADDRESS(MX51_PLL1_BASE_ADDR)</span>
<span class="cp">#define MX51_DPLL2_BASE		MX51_IO_ADDRESS(MX51_PLL2_BASE_ADDR)</span>
<span class="cp">#define MX51_DPLL3_BASE		MX51_IO_ADDRESS(MX51_PLL3_BASE_ADDR)</span>
<span class="cp">#define MX51_CORTEXA8_BASE	MX51_IO_ADDRESS(MX51_ARM_BASE_ADDR)</span>
<span class="cp">#define MX51_GPC_BASE		MX51_IO_ADDRESS(MX51_GPC_BASE_ADDR)</span>

<span class="cm">/*MX53*/</span>
<span class="cp">#define MX53_CCM_BASE		MX53_IO_ADDRESS(MX53_CCM_BASE_ADDR)</span>
<span class="cp">#define MX53_DPLL1_BASE		MX53_IO_ADDRESS(MX53_PLL1_BASE_ADDR)</span>
<span class="cp">#define MX53_DPLL2_BASE		MX53_IO_ADDRESS(MX53_PLL2_BASE_ADDR)</span>
<span class="cp">#define MX53_DPLL3_BASE		MX53_IO_ADDRESS(MX53_PLL3_BASE_ADDR)</span>
<span class="cp">#define MX53_DPLL4_BASE		MX53_IO_ADDRESS(MX53_PLL4_BASE_ADDR)</span>

<span class="cm">/* PLL Register Offsets */</span>
<span class="cp">#define MXC_PLL_DP_CTL			0x00</span>
<span class="cp">#define MXC_PLL_DP_CONFIG		0x04</span>
<span class="cp">#define MXC_PLL_DP_OP			0x08</span>
<span class="cp">#define MXC_PLL_DP_MFD			0x0C</span>
<span class="cp">#define MXC_PLL_DP_MFN			0x10</span>
<span class="cp">#define MXC_PLL_DP_MFNMINUS		0x14</span>
<span class="cp">#define MXC_PLL_DP_MFNPLUS		0x18</span>
<span class="cp">#define MXC_PLL_DP_HFS_OP		0x1C</span>
<span class="cp">#define MXC_PLL_DP_HFS_MFD		0x20</span>
<span class="cp">#define MXC_PLL_DP_HFS_MFN		0x24</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC		0x28</span>
<span class="cp">#define MXC_PLL_DP_DESTAT		0x2c</span>

<span class="cm">/* PLL Register Bit definitions */</span>
<span class="cp">#define MXC_PLL_DP_CTL_MUL_CTRL		0x2000</span>
<span class="cp">#define MXC_PLL_DP_CTL_DPDCK0_2_EN	0x1000</span>
<span class="cp">#define MXC_PLL_DP_CTL_DPDCK0_2_OFFSET	12</span>
<span class="cp">#define MXC_PLL_DP_CTL_ADE		0x800</span>
<span class="cp">#define MXC_PLL_DP_CTL_REF_CLK_DIV	0x400</span>
<span class="cp">#define MXC_PLL_DP_CTL_REF_CLK_SEL_MASK	(3 &lt;&lt; 8)</span>
<span class="cp">#define MXC_PLL_DP_CTL_REF_CLK_SEL_OFFSET	8</span>
<span class="cp">#define MXC_PLL_DP_CTL_HFSM		0x80</span>
<span class="cp">#define MXC_PLL_DP_CTL_PRE		0x40</span>
<span class="cp">#define MXC_PLL_DP_CTL_UPEN		0x20</span>
<span class="cp">#define MXC_PLL_DP_CTL_RST		0x10</span>
<span class="cp">#define MXC_PLL_DP_CTL_RCP		0x8</span>
<span class="cp">#define MXC_PLL_DP_CTL_PLM		0x4</span>
<span class="cp">#define MXC_PLL_DP_CTL_BRM0		0x2</span>
<span class="cp">#define MXC_PLL_DP_CTL_LRF		0x1</span>

<span class="cp">#define MXC_PLL_DP_CONFIG_BIST		0x8</span>
<span class="cp">#define MXC_PLL_DP_CONFIG_SJC_CE	0x4</span>
<span class="cp">#define MXC_PLL_DP_CONFIG_AREN		0x2</span>
<span class="cp">#define MXC_PLL_DP_CONFIG_LDREQ		0x1</span>

<span class="cp">#define MXC_PLL_DP_OP_MFI_OFFSET	4</span>
<span class="cp">#define MXC_PLL_DP_OP_MFI_MASK		(0xF &lt;&lt; 4)</span>
<span class="cp">#define MXC_PLL_DP_OP_PDF_OFFSET	0</span>
<span class="cp">#define MXC_PLL_DP_OP_PDF_MASK		0xF</span>

<span class="cp">#define MXC_PLL_DP_MFD_OFFSET		0</span>
<span class="cp">#define MXC_PLL_DP_MFD_MASK		0x07FFFFFF</span>

<span class="cp">#define MXC_PLL_DP_MFN_OFFSET		0x0</span>
<span class="cp">#define MXC_PLL_DP_MFN_MASK		0x07FFFFFF</span>

<span class="cp">#define MXC_PLL_DP_MFN_TOGC_TOG_DIS	(1 &lt;&lt; 17)</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC_TOG_EN	(1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC_CNT_OFFSET	0x0</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC_CNT_MASK	0xFFFF</span>

<span class="cp">#define MXC_PLL_DP_DESTAT_TOG_SEL	(1 &lt;&lt; 31)</span>
<span class="cp">#define MXC_PLL_DP_DESTAT_MFN		0x07FFFFFF</span>

<span class="cm">/* Register addresses of CCM*/</span>
<span class="cp">#define MXC_CCM_CCR		(MX51_CCM_BASE + 0x00)</span>
<span class="cp">#define MXC_CCM_CCDR		(MX51_CCM_BASE + 0x04)</span>
<span class="cp">#define MXC_CCM_CSR		(MX51_CCM_BASE + 0x08)</span>
<span class="cp">#define MXC_CCM_CCSR		(MX51_CCM_BASE + 0x0C)</span>
<span class="cp">#define MXC_CCM_CACRR		(MX51_CCM_BASE + 0x10)</span>
<span class="cp">#define MXC_CCM_CBCDR		(MX51_CCM_BASE + 0x14)</span>
<span class="cp">#define MXC_CCM_CBCMR		(MX51_CCM_BASE + 0x18)</span>
<span class="cp">#define MXC_CCM_CSCMR1		(MX51_CCM_BASE + 0x1C)</span>
<span class="cp">#define MXC_CCM_CSCMR2		(MX51_CCM_BASE + 0x20)</span>
<span class="cp">#define MXC_CCM_CSCDR1		(MX51_CCM_BASE + 0x24)</span>
<span class="cp">#define MXC_CCM_CS1CDR		(MX51_CCM_BASE + 0x28)</span>
<span class="cp">#define MXC_CCM_CS2CDR		(MX51_CCM_BASE + 0x2C)</span>
<span class="cp">#define MXC_CCM_CDCDR		(MX51_CCM_BASE + 0x30)</span>
<span class="cp">#define MXC_CCM_CHSCDR		(MX51_CCM_BASE + 0x34)</span>
<span class="cp">#define MXC_CCM_CSCDR2		(MX51_CCM_BASE + 0x38)</span>
<span class="cp">#define MXC_CCM_CSCDR3		(MX51_CCM_BASE + 0x3C)</span>
<span class="cp">#define MXC_CCM_CSCDR4		(MX51_CCM_BASE + 0x40)</span>
<span class="cp">#define MXC_CCM_CWDR		(MX51_CCM_BASE + 0x44)</span>
<span class="cp">#define MXC_CCM_CDHIPR		(MX51_CCM_BASE + 0x48)</span>
<span class="cp">#define MXC_CCM_CDCR		(MX51_CCM_BASE + 0x4C)</span>
<span class="cp">#define MXC_CCM_CTOR		(MX51_CCM_BASE + 0x50)</span>
<span class="cp">#define MXC_CCM_CLPCR		(MX51_CCM_BASE + 0x54)</span>
<span class="cp">#define MXC_CCM_CISR		(MX51_CCM_BASE + 0x58)</span>
<span class="cp">#define MXC_CCM_CIMR		(MX51_CCM_BASE + 0x5C)</span>
<span class="cp">#define MXC_CCM_CCOSR		(MX51_CCM_BASE + 0x60)</span>
<span class="cp">#define MXC_CCM_CGPR		(MX51_CCM_BASE + 0x64)</span>
<span class="cp">#define MXC_CCM_CCGR0		(MX51_CCM_BASE + 0x68)</span>
<span class="cp">#define MXC_CCM_CCGR1		(MX51_CCM_BASE + 0x6C)</span>
<span class="cp">#define MXC_CCM_CCGR2		(MX51_CCM_BASE + 0x70)</span>
<span class="cp">#define MXC_CCM_CCGR3		(MX51_CCM_BASE + 0x74)</span>
<span class="cp">#define MXC_CCM_CCGR4		(MX51_CCM_BASE + 0x78)</span>
<span class="cp">#define MXC_CCM_CCGR5		(MX51_CCM_BASE + 0x7C)</span>
<span class="cp">#define MXC_CCM_CCGR6		(MX51_CCM_BASE + 0x80)</span>
<span class="cp">#define MXC_CCM_CCGR7		(MX51_CCM_BASE + 0x84)</span>

<span class="cp">#define MXC_CCM_CMEOR		(MX51_CCM_BASE + 0x84)</span>

<span class="cm">/* Define the bits in register CCR */</span>
<span class="cp">#define MXC_CCM_CCR_COSC_EN		(1 &lt;&lt; 12)</span>
<span class="cp">#define MXC_CCM_CCR_FPM_MULT_MASK	(1 &lt;&lt; 11)</span>
<span class="cp">#define MXC_CCM_CCR_CAMP2_EN		(1 &lt;&lt; 10)</span>
<span class="cp">#define MXC_CCM_CCR_CAMP1_EN		(1 &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CCR_FPM_EN		(1 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CCR_OSCNT_OFFSET	(0)</span>
<span class="cp">#define MXC_CCM_CCR_OSCNT_MASK	(0xFF)</span>

<span class="cm">/* Define the bits in register CCDR */</span>
<span class="cp">#define MXC_CCM_CCDR_HSC_HS_MASK	(0x1 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CCDR_IPU_HS_MASK	(0x1 &lt;&lt; 17)</span>
<span class="cp">#define MXC_CCM_CCDR_EMI_HS_MASK	(0x1 &lt;&lt; 16)</span>

<span class="cm">/* Define the bits in register CSR */</span>
<span class="cp">#define MXC_CCM_CSR_COSR_READY	(1 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CSR_LVS_VALUE	(1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CSR_CAMP2_READY	(1 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CSR_CAMP1_READY	(1 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CSR_FPM_READY	(1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CSR_REF_EN_B	(1 &lt;&lt; 0)</span>

<span class="cm">/* Define the bits in register CCSR */</span>
<span class="cp">#define MXC_CCM_CCSR_LP_APM_SEL		(0x1 &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CCSR_STEP_SEL_OFFSET	(7)</span>
<span class="cp">#define MXC_CCM_CCSR_STEP_SEL_MASK	(0x3 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_CCSR_STEP_SEL_LP_APM	   0</span>
<span class="cp">#define MXC_CCM_CCSR_STEP_SEL_PLL1_BYPASS  1 </span><span class="cm">/* Only when JTAG connected? */</span><span class="cp"></span>
<span class="cp">#define MXC_CCM_CCSR_STEP_SEL_PLL2_DIVIDED 2</span>
<span class="cp">#define MXC_CCM_CCSR_STEP_SEL_PLL3_DIVIDED 3</span>
<span class="cp">#define MXC_CCM_CCSR_PLL2_PODF_OFFSET	(5)</span>
<span class="cp">#define MXC_CCM_CCSR_PLL2_PODF_MASK	(0x3 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CCSR_PLL3_PODF_OFFSET	(3)</span>
<span class="cp">#define MXC_CCM_CCSR_PLL3_PODF_MASK	(0x3 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CCSR_PLL1_SW_CLK_SEL	(1 &lt;&lt; 2) </span><span class="cm">/* 0: pll1_main_clk,</span>
<span class="cm">						    1: step_clk */</span><span class="cp"></span>
<span class="cp">#define MXC_CCM_CCSR_PLL2_SW_CLK_SEL	(1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CCSR_PLL3_SW_CLK_SEL	(1 &lt;&lt; 0)</span>

<span class="cm">/* Define the bits in register CACRR */</span>
<span class="cp">#define MXC_CCM_CACRR_ARM_PODF_OFFSET	(0)</span>
<span class="cp">#define MXC_CCM_CACRR_ARM_PODF_MASK	(0x7)</span>

<span class="cm">/* Define the bits in register CBCDR */</span>
<span class="cp">#define MXC_CCM_CBCDR_EMI_CLK_SEL		(0x1 &lt;&lt; 26)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERIPH_CLK_SEL		(0x1 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CBCDR_DDR_HF_SEL_OFFSET		(30)</span>
<span class="cp">#define MXC_CCM_CBCDR_DDR_HF_SEL		(0x1 &lt;&lt; 30)</span>
<span class="cp">#define MXC_CCM_CBCDR_DDR_PODF_OFFSET		(27)</span>
<span class="cp">#define MXC_CCM_CBCDR_DDR_PODF_MASK		(0x7 &lt;&lt; 27)</span>
<span class="cp">#define MXC_CCM_CBCDR_EMI_PODF_OFFSET		(22)</span>
<span class="cp">#define MXC_CCM_CBCDR_EMI_PODF_MASK		(0x7 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CBCDR_AXI_B_PODF_OFFSET		(19)</span>
<span class="cp">#define MXC_CCM_CBCDR_AXI_B_PODF_MASK		(0x7 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CBCDR_AXI_A_PODF_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CBCDR_AXI_A_PODF_MASK		(0x7 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CBCDR_NFC_PODF_OFFSET		(13)</span>
<span class="cp">#define MXC_CCM_CBCDR_NFC_PODF_MASK		(0x7 &lt;&lt; 13)</span>
<span class="cp">#define MXC_CCM_CBCDR_AHB_PODF_OFFSET		(10)</span>
<span class="cp">#define MXC_CCM_CBCDR_AHB_PODF_MASK		(0x7 &lt;&lt; 10)</span>
<span class="cp">#define MXC_CCM_CBCDR_IPG_PODF_OFFSET		(8)</span>
<span class="cp">#define MXC_CCM_CBCDR_IPG_PODF_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERCLK_PRED1_OFFSET	(6)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERCLK_PRED1_MASK		(0x3 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERCLK_PRED2_OFFSET	(3)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERCLK_PRED2_MASK		(0x7 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERCLK_PODF_OFFSET	(0)</span>
<span class="cp">#define MXC_CCM_CBCDR_PERCLK_PODF_MASK		(0x7)</span>

<span class="cm">/* Define the bits in register CBCMR */</span>
<span class="cp">#define MXC_CCM_CBCMR_VPU_AXI_CLK_SEL_OFFSET	(14)</span>
<span class="cp">#define MXC_CCM_CBCMR_VPU_AXI_CLK_SEL_MASK	(0x3 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CBCMR_PERIPH_CLK_SEL_OFFSET	(12)</span>
<span class="cp">#define MXC_CCM_CBCMR_PERIPH_CLK_SEL_MASK	(0x3 &lt;&lt; 12)</span>
<span class="cp">#define MXC_CCM_CBCMR_DDR_CLK_SEL_OFFSET	(10)</span>
<span class="cp">#define MXC_CCM_CBCMR_DDR_CLK_SEL_MASK		(0x3 &lt;&lt; 10)</span>
<span class="cp">#define MXC_CCM_CBCMR_ARM_AXI_CLK_SEL_OFFSET	(8)</span>
<span class="cp">#define MXC_CCM_CBCMR_ARM_AXI_CLK_SEL_MASK	(0x3 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CBCMR_IPU_HSP_CLK_SEL_OFFSET	(6)</span>
<span class="cp">#define MXC_CCM_CBCMR_IPU_HSP_CLK_SEL_MASK	(0x3 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CBCMR_GPU_CLK_SEL_OFFSET	(4)</span>
<span class="cp">#define MXC_CCM_CBCMR_GPU_CLK_SEL_MASK		(0x3 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CBCMR_GPU2D_CLK_SEL_OFFSET	(14)</span>
<span class="cp">#define MXC_CCM_CBCMR_GPU2D_CLK_SEL_MASK	(0x3 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CBCMR_PERCLK_LP_APM_CLK_SEL	(0x1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CBCMR_PERCLK_IPG_CLK_SEL	(0x1 &lt;&lt; 0)</span>

<span class="cm">/* Define the bits in register CSCMR1 */</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_EXT2_CLK_SEL_OFFSET		(30)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_EXT2_CLK_SEL_MASK		(0x3 &lt;&lt; 30)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_EXT1_CLK_SEL_OFFSET		(28)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_EXT1_CLK_SEL_MASK		(0x3 &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_CSCMR1_USB_PHY_CLK_SEL_OFFSET		(26)</span>
<span class="cp">#define MXC_CCM_CSCMR1_USB_PHY_CLK_SEL			(0x1 &lt;&lt; 26)</span>
<span class="cp">#define MXC_CCM_CSCMR1_UART_CLK_SEL_OFFSET		(24)</span>
<span class="cp">#define MXC_CCM_CSCMR1_UART_CLK_SEL_MASK		(0x3 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_CSCMR1_USBOH3_CLK_SEL_OFFSET		(22)</span>
<span class="cp">#define MXC_CCM_CSCMR1_USBOH3_CLK_SEL_MASK		(0x3 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC1_MSHC1_CLK_SEL_OFFSET	(20)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC1_MSHC1_CLK_SEL_MASK	(0x3 &lt;&lt; 20)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC3_CLK_SEL			(0x1 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC2_MSHC2_MX53_CLK_SEL	(0x1 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC4_CLK_SEL			(0x1 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC2_MSHC2_CLK_SEL_OFFSET	(16)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC2_MSHC2_CLK_SEL_MASK	(0x3 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC3_MX53_CLK_SEL_OFFSET	(16)</span>
<span class="cp">#define MXC_CCM_CSCMR1_ESDHC3_MX53_CLK_SEL_MASK		(0x3 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI1_CLK_SEL_OFFSET		(14)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI1_CLK_SEL_MASK		(0x3 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI2_CLK_SEL_OFFSET		(12)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI2_CLK_SEL_MASK		(0x3 &lt;&lt; 12)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI3_CLK_SEL			(0x1 &lt;&lt; 11)</span>
<span class="cp">#define MXC_CCM_CSCMR1_VPU_RCLK_SEL			(0x1 &lt;&lt; 10)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_APM_CLK_SEL_OFFSET		(8)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_APM_CLK_SEL_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CSCMR1_TVE_CLK_SEL			(0x1 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_CSCMR1_TVE_EXT_CLK_SEL			(0x1 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CSCMR1_CSPI_CLK_SEL_OFFSET		(4)</span>
<span class="cp">#define MXC_CCM_CSCMR1_CSPI_CLK_SEL_MASK		(0x3 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SPDIF_CLK_SEL_OFFSET		(2)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SPDIF_CLK_SEL_MASK		(0x3 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_EXT2_COM_CLK_SEL		(0x1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CSCMR1_SSI_EXT1_COM_CLK_SEL		(0x1)</span>

<span class="cm">/* Define the bits in register CSCMR2 */</span>
<span class="cp">#define MXC_CCM_CSCMR2_DI_CLK_SEL_OFFSET(n)		(26+n*3)</span>
<span class="cp">#define MXC_CCM_CSCMR2_DI_CLK_SEL_MASK(n)		(0x7 &lt;&lt; (26+n*3))</span>
<span class="cp">#define MXC_CCM_CSCMR2_CSI_MCLK2_CLK_SEL_OFFSET		(24)</span>
<span class="cp">#define MXC_CCM_CSCMR2_CSI_MCLK2_CLK_SEL_MASK		(0x3 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_CSCMR2_CSI_MCLK1_CLK_SEL_OFFSET		(22)</span>
<span class="cp">#define MXC_CCM_CSCMR2_CSI_MCLK1_CLK_SEL_MASK		(0x3 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CSCMR2_ESC_CLK_SEL_OFFSET		(20)</span>
<span class="cp">#define MXC_CCM_CSCMR2_ESC_CLK_SEL_MASK			(0x3 &lt;&lt; 20)</span>
<span class="cp">#define MXC_CCM_CSCMR2_HSC2_CLK_SEL_OFFSET		(18)</span>
<span class="cp">#define MXC_CCM_CSCMR2_HSC2_CLK_SEL_MASK		(0x3 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CSCMR2_HSC1_CLK_SEL_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CSCMR2_HSC1_CLK_SEL_MASK		(0x3 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCMR2_HSI2C_CLK_SEL_OFFSET		(14)</span>
<span class="cp">#define MXC_CCM_CSCMR2_HSI2C_CLK_SEL_MASK		(0x3 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CSCMR2_FIRI_CLK_SEL_OFFSET		(12)</span>
<span class="cp">#define MXC_CCM_CSCMR2_FIRI_CLK_SEL_MASK		(0x3 &lt;&lt; 12)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SIM_CLK_SEL_OFFSET		(10)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SIM_CLK_SEL_MASK			(0x3 &lt;&lt; 10)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SLIMBUS_COM			(0x1 &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SLIMBUS_CLK_SEL_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SLIMBUS_CLK_SEL_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SPDIF1_COM			(1 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SPDIF0_COM			(1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SPDIF1_CLK_SEL_OFFSET		(2)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SPDIF1_CLK_SEL_MASK		(0x3 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SPDIF0_CLK_SEL_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CSCMR2_SPDIF0_CLK_SEL_MASK		(0x3)</span>

<span class="cm">/* Define the bits in register CSCDR1 */</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PRED_OFFSET	(22)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PRED_MASK	(0x7 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PODF_OFFSET	(19)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PODF_MASK	(0x7 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC3_MX53_CLK_PRED_OFFSET	(22)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC3_MX53_CLK_PRED_MASK	(0x7 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC3_MX53_CLK_PODF_OFFSET	(19)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC3_MX53_CLK_PODF_MASK	(0x7 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PRED_OFFSET	(16)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PRED_MASK	(0x7 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCDR1_PGC_CLK_PODF_OFFSET		(14)</span>
<span class="cp">#define MXC_CCM_CSCDR1_PGC_CLK_PODF_MASK		(0x3 &lt;&lt; 14)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PODF_OFFSET	(11)</span>
<span class="cp">#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PODF_MASK	(0x7 &lt;&lt; 11)</span>
<span class="cp">#define MXC_CCM_CSCDR1_USBOH3_CLK_PRED_OFFSET		(8)</span>
<span class="cp">#define MXC_CCM_CSCDR1_USBOH3_CLK_PRED_MASK		(0x7 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CSCDR1_USBOH3_CLK_PODF_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CSCDR1_USBOH3_CLK_PODF_MASK		(0x3 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CSCDR1_UART_CLK_PRED_OFFSET		(3)</span>
<span class="cp">#define MXC_CCM_CSCDR1_UART_CLK_PRED_MASK		(0x7 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CSCDR1_UART_CLK_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CSCDR1_UART_CLK_PODF_MASK		(0x7)</span>

<span class="cm">/* Define the bits in register CS1CDR and CS2CDR */</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI_EXT1_CLK_PRED_OFFSET		(22)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI_EXT1_CLK_PRED_MASK		(0x7 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI_EXT1_CLK_PODF_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI_EXT1_CLK_PODF_MASK		(0x3F &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI1_CLK_PRED_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI1_CLK_PRED_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI1_CLK_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CS1CDR_SSI1_CLK_PODF_MASK		(0x3F)</span>

<span class="cp">#define MXC_CCM_CS2CDR_SSI_EXT2_CLK_PRED_OFFSET		(22)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI_EXT2_CLK_PRED_MASK		(0x7 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI_EXT2_CLK_PODF_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI_EXT2_CLK_PODF_MASK		(0x3F &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI2_CLK_PRED_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI2_CLK_PRED_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI2_CLK_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CS2CDR_SSI2_CLK_PODF_MASK		(0x3F)</span>

<span class="cm">/* Define the bits in register CDCDR */</span>
<span class="cp">#define MXC_CCM_CDCDR_TVE_CLK_PRED_OFFSET		(28)</span>
<span class="cp">#define MXC_CCM_CDCDR_TVE_CLK_PRED_MASK			(0x7 &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF0_CLK_PRED_OFFSET		(25)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF0_CLK_PRED_MASK		(0x7 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF0_CLK_PODF_OFFSET		(19)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF0_CLK_PODF_MASK		(0x3F &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF1_CLK_PRED_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF1_CLK_PRED_MASK		(0x7 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF1_CLK_PODF_OFFSET		(9)</span>
<span class="cp">#define MXC_CCM_CDCDR_SPDIF1_CLK_PODF_MASK		(0x3F &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CDCDR_DI_CLK_PRED_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CDCDR_DI_CLK_PRED_MASK			(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CDCDR_USB_PHY_PRED_OFFSET		(3)</span>
<span class="cp">#define MXC_CCM_CDCDR_USB_PHY_PRED_MASK			(0x7 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CDCDR_USB_PHY_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CDCDR_USB_PHY_PODF_MASK			(0x7)</span>

<span class="cm">/* Define the bits in register CHSCCDR */</span>
<span class="cp">#define MXC_CCM_CHSCCDR_ESC_CLK_PRED_OFFSET		(12)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_ESC_CLK_PRED_MASK		(0x7 &lt;&lt; 12)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_ESC_CLK_PODF_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_ESC_CLK_PODF_MASK		(0x3F &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_HSC2_CLK_PODF_OFFSET		(3)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_HSC2_CLK_PODF_MASK		(0x7 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_HSC1_CLK_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CHSCCDR_HSC1_CLK_PODF_MASK		(0x7)</span>

<span class="cm">/* Define the bits in register CSCDR2 */</span>
<span class="cp">#define MXC_CCM_CSCDR2_CSPI_CLK_PRED_OFFSET		(25)</span>
<span class="cp">#define MXC_CCM_CSCDR2_CSPI_CLK_PRED_MASK		(0x7 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CSCDR2_CSPI_CLK_PODF_OFFSET		(19)</span>
<span class="cp">#define MXC_CCM_CSCDR2_CSPI_CLK_PODF_MASK		(0x3F &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SIM_CLK_PRED_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SIM_CLK_PRED_MASK		(0x7 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SIM_CLK_PODF_OFFSET		(9)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SIM_CLK_PODF_MASK		(0x3F &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SLIMBUS_CLK_PRED_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SLIMBUS_PRED_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SLIMBUS_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CSCDR2_SLIMBUS_PODF_MASK		(0x3F)</span>

<span class="cm">/* Define the bits in register CSCDR3 */</span>
<span class="cp">#define MXC_CCM_CSCDR3_HSI2C_CLK_PRED_OFFSET		(16)</span>
<span class="cp">#define MXC_CCM_CSCDR3_HSI2C_CLK_PRED_MASK		(0x7 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCDR3_HSI2C_CLK_PODF_OFFSET		(9)</span>
<span class="cp">#define MXC_CCM_CSCDR3_HSI2C_CLK_PODF_MASK		(0x3F &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CSCDR3_FIRI_CLK_PRED_OFFSET		(6)</span>
<span class="cp">#define MXC_CCM_CSCDR3_FIRI_CLK_PRED_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CSCDR3_FIRI_CLK_PODF_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CSCDR3_FIRI_CLK_PODF_MASK		(0x3F)</span>

<span class="cm">/* Define the bits in register CSCDR4 */</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK2_CLK_PRED_OFFSET	(16)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK2_CLK_PRED_MASK		(0x7 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK2_CLK_PODF_OFFSET	(9)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK2_CLK_PODF_MASK		(0x3F &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK1_CLK_PRED_OFFSET	(6)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK1_CLK_PRED_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK1_CLK_PODF_OFFSET	(0)</span>
<span class="cp">#define MXC_CCM_CSCDR4_CSI_MCLK1_CLK_PODF_MASK		(0x3F)</span>

<span class="cm">/* Define the bits in register CDHIPR */</span>
<span class="cp">#define MXC_CCM_CDHIPR_ARM_PODF_BUSY			(1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CDHIPR_DDR_HF_CLK_SEL_BUSY		(1 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CDHIPR_DDR_PODF_BUSY			(1 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_CDHIPR_EMI_CLK_SEL_BUSY			(1 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY		(1 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CDHIPR_NFC_IPG_INT_MEM_PODF_BUSY	(1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CDHIPR_AHB_PODF_BUSY			(1 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CDHIPR_EMI_PODF_BUSY			(1 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CDHIPR_AXI_B_PODF_BUSY			(1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CDHIPR_AXI_A_PODF_BUSY			(1 &lt;&lt; 0)</span>

<span class="cm">/* Define the bits in register CDCR */</span>
<span class="cp">#define MXC_CCM_CDCR_ARM_FREQ_SHIFT_DIVIDER		(0x1 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CDCR_PERIPH_CLK_DVFS_PODF_OFFSET	(0)</span>
<span class="cp">#define MXC_CCM_CDCR_PERIPH_CLK_DVFS_PODF_MASK		(0x3)</span>

<span class="cm">/* Define the bits in register CLPCR */</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_HSC_LPM_HS		(0x1 &lt;&lt; 23)</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_SCC_LPM_HS		(0x1 &lt;&lt; 22)</span>
<span class="cp">#define MX51_CCM_CLPCR_BYPASS_MAX_LPM_HS		(0x1 &lt;&lt; 21)</span>
<span class="cp">#define MX53_CCM_CLPCR_BYPASS_MAX_LPM_HS		(0x1 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_SDMA_LPM_HS	(0x1 &lt;&lt; 20)</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_EMI_LPM_HS		(0x1 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_IPU_LPM_HS		(0x1 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_RTIC_LPM_HS	(0x1 &lt;&lt; 17)</span>
<span class="cp">#define MXC_CCM_CLPCR_BYPASS_RNGC_LPM_HS	(0x1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CLPCR_COSC_PWRDOWN		(0x1 &lt;&lt; 11)</span>
<span class="cp">#define MXC_CCM_CLPCR_STBY_COUNT_OFFSET		(9)</span>
<span class="cp">#define MXC_CCM_CLPCR_STBY_COUNT_MASK		(0x3 &lt;&lt; 9)</span>
<span class="cp">#define MXC_CCM_CLPCR_VSTBY			(0x1 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CLPCR_DIS_REF_OSC		(0x1 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_CLPCR_SBYOS			(0x1 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CLPCR_ARM_CLK_DIS_ON_LPM	(0x1 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CLPCR_LPSR_CLK_SEL_OFFSET	(3)</span>
<span class="cp">#define MXC_CCM_CLPCR_LPSR_CLK_SEL_MASK		(0x3 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CLPCR_LPM_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CLPCR_LPM_MASK			(0x3)</span>

<span class="cm">/* Define the bits in register CISR */</span>
<span class="cp">#define MXC_CCM_CISR_ARM_PODF_LOADED			(0x1 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CISR_NFC_IPG_INT_MEM_PODF_LOADED	(0x1 &lt;&lt; 21)</span>
<span class="cp">#define MXC_CCM_CISR_AHB_PODF_LOADED			(0x1 &lt;&lt; 20)</span>
<span class="cp">#define MXC_CCM_CISR_EMI_PODF_LOADED			(0x1 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CISR_AXI_B_PODF_LOADED			(0x1 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CISR_AXI_A_PODF_LOADED			(0x1 &lt;&lt; 17)</span>
<span class="cp">#define MXC_CCM_CISR_DIVIDER_LOADED			(0x1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CISR_COSC_READY				(0x1 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CISR_CKIH2_READY			(0x1 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CISR_CKIH_READY				(0x1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CISR_FPM_READY				(0x1 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CISR_LRF_PLL3				(0x1 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CISR_LRF_PLL2				(0x1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CISR_LRF_PLL1				(0x1)</span>

<span class="cm">/* Define the bits in register CIMR */</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_ARM_PODF_LOADED		(0x1 &lt;&lt; 25)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_NFC_IPG_INT_MEM_PODF_LOADED	(0x1 &lt;&lt; 21)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_EMI_PODF_LOADED		(0x1 &lt;&lt; 20)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_AXI_C_PODF_LOADED		(0x1 &lt;&lt; 19)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_AXI_B_PODF_LOADED		(0x1 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_AXI_A_PODF_LOADED		(0x1 &lt;&lt; 17)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_DIVIDER_LOADED		(0x1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_COSC_READY			(0x1 &lt;&lt; 5)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_CKIH_READY			(0x1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_FPM_READY			(0x1 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_LRF_PLL3			(0x1 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_LRF_PLL2			(0x1 &lt;&lt; 1)</span>
<span class="cp">#define MXC_CCM_CIMR_MASK_LRF_PLL1			(0x1)</span>

<span class="cm">/* Define the bits in register CCOSR */</span>
<span class="cp">#define MXC_CCM_CCOSR_CKO2_EN_OFFSET			(0x1 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKO2_DIV_OFFSET			(21)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKO2_DIV_MASK			(0x7 &lt;&lt; 21)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKO2_SEL_OFFSET			(16)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKO2_SEL_MASK			(0x1F &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKOL_EN				(0x1 &lt;&lt; 7)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKOL_DIV_OFFSET			(4)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKOL_DIV_MASK			(0x7 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKOL_SEL_OFFSET			(0)</span>
<span class="cp">#define MXC_CCM_CCOSR_CKOL_SEL_MASK			(0xF)</span>

<span class="cm">/* Define the bits in registers CGPR */</span>
<span class="cp">#define MXC_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE		(0x1 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CGPR_FPM_SEL				(0x1 &lt;&lt; 3)</span>
<span class="cp">#define MXC_CCM_CGPR_VL_L2BIST_CLKDIV_OFFSET		(0)</span>
<span class="cp">#define MXC_CCM_CGPR_VL_L2BIST_CLKDIV_MASK		(0x7)</span>

<span class="cm">/* Define the bits in registers CCGRx */</span>
<span class="cp">#define MXC_CCM_CCGRx_CG_MASK				0x3</span>
<span class="cp">#define MXC_CCM_CCGRx_MOD_OFF				0x0</span>
<span class="cp">#define MXC_CCM_CCGRx_MOD_ON				0x3</span>
<span class="cp">#define MXC_CCM_CCGRx_MOD_IDLE				0x1</span>

<span class="cp">#define MXC_CCM_CCGRx_CG15_MASK				(0x3 &lt;&lt; 30)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG14_MASK				(0x3 &lt;&lt; 28)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG13_MASK				(0x3 &lt;&lt; 26)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG12_MASK				(0x3 &lt;&lt; 24)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG11_MASK				(0x3 &lt;&lt; 22)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG10_MASK				(0x3 &lt;&lt; 20)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG9_MASK				(0x3 &lt;&lt; 18)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG8_MASK				(0x3 &lt;&lt; 16)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG5_MASK				(0x3 &lt;&lt; 10)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG4_MASK				(0x3 &lt;&lt; 8)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG3_MASK				(0x3 &lt;&lt; 6)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG2_MASK				(0x3 &lt;&lt; 4)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG1_MASK				(0x3 &lt;&lt; 2)</span>
<span class="cp">#define MXC_CCM_CCGRx_CG0_MASK				(0x3 &lt;&lt; 0)</span>

<span class="cp">#define MXC_CCM_CCGRx_CG15_OFFSET			30</span>
<span class="cp">#define MXC_CCM_CCGRx_CG14_OFFSET			28</span>
<span class="cp">#define MXC_CCM_CCGRx_CG13_OFFSET			26</span>
<span class="cp">#define MXC_CCM_CCGRx_CG12_OFFSET			24</span>
<span class="cp">#define MXC_CCM_CCGRx_CG11_OFFSET			22</span>
<span class="cp">#define MXC_CCM_CCGRx_CG10_OFFSET			20</span>
<span class="cp">#define MXC_CCM_CCGRx_CG9_OFFSET			18</span>
<span class="cp">#define MXC_CCM_CCGRx_CG8_OFFSET			16</span>
<span class="cp">#define MXC_CCM_CCGRx_CG7_OFFSET			14</span>
<span class="cp">#define MXC_CCM_CCGRx_CG6_OFFSET			12</span>
<span class="cp">#define MXC_CCM_CCGRx_CG5_OFFSET			10</span>
<span class="cp">#define MXC_CCM_CCGRx_CG4_OFFSET			8</span>
<span class="cp">#define MXC_CCM_CCGRx_CG3_OFFSET			6</span>
<span class="cp">#define MXC_CCM_CCGRx_CG2_OFFSET			4</span>
<span class="cp">#define MXC_CCM_CCGRx_CG1_OFFSET			2</span>
<span class="cp">#define MXC_CCM_CCGRx_CG0_OFFSET			0</span>

<span class="cp">#define MXC_DPTC_LP_BASE	(MX51_GPC_BASE + 0x80)</span>
<span class="cp">#define MXC_DPTC_GP_BASE	(MX51_GPC_BASE + 0x100)</span>
<span class="cp">#define MXC_DVFS_CORE_BASE	(MX51_GPC_BASE + 0x180)</span>
<span class="cp">#define MXC_DPTC_PER_BASE	(MX51_GPC_BASE + 0x1C0)</span>
<span class="cp">#define MXC_PGC_IPU_BASE	(MX51_GPC_BASE + 0x220)</span>
<span class="cp">#define MXC_PGC_VPU_BASE	(MX51_GPC_BASE + 0x240)</span>
<span class="cp">#define MXC_PGC_GPU_BASE	(MX51_GPC_BASE + 0x260)</span>
<span class="cp">#define MXC_SRPG_NEON_BASE	(MX51_GPC_BASE + 0x280)</span>
<span class="cp">#define MXC_SRPG_ARM_BASE	(MX51_GPC_BASE + 0x2A0)</span>
<span class="cp">#define MXC_SRPG_EMPGC0_BASE	(MX51_GPC_BASE + 0x2C0)</span>
<span class="cp">#define MXC_SRPG_EMPGC1_BASE	(MX51_GPC_BASE + 0x2D0)</span>
<span class="cp">#define MXC_SRPG_MEGAMIX_BASE	(MX51_GPC_BASE + 0x2E0)</span>
<span class="cp">#define MXC_SRPG_EMI_BASE	(MX51_GPC_BASE + 0x300)</span>

<span class="cm">/* CORTEXA8 platform */</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_PVID		(MX51_CORTEXA8_BASE + 0x0)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_GPC		(MX51_CORTEXA8_BASE + 0x4)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_PIC		(MX51_CORTEXA8_BASE + 0x8)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_LPC		(MX51_CORTEXA8_BASE + 0xC)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_NEON_LPC	(MX51_CORTEXA8_BASE + 0x10)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_ICGC		(MX51_CORTEXA8_BASE + 0x14)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_AMC		(MX51_CORTEXA8_BASE + 0x18)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_NMC		(MX51_CORTEXA8_BASE + 0x20)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_NMS		(MX51_CORTEXA8_BASE + 0x24)</span>

<span class="cm">/* DVFS CORE */</span>
<span class="cp">#define MXC_DVFSTHRS		(MXC_DVFS_CORE_BASE + 0x00)</span>
<span class="cp">#define MXC_DVFSCOUN		(MXC_DVFS_CORE_BASE + 0x04)</span>
<span class="cp">#define MXC_DVFSSIG1		(MXC_DVFS_CORE_BASE + 0x08)</span>
<span class="cp">#define MXC_DVFSSIG0		(MXC_DVFS_CORE_BASE + 0x0C)</span>
<span class="cp">#define MXC_DVFSGPC0		(MXC_DVFS_CORE_BASE + 0x10)</span>
<span class="cp">#define MXC_DVFSGPC1		(MXC_DVFS_CORE_BASE + 0x14)</span>
<span class="cp">#define MXC_DVFSGPBT		(MXC_DVFS_CORE_BASE + 0x18)</span>
<span class="cp">#define MXC_DVFSEMAC		(MXC_DVFS_CORE_BASE + 0x1C)</span>
<span class="cp">#define MXC_DVFSCNTR		(MXC_DVFS_CORE_BASE + 0x20)</span>
<span class="cp">#define MXC_DVFSLTR0_0		(MXC_DVFS_CORE_BASE + 0x24)</span>
<span class="cp">#define MXC_DVFSLTR0_1		(MXC_DVFS_CORE_BASE + 0x28)</span>
<span class="cp">#define MXC_DVFSLTR1_0		(MXC_DVFS_CORE_BASE + 0x2C)</span>
<span class="cp">#define MXC_DVFSLTR1_1		(MXC_DVFS_CORE_BASE + 0x30)</span>
<span class="cp">#define MXC_DVFSPT0 		(MXC_DVFS_CORE_BASE + 0x34)</span>
<span class="cp">#define MXC_DVFSPT1 		(MXC_DVFS_CORE_BASE + 0x38)</span>
<span class="cp">#define MXC_DVFSPT2 		(MXC_DVFS_CORE_BASE + 0x3C)</span>
<span class="cp">#define MXC_DVFSPT3 		(MXC_DVFS_CORE_BASE + 0x40)</span>

<span class="cm">/* GPC */</span>
<span class="cp">#define MXC_GPC_CNTR		(MX51_GPC_BASE + 0x0)</span>
<span class="cp">#define MXC_GPC_PGR		(MX51_GPC_BASE + 0x4)</span>
<span class="cp">#define MXC_GPC_VCR		(MX51_GPC_BASE + 0x8)</span>
<span class="cp">#define MXC_GPC_ALL_PU		(MX51_GPC_BASE + 0xC)</span>
<span class="cp">#define MXC_GPC_NEON		(MX51_GPC_BASE + 0x10)</span>
<span class="cp">#define MXC_GPC_PGR_ARMPG_OFFSET	8</span>
<span class="cp">#define MXC_GPC_PGR_ARMPG_MASK		(3 &lt;&lt; 8)</span>

<span class="cm">/* PGC */</span>
<span class="cp">#define MXC_PGC_IPU_PGCR	(MXC_PGC_IPU_BASE + 0x0)</span>
<span class="cp">#define MXC_PGC_IPU_PGSR	(MXC_PGC_IPU_BASE + 0xC)</span>
<span class="cp">#define MXC_PGC_VPU_PGCR	(MXC_PGC_VPU_BASE + 0x0)</span>
<span class="cp">#define MXC_PGC_VPU_PGSR	(MXC_PGC_VPU_BASE + 0xC)</span>
<span class="cp">#define MXC_PGC_GPU_PGCR	(MXC_PGC_GPU_BASE + 0x0)</span>
<span class="cp">#define MXC_PGC_GPU_PGSR	(MXC_PGC_GPU_BASE + 0xC)</span>

<span class="cp">#define MXC_PGCR_PCR		1</span>
<span class="cp">#define MXC_SRPGCR_PCR		1</span>
<span class="cp">#define MXC_EMPGCR_PCR		1</span>
<span class="cp">#define MXC_PGSR_PSR		1</span>


<span class="cp">#define MXC_CORTEXA8_PLAT_LPC_DSM	(1 &lt;&lt; 0)</span>
<span class="cp">#define MXC_CORTEXA8_PLAT_LPC_DBG_DSM	(1 &lt;&lt; 1)</span>

<span class="cm">/* SRPG */</span>
<span class="cp">#define MXC_SRPG_NEON_SRPGCR	(MXC_SRPG_NEON_BASE + 0x0)</span>
<span class="cp">#define MXC_SRPG_NEON_PUPSCR	(MXC_SRPG_NEON_BASE + 0x4)</span>
<span class="cp">#define MXC_SRPG_NEON_PDNSCR	(MXC_SRPG_NEON_BASE + 0x8)</span>

<span class="cp">#define MXC_SRPG_ARM_SRPGCR	(MXC_SRPG_ARM_BASE + 0x0)</span>
<span class="cp">#define MXC_SRPG_ARM_PUPSCR	(MXC_SRPG_ARM_BASE + 0x4)</span>
<span class="cp">#define MXC_SRPG_ARM_PDNSCR	(MXC_SRPG_ARM_BASE + 0x8)</span>

<span class="cp">#define MXC_SRPG_EMPGC0_SRPGCR	(MXC_SRPG_EMPGC0_BASE + 0x0)</span>
<span class="cp">#define MXC_SRPG_EMPGC0_PUPSCR	(MXC_SRPG_EMPGC0_BASE + 0x4)</span>
<span class="cp">#define MXC_SRPG_EMPGC0_PDNSCR	(MXC_SRPG_EMPGC0_BASE + 0x8)</span>

<span class="cp">#define MXC_SRPG_EMPGC1_SRPGCR	(MXC_SRPG_EMPGC1_BASE + 0x0)</span>
<span class="cp">#define MXC_SRPG_EMPGC1_PUPSCR	(MXC_SRPG_EMPGC1_BASE + 0x4)</span>
<span class="cp">#define MXC_SRPG_EMPGC1_PDNSCR	(MXC_SRPG_EMPGC1_BASE + 0x8)</span>

<span class="cp">#define MXC_SRPG_MEGAMIX_SRPGCR		(MXC_SRPG_MEGAMIX_BASE + 0x0)</span>
<span class="cp">#define MXC_SRPG_MEGAMIX_PUPSCR		(MXC_SRPG_MEGAMIX_BASE + 0x4)</span>
<span class="cp">#define MXC_SRPG_MEGAMIX_PDNSCR		(MXC_SRPG_MEGAMIX_BASE + 0x8)</span>

<span class="cp">#define MXC_SRPGC_EMI_SRPGCR	(MXC_SRPGC_EMI_BASE + 0x0)</span>
<span class="cp">#define MXC_SRPGC_EMI_PUPSCR	(MXC_SRPGC_EMI_BASE + 0x4)</span>
<span class="cp">#define MXC_SRPGC_EMI_PDNSCR	(MXC_SRPGC_EMI_BASE + 0x8)</span>

<span class="cp">#endif				</span><span class="cm">/* __ARCH_ARM_MACH_MX51_CRM_REGS_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
