{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 16:25:51 2017 " "Info: Processing started: Mon Jan 09 16:25:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[2\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[2\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[3\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[3\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[7\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[7\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[6\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[6\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[0\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[0\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[1\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[1\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[5\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[5\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[4\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[4\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RESETn " "Info: Assuming node \"RESETn\" is a latch enable. Will not compute fmax for this pin." {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 184 -200 -32 200 "RESETn" "" } { 192 202 544 212 "RESETn" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN register freq2ClkDiv:inst1\|Div\[3\] register Clk_Divider:inst\|clk_div_param\[8\] 211.33 MHz 4.732 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 211.33 MHz between source register \"freq2ClkDiv:inst1\|Div\[3\]\" and destination register \"Clk_Divider:inst\|clk_div_param\[8\]\" (period= 4.732 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.512 ns + Longest register register " "Info: + Longest register to register delay is 4.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq2ClkDiv:inst1\|Div\[3\] 1 REG LCFF_X38_Y34_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y34_N17; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns Clk_Divider:inst\|clk_div_param\[3\]~head_lut 2 COMB LCCOMB_X38_Y34_N0 3 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X38_Y34_N0; Fanout = 3; COMB Node = 'Clk_Divider:inst\|clk_div_param\[3\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { freq2ClkDiv:inst1|Div[3] Clk_Divider:inst|clk_div_param[3]~head_lut } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.150 ns) 1.942 ns Clk_Divider:inst\|Equal0~1 3 COMB LCCOMB_X36_Y34_N20 1 " "Info: 3: + IC(1.193 ns) + CELL(0.150 ns) = 1.942 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 1; COMB Node = 'Clk_Divider:inst\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { Clk_Divider:inst|clk_div_param[3]~head_lut Clk_Divider:inst|Equal0~1 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.410 ns) 2.632 ns Clk_Divider:inst\|Equal0~4 4 COMB LCCOMB_X36_Y34_N16 9 " "Info: 4: + IC(0.280 ns) + CELL(0.410 ns) = 2.632 ns; Loc. = LCCOMB_X36_Y34_N16; Fanout = 9; COMB Node = 'Clk_Divider:inst\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Clk_Divider:inst|Equal0~1 Clk_Divider:inst|Equal0~4 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.275 ns) 3.360 ns Clk_Divider:inst\|Equal0~10 5 COMB LCCOMB_X36_Y33_N8 19 " "Info: 5: + IC(0.453 ns) + CELL(0.275 ns) = 3.360 ns; Loc. = LCCOMB_X36_Y33_N8; Fanout = 19; COMB Node = 'Clk_Divider:inst\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Clk_Divider:inst|Equal0~4 Clk_Divider:inst|Equal0~10 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.150 ns) 4.428 ns Clk_Divider:inst\|Add0~69 6 COMB LCCOMB_X35_Y34_N16 1 " "Info: 6: + IC(0.918 ns) + CELL(0.150 ns) = 4.428 ns; Loc. = LCCOMB_X35_Y34_N16; Fanout = 1; COMB Node = 'Clk_Divider:inst\|Add0~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Clk_Divider:inst|Equal0~10 Clk_Divider:inst|Add0~69 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.512 ns Clk_Divider:inst\|clk_div_param\[8\] 7 REG LCFF_X35_Y34_N17 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.512 ns; Loc. = LCFF_X35_Y34_N17; Fanout = 4; REG Node = 'Clk_Divider:inst\|clk_div_param\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clk_Divider:inst|Add0~69 Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 29.79 % ) " "Info: Total cell delay = 1.344 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.168 ns ( 70.21 % ) " "Info: Total interconnect delay = 3.168 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { freq2ClkDiv:inst1|Div[3] Clk_Divider:inst|clk_div_param[3]~head_lut Clk_Divider:inst|Equal0~1 Clk_Divider:inst|Equal0~4 Clk_Divider:inst|Equal0~10 Clk_Divider:inst|Add0~69 Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.512 ns" { freq2ClkDiv:inst1|Div[3] {} Clk_Divider:inst|clk_div_param[3]~head_lut {} Clk_Divider:inst|Equal0~1 {} Clk_Divider:inst|Equal0~4 {} Clk_Divider:inst|Equal0~10 {} Clk_Divider:inst|Add0~69 {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.324ns 1.193ns 0.280ns 0.453ns 0.918ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns Clk_Divider:inst\|clk_div_param\[8\] 3 REG LCFF_X35_Y34_N17 4 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X35_Y34_N17; Fanout = 4; REG Node = 'Clk_Divider:inst\|clk_div_param\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns freq2ClkDiv:inst1\|Div\[3\] 3 REG LCFF_X38_Y34_N17 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X38_Y34_N17; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[3] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[3] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { freq2ClkDiv:inst1|Div[3] Clk_Divider:inst|clk_div_param[3]~head_lut Clk_Divider:inst|Equal0~1 Clk_Divider:inst|Equal0~4 Clk_Divider:inst|Equal0~10 Clk_Divider:inst|Add0~69 Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.512 ns" { freq2ClkDiv:inst1|Div[3] {} Clk_Divider:inst|clk_div_param[3]~head_lut {} Clk_Divider:inst|Equal0~1 {} Clk_Divider:inst|Equal0~4 {} Clk_Divider:inst|Equal0~10 {} Clk_Divider:inst|Add0~69 {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.324ns 1.193ns 0.280ns 0.453ns 0.918ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[3] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "freq2ClkDiv:inst1\|Div\[1\] FREQ_in\[10\] CLK_IN 8.314 ns register " "Info: tsu for register \"freq2ClkDiv:inst1\|Div\[1\]\" (data pin = \"FREQ_in\[10\]\", clock pin = \"CLK_IN\") is 8.314 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.025 ns + Longest pin register " "Info: + Longest pin to register delay is 11.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns FREQ_in\[10\] 1 PIN PIN_C15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 4; PIN Node = 'FREQ_in\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[10] } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.068 ns) + CELL(0.275 ns) 6.183 ns freq2ClkDiv:inst1\|Equal0~0 2 COMB LCCOMB_X41_Y34_N18 5 " "Info: 2: + IC(5.068 ns) + CELL(0.275 ns) = 6.183 ns; Loc. = LCCOMB_X41_Y34_N18; Fanout = 5; COMB Node = 'freq2ClkDiv:inst1\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { FREQ_in[10] freq2ClkDiv:inst1|Equal0~0 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.393 ns) 7.046 ns freq2ClkDiv:inst1\|Equal0~4 3 COMB LCCOMB_X42_Y34_N22 4 " "Info: 3: + IC(0.470 ns) + CELL(0.393 ns) = 7.046 ns; Loc. = LCCOMB_X42_Y34_N22; Fanout = 4; COMB Node = 'freq2ClkDiv:inst1\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { freq2ClkDiv:inst1|Equal0~0 freq2ClkDiv:inst1|Equal0~4 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.376 ns) 8.335 ns freq2ClkDiv:inst1\|WideNor0~2 4 COMB LCCOMB_X38_Y34_N10 2 " "Info: 4: + IC(0.913 ns) + CELL(0.376 ns) = 8.335 ns; Loc. = LCCOMB_X38_Y34_N10; Fanout = 2; COMB Node = 'freq2ClkDiv:inst1\|WideNor0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { freq2ClkDiv:inst1|Equal0~4 freq2ClkDiv:inst1|WideNor0~2 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.150 ns) 9.435 ns freq2ClkDiv:inst1\|WideOr6 5 COMB LCCOMB_X41_Y33_N0 1 " "Info: 5: + IC(0.950 ns) + CELL(0.150 ns) = 9.435 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 1; COMB Node = 'freq2ClkDiv:inst1\|WideOr6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { freq2ClkDiv:inst1|WideNor0~2 freq2ClkDiv:inst1|WideOr6 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.366 ns) 11.025 ns freq2ClkDiv:inst1\|Div\[1\] 6 REG LCFF_X37_Y34_N1 3 " "Info: 6: + IC(1.224 ns) + CELL(0.366 ns) = 11.025 ns; Loc. = LCFF_X37_Y34_N1; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { freq2ClkDiv:inst1|WideOr6 freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 21.77 % ) " "Info: Total cell delay = 2.400 ns ( 21.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.625 ns ( 78.23 % ) " "Info: Total interconnect delay = 8.625 ns ( 78.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { FREQ_in[10] freq2ClkDiv:inst1|Equal0~0 freq2ClkDiv:inst1|Equal0~4 freq2ClkDiv:inst1|WideNor0~2 freq2ClkDiv:inst1|WideOr6 freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { FREQ_in[10] {} FREQ_in[10]~combout {} freq2ClkDiv:inst1|Equal0~0 {} freq2ClkDiv:inst1|Equal0~4 {} freq2ClkDiv:inst1|WideNor0~2 {} freq2ClkDiv:inst1|WideOr6 {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 5.068ns 0.470ns 0.913ns 0.950ns 1.224ns } { 0.000ns 0.840ns 0.275ns 0.393ns 0.376ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.675 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns freq2ClkDiv:inst1\|Div\[1\] 3 REG LCFF_X37_Y34_N1 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X37_Y34_N1; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK_IN~clkctrl freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { FREQ_in[10] freq2ClkDiv:inst1|Equal0~0 freq2ClkDiv:inst1|Equal0~4 freq2ClkDiv:inst1|WideNor0~2 freq2ClkDiv:inst1|WideOr6 freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { FREQ_in[10] {} FREQ_in[10]~combout {} freq2ClkDiv:inst1|Equal0~0 {} freq2ClkDiv:inst1|Equal0~4 {} freq2ClkDiv:inst1|WideNor0~2 {} freq2ClkDiv:inst1|WideOr6 {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 5.068ns 0.470ns 0.913ns 0.950ns 1.224ns } { 0.000ns 0.840ns 0.275ns 0.393ns 0.376ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN Sin_out\[7\] SinTableTC:inst25\|Q\[7\] 7.963 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"Sin_out\[7\]\" through register \"SinTableTC:inst25\|Q\[7\]\" is 7.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns SinTableTC:inst25\|Q\[7\] 3 REG LCFF_X47_Y16_N25 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X47_Y16_N25; Fanout = 1; REG Node = 'SinTableTC:inst25\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK_IN~clkctrl SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_IN CLK_IN~clkctrl SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} SinTableTC:inst25|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.033 ns + Longest register pin " "Info: + Longest register to pin delay is 5.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SinTableTC:inst25\|Q\[7\] 1 REG LCFF_X47_Y16_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y16_N25; Fanout = 1; REG Node = 'SinTableTC:inst25\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(2.808 ns) 5.033 ns Sin_out\[7\] 2 PIN PIN_AE20 0 " "Info: 2: + IC(2.225 ns) + CELL(2.808 ns) = 5.033 ns; Loc. = PIN_AE20; Fanout = 0; PIN Node = 'Sin_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SinTableTC:inst25|Q[7] Sin_out[7] } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 55.79 % ) " "Info: Total cell delay = 2.808 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.225 ns ( 44.21 % ) " "Info: Total interconnect delay = 2.225 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SinTableTC:inst25|Q[7] Sin_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { SinTableTC:inst25|Q[7] {} Sin_out[7] {} } { 0.000ns 2.225ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_IN CLK_IN~clkctrl SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} SinTableTC:inst25|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SinTableTC:inst25|Q[7] Sin_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { SinTableTC:inst25|Q[7] {} Sin_out[7] {} } { 0.000ns 2.225ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Clk_Divider:inst\|clk_out_sig RESETn CLK_IN -0.944 ns register " "Info: th for register \"Clk_Divider:inst\|clk_out_sig\" (data pin = \"RESETn\", clock pin = \"CLK_IN\") is -0.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Clk_Divider:inst\|clk_out_sig 3 REG LCFF_X36_Y33_N9 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X36_Y33_N9; Fanout = 1; REG Node = 'Clk_Divider:inst\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_IN~clkctrl Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.879 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETn 1 CLK PIN_P1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 10; CLK Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 184 -200 -32 200 "RESETn" "" } { 192 202 544 212 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.220 ns) + CELL(0.660 ns) 3.879 ns Clk_Divider:inst\|clk_out_sig 2 REG LCFF_X36_Y33_N9 1 " "Info: 2: + IC(2.220 ns) + CELL(0.660 ns) = 3.879 ns; Loc. = LCFF_X36_Y33_N9; Fanout = 1; REG Node = 'Clk_Divider:inst\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { RESETn Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 42.77 % ) " "Info: Total cell delay = 1.659 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.220 ns ( 57.23 % ) " "Info: Total interconnect delay = 2.220 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.879 ns" { RESETn Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.879 ns" { RESETn {} RESETn~combout {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 2.220ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.879 ns" { RESETn Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.879 ns" { RESETn {} RESETn~combout {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 2.220ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 16:25:52 2017 " "Info: Processing ended: Mon Jan 09 16:25:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
