// Seed: 2456764902
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2
    , id_21,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wire id_12,
    input wor id_13,
    input tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wor id_17,
    output supply0 id_18,
    output supply0 id_19
);
  wire id_22;
  assign id_18 = 1'b0;
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_10
  );
  wire id_24;
  initial if (id_15) if (id_2) id_21 <= id_8 - 1;
  assign id_9 = 1'h0;
endmodule
