
VolCtrl_FW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002be  00800100  00002378  0000240c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002378  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000019e  008003be  008003be  000026ca  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000026ca  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002728  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  00002768  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002fb0  00000000  00000000  00002930  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001473  00000000  00000000  000058e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001e42  00000000  00000000  00006d53  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004d4  00000000  00000000  00008b98  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c45  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001767  00000000  00000000  00009cb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d0  00000000  00000000  0000b418  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__ctors_end>
       4:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
       8:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
       c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      10:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      14:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      18:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      1c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      20:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      24:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      28:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      2c:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__vector_11>
      30:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      34:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      38:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      3c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      40:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      44:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      48:	0c 94 41 0c 	jmp	0x1882	; 0x1882 <__vector_18>
      4c:	0c 94 76 0c 	jmp	0x18ec	; 0x18ec <__vector_19>
      50:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      54:	0c 94 e2 0b 	jmp	0x17c4	; 0x17c4 <__vector_21>
      58:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      5c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      60:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      64:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      68:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      6c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      70:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      74:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      78:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      7c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      80:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      84:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_33>
      88:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      8c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      90:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      94:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      98:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      9c:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      a0:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      a4:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      a8:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      ac:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      b0:	0c 94 ed 00 	jmp	0x1da	; 0x1da <__bad_interrupt>
      b4:	23 04       	cpc	r2, r3
      b6:	95 04       	cpc	r9, r5
      b8:	c0 04       	cpc	r12, r0
      ba:	a9 05       	cpc	r26, r9
      bc:	c1 05       	cpc	r28, r1
      be:	eb 04       	cpc	r14, r11
      c0:	4a 05       	cpc	r20, r10

000000c2 <__trampolines_end>:
      c2:	0a 00       	.word	0x000a	; ????
      c4:	0b 00       	.word	0x000b	; ????
      c6:	0b 00       	.word	0x000b	; ????
      c8:	0c 00       	.word	0x000c	; ????
      ca:	0d 00       	.word	0x000d	; ????
      cc:	0f 00       	.word	0x000f	; ????
      ce:	11 00       	.word	0x0011	; ????
      d0:	15 00       	.word	0x0015	; ????
      d2:	18 00       	.word	0x0018	; ????
      d4:	19 00       	.word	0x0019	; ????
      d6:	1c 00       	.word	0x001c	; ????
      d8:	1e 00       	.word	0x001e	; ????
      da:	25 00       	.word	0x0025	; ????
      dc:	30 00       	.word	0x0030	; ????
      de:	3b 00       	.word	0x003b	; ????
      e0:	45 00       	.word	0x0045	; ????
      e2:	4f 00       	.word	0x004f	; ????
      e4:	5a 00       	.word	0x005a	; ????
      e6:	66 00       	.word	0x0066	; ????
      e8:	72 00       	.word	0x0072	; ????
      ea:	7d 00       	.word	0x007d	; ????
      ec:	88 00       	.word	0x0088	; ????
      ee:	93 00       	.word	0x0093	; ????
      f0:	9c 00       	.word	0x009c	; ????
      f2:	aa 00       	.word	0x00aa	; ????
      f4:	ba 00       	.word	0x00ba	; ????
      f6:	bf 00       	.word	0x00bf	; ????
      f8:	c4 00       	.word	0x00c4	; ????
      fa:	cf 00       	.word	0x00cf	; ????
      fc:	dc 00       	.word	0x00dc	; ????
      fe:	e8 00       	.word	0x00e8	; ????
     100:	f2 00       	.word	0x00f2	; ????
     102:	00 01       	movw	r0, r0
     104:	17 01       	movw	r2, r14
     106:	34 01       	movw	r6, r8
     108:	55 01       	movw	r10, r10
     10a:	7f 01       	movw	r14, r30
     10c:	b6 01       	movw	r22, r12
     10e:	f4 01       	movw	r30, r8
     110:	31 02       	muls	r19, r17
     112:	6e 02       	muls	r22, r30
     114:	ab 02       	muls	r26, r27
     116:	e7 02       	muls	r30, r23
     118:	23 03       	mulsu	r18, r19
     11a:	5d 03       	fmul	r21, r21
     11c:	97 03       	fmuls	r17, r23
     11e:	ce 03       	fmulsu	r20, r22
     120:	f1 03       	fmuls	r23, r17
     122:	fc 03       	fmulsu	r23, r20
     124:	ff 03       	fmulsu	r23, r23
     126:	ff 03       	fmulsu	r23, r23

00000128 <rcii_param>:
     128:	36 06 09 06 09 06 09 06 09 00 00 00 0a 0a 00 00     6...............
     138:	03                                                  .

00000139 <rc5_param>:
     139:	07 0b 10 0b 10 00 00 00 00 01 07 07 0d 0d 00 00     ................
     149:	01                                                  .

0000014a <kaseikyo_param>:
     14a:	05 03 0a 0e 18 03 0a 04 09 00 10 1c 28 30 01 01     ............(0..
	...

0000015b <samsung_param>:
     15b:	03 05 0c 0f 1e 05 0c 04 0b 00 10 15 25 25 01 01     ............%%..
	...

0000016c <nec_rep_param>:
     16c:	02 05 0c 11 22 05 0c 05 0c 00 00 00 00 00 01 01     ...."...........
	...

0000017d <nec_param>:
     17d:	02 05 0c 11 22 05 0c 05 0c 00 10 10 20 20 01 01     ....".......  ..
	...

0000018e <sircs_param>:
     18e:	01 0f 15 07 0b 07 0b 07 0b 0f 14 00 0f 14 00 01     ................
	...

000001a0 <__ctors_end>:
     1a0:	11 24       	eor	r1, r1
     1a2:	1f be       	out	0x3f, r1	; 63
     1a4:	cf ef       	ldi	r28, 0xFF	; 255
     1a6:	d8 e0       	ldi	r29, 0x08	; 8
     1a8:	de bf       	out	0x3e, r29	; 62
     1aa:	cd bf       	out	0x3d, r28	; 61

000001ac <__do_copy_data>:
     1ac:	13 e0       	ldi	r17, 0x03	; 3
     1ae:	a0 e0       	ldi	r26, 0x00	; 0
     1b0:	b1 e0       	ldi	r27, 0x01	; 1
     1b2:	e8 e7       	ldi	r30, 0x78	; 120
     1b4:	f3 e2       	ldi	r31, 0x23	; 35
     1b6:	02 c0       	rjmp	.+4      	; 0x1bc <__do_copy_data+0x10>
     1b8:	05 90       	lpm	r0, Z+
     1ba:	0d 92       	st	X+, r0
     1bc:	ae 3b       	cpi	r26, 0xBE	; 190
     1be:	b1 07       	cpc	r27, r17
     1c0:	d9 f7       	brne	.-10     	; 0x1b8 <__do_copy_data+0xc>

000001c2 <__do_clear_bss>:
     1c2:	25 e0       	ldi	r18, 0x05	; 5
     1c4:	ae eb       	ldi	r26, 0xBE	; 190
     1c6:	b3 e0       	ldi	r27, 0x03	; 3
     1c8:	01 c0       	rjmp	.+2      	; 0x1cc <.do_clear_bss_start>

000001ca <.do_clear_bss_loop>:
     1ca:	1d 92       	st	X+, r1

000001cc <.do_clear_bss_start>:
     1cc:	ac 35       	cpi	r26, 0x5C	; 92
     1ce:	b2 07       	cpc	r27, r18
     1d0:	e1 f7       	brne	.-8      	; 0x1ca <.do_clear_bss_loop>
     1d2:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <main>
     1d6:	0c 94 ba 11 	jmp	0x2374	; 0x2374 <_exit>

000001da <__bad_interrupt>:
     1da:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001de <getadcval>:
		207, 220, 232, 242, 256, 279, 308,
		341, 383, 438, 500, 561, 622, 683,
		743, 803, 861, 919, 974, 1009, 1020,
		1023, 1023};

void getadcval(uint8_t argc, char *argv[]){
     1de:	cf 93       	push	r28
     1e0:	df 93       	push	r29
     1e2:	cd b7       	in	r28, 0x3d	; 61
     1e4:	de b7       	in	r29, 0x3e	; 62
     1e6:	2a 97       	sbiw	r28, 0x0a	; 10
     1e8:	0f b6       	in	r0, 0x3f	; 63
     1ea:	f8 94       	cli
     1ec:	de bf       	out	0x3e, r29	; 62
     1ee:	0f be       	out	0x3f, r0	; 63
     1f0:	cd bf       	out	0x3d, r28	; 61
	
	char buf[10];
	uart0_puts("ADC Value: ");
     1f2:	84 e5       	ldi	r24, 0x54	; 84
     1f4:	91 e0       	ldi	r25, 0x01	; 1
     1f6:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     1fa:	f8 94       	cli

	ATOMIC_BLOCK(ATOMIC_FORCEON){
		  uart0_puts(itoa(adc_val, buf, 10));
     1fc:	80 91 f9 03 	lds	r24, 0x03F9	; 0x8003f9 <adc_val>
     200:	90 91 fa 03 	lds	r25, 0x03FA	; 0x8003fa <adc_val+0x1>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     204:	4a e0       	ldi	r20, 0x0A	; 10
     206:	be 01       	movw	r22, r28
     208:	6f 5f       	subi	r22, 0xFF	; 255
     20a:	7f 4f       	sbci	r23, 0xFF	; 255
     20c:	0e 94 b5 0e 	call	0x1d6a	; 0x1d6a <__itoa_ncheck>
     210:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     214:	78 94       	sei
	}
	uart0_puts("\r\n");
     216:	8a e6       	ldi	r24, 0x6A	; 106
     218:	93 e0       	ldi	r25, 0x03	; 3
     21a:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
}
     21e:	2a 96       	adiw	r28, 0x0a	; 10
     220:	0f b6       	in	r0, 0x3f	; 63
     222:	f8 94       	cli
     224:	de bf       	out	0x3e, r29	; 62
     226:	0f be       	out	0x3f, r0	; 63
     228:	cd bf       	out	0x3d, r28	; 61
     22a:	df 91       	pop	r29
     22c:	cf 91       	pop	r28
     22e:	08 95       	ret

00000230 <inc_timer_start>:

void inc_timer_start (void){
	if (inc_timer_stat == FALSE){
     230:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <inc_timer_stat>
     234:	81 11       	cpse	r24, r1
     236:	0c c0       	rjmp	.+24     	; 0x250 <inc_timer_start+0x20>
		//Reset Timer count register
		TCNT3 = 0;
     238:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     23c:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
		
		//Set the prescaler value to start the counter
		TCCR3B |= TIMER3_PRESCALER_VAL;
     240:	e1 e9       	ldi	r30, 0x91	; 145
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	84 60       	ori	r24, 0x04	; 4
     248:	80 83       	st	Z, r24
		
		//Set timer status flag
		inc_timer_stat = TRUE;
     24a:	81 e0       	ldi	r24, 0x01	; 1
     24c:	80 93 fc 03 	sts	0x03FC, r24	; 0x8003fc <inc_timer_stat>
     250:	08 95       	ret

00000252 <inc_timer_stop>:
	}
}

void inc_timer_stop (void){
	//clear the prescaler value to stop the counter
	TCCR3B &= ~TIMER3_PRESCALER_VAL;
     252:	e1 e9       	ldi	r30, 0x91	; 145
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8b 7f       	andi	r24, 0xFB	; 251
     25a:	80 83       	st	Z, r24
	inc_timer_stat = FALSE;
     25c:	10 92 fc 03 	sts	0x03FC, r1	; 0x8003fc <inc_timer_stat>
     260:	08 95       	ret

00000262 <inc_timer_rst>:
}

void inc_timer_rst (void){
	//Reset Timer count register
	TCNT3 = 0;
     262:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     266:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7e0094>
     26a:	08 95       	ret

0000026c <set_motor_off>:
	return -1;
}

void set_motor_off (void){
	//Set both motor ctrl pins to low
	PORTD &=  ~(1 << PIN_MOTOR_CW);
     26c:	5b 98       	cbi	0x0b, 3	; 11
	PORTD &=  ~(1 << PIN_MOTOR_CCW);
     26e:	5a 98       	cbi	0x0b, 2	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     270:	2f ef       	ldi	r18, 0xFF	; 255
     272:	80 e7       	ldi	r24, 0x70	; 112
     274:	92 e0       	ldi	r25, 0x02	; 2
     276:	21 50       	subi	r18, 0x01	; 1
     278:	80 40       	sbci	r24, 0x00	; 0
     27a:	90 40       	sbci	r25, 0x00	; 0
     27c:	e1 f7       	brne	.-8      	; 0x276 <set_motor_off+0xa>
     27e:	00 c0       	rjmp	.+0      	; 0x280 <set_motor_off+0x14>
     280:	00 00       	nop
     282:	08 95       	ret

00000284 <chk_adc_range>:
	_delay_ms(MOTOR_OFF_DELAY_MS);
}

uint8_t chk_adc_range(uint16_t val)
{
	if (val <= ADC_POT_LO_TH ){
     284:	8b 30       	cpi	r24, 0x0B	; 11
     286:	91 05       	cpc	r25, r1
     288:	28 f0       	brcs	.+10     	; 0x294 <chk_adc_range+0x10>
		//Motor potentiometer left limit
		return ADC_POT_STAT_LO;
	} else if (val >= ADC_POT_HI_TH){
     28a:	8f 3f       	cpi	r24, 0xFF	; 255
     28c:	93 40       	sbci	r25, 0x03	; 3
     28e:	20 f4       	brcc	.+8      	; 0x298 <chk_adc_range+0x14>
		//Motor potentiometer right limit
		return ADC_POT_STAT_HI;
	}
	else {
		//Motor not at limit
		return ADC_POT_STAT_OK;
     290:	80 e0       	ldi	r24, 0x00	; 0
     292:	08 95       	ret

uint8_t chk_adc_range(uint16_t val)
{
	if (val <= ADC_POT_LO_TH ){
		//Motor potentiometer left limit
		return ADC_POT_STAT_LO;
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	08 95       	ret
	} else if (val >= ADC_POT_HI_TH){
		//Motor potentiometer right limit
		return ADC_POT_STAT_HI;
     298:	82 e0       	ldi	r24, 0x02	; 2
	}
	else {
		//Motor not at limit
		return ADC_POT_STAT_OK;
	}
}
     29a:	08 95       	ret

0000029c <volup>:
}

void volup(uint8_t argc, char *argv[]){
	
	//Broadcast a notification via UART
	uart0_puts("volup detected\r\n");
     29c:	80 e6       	ldi	r24, 0x60	; 96
     29e:	91 e0       	ldi	r25, 0x01	; 1
     2a0:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	
	//Change FSM_STATE
	FSM_STATE = STATE_VOLUP;
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
     2aa:	08 95       	ret

000002ac <voldown>:
	
}

void voldown(uint8_t argc, char *argv[]){
	//Broadcast a notification via UART
	uart0_puts("voldown detected\r\n");
     2ac:	81 e7       	ldi	r24, 0x71	; 113
     2ae:	91 e0       	ldi	r25, 0x01	; 1
     2b0:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	
	//Change FSM_STATE
	FSM_STATE = STATE_VOLDOWN;
     2b4:	82 e0       	ldi	r24, 0x02	; 2
     2b6:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
     2ba:	08 95       	ret

000002bc <setvolume>:
}

void setvolume(uint8_t argc, char *argv[]){
     2bc:	cf 92       	push	r12
     2be:	df 92       	push	r13
     2c0:	ef 92       	push	r14
     2c2:	ff 92       	push	r15
     2c4:	0f 93       	push	r16
     2c6:	1f 93       	push	r17
     2c8:	cf 93       	push	r28
     2ca:	df 93       	push	r29
     2cc:	00 d0       	rcall	.+0      	; 0x2ce <setvolume+0x12>
     2ce:	00 d0       	rcall	.+0      	; 0x2d0 <setvolume+0x14>
     2d0:	1f 92       	push	r1
     2d2:	cd b7       	in	r28, 0x3d	; 61
     2d4:	de b7       	in	r29, 0x3e	; 62
     2d6:	e8 2e       	mov	r14, r24
     2d8:	6b 01       	movw	r12, r22
	
	uart0_puts("setvolume detected\r\n");
     2da:	84 e8       	ldi	r24, 0x84	; 132
     2dc:	91 e0       	ldi	r25, 0x01	; 1
     2de:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>

	int idx;
	char buffer[5];

	#if DEBUG_MSG
		uart0_puts("argc: ");
     2e2:	89 e9       	ldi	r24, 0x99	; 153
     2e4:	91 e0       	ldi	r25, 0x01	; 1
     2e6:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		uart0_puts(itoa(argc, buffer, 10));
     2ea:	0e 2d       	mov	r16, r14
     2ec:	10 e0       	ldi	r17, 0x00	; 0
     2ee:	4a e0       	ldi	r20, 0x0A	; 10
     2f0:	be 01       	movw	r22, r28
     2f2:	6f 5f       	subi	r22, 0xFF	; 255
     2f4:	7f 4f       	sbci	r23, 0xFF	; 255
     2f6:	c8 01       	movw	r24, r16
     2f8:	0e 94 b5 0e 	call	0x1d6a	; 0x1d6a <__itoa_ncheck>
     2fc:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		uart0_puts("\r\n");
     300:	8a e6       	ldi	r24, 0x6A	; 106
     302:	93 e0       	ldi	r25, 0x03	; 3
     304:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		
		for (int i=0; i < argc; i++)
     308:	10 16       	cp	r1, r16
     30a:	11 06       	cpc	r1, r17
     30c:	bc f4       	brge	.+46     	; 0x33c <setvolume+0x80>
     30e:	86 01       	movw	r16, r12
     310:	f1 2c       	mov	r15, r1
     312:	ee 0c       	add	r14, r14
     314:	ff 1c       	adc	r15, r15
     316:	ec 0c       	add	r14, r12
     318:	fd 1c       	adc	r15, r13
		{
			uart0_puts("argv: ");
     31a:	80 ea       	ldi	r24, 0xA0	; 160
     31c:	91 e0       	ldi	r25, 0x01	; 1
     31e:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			uart0_puts(argv[i]);
     322:	f8 01       	movw	r30, r16
     324:	81 91       	ld	r24, Z+
     326:	91 91       	ld	r25, Z+
     328:	8f 01       	movw	r16, r30
     32a:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			uart0_puts("\r\n");
     32e:	8a e6       	ldi	r24, 0x6A	; 106
     330:	93 e0       	ldi	r25, 0x03	; 3
     332:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	#if DEBUG_MSG
		uart0_puts("argc: ");
		uart0_puts(itoa(argc, buffer, 10));
		uart0_puts("\r\n");
		
		for (int i=0; i < argc; i++)
     336:	0e 15       	cp	r16, r14
     338:	1f 05       	cpc	r17, r15
     33a:	79 f7       	brne	.-34     	; 0x31a <setvolume+0x5e>
			uart0_puts("\r\n");
		}
	#endif
	
	//Get integer from argument vector (string)
	idx = atoi( argv[0] );
     33c:	f6 01       	movw	r30, r12
     33e:	80 81       	ld	r24, Z
     340:	91 81       	ldd	r25, Z+1	; 0x01
     342:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <atoi>
	
	if ( (idx > 100) || (idx < 0) ){
     346:	85 36       	cpi	r24, 0x65	; 101
     348:	91 05       	cpc	r25, r1
     34a:	28 f0       	brcs	.+10     	; 0x356 <setvolume+0x9a>
		uart0_puts("Argument out of range!\r\n");
     34c:	87 ea       	ldi	r24, 0xA7	; 167
     34e:	91 e0       	ldi	r25, 0x01	; 1
     350:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
     354:	24 c0       	rjmp	.+72     	; 0x39e <setvolume+0xe2>
	idx = idx/2;

	//To accsess data from program memory
	//Adress the data as normal -> take the address &()
	//use pgm_read marko
	setvol_targ = pgm_read_word( &(poti_log_curve[idx]) );
     356:	fc 01       	movw	r30, r24
     358:	99 23       	and	r25, r25
     35a:	0c f4       	brge	.+2      	; 0x35e <setvolume+0xa2>
     35c:	31 96       	adiw	r30, 0x01	; 1
     35e:	ee 7f       	andi	r30, 0xFE	; 254
     360:	ee 53       	subi	r30, 0x3E	; 62
     362:	ff 4f       	sbci	r31, 0xFF	; 255
     364:	85 91       	lpm	r24, Z+
     366:	94 91       	lpm	r25, Z
     368:	90 93 f8 03 	sts	0x03F8, r25	; 0x8003f8 <setvol_targ+0x1>
     36c:	80 93 f7 03 	sts	0x03F7, r24	; 0x8003f7 <setvol_targ>
	
	//Switch to STATE_SETVOL FSM State
	FSM_STATE = STATE_SETVOL;
     370:	83 e0       	ldi	r24, 0x03	; 3
     372:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
	
	#if DEBUG_MSG
		uart0_puts("Target ADC value: ");
     376:	80 ec       	ldi	r24, 0xC0	; 192
     378:	91 e0       	ldi	r25, 0x01	; 1
     37a:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
     37e:	4a e0       	ldi	r20, 0x0A	; 10
     380:	be 01       	movw	r22, r28
     382:	6f 5f       	subi	r22, 0xFF	; 255
     384:	7f 4f       	sbci	r23, 0xFF	; 255
     386:	80 91 f7 03 	lds	r24, 0x03F7	; 0x8003f7 <setvol_targ>
     38a:	90 91 f8 03 	lds	r25, 0x03F8	; 0x8003f8 <setvol_targ+0x1>
     38e:	0e 94 b5 0e 	call	0x1d6a	; 0x1d6a <__itoa_ncheck>
		uart0_puts(itoa(setvol_targ, buffer, 10));
     392:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		uart0_puts("\r\n");
     396:	8a e6       	ldi	r24, 0x6A	; 106
     398:	93 e0       	ldi	r25, 0x03	; 3
     39a:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	#endif
}
     39e:	0f 90       	pop	r0
     3a0:	0f 90       	pop	r0
     3a2:	0f 90       	pop	r0
     3a4:	0f 90       	pop	r0
     3a6:	0f 90       	pop	r0
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	1f 91       	pop	r17
     3ae:	0f 91       	pop	r16
     3b0:	ff 90       	pop	r15
     3b2:	ef 90       	pop	r14
     3b4:	df 90       	pop	r13
     3b6:	cf 90       	pop	r12
     3b8:	08 95       	ret

000003ba <error_led>:


void error_led (uint8_t status){
	if ( status ){
     3ba:	88 23       	and	r24, r24
     3bc:	11 f0       	breq	.+4      	; 0x3c2 <error_led+0x8>
		//Turn ERROR LED on
		PORTB |= (1 << ERROR_LED);
     3be:	2d 9a       	sbi	0x05, 5	; 5
     3c0:	08 95       	ret
	}
	else {
		//Turn ERROR LED off
		PORTB &= ~(1 << ERROR_LED);
     3c2:	2d 98       	cbi	0x05, 5	; 5
     3c4:	08 95       	ret

000003c6 <get_motor_stat>:
	//Reset Timer count register
	TCNT3 = 0;
}

uint8_t get_motor_stat(void){
	uint8_t pin_motor_cw = (PIND & (1 << PIN_MOTOR_CW));
     3c6:	39 b1       	in	r19, 0x09	; 9
	uint8_t pin_motor_ccw = (PIND & (1 << PIN_MOTOR_CCW));
     3c8:	29 b1       	in	r18, 0x09	; 9
	
	uint8_t motor_stat = ((pin_motor_cw >> PIN_MOTOR_CW) << 1) | (pin_motor_ccw >> PIN_MOTOR_CCW);
	
	switch (motor_stat){
     3ca:	33 fb       	bst	r19, 3
     3cc:	88 27       	eor	r24, r24
     3ce:	80 f9       	bld	r24, 0
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	88 0f       	add	r24, r24
     3d4:	99 1f       	adc	r25, r25
     3d6:	22 fb       	bst	r18, 2
     3d8:	99 27       	eor	r25, r25
     3da:	90 f9       	bld	r25, 0
     3dc:	89 2b       	or	r24, r25
     3de:	81 30       	cpi	r24, 0x01	; 1
     3e0:	39 f0       	breq	.+14     	; 0x3f0 <get_motor_stat+0x2a>
     3e2:	82 30       	cpi	r24, 0x02	; 2
     3e4:	19 f0       	breq	.+6      	; 0x3ec <get_motor_stat+0x26>
     3e6:	81 11       	cpse	r24, r1
     3e8:	05 c0       	rjmp	.+10     	; 0x3f4 <get_motor_stat+0x2e>
     3ea:	09 c0       	rjmp	.+18     	; 0x3fe <get_motor_stat+0x38>
		case 0b00:
			return MOTOR_STAT_OFF;
			break;
		case 0b10:
			return MOTOR_STAT_CW;
     3ec:	81 e0       	ldi	r24, 0x01	; 1
     3ee:	08 95       	ret
			break;
		case 0b01:
			return MOTOR_STAT_CCW;
     3f0:	82 e0       	ldi	r24, 0x02	; 2
     3f2:	08 95       	ret
			break;
		default: 
			//ERROR
			error_led(TRUE);
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	0e 94 dd 01 	call	0x3ba	; 0x3ba <error_led>
			break;
	}
	return -1;
     3fa:	8f ef       	ldi	r24, 0xFF	; 255
     3fc:	08 95       	ret
	
	uint8_t motor_stat = ((pin_motor_cw >> PIN_MOTOR_CW) << 1) | (pin_motor_ccw >> PIN_MOTOR_CCW);
	
	switch (motor_stat){
		case 0b00:
			return MOTOR_STAT_OFF;
     3fe:	80 e0       	ldi	r24, 0x00	; 0
			//ERROR
			error_led(TRUE);
			break;
	}
	return -1;
}
     400:	08 95       	ret

00000402 <set_motor_cw>:
	}
}

void set_motor_cw (void){
	
	switch (get_motor_stat()){
     402:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <get_motor_stat>
     406:	88 23       	and	r24, r24
     408:	19 f0       	breq	.+6      	; 0x410 <set_motor_cw+0xe>
     40a:	82 30       	cpi	r24, 0x02	; 2
     40c:	21 f0       	breq	.+8      	; 0x416 <set_motor_cw+0x14>
     40e:	08 95       	ret
		case MOTOR_STAT_OFF:
			//Motor was off -> turn on in cw direction
			PORTD |= (1 << PIN_MOTOR_CW);		//1
     410:	5b 9a       	sbi	0x0b, 3	; 11
			PORTD &=  ~(1 << PIN_MOTOR_CCW);	//0
     412:	5a 98       	cbi	0x0b, 2	; 11
			break;
     414:	08 95       	ret
		
		case MOTOR_STAT_CCW:
			//Motor is turning CCW -> Turn off Motor
			set_motor_off();
     416:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			inc_timer_stop();
     41a:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
     41e:	2f ef       	ldi	r18, 0xFF	; 255
     420:	80 e7       	ldi	r24, 0x70	; 112
     422:	92 e0       	ldi	r25, 0x02	; 2
     424:	21 50       	subi	r18, 0x01	; 1
     426:	80 40       	sbci	r24, 0x00	; 0
     428:	90 40       	sbci	r25, 0x00	; 0
     42a:	e1 f7       	brne	.-8      	; 0x424 <set_motor_cw+0x22>
     42c:	00 c0       	rjmp	.+0      	; 0x42e <set_motor_cw+0x2c>
     42e:	00 00       	nop
     430:	08 95       	ret

00000432 <set_motor_ccw>:
	}
}

void set_motor_ccw (void){
	
	switch (get_motor_stat()){
     432:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <get_motor_stat>
     436:	81 30       	cpi	r24, 0x01	; 1
     438:	39 f0       	breq	.+14     	; 0x448 <set_motor_ccw+0x16>
     43a:	18 f0       	brcs	.+6      	; 0x442 <set_motor_ccw+0x10>
     43c:	82 30       	cpi	r24, 0x02	; 2
     43e:	a9 f0       	breq	.+42     	; 0x46a <set_motor_ccw+0x38>
     440:	11 c0       	rjmp	.+34     	; 0x464 <set_motor_ccw+0x32>
		case MOTOR_STAT_OFF:
			//Motor was off -> turn on in ccw direction
			PORTD &=  ~(1 << PIN_MOTOR_CW);		//0
     442:	5b 98       	cbi	0x0b, 3	; 11
			PORTD |=  (1 << PIN_MOTOR_CCW);		//1
     444:	5a 9a       	sbi	0x0b, 2	; 11
			break;
     446:	08 95       	ret
			//do noting...
			break;

		case MOTOR_STAT_CW:
			//Motor is turning CW -> Turn off Motor
			set_motor_off();
     448:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			inc_timer_stop();
     44c:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
     450:	2f ef       	ldi	r18, 0xFF	; 255
     452:	80 e7       	ldi	r24, 0x70	; 112
     454:	92 e0       	ldi	r25, 0x02	; 2
     456:	21 50       	subi	r18, 0x01	; 1
     458:	80 40       	sbci	r24, 0x00	; 0
     45a:	90 40       	sbci	r25, 0x00	; 0
     45c:	e1 f7       	brne	.-8      	; 0x456 <set_motor_ccw+0x24>
     45e:	00 c0       	rjmp	.+0      	; 0x460 <set_motor_ccw+0x2e>
     460:	00 00       	nop
     462:	08 95       	ret
			_delay_ms(MOTOR_OFF_DELAY_MS);
			break;

		default: 
			error_led(TRUE); //Error
     464:	81 e0       	ldi	r24, 0x01	; 1
     466:	0e 94 dd 01 	call	0x3ba	; 0x3ba <error_led>
     46a:	08 95       	ret

0000046c <cmd_parser>:
          Calls the matching command function with arguments
Input:    pointer to a char array
Returns:  0x00 no error occoured
		  0x01 error occoured
**************************************************************************/			 
uint8_t cmd_parser(char* cmd){
     46c:	af 92       	push	r10
     46e:	bf 92       	push	r11
     470:	cf 92       	push	r12
     472:	df 92       	push	r13
     474:	ef 92       	push	r14
     476:	ff 92       	push	r15
     478:	0f 93       	push	r16
     47a:	1f 93       	push	r17
     47c:	cf 93       	push	r28
     47e:	df 93       	push	r29
     480:	cd b7       	in	r28, 0x3d	; 61
     482:	de b7       	in	r29, 0x3e	; 62
     484:	27 97       	sbiw	r28, 0x07	; 7
     486:	0f b6       	in	r0, 0x3f	; 63
     488:	f8 94       	cli
     48a:	de bf       	out	0x3e, r29	; 62
     48c:	0f be       	out	0x3f, r0	; 63
     48e:	cd bf       	out	0x3d, r28	; 61
     490:	8c 01       	movw	r16, r24
					 
	if (ECHO_EN) {
		uart0_puts(cmd);
     492:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		uart0_puts("\r\n");
     496:	8a e6       	ldi	r24, 0x6A	; 106
     498:	93 e0       	ldi	r25, 0x03	; 3
     49a:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	}
					 
	command_ptr detc_cmd = NULL;
	char delim[] = " ,";		// " " and ","
     49e:	80 e2       	ldi	r24, 0x20	; 32
     4a0:	9c e2       	ldi	r25, 0x2C	; 44
     4a2:	9a 83       	std	Y+2, r25	; 0x02
     4a4:	89 83       	std	Y+1, r24	; 0x01
     4a6:	1b 82       	std	Y+3, r1	; 0x03
	char *argv[MAX_NUM_ARG];	//argument vector containing pointers to strings
	uint8_t tmp_strlen;

	//convert input string to lowercase
	//command interpreter should be case insensitive
	strlwr(cmd);
     4a8:	c8 01       	movw	r24, r16
     4aa:	0e 94 76 0e 	call	0x1cec	; 0x1cec <strlwr>
					 
	//Receive the first token
	char *token = strtok(cmd, delim);
     4ae:	be 01       	movw	r22, r28
     4b0:	6f 5f       	subi	r22, 0xFF	; 255
     4b2:	7f 4f       	sbci	r23, 0xFF	; 255
     4b4:	c8 01       	movw	r24, r16
     4b6:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <strtok>
     4ba:	5c 01       	movw	r10, r24
     4bc:	0c e0       	ldi	r16, 0x0C	; 12
     4be:	11 e0       	ldi	r17, 0x01	; 1
     4c0:	0f 2e       	mov	r0, r31
     4c2:	f4 e5       	ldi	r31, 0x54	; 84
     4c4:	cf 2e       	mov	r12, r31
     4c6:	f1 e0       	ldi	r31, 0x01	; 1
     4c8:	df 2e       	mov	r13, r31
     4ca:	f0 2d       	mov	r31, r0
	if (ECHO_EN) {
		uart0_puts(cmd);
		uart0_puts("\r\n");
	}
					 
	command_ptr detc_cmd = NULL;
     4cc:	e1 2c       	mov	r14, r1
     4ce:	f1 2c       	mov	r15, r1
					 
	//The first token is the command word
	for (int i = 0; i < NUM_CMDS; i++)
	{
		//search for the input cmd string in available commands
		if ( strcmp( token, cmd_set[i].cmd_word ) == 0){
     4d0:	b8 01       	movw	r22, r16
     4d2:	6d 5f       	subi	r22, 0xFD	; 253
     4d4:	7f 4f       	sbci	r23, 0xFF	; 255
     4d6:	c5 01       	movw	r24, r10
     4d8:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <strcmp>
     4dc:	89 2b       	or	r24, r25
     4de:	09 f4       	brne	.+2      	; 0x4e2 <cmd_parser+0x76>
			//cmd string matches a command
			detc_cmd = &cmd_set[i];
     4e0:	78 01       	movw	r14, r16
     4e2:	0e 5e       	subi	r16, 0xEE	; 238
     4e4:	1f 4f       	sbci	r17, 0xFF	; 255
					 
	//Receive the first token
	char *token = strtok(cmd, delim);
					 
	//The first token is the command word
	for (int i = 0; i < NUM_CMDS; i++)
     4e6:	0c 15       	cp	r16, r12
     4e8:	1d 05       	cpc	r17, r13
     4ea:	91 f7       	brne	.-28     	; 0x4d0 <cmd_parser+0x64>
			//cmd string matches a command
			detc_cmd = &cmd_set[i];
		}
	}
					 
	if (detc_cmd == NULL){
     4ec:	e1 14       	cp	r14, r1
     4ee:	f1 04       	cpc	r15, r1
     4f0:	31 f4       	brne	.+12     	; 0x4fe <cmd_parser+0x92>
		//No cmd string found
		uart0_puts("Unknown command!\r\n");
     4f2:	83 ed       	ldi	r24, 0xD3	; 211
     4f4:	91 e0       	ldi	r25, 0x01	; 1
     4f6:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		return -1;
     4fa:	8f ef       	ldi	r24, 0xFF	; 255
     4fc:	87 c0       	rjmp	.+270    	; 0x60c <cmd_parser+0x1a0>
	//all other tokens are arguments
	//Collect all arguments in cmd
	argc = 0;
	err = 0;
					 
	token = strtok(NULL, delim);
     4fe:	be 01       	movw	r22, r28
     500:	6f 5f       	subi	r22, 0xFF	; 255
     502:	7f 4f       	sbci	r23, 0xFF	; 255
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <strtok>
     50c:	8c 01       	movw	r16, r24
	while(token != NULL)
     50e:	89 2b       	or	r24, r25
     510:	09 f4       	brne	.+2      	; 0x514 <cmd_parser+0xa8>
     512:	69 c0       	rjmp	.+210    	; 0x5e6 <cmd_parser+0x17a>
     514:	d1 2c       	mov	r13, r1
	{
		//ignore empty tokens (eg. 10, 11) the " " would be a empty token
		if( !(strcmp(token, "") == 0) ){
     516:	d8 01       	movw	r26, r16
     518:	8c 91       	ld	r24, X
     51a:	88 23       	and	r24, r24
     51c:	b9 f1       	breq	.+110    	; 0x58c <cmd_parser+0x120>

			//Check number of arguments
			if ((argc >= detc_cmd->arg_cnt) || (argc >= MAX_NUM_ARG)){
     51e:	f7 01       	movw	r30, r14
     520:	80 81       	ld	r24, Z
     522:	d8 16       	cp	r13, r24
     524:	18 f4       	brcc	.+6      	; 0x52c <cmd_parser+0xc0>
     526:	f1 e0       	ldi	r31, 0x01	; 1
     528:	fd 15       	cp	r31, r13
     52a:	28 f4       	brcc	.+10     	; 0x536 <cmd_parser+0xca>
				uart0_puts("The number of arguments exceeds the specified parser limit!\r\n");
     52c:	86 ee       	ldi	r24, 0xE6	; 230
     52e:	91 e0       	ldi	r25, 0x01	; 1
     530:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				err = 1;
				break;
     534:	37 c0       	rjmp	.+110    	; 0x5a4 <cmd_parser+0x138>
			}
							 
			//Check argument string length
			tmp_strlen = strlen(token); // strlen is not including '\0'
     536:	f8 01       	movw	r30, r16
     538:	01 90       	ld	r0, Z+
     53a:	00 20       	and	r0, r0
     53c:	e9 f7       	brne	.-6      	; 0x538 <cmd_parser+0xcc>
     53e:	31 97       	sbiw	r30, 0x01	; 1
     540:	cf 01       	movw	r24, r30
     542:	80 1b       	sub	r24, r16
     544:	91 0b       	sbc	r25, r17
			if ( tmp_strlen + 1 >= MAX_ARG_LEN ){
     546:	99 27       	eor	r25, r25
     548:	01 96       	adiw	r24, 0x01	; 1
     54a:	8f 30       	cpi	r24, 0x0F	; 15
     54c:	91 05       	cpc	r25, r1
     54e:	2c f0       	brlt	.+10     	; 0x55a <cmd_parser+0xee>
				uart0_puts("Max arg. string length exceeded!\r\n");
     550:	84 e2       	ldi	r24, 0x24	; 36
     552:	92 e0       	ldi	r25, 0x02	; 2
     554:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				err = 1;
				break;
     558:	25 c0       	rjmp	.+74     	; 0x5a4 <cmd_parser+0x138>
			}
							 
			//allocate memory for argument string
			argv[argc] = (char *) malloc(tmp_strlen  + 1);
     55a:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <malloc>
     55e:	ed 2d       	mov	r30, r13
     560:	f0 e0       	ldi	r31, 0x00	; 0
     562:	ee 0f       	add	r30, r30
     564:	ff 1f       	adc	r31, r31
     566:	21 e0       	ldi	r18, 0x01	; 1
     568:	30 e0       	ldi	r19, 0x00	; 0
     56a:	2c 0f       	add	r18, r28
     56c:	3d 1f       	adc	r19, r29
     56e:	e2 0f       	add	r30, r18
     570:	f3 1f       	adc	r31, r19
     572:	94 83       	std	Z+4, r25	; 0x04
     574:	83 83       	std	Z+3, r24	; 0x03
							 
			if (argv[argc] == NULL){
     576:	00 97       	sbiw	r24, 0x00	; 0
     578:	29 f4       	brne	.+10     	; 0x584 <cmd_parser+0x118>
				//Memory allocation failed
				uart0_puts("Memory allocation failed!\r\n");
     57a:	87 e4       	ldi	r24, 0x47	; 71
     57c:	92 e0       	ldi	r25, 0x02	; 2
     57e:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				err = 1;
				break;
     582:	10 c0       	rjmp	.+32     	; 0x5a4 <cmd_parser+0x138>
			}
							 
			//copy the token to the argument vector
			strcpy(argv[argc] , token);
     584:	b8 01       	movw	r22, r16
     586:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <strcpy>
							 
			//increase argument counter
			argc++;
     58a:	d3 94       	inc	r13
		}
		//Fetch the next token to process
		token = strtok(NULL, delim);
     58c:	be 01       	movw	r22, r28
     58e:	6f 5f       	subi	r22, 0xFF	; 255
     590:	7f 4f       	sbci	r23, 0xFF	; 255
     592:	80 e0       	ldi	r24, 0x00	; 0
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <strtok>
     59a:	8c 01       	movw	r16, r24
	//Collect all arguments in cmd
	argc = 0;
	err = 0;
					 
	token = strtok(NULL, delim);
	while(token != NULL)
     59c:	89 2b       	or	r24, r25
     59e:	09 f0       	breq	.+2      	; 0x5a2 <cmd_parser+0x136>
     5a0:	ba cf       	rjmp	.-140    	; 0x516 <cmd_parser+0xaa>
     5a2:	22 c0       	rjmp	.+68     	; 0x5e8 <cmd_parser+0x17c>
		token = strtok(NULL, delim);
	}
					 
	//all arguments parsed, check if the correct number of arguments was found
	//do not print a error message if the err flag is already set
	if ( (argc != detc_cmd->arg_cnt) && (err == 0) ){
     5a4:	d7 01       	movw	r26, r14
     5a6:	8c 91       	ld	r24, X
     5a8:	8d 11       	cpse	r24, r13
     5aa:	23 c0       	rjmp	.+70     	; 0x5f2 <cmd_parser+0x186>
     5ac:	ff 24       	eor	r15, r15
     5ae:	f3 94       	inc	r15
     5b0:	05 c0       	rjmp	.+10     	; 0x5bc <cmd_parser+0x150>
		uart0_puts("Incorrect number of Arguments!\r\n");
     5b2:	83 e6       	ldi	r24, 0x63	; 99
     5b4:	92 e0       	ldi	r25, 0x02	; 2
     5b6:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
     5ba:	1b c0       	rjmp	.+54     	; 0x5f2 <cmd_parser+0x186>
		//If all went fine call the command function and pass the arguments
		detc_cmd->cmd_fun_ptr(argc, argv);
	}

	//free allocated memory
	for (int i = 0; i < argc; i++){
     5bc:	0d 2d       	mov	r16, r13
     5be:	10 e0       	ldi	r17, 0x00	; 0
     5c0:	10 16       	cp	r1, r16
     5c2:	11 06       	cpc	r1, r17
     5c4:	5c f4       	brge	.+22     	; 0x5dc <cmd_parser+0x170>
		free(argv[i]);
     5c6:	8c 81       	ldd	r24, Y+4	; 0x04
     5c8:	9d 81       	ldd	r25, Y+5	; 0x05
     5ca:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <free>
		//If all went fine call the command function and pass the arguments
		detc_cmd->cmd_fun_ptr(argc, argv);
	}

	//free allocated memory
	for (int i = 0; i < argc; i++){
     5ce:	02 30       	cpi	r16, 0x02	; 2
     5d0:	11 05       	cpc	r17, r1
     5d2:	24 f0       	brlt	.+8      	; 0x5dc <cmd_parser+0x170>
		free(argv[i]);
     5d4:	8e 81       	ldd	r24, Y+6	; 0x06
     5d6:	9f 81       	ldd	r25, Y+7	; 0x07
     5d8:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <free>
	}
					 
	if (detc_cmd == NULL){
		//No cmd string found
		uart0_puts("Unknown command!\r\n");
		return -1;
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	f1 10       	cpse	r15, r1
     5e0:	15 c0       	rjmp	.+42     	; 0x60c <cmd_parser+0x1a0>
     5e2:	80 e0       	ldi	r24, 0x00	; 0
     5e4:	13 c0       	rjmp	.+38     	; 0x60c <cmd_parser+0x1a0>
		
	}
					 
	//all other tokens are arguments
	//Collect all arguments in cmd
	argc = 0;
     5e6:	d1 2c       	mov	r13, r1
		token = strtok(NULL, delim);
	}
					 
	//all arguments parsed, check if the correct number of arguments was found
	//do not print a error message if the err flag is already set
	if ( (argc != detc_cmd->arg_cnt) && (err == 0) ){
     5e8:	f7 01       	movw	r30, r14
     5ea:	80 81       	ld	r24, Z
     5ec:	8d 11       	cpse	r24, r13
     5ee:	e1 cf       	rjmp	.-62     	; 0x5b2 <cmd_parser+0x146>
     5f0:	03 c0       	rjmp	.+6      	; 0x5f8 <cmd_parser+0x18c>
		err=1;
	}
					 
	if (!err){
		//If all went fine call the command function and pass the arguments
		detc_cmd->cmd_fun_ptr(argc, argv);
     5f2:	ff 24       	eor	r15, r15
     5f4:	f3 94       	inc	r15
     5f6:	e2 cf       	rjmp	.-60     	; 0x5bc <cmd_parser+0x150>
     5f8:	01 80       	ldd	r0, Z+1	; 0x01
     5fa:	f2 81       	ldd	r31, Z+2	; 0x02
     5fc:	e0 2d       	mov	r30, r0
     5fe:	be 01       	movw	r22, r28
     600:	6c 5f       	subi	r22, 0xFC	; 252
     602:	7f 4f       	sbci	r23, 0xFF	; 255
     604:	8d 2d       	mov	r24, r13
     606:	09 95       	icall
     608:	f1 2c       	mov	r15, r1
     60a:	d8 cf       	rjmp	.-80     	; 0x5bc <cmd_parser+0x150>
		free(argv[i]);
	}
					 
	if (err) return 1;
	else return 0;
};
     60c:	27 96       	adiw	r28, 0x07	; 7
     60e:	0f b6       	in	r0, 0x3f	; 63
     610:	f8 94       	cli
     612:	de bf       	out	0x3e, r29	; 62
     614:	0f be       	out	0x3f, r0	; 63
     616:	cd bf       	out	0x3d, r28	; 61
     618:	df 91       	pop	r29
     61a:	cf 91       	pop	r28
     61c:	1f 91       	pop	r17
     61e:	0f 91       	pop	r16
     620:	ff 90       	pop	r15
     622:	ef 90       	pop	r14
     624:	df 90       	pop	r13
     626:	cf 90       	pop	r12
     628:	bf 90       	pop	r11
     62a:	af 90       	pop	r10
     62c:	08 95       	ret

0000062e <peek_volupdown>:
Purpose:  checks if the line buffer is a volup or voldown command
Input:    char* to lne buffer
Returns:  CMD_IDX_VOLUP, CMD_IDX_VOLDOWN for valid commands or 0xFF if  
		  volup or voldown was not found
**************************************************************************/
uint8_t peek_volupdown(char* buffer){
     62e:	0f 93       	push	r16
     630:	1f 93       	push	r17
     632:	cf 93       	push	r28
     634:	df 93       	push	r29
	
	uint8_t len;
	uint8_t max_idx;
	
	len = strlen(buffer);
     636:	fc 01       	movw	r30, r24
     638:	01 90       	ld	r0, Z+
     63a:	00 20       	and	r0, r0
     63c:	e9 f7       	brne	.-6      	; 0x638 <peek_volupdown+0xa>
     63e:	31 97       	sbiw	r30, 0x01	; 1
     640:	e8 1b       	sub	r30, r24
     642:	f9 0b       	sbc	r31, r25
	
	//Empty string
	if(len == 0) {
     644:	ee 23       	and	r30, r30
     646:	61 f1       	breq	.+88     	; 0x6a0 <peek_volupdown+0x72>
		return 0xFF;
	}
	
	//Initialize max index (which is no whitespace)
	max_idx = (len - 1);
     648:	e1 50       	subi	r30, 0x01	; 1

	//Search for tailing whitespaces
	while((buffer[max_idx] == ' ') && max_idx > 0) {
     64a:	ce 2f       	mov	r28, r30
     64c:	d0 e0       	ldi	r29, 0x00	; 0
     64e:	dc 01       	movw	r26, r24
     650:	ac 0f       	add	r26, r28
     652:	bd 1f       	adc	r27, r29
     654:	2c 91       	ld	r18, X
     656:	20 32       	cpi	r18, 0x20	; 32
     658:	79 f4       	brne	.+30     	; 0x678 <peek_volupdown+0x4a>
     65a:	ee 23       	and	r30, r30
     65c:	19 f1       	breq	.+70     	; 0x6a4 <peek_volupdown+0x76>
		max_idx--;
     65e:	e1 50       	subi	r30, 0x01	; 1
	
	//Initialize max index (which is no whitespace)
	max_idx = (len - 1);

	//Search for tailing whitespaces
	while((buffer[max_idx] == ' ') && max_idx > 0) {
     660:	ce 2f       	mov	r28, r30
     662:	d0 e0       	ldi	r29, 0x00	; 0
     664:	dc 01       	movw	r26, r24
     666:	ac 0f       	add	r26, r28
     668:	bd 1f       	adc	r27, r29
     66a:	2c 91       	ld	r18, X
     66c:	20 32       	cpi	r18, 0x20	; 32
     66e:	21 f4       	brne	.+8      	; 0x678 <peek_volupdown+0x4a>
     670:	e1 11       	cpse	r30, r1
     672:	f5 cf       	rjmp	.-22     	; 0x65e <peek_volupdown+0x30>
	}
	
	//If max_idx == 0 -> The string contains only whitespaces -> not valid
	//strncmp returns "0" if it is called with n = 0
	if (max_idx == 0){
		return 0xFF;
     674:	8f ef       	ldi	r24, 0xFF	; 255
     676:	1d c0       	rjmp	.+58     	; 0x6b2 <peek_volupdown+0x84>
		max_idx--;
	}
	
	//If max_idx == 0 -> The string contains only whitespaces -> not valid
	//strncmp returns "0" if it is called with n = 0
	if (max_idx == 0){
     678:	ee 23       	and	r30, r30
     67a:	b1 f0       	breq	.+44     	; 0x6a8 <peek_volupdown+0x7a>
     67c:	8c 01       	movw	r16, r24
		return 0xFF;
	}
	
	//Check if volup or voldown was found 
	if (strncmp(buffer, cmd_set[CMD_IDX_VOLUP].cmd_word, max_idx) == 0){
     67e:	ae 01       	movw	r20, r28
     680:	6f e0       	ldi	r22, 0x0F	; 15
     682:	71 e0       	ldi	r23, 0x01	; 1
     684:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <strncmp>
     688:	89 2b       	or	r24, r25
     68a:	81 f0       	breq	.+32     	; 0x6ac <peek_volupdown+0x7e>
		//index 0 found
		return CMD_IDX_VOLUP;
	}else if (strncmp(buffer, cmd_set[CMD_IDX_VOLDOWN].cmd_word, max_idx) == 0) {
     68c:	ae 01       	movw	r20, r28
     68e:	61 e2       	ldi	r22, 0x21	; 33
     690:	71 e0       	ldi	r23, 0x01	; 1
     692:	c8 01       	movw	r24, r16
     694:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <strncmp>
     698:	89 2b       	or	r24, r25
     69a:	51 f0       	breq	.+20     	; 0x6b0 <peek_volupdown+0x82>
		//index 1 found
		return CMD_IDX_VOLDOWN;
	}
	//volup or voldown was not found
	return 0xFF;
     69c:	8f ef       	ldi	r24, 0xFF	; 255
     69e:	09 c0       	rjmp	.+18     	; 0x6b2 <peek_volupdown+0x84>
	
	len = strlen(buffer);
	
	//Empty string
	if(len == 0) {
		return 0xFF;
     6a0:	8f ef       	ldi	r24, 0xFF	; 255
     6a2:	07 c0       	rjmp	.+14     	; 0x6b2 <peek_volupdown+0x84>
	}
	
	//If max_idx == 0 -> The string contains only whitespaces -> not valid
	//strncmp returns "0" if it is called with n = 0
	if (max_idx == 0){
		return 0xFF;
     6a4:	8f ef       	ldi	r24, 0xFF	; 255
     6a6:	05 c0       	rjmp	.+10     	; 0x6b2 <peek_volupdown+0x84>
     6a8:	8f ef       	ldi	r24, 0xFF	; 255
     6aa:	03 c0       	rjmp	.+6      	; 0x6b2 <peek_volupdown+0x84>
	}
	
	//Check if volup or voldown was found 
	if (strncmp(buffer, cmd_set[CMD_IDX_VOLUP].cmd_word, max_idx) == 0){
		//index 0 found
		return CMD_IDX_VOLUP;
     6ac:	80 e0       	ldi	r24, 0x00	; 0
     6ae:	01 c0       	rjmp	.+2      	; 0x6b2 <peek_volupdown+0x84>
	}else if (strncmp(buffer, cmd_set[CMD_IDX_VOLDOWN].cmd_word, max_idx) == 0) {
		//index 1 found
		return CMD_IDX_VOLDOWN;
     6b0:	81 e0       	ldi	r24, 0x01	; 1
	}
	//volup or voldown was not found
	return 0xFF;
}
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	1f 91       	pop	r17
     6b8:	0f 91       	pop	r16
     6ba:	08 95       	ret

000006bc <uart0_errchk>:
Input:    None
Returns:  boolean false if no error was found; true if an error occured
**************************************************************************/
uint16_t uart0_errchk(uint16_t rec_val){
	
	if (rec_val & UART_FRAME_ERROR ){
     6bc:	93 ff       	sbrs	r25, 3
     6be:	07 c0       	rjmp	.+14     	; 0x6ce <uart0_errchk+0x12>
		uart0_puts("UART_FRAME_ERROR occurred!");
     6c0:	84 e8       	ldi	r24, 0x84	; 132
     6c2:	92 e0       	ldi	r25, 0x02	; 2
     6c4:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		return UART_FRAME_ERROR;
     6c8:	20 e0       	ldi	r18, 0x00	; 0
     6ca:	38 e0       	ldi	r19, 0x08	; 8
     6cc:	1d c0       	rjmp	.+58     	; 0x708 <uart0_errchk+0x4c>
	}
	else if (rec_val & UART_OVERRUN_ERROR){
     6ce:	92 ff       	sbrs	r25, 2
     6d0:	07 c0       	rjmp	.+14     	; 0x6e0 <uart0_errchk+0x24>
		uart0_puts("UART_OVERRUN_ERROR occurred!");
     6d2:	8f e9       	ldi	r24, 0x9F	; 159
     6d4:	92 e0       	ldi	r25, 0x02	; 2
     6d6:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		return UART_OVERRUN_ERROR;
     6da:	20 e0       	ldi	r18, 0x00	; 0
     6dc:	34 e0       	ldi	r19, 0x04	; 4
     6de:	14 c0       	rjmp	.+40     	; 0x708 <uart0_errchk+0x4c>
	}
	else if (rec_val & UART_BUFFER_OVERFLOW){
     6e0:	91 ff       	sbrs	r25, 1
     6e2:	07 c0       	rjmp	.+14     	; 0x6f2 <uart0_errchk+0x36>
		uart0_puts("UART_BUFFER_OVERFLOW occurred!");
     6e4:	8c eb       	ldi	r24, 0xBC	; 188
     6e6:	92 e0       	ldi	r25, 0x02	; 2
     6e8:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		return UART_BUFFER_OVERFLOW;
     6ec:	20 e0       	ldi	r18, 0x00	; 0
     6ee:	32 e0       	ldi	r19, 0x02	; 2
     6f0:	0b c0       	rjmp	.+22     	; 0x708 <uart0_errchk+0x4c>
	}
	else if (rec_val & UART_NO_DATA){
     6f2:	9c 01       	movw	r18, r24
     6f4:	22 27       	eor	r18, r18
     6f6:	31 70       	andi	r19, 0x01	; 1
     6f8:	90 ff       	sbrs	r25, 0
     6fa:	06 c0       	rjmp	.+12     	; 0x708 <uart0_errchk+0x4c>
		uart0_puts("UART_NO_DATA occurred!");
     6fc:	8b ed       	ldi	r24, 0xDB	; 219
     6fe:	92 e0       	ldi	r25, 0x02	; 2
     700:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
		return UART_NO_DATA;
     704:	20 e0       	ldi	r18, 0x00	; 0
     706:	31 e0       	ldi	r19, 0x01	; 1
	}
	return 0;
     708:	c9 01       	movw	r24, r18
     70a:	08 95       	ret

0000070c <uart0_getln>:
Returns:  0x01 no bytes available
		  0x00 one line was read successfully
		  0xXX02 UART transmit Error occurred (Upper 16 Bytes are the UART error code)
**************************************************************************/
uint16_t uart0_getln(char* uart0_line_buf)
{
     70c:	ff 92       	push	r15
     70e:	0f 93       	push	r16
     710:	1f 93       	push	r17
     712:	cf 93       	push	r28
     714:	df 93       	push	r29
     716:	ec 01       	movw	r28, r24
	if (uart0_available() > 0){
     718:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <uart0_available>
     71c:	89 2b       	or	r24, r25
     71e:	09 f4       	brne	.+2      	; 0x722 <uart0_getln+0x16>
     720:	47 c0       	rjmp	.+142    	; 0x7b0 <uart0_getln+0xa4>
		static uint8_t uart0_line_buf_len = 0;
		
		uint16_t rec_val;		//received value
		char rec_c;				//received character
		
		rec_val = uart0_getc();
     722:	0e 94 bd 0c 	call	0x197a	; 0x197a <uart0_getc>
     726:	18 2f       	mov	r17, r24
     728:	f9 2e       	mov	r15, r25
		rec_c = (char)rec_val;	//lower 8 bit
	
		
		//Check for receive errors
		if ( uart0_errchk(rec_val) ){
     72a:	0e 94 5e 03 	call	0x6bc	; 0x6bc <uart0_errchk>
     72e:	00 97       	sbiw	r24, 0x00	; 0
     730:	31 f0       	breq	.+12     	; 0x73e <uart0_getln+0x32>
			return ( uart0_errchk(rec_val) | GET_LN_REC_ERR);
     732:	81 2f       	mov	r24, r17
     734:	9f 2d       	mov	r25, r15
     736:	0e 94 5e 03 	call	0x6bc	; 0x6bc <uart0_errchk>
     73a:	82 60       	ori	r24, 0x02	; 2
     73c:	3e c0       	rjmp	.+124    	; 0x7ba <uart0_getln+0xae>
		}

		if ( rec_c == LINE_DELIMITER ){
     73e:	1d 30       	cpi	r17, 0x0D	; 13
     740:	49 f4       	brne	.+18     	; 0x754 <uart0_getln+0x48>
			//EOL reached
			if (uart0_line_buf_len != 0){
     742:	20 91 c0 03 	lds	r18, 0x03C0	; 0x8003c0 <uart0_line_buf_len.2506>
     746:	22 23       	and	r18, r18
     748:	19 f0       	breq	.+6      	; 0x750 <uart0_getln+0x44>
				//reset buffer index
				uart0_line_buf_len = 0;
     74a:	10 92 c0 03 	sts	0x03C0, r1	; 0x8003c0 <uart0_line_buf_len.2506>
     74e:	35 c0       	rjmp	.+106    	; 0x7ba <uart0_getln+0xae>
			}
			else{
				//first character was a delimiter -> set terminator to first buffer index
				//(empty string)
				uart0_line_buf[uart0_line_buf_len] = 0;
     750:	18 82       	st	Y, r1
     752:	33 c0       	rjmp	.+102    	; 0x7ba <uart0_getln+0xae>
		}
		else {
			//EOL not reached 
			
			//Handle backspace and "DEL" (=127)
			if ( rec_c == '\b' || rec_c == 127 ){
     754:	18 30       	cpi	r17, 0x08	; 8
     756:	11 f0       	breq	.+4      	; 0x75c <uart0_getln+0x50>
     758:	1f 37       	cpi	r17, 0x7F	; 127
     75a:	79 f4       	brne	.+30     	; 0x77a <uart0_getln+0x6e>
				//delete the most recent character
				//Prevent buf len from overflow
				if (uart0_line_buf_len > 0) uart0_line_buf_len--;
     75c:	80 91 c0 03 	lds	r24, 0x03C0	; 0x8003c0 <uart0_line_buf_len.2506>
     760:	88 23       	and	r24, r24
     762:	19 f0       	breq	.+6      	; 0x76a <uart0_getln+0x5e>
     764:	81 50       	subi	r24, 0x01	; 1
     766:	80 93 c0 03 	sts	0x03C0, r24	; 0x8003c0 <uart0_line_buf_len.2506>
				uart0_line_buf[uart0_line_buf_len] = 0;
     76a:	80 91 c0 03 	lds	r24, 0x03C0	; 0x8003c0 <uart0_line_buf_len.2506>
     76e:	c8 0f       	add	r28, r24
     770:	d1 1d       	adc	r29, r1
     772:	18 82       	st	Y, r1
					uart0_puts("Line length exceeds buffer!");
				}
			}
		}
	}
	return GET_LN_NO_BYTES;
     774:	81 e0       	ldi	r24, 0x01	; 1
     776:	90 e0       	ldi	r25, 0x00	; 0
			//Handle backspace and "DEL" (=127)
			if ( rec_c == '\b' || rec_c == 127 ){
				//delete the most recent character
				//Prevent buf len from overflow
				if (uart0_line_buf_len > 0) uart0_line_buf_len--;
				uart0_line_buf[uart0_line_buf_len] = 0;
     778:	20 c0       	rjmp	.+64     	; 0x7ba <uart0_getln+0xae>
			}
			else if (rec_c == '\n'){
     77a:	1a 30       	cpi	r17, 0x0A	; 10
     77c:	e1 f0       	breq	.+56     	; 0x7b6 <uart0_getln+0xaa>
				//Ignore Characters. E.g. '\n' if the EOL is "\r\n" in case of a telnet connection
				
			}
			else {
				//-> store to buffer
				if(uart0_line_buf_len < LINE_BUF_SIZE){
     77e:	80 91 c0 03 	lds	r24, 0x03C0	; 0x8003c0 <uart0_line_buf_len.2506>
     782:	80 35       	cpi	r24, 0x50	; 80
     784:	70 f4       	brcc	.+28     	; 0x7a2 <uart0_getln+0x96>
					uart0_line_buf[uart0_line_buf_len++] = rec_c;
     786:	91 e0       	ldi	r25, 0x01	; 1
     788:	98 0f       	add	r25, r24
     78a:	90 93 c0 03 	sts	0x03C0, r25	; 0x8003c0 <uart0_line_buf_len.2506>
     78e:	fe 01       	movw	r30, r28
     790:	e8 0f       	add	r30, r24
     792:	f1 1d       	adc	r31, r1
     794:	10 83       	st	Z, r17
					uart0_line_buf[uart0_line_buf_len] = 0; // append the null terminator
     796:	c9 0f       	add	r28, r25
     798:	d1 1d       	adc	r29, r1
     79a:	18 82       	st	Y, r1
					uart0_puts("Line length exceeds buffer!");
				}
			}
		}
	}
	return GET_LN_NO_BYTES;
     79c:	81 e0       	ldi	r24, 0x01	; 1
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	0c c0       	rjmp	.+24     	; 0x7ba <uart0_getln+0xae>
					uart0_line_buf[uart0_line_buf_len++] = rec_c;
					uart0_line_buf[uart0_line_buf_len] = 0; // append the null terminator
				}
				else{
					//buffer full -> print error message
					uart0_puts("Line length exceeds buffer!");
     7a2:	82 ef       	ldi	r24, 0xF2	; 242
     7a4:	92 e0       	ldi	r25, 0x02	; 2
     7a6:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				}
			}
		}
	}
	return GET_LN_NO_BYTES;
     7aa:	81 e0       	ldi	r24, 0x01	; 1
     7ac:	90 e0       	ldi	r25, 0x00	; 0
     7ae:	05 c0       	rjmp	.+10     	; 0x7ba <uart0_getln+0xae>
     7b0:	81 e0       	ldi	r24, 0x01	; 1
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <uart0_getln+0xae>
     7b6:	81 e0       	ldi	r24, 0x01	; 1
     7b8:	90 e0       	ldi	r25, 0x00	; 0
}
     7ba:	df 91       	pop	r29
     7bc:	cf 91       	pop	r28
     7be:	1f 91       	pop	r17
     7c0:	0f 91       	pop	r16
     7c2:	ff 90       	pop	r15
     7c4:	08 95       	ret

000007c6 <itoh>:

uint8_t ir_cmd_volup = 16;
uint8_t ir_cmd_voldown = 17;

static char * itoh (char * buf, uint8_t digits, uint16_t number)
{
     7c6:	cf 93       	push	r28
     7c8:	df 93       	push	r29
     7ca:	ec 01       	movw	r28, r24
	for (buf[digits] = 0; digits--; number >>= 4)
     7cc:	fc 01       	movw	r30, r24
     7ce:	e6 0f       	add	r30, r22
     7d0:	f1 1d       	adc	r31, r1
     7d2:	10 82       	st	Z, r1
     7d4:	9f ef       	ldi	r25, 0xFF	; 255
     7d6:	96 0f       	add	r25, r22
     7d8:	66 23       	and	r22, r22
     7da:	91 f0       	breq	.+36     	; 0x800 <itoh+0x3a>
	{
		buf[digits] = "0123456789ABCDEF"[number & 0x0F];
     7dc:	de 01       	movw	r26, r28
     7de:	a9 0f       	add	r26, r25
     7e0:	b1 1d       	adc	r27, r1
     7e2:	fa 01       	movw	r30, r20
     7e4:	ef 70       	andi	r30, 0x0F	; 15
     7e6:	ff 27       	eor	r31, r31
     7e8:	e2 5f       	subi	r30, 0xF2	; 242
     7ea:	fc 4f       	sbci	r31, 0xFC	; 252
     7ec:	20 81       	ld	r18, Z
     7ee:	2c 93       	st	X, r18
uint8_t ir_cmd_volup = 16;
uint8_t ir_cmd_voldown = 17;

static char * itoh (char * buf, uint8_t digits, uint16_t number)
{
	for (buf[digits] = 0; digits--; number >>= 4)
     7f0:	52 95       	swap	r21
     7f2:	42 95       	swap	r20
     7f4:	4f 70       	andi	r20, 0x0F	; 15
     7f6:	45 27       	eor	r20, r21
     7f8:	5f 70       	andi	r21, 0x0F	; 15
     7fa:	45 27       	eor	r20, r21
     7fc:	91 50       	subi	r25, 0x01	; 1
     7fe:	70 f7       	brcc	.-36     	; 0x7dc <itoh+0x16>
	{
		buf[digits] = "0123456789ABCDEF"[number & 0x0F];
	}
	return buf;
}
     800:	ce 01       	movw	r24, r28
     802:	df 91       	pop	r29
     804:	cf 91       	pop	r28
     806:	08 95       	ret

00000808 <fsm>:

void fsm (void)
{
     808:	0f 93       	push	r16
     80a:	1f 93       	push	r17
     80c:	cf 93       	push	r28
     80e:	df 93       	push	r29
     810:	cd b7       	in	r28, 0x3d	; 61
     812:	de b7       	in	r29, 0x3e	; 62
     814:	2a 97       	sbiw	r28, 0x0a	; 10
     816:	0f b6       	in	r0, 0x3f	; 63
     818:	f8 94       	cli
     81a:	de bf       	out	0x3e, r29	; 62
     81c:	0f be       	out	0x3f, r0	; 63
     81e:	cd bf       	out	0x3d, r28	; 61
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     820:	f8 94       	cli
	char buf[10];
	
	uint16_t adc_val_fsm = 0;
	
	  ATOMIC_BLOCK(ATOMIC_FORCEON){
		adc_val_fsm =   adc_val;
     822:	00 91 f9 03 	lds	r16, 0x03F9	; 0x8003f9 <adc_val>
     826:	10 91 fa 03 	lds	r17, 0x03FA	; 0x8003fa <adc_val+0x1>
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     82a:	78 94       	sei
	  }
	
	
	switch ( FSM_STATE ) {
     82c:	e0 91 fb 03 	lds	r30, 0x03FB	; 0x8003fb <FSM_STATE>
     830:	8e 2f       	mov	r24, r30
     832:	90 e0       	ldi	r25, 0x00	; 0
     834:	87 30       	cpi	r24, 0x07	; 7
     836:	91 05       	cpc	r25, r1
     838:	08 f0       	brcs	.+2      	; 0x83c <fsm+0x34>
     83a:	f3 c1       	rjmp	.+998    	; 0xc22 <__stack+0x323>
     83c:	fc 01       	movw	r30, r24
     83e:	e6 5a       	subi	r30, 0xA6	; 166
     840:	ff 4f       	sbci	r31, 0xFF	; 255
     842:	0c 94 13 0d 	jmp	0x1a26	; 0x1a26 <__tablejump2__>
		case STATE_INIT:
		//Init State, do nothing (waiting for commands)
			
		//Wait for UART-commands
		if (CMD_REC_UART) {
     846:	80 91 f6 03 	lds	r24, 0x03F6	; 0x8003f6 <CMD_REC_UART>
     84a:	88 23       	and	r24, r24
     84c:	31 f0       	breq	.+12     	; 0x85a <fsm+0x52>
			//Call CMD parser
			cmd_parser(uart0_line_buf);
     84e:	82 e0       	ldi	r24, 0x02	; 2
     850:	95 e0       	ldi	r25, 0x05	; 5
     852:	0e 94 36 02 	call	0x46c	; 0x46c <cmd_parser>
			CMD_REC_UART = 0;
     856:	10 92 f6 03 	sts	0x03F6, r1	; 0x8003f6 <CMD_REC_UART>
		}

		if (CMD_REC_IR){
     85a:	80 91 f5 03 	lds	r24, 0x03F5	; 0x8003f5 <CMD_REC_IR>
     85e:	88 23       	and	r24, r24
     860:	09 f4       	brne	.+2      	; 0x864 <fsm+0x5c>
     862:	df c1       	rjmp	.+958    	; 0xc22 <__stack+0x323>
			#if DEBUG_MSG
			uart0_puts ("protocol: 0x");
     864:	8f e1       	ldi	r24, 0x1F	; 31
     866:	93 e0       	ldi	r25, 0x03	; 3
     868:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			itoh (buf, 2, irmp_data.protocol);
     86c:	02 e5       	ldi	r16, 0x52	; 82
     86e:	15 e0       	ldi	r17, 0x05	; 5
     870:	f8 01       	movw	r30, r16
     872:	40 81       	ld	r20, Z
     874:	50 e0       	ldi	r21, 0x00	; 0
     876:	62 e0       	ldi	r22, 0x02	; 2
     878:	ce 01       	movw	r24, r28
     87a:	01 96       	adiw	r24, 0x01	; 1
     87c:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <itoh>
			uart0_puts (buf);
     880:	ce 01       	movw	r24, r28
     882:	01 96       	adiw	r24, 0x01	; 1
     884:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				
			uart0_puts ("   address: 0x");
     888:	8c e2       	ldi	r24, 0x2C	; 44
     88a:	93 e0       	ldi	r25, 0x03	; 3
     88c:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			itoh (buf, 4, irmp_data.address);
     890:	f8 01       	movw	r30, r16
     892:	41 81       	ldd	r20, Z+1	; 0x01
     894:	52 81       	ldd	r21, Z+2	; 0x02
     896:	64 e0       	ldi	r22, 0x04	; 4
     898:	ce 01       	movw	r24, r28
     89a:	01 96       	adiw	r24, 0x01	; 1
     89c:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <itoh>
			uart0_puts (buf);
     8a0:	ce 01       	movw	r24, r28
     8a2:	01 96       	adiw	r24, 0x01	; 1
     8a4:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				
			uart0_puts ("   command: 0x");
     8a8:	8b e3       	ldi	r24, 0x3B	; 59
     8aa:	93 e0       	ldi	r25, 0x03	; 3
     8ac:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			itoh (buf, 4, irmp_data.command);
     8b0:	f8 01       	movw	r30, r16
     8b2:	43 81       	ldd	r20, Z+3	; 0x03
     8b4:	54 81       	ldd	r21, Z+4	; 0x04
     8b6:	64 e0       	ldi	r22, 0x04	; 4
     8b8:	ce 01       	movw	r24, r28
     8ba:	01 96       	adiw	r24, 0x01	; 1
     8bc:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <itoh>
			uart0_puts (buf);
     8c0:	ce 01       	movw	r24, r28
     8c2:	01 96       	adiw	r24, 0x01	; 1
     8c4:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				
			uart0_puts ("   flags: 0x");
     8c8:	8a e4       	ldi	r24, 0x4A	; 74
     8ca:	93 e0       	ldi	r25, 0x03	; 3
     8cc:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			itoh (buf, 2, irmp_data.flags);
     8d0:	f8 01       	movw	r30, r16
     8d2:	45 81       	ldd	r20, Z+5	; 0x05
     8d4:	50 e0       	ldi	r21, 0x00	; 0
     8d6:	62 e0       	ldi	r22, 0x02	; 2
     8d8:	ce 01       	movw	r24, r28
     8da:	01 96       	adiw	r24, 0x01	; 1
     8dc:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <itoh>
			uart0_puts (buf);
     8e0:	ce 01       	movw	r24, r28
     8e2:	01 96       	adiw	r24, 0x01	; 1
     8e4:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			uart0_puts("\r\n");
     8e8:	8a e6       	ldi	r24, 0x6A	; 106
     8ea:	93 e0       	ldi	r25, 0x03	; 3
     8ec:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			#endif
				
			//volup() and voldown() will handle the FSM_STATE varialbe
			if (irmp_data.command == ir_cmd_volup){
     8f0:	f8 01       	movw	r30, r16
     8f2:	23 81       	ldd	r18, Z+3	; 0x03
     8f4:	34 81       	ldd	r19, Z+4	; 0x04
     8f6:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ir_cmd_volup>
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	28 17       	cp	r18, r24
     8fe:	39 07       	cpc	r19, r25
     900:	31 f4       	brne	.+12     	; 0x90e <__stack+0xf>
				volup(0, NULL);
     902:	60 e0       	ldi	r22, 0x00	; 0
     904:	70 e0       	ldi	r23, 0x00	; 0
     906:	80 e0       	ldi	r24, 0x00	; 0
     908:	0e 94 4e 01 	call	0x29c	; 0x29c <volup>
     90c:	0b c0       	rjmp	.+22     	; 0x924 <__stack+0x25>
			}
			else if (irmp_data.command == ir_cmd_voldown){
     90e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <ir_cmd_voldown>
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	28 17       	cp	r18, r24
     916:	39 07       	cpc	r19, r25
     918:	29 f4       	brne	.+10     	; 0x924 <__stack+0x25>
				voldown(0,NULL);
     91a:	60 e0       	ldi	r22, 0x00	; 0
     91c:	70 e0       	ldi	r23, 0x00	; 0
     91e:	80 e0       	ldi	r24, 0x00	; 0
     920:	0e 94 56 01 	call	0x2ac	; 0x2ac <voldown>
			}
			CMD_REC_IR = 0;
     924:	10 92 f5 03 	sts	0x03F5, r1	; 0x8003f5 <CMD_REC_IR>
     928:	7c c1       	rjmp	.+760    	; 0xc22 <__stack+0x323>
		}
		break;
			
		case STATE_VOLUP:
		//Check if the Motor is at the upper (right) limit
		if (chk_adc_range(adc_val_fsm) == ADC_POT_STAT_HI){
     92a:	c8 01       	movw	r24, r16
     92c:	0e 94 42 01 	call	0x284	; 0x284 <chk_adc_range>
     930:	82 30       	cpi	r24, 0x02	; 2
     932:	59 f4       	brne	.+22     	; 0x94a <__stack+0x4b>
			//Motor potentiometer is at right limit
			#if DEBUG_MSG
			uart0_puts("Motor @ upper lim.!\r\n");
     934:	87 e5       	ldi	r24, 0x57	; 87
     936:	93 e0       	ldi	r25, 0x03	; 3
     938:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			#endif
			//Do not turn the Motor on
			//Stop timers go to init
			FSM_STATE = STATE_INIT;
     93c:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>

			inc_timer_stop();
     940:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			set_motor_off();
     944:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			break;
     948:	6c c1       	rjmp	.+728    	; 0xc22 <__stack+0x323>
		}
			
		if (inc_timer_stat == FALSE){
     94a:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <inc_timer_stat>
     94e:	81 11       	cpse	r24, r1
     950:	0f c0       	rjmp	.+30     	; 0x970 <__stack+0x71>
			//Timer not running
			inc_timer_start();	//Start increment timer
     952:	0e 94 18 01 	call	0x230	; 0x230 <inc_timer_start>
				
			//Start motor if it is not already running
			if ( get_motor_stat() == MOTOR_STAT_OFF ){
     956:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <get_motor_stat>
     95a:	81 11       	cpse	r24, r1
     95c:	03 c0       	rjmp	.+6      	; 0x964 <__stack+0x65>
				set_motor_cw();		//Start motor in cw direction (volup)
     95e:	0e 94 01 02 	call	0x402	; 0x402 <set_motor_cw>
     962:	0a c0       	rjmp	.+20     	; 0x978 <__stack+0x79>
				} else {
				//ERROR: running motor without a timer is not allowed. Turn on error indicator LED
				error_led(TRUE);
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	0e 94 dd 01 	call	0x3ba	; 0x3ba <error_led>
				set_motor_off();
     96a:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
     96e:	04 c0       	rjmp	.+8      	; 0x978 <__stack+0x79>
			}
		}
		else {
			//Timer already running (e.g from a previous volup or voldown cmd)
			inc_timer_rst(); // restart timer
     970:	0e 94 31 01 	call	0x262	; 0x262 <inc_timer_rst>
				
			//Rotation direction is unknown, here -> handled in set_motor_cw()
			set_motor_cw();
     974:	0e 94 01 02 	call	0x402	; 0x402 <set_motor_cw>
		}
		//Go to volume up active sate
		FSM_STATE = STATE_VOLUP_ACT;
     978:	85 e0       	ldi	r24, 0x05	; 5
     97a:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
		break;
     97e:	51 c1       	rjmp	.+674    	; 0xc22 <__stack+0x323>

		case STATE_VOLDOWN:
		//Check if the Motor is at the lower (left) limit
		if (chk_adc_range(adc_val_fsm) == ADC_POT_STAT_LO){
     980:	c8 01       	movw	r24, r16
     982:	0e 94 42 01 	call	0x284	; 0x284 <chk_adc_range>
     986:	81 30       	cpi	r24, 0x01	; 1
     988:	59 f4       	brne	.+22     	; 0x9a0 <__stack+0xa1>
			//Motor potentiometer is at right limit
			#if DEBUG_MSG
			uart0_puts("Motor @ lower lim.!\r\n");
     98a:	8d e6       	ldi	r24, 0x6D	; 109
     98c:	93 e0       	ldi	r25, 0x03	; 3
     98e:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			#endif
			//Do not turn the motor on
			FSM_STATE = STATE_INIT;
     992:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
			inc_timer_stop();
     996:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			set_motor_off();
     99a:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			break;
     99e:	41 c1       	rjmp	.+642    	; 0xc22 <__stack+0x323>
		}
			
		if (inc_timer_stat == FALSE){
     9a0:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <inc_timer_stat>
     9a4:	81 11       	cpse	r24, r1
     9a6:	0f c0       	rjmp	.+30     	; 0x9c6 <__stack+0xc7>
			//Timer not running
			inc_timer_start();	//Start increment timer
     9a8:	0e 94 18 01 	call	0x230	; 0x230 <inc_timer_start>
				
			//Start motor if it is not already running
			if ( get_motor_stat() == MOTOR_STAT_OFF ){
     9ac:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <get_motor_stat>
     9b0:	81 11       	cpse	r24, r1
     9b2:	03 c0       	rjmp	.+6      	; 0x9ba <__stack+0xbb>
				set_motor_ccw();		//Start motor in ccw direction (voldown)
     9b4:	0e 94 19 02 	call	0x432	; 0x432 <set_motor_ccw>
     9b8:	0a c0       	rjmp	.+20     	; 0x9ce <__stack+0xcf>
				} else {
				//ERROR: running motor without a timer is not allowed turn on error indicator LED
				error_led(TRUE);
     9ba:	81 e0       	ldi	r24, 0x01	; 1
     9bc:	0e 94 dd 01 	call	0x3ba	; 0x3ba <error_led>
				set_motor_off();
     9c0:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__stack+0xcf>
			}
		}
		else {
			//Timer already running (e.g from a previous volup cmd)
			inc_timer_rst(); // restart timer
     9c6:	0e 94 31 01 	call	0x262	; 0x262 <inc_timer_rst>
				
			//Rotation direction is unknown, here -> handled in set_motor_cw()
			set_motor_ccw();
     9ca:	0e 94 19 02 	call	0x432	; 0x432 <set_motor_ccw>
		}
		FSM_STATE = STATE_VOLDOWN_ACT;
     9ce:	86 e0       	ldi	r24, 0x06	; 6
     9d0:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
		break;
     9d4:	26 c1       	rjmp	.+588    	; 0xc22 <__stack+0x323>
			
		case STATE_VOLUP_ACT:
		//Timer stopped (time elapsed)
		if ( !inc_timer_stat){
     9d6:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <inc_timer_stat>
     9da:	81 11       	cpse	r24, r1
     9dc:	05 c0       	rjmp	.+10     	; 0x9e8 <__stack+0xe9>
			//INC-Duration exceeded
			set_motor_off();
     9de:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			FSM_STATE = STATE_INIT;
     9e2:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
			break;
     9e6:	1d c1       	rjmp	.+570    	; 0xc22 <__stack+0x323>
		}
			
		//New Command Received
		if (CMD_REC_IR){
     9e8:	80 91 f5 03 	lds	r24, 0x03F5	; 0x8003f5 <CMD_REC_IR>
     9ec:	88 23       	and	r24, r24
     9ee:	11 f1       	breq	.+68     	; 0xa34 <__stack+0x135>
			if (irmp_data.command == ir_cmd_volup){
     9f0:	20 91 55 05 	lds	r18, 0x0555	; 0x800555 <irmp_data+0x3>
     9f4:	30 91 56 05 	lds	r19, 0x0556	; 0x800556 <irmp_data+0x4>
     9f8:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ir_cmd_volup>
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	28 17       	cp	r18, r24
     a00:	39 07       	cpc	r19, r25
     a02:	31 f4       	brne	.+12     	; 0xa10 <__stack+0x111>
				FSM_STATE = STATE_VOLUP;
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_IR = 0;
     a0a:	10 92 f5 03 	sts	0x03F5, r1	; 0x8003f5 <CMD_REC_IR>
				break;
     a0e:	09 c1       	rjmp	.+530    	; 0xc22 <__stack+0x323>
			}
			else if (irmp_data.command == ir_cmd_voldown){
     a10:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <ir_cmd_voldown>
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	28 17       	cp	r18, r24
     a18:	39 07       	cpc	r19, r25
     a1a:	31 f4       	brne	.+12     	; 0xa28 <__stack+0x129>
				FSM_STATE = STATE_VOLDOWN;
     a1c:	82 e0       	ldi	r24, 0x02	; 2
     a1e:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_IR = 0;
     a22:	10 92 f5 03 	sts	0x03F5, r1	; 0x8003f5 <CMD_REC_IR>
				break;
     a26:	fd c0       	rjmp	.+506    	; 0xc22 <__stack+0x323>
			}
			//Other IR Command than VOLUP or VOLDOWN
			//No Re-Trigger of inc_conter
			inc_timer_stop();
     a28:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			set_motor_off();
     a2c:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			FSM_STATE = STATE_INIT;
     a30:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
				
		}

		if (CMD_REC_UART){
     a34:	80 91 f6 03 	lds	r24, 0x03F6	; 0x8003f6 <CMD_REC_UART>
     a38:	88 23       	and	r24, r24
     a3a:	d9 f0       	breq	.+54     	; 0xa72 <__stack+0x173>
			//UART
			tmp = peek_volupdown(uart0_line_buf);
     a3c:	82 e0       	ldi	r24, 0x02	; 2
     a3e:	95 e0       	ldi	r25, 0x05	; 5
     a40:	0e 94 17 03 	call	0x62e	; 0x62e <peek_volupdown>
			if (tmp == CMD_IDX_VOLUP){
     a44:	81 11       	cpse	r24, r1
     a46:	06 c0       	rjmp	.+12     	; 0xa54 <__stack+0x155>
				FSM_STATE = STATE_VOLUP;
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_UART = 0;
     a4e:	10 92 f6 03 	sts	0x03F6, r1	; 0x8003f6 <CMD_REC_UART>
				break;
     a52:	e7 c0       	rjmp	.+462    	; 0xc22 <__stack+0x323>
			}
			else if (tmp == CMD_IDX_VOLDOWN){
     a54:	81 30       	cpi	r24, 0x01	; 1
     a56:	31 f4       	brne	.+12     	; 0xa64 <__stack+0x165>
				FSM_STATE = STATE_VOLDOWN;
     a58:	82 e0       	ldi	r24, 0x02	; 2
     a5a:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_UART = 0;
     a5e:	10 92 f6 03 	sts	0x03F6, r1	; 0x8003f6 <CMD_REC_UART>
				break;
     a62:	df c0       	rjmp	.+446    	; 0xc22 <__stack+0x323>
			}
			//The Received Command was not a volup or voldown command
			//->No retrigger
			inc_timer_stop();
     a64:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			set_motor_off();
     a68:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			FSM_STATE = STATE_INIT;
     a6c:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
			break;
     a70:	d8 c0       	rjmp	.+432    	; 0xc22 <__stack+0x323>
		}
			
		//Check if the Motor reached the limit
		if (chk_adc_range(adc_val_fsm) == ADC_POT_STAT_HI){
     a72:	c8 01       	movw	r24, r16
     a74:	0e 94 42 01 	call	0x284	; 0x284 <chk_adc_range>
     a78:	82 30       	cpi	r24, 0x02	; 2
     a7a:	09 f0       	breq	.+2      	; 0xa7e <__stack+0x17f>
     a7c:	d2 c0       	rjmp	.+420    	; 0xc22 <__stack+0x323>
			#if DEBUG_MSG
			uart0_puts("Motor @ upper lim.!\r\n");
     a7e:	87 e5       	ldi	r24, 0x57	; 87
     a80:	93 e0       	ldi	r25, 0x03	; 3
     a82:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			#endif
			set_motor_off();
     a86:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			inc_timer_stop();
     a8a:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			FSM_STATE = STATE_INIT;
     a8e:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
     a92:	c7 c0       	rjmp	.+398    	; 0xc22 <__stack+0x323>
		}
		break;
			
		case STATE_VOLDOWN_ACT:
		//Timer stopped (time elapsed)
		if ( !inc_timer_stat){
     a94:	80 91 fc 03 	lds	r24, 0x03FC	; 0x8003fc <inc_timer_stat>
     a98:	81 11       	cpse	r24, r1
     a9a:	05 c0       	rjmp	.+10     	; 0xaa6 <__stack+0x1a7>
			//INC-Duration exceeded
			set_motor_off();
     a9c:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			FSM_STATE = STATE_INIT;
     aa0:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
			break;
     aa4:	be c0       	rjmp	.+380    	; 0xc22 <__stack+0x323>
		}

		//New command received
		if (CMD_REC_IR){
     aa6:	80 91 f5 03 	lds	r24, 0x03F5	; 0x8003f5 <CMD_REC_IR>
     aaa:	88 23       	and	r24, r24
     aac:	11 f1       	breq	.+68     	; 0xaf2 <__stack+0x1f3>
			if (irmp_data.command == ir_cmd_volup){
     aae:	20 91 55 05 	lds	r18, 0x0555	; 0x800555 <irmp_data+0x3>
     ab2:	30 91 56 05 	lds	r19, 0x0556	; 0x800556 <irmp_data+0x4>
     ab6:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ir_cmd_volup>
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	28 17       	cp	r18, r24
     abe:	39 07       	cpc	r19, r25
     ac0:	31 f4       	brne	.+12     	; 0xace <__stack+0x1cf>
				FSM_STATE = STATE_VOLUP;
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_IR = 0;
     ac8:	10 92 f5 03 	sts	0x03F5, r1	; 0x8003f5 <CMD_REC_IR>
				break;
     acc:	aa c0       	rjmp	.+340    	; 0xc22 <__stack+0x323>
			}
			else if (irmp_data.command == ir_cmd_voldown){
     ace:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <ir_cmd_voldown>
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	28 17       	cp	r18, r24
     ad6:	39 07       	cpc	r19, r25
     ad8:	31 f4       	brne	.+12     	; 0xae6 <__stack+0x1e7>
				FSM_STATE = STATE_VOLDOWN;
     ada:	82 e0       	ldi	r24, 0x02	; 2
     adc:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_IR = 0;
     ae0:	10 92 f5 03 	sts	0x03F5, r1	; 0x8003f5 <CMD_REC_IR>
				break;
     ae4:	9e c0       	rjmp	.+316    	; 0xc22 <__stack+0x323>
			}
			//Other IR Command than VOLUP or VOLDOWN
			//No Re-Trigger of inc_conter
			inc_timer_stop();
     ae6:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			set_motor_off();
     aea:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			FSM_STATE = STATE_INIT;
     aee:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
				
		}
			
		if (CMD_REC_UART){
     af2:	80 91 f6 03 	lds	r24, 0x03F6	; 0x8003f6 <CMD_REC_UART>
     af6:	88 23       	and	r24, r24
     af8:	d9 f0       	breq	.+54     	; 0xb30 <__stack+0x231>
			//UART
			tmp = peek_volupdown(uart0_line_buf);
     afa:	82 e0       	ldi	r24, 0x02	; 2
     afc:	95 e0       	ldi	r25, 0x05	; 5
     afe:	0e 94 17 03 	call	0x62e	; 0x62e <peek_volupdown>
			if (tmp == CMD_IDX_VOLUP){
     b02:	81 11       	cpse	r24, r1
     b04:	06 c0       	rjmp	.+12     	; 0xb12 <__stack+0x213>
				FSM_STATE = STATE_VOLUP;
     b06:	81 e0       	ldi	r24, 0x01	; 1
     b08:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_UART = 0;
     b0c:	10 92 f6 03 	sts	0x03F6, r1	; 0x8003f6 <CMD_REC_UART>
				break;
     b10:	88 c0       	rjmp	.+272    	; 0xc22 <__stack+0x323>
			}
			else if (tmp == CMD_IDX_VOLDOWN){
     b12:	81 30       	cpi	r24, 0x01	; 1
     b14:	31 f4       	brne	.+12     	; 0xb22 <__stack+0x223>
				FSM_STATE = STATE_VOLDOWN;
     b16:	82 e0       	ldi	r24, 0x02	; 2
     b18:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
				CMD_REC_UART = 0;
     b1c:	10 92 f6 03 	sts	0x03F6, r1	; 0x8003f6 <CMD_REC_UART>
				break;
     b20:	80 c0       	rjmp	.+256    	; 0xc22 <__stack+0x323>
			}
			//The Received Command was not a volup or voldown command
			//->No retrigger
				
			inc_timer_stop();
     b22:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			set_motor_off();
     b26:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			FSM_STATE = STATE_INIT;
     b2a:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
			break;
     b2e:	79 c0       	rjmp	.+242    	; 0xc22 <__stack+0x323>
		}

		//Check if the Motor reached the limit
		if (chk_adc_range(adc_val_fsm) == ADC_POT_STAT_LO){
     b30:	c8 01       	movw	r24, r16
     b32:	0e 94 42 01 	call	0x284	; 0x284 <chk_adc_range>
     b36:	81 30       	cpi	r24, 0x01	; 1
     b38:	09 f0       	breq	.+2      	; 0xb3c <__stack+0x23d>
     b3a:	73 c0       	rjmp	.+230    	; 0xc22 <__stack+0x323>
			#if DEBUG_MSG
			uart0_puts("Motor @ lower lim.!\r\n");
     b3c:	8d e6       	ldi	r24, 0x6D	; 109
     b3e:	93 e0       	ldi	r25, 0x03	; 3
     b40:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
			#endif
			set_motor_off();
     b44:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
			inc_timer_stop();
     b48:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
			FSM_STATE = STATE_INIT;
     b4c:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
     b50:	68 c0       	rjmp	.+208    	; 0xc22 <__stack+0x323>
		}
		break;
			
		case STATE_SETVOL:
			tmp_err = adc_val_fsm - setvol_targ;
     b52:	80 91 f7 03 	lds	r24, 0x03F7	; 0x8003f7 <setvol_targ>
     b56:	90 91 f8 03 	lds	r25, 0x03F8	; 0x8003f8 <setvol_targ+0x1>
		
			if (abs(tmp_err) < SETVOL_TOL) {
     b5a:	08 17       	cp	r16, r24
     b5c:	19 07       	cpc	r17, r25
     b5e:	29 f4       	brne	.+10     	; 0xb6a <__stack+0x26b>
					//Noting to do
					set_motor_off();
     b60:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
					FSM_STATE = STATE_INIT;
     b64:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
					break;
     b68:	5c c0       	rjmp	.+184    	; 0xc22 <__stack+0x323>
				}
			
			//Get correct rotation direction
			if (adc_val_fsm < setvol_targ) {
     b6a:	08 17       	cp	r16, r24
     b6c:	19 07       	cpc	r17, r25
     b6e:	18 f4       	brcc	.+6      	; 0xb76 <__stack+0x277>
				//We have to rotate CW
				set_motor_cw();
     b70:	0e 94 01 02 	call	0x402	; 0x402 <set_motor_cw>
     b74:	02 c0       	rjmp	.+4      	; 0xb7a <__stack+0x27b>
			}
			else{
				// we have to rote CCW
				set_motor_ccw();
     b76:	0e 94 19 02 	call	0x432	; 0x432 <set_motor_ccw>
			}
			FSM_STATE = STATE_SETVOL_ACT;
     b7a:	84 e0       	ldi	r24, 0x04	; 4
     b7c:	80 93 fb 03 	sts	0x03FB, r24	; 0x8003fb <FSM_STATE>
			break;
     b80:	50 c0       	rjmp	.+160    	; 0xc22 <__stack+0x323>
			
		case STATE_SETVOL_ACT:
			tmp_err = adc_val_fsm - setvol_targ;
     b82:	80 91 f7 03 	lds	r24, 0x03F7	; 0x8003f7 <setvol_targ>
     b86:	90 91 f8 03 	lds	r25, 0x03F8	; 0x8003f8 <setvol_targ+0x1>
     b8a:	08 1b       	sub	r16, r24
     b8c:	19 0b       	sbc	r17, r25
		
			//Motor passed the correct value
			if ( ((tmp_err > 0) && (get_motor_stat() != MOTOR_STAT_CCW)) ||
     b8e:	10 16       	cp	r1, r16
     b90:	11 06       	cpc	r1, r17
     b92:	24 f4       	brge	.+8      	; 0xb9c <__stack+0x29d>
     b94:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <get_motor_stat>
     b98:	82 30       	cpi	r24, 0x02	; 2
     b9a:	31 f4       	brne	.+12     	; 0xba8 <__stack+0x2a9>
     b9c:	11 23       	and	r17, r17
     b9e:	7c f4       	brge	.+30     	; 0xbbe <__stack+0x2bf>
			((tmp_err < 0) && (get_motor_stat() != MOTOR_STAT_CW))) {
     ba0:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <get_motor_stat>
     ba4:	81 30       	cpi	r24, 0x01	; 1
     ba6:	59 f0       	breq	.+22     	; 0xbbe <__stack+0x2bf>
				set_motor_off();
     ba8:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
				uart0_puts("Volume search error!\r\n");
     bac:	83 e8       	ldi	r24, 0x83	; 131
     bae:	93 e0       	ldi	r25, 0x03	; 3
     bb0:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
				FSM_STATE = STATE_INIT;
     bb4:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
				error_led(TRUE);
     bb8:	81 e0       	ldi	r24, 0x01	; 1
     bba:	0e 94 dd 01 	call	0x3ba	; 0x3ba <error_led>
			}
			
			if (abs(tmp_err) < SETVOL_TOL) {
     bbe:	01 2b       	or	r16, r17
     bc0:	29 f4       	brne	.+10     	; 0xbcc <__stack+0x2cd>
				set_motor_off();
     bc2:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
				FSM_STATE = STATE_INIT;
     bc6:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
				break;
     bca:	2b c0       	rjmp	.+86     	; 0xc22 <__stack+0x323>
			}
			
			if (CMD_REC_IR){
     bcc:	80 91 f5 03 	lds	r24, 0x03F5	; 0x8003f5 <CMD_REC_IR>
     bd0:	88 23       	and	r24, r24
     bd2:	b9 f0       	breq	.+46     	; 0xc02 <__stack+0x303>
				if ( (irmp_data.command == ir_cmd_volup) ||  (irmp_data.command == ir_cmd_voldown) ){
     bd4:	20 91 55 05 	lds	r18, 0x0555	; 0x800555 <irmp_data+0x3>
     bd8:	30 91 56 05 	lds	r19, 0x0556	; 0x800556 <irmp_data+0x4>
     bdc:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <ir_cmd_volup>
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	28 17       	cp	r18, r24
     be4:	39 07       	cpc	r19, r25
     be6:	31 f0       	breq	.+12     	; 0xbf4 <__stack+0x2f5>
     be8:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <ir_cmd_voldown>
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	28 17       	cp	r18, r24
     bf0:	39 07       	cpc	r19, r25
     bf2:	11 f4       	brne	.+4      	; 0xbf8 <__stack+0x2f9>
					//Dismiss command
					CMD_REC_IR = 0;
     bf4:	10 92 f5 03 	sts	0x03F5, r1	; 0x8003f5 <CMD_REC_IR>
				}
				//Other IR Command than VOLUP or VOLDOWN
				//Stop motor go to init and process the cmd
				//inc_timer_stop();
				set_motor_off();
     bf8:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
				FSM_STATE = STATE_INIT;
     bfc:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
				break;
     c00:	10 c0       	rjmp	.+32     	; 0xc22 <__stack+0x323>
			}

			if (CMD_REC_UART){
     c02:	80 91 f6 03 	lds	r24, 0x03F6	; 0x8003f6 <CMD_REC_UART>
     c06:	88 23       	and	r24, r24
     c08:	61 f0       	breq	.+24     	; 0xc22 <__stack+0x323>
				//UART
				tmp = peek_volupdown(uart0_line_buf);
     c0a:	82 e0       	ldi	r24, 0x02	; 2
     c0c:	95 e0       	ldi	r25, 0x05	; 5
     c0e:	0e 94 17 03 	call	0x62e	; 0x62e <peek_volupdown>
				if (tmp == CMD_IDX_VOLUP || tmp == CMD_IDX_VOLDOWN){
     c12:	82 30       	cpi	r24, 0x02	; 2
     c14:	10 f4       	brcc	.+4      	; 0xc1a <__stack+0x31b>
					//Dismiss command
					CMD_REC_UART = 0;
     c16:	10 92 f6 03 	sts	0x03F6, r1	; 0x8003f6 <CMD_REC_UART>
				}
				//Other UART Command than VOLUP or VOLDOWN
				//Stop motor go to init and process the cmd
				//inc_timer_stop();
				set_motor_off();
     c1a:	0e 94 36 01 	call	0x26c	; 0x26c <set_motor_off>
				FSM_STATE = STATE_INIT;
     c1e:	10 92 fb 03 	sts	0x03FB, r1	; 0x8003fb <FSM_STATE>
				break;
		}
		default: break;
	}
     c22:	2a 96       	adiw	r28, 0x0a	; 10
     c24:	0f b6       	in	r0, 0x3f	; 63
     c26:	f8 94       	cli
     c28:	de bf       	out	0x3e, r29	; 62
     c2a:	0f be       	out	0x3f, r0	; 63
     c2c:	cd bf       	out	0x3d, r28	; 61
     c2e:	df 91       	pop	r29
     c30:	cf 91       	pop	r28
     c32:	1f 91       	pop	r17
     c34:	0f 91       	pop	r16
     c36:	08 95       	ret

00000c38 <irmp_store_bit>:
        first_bit = value;
    }
    else
#endif

    if (irmp_bit >= irmp_param.address_offset && irmp_bit < irmp_param.address_end)
     c38:	20 91 ec 03 	lds	r18, 0x03EC	; 0x8003ec <irmp_param+0x9>
     c3c:	90 91 f4 03 	lds	r25, 0x03F4	; 0x8003f4 <irmp_bit>
     c40:	92 17       	cp	r25, r18
     c42:	48 f1       	brcs	.+82     	; 0xc96 <irmp_store_bit+0x5e>
     c44:	30 91 ed 03 	lds	r19, 0x03ED	; 0x8003ed <irmp_param+0xa>
     c48:	93 17       	cp	r25, r19
     c4a:	28 f5       	brcc	.+74     	; 0xc96 <irmp_store_bit+0x5e>
    {
        if (irmp_param.lsb_first)
     c4c:	30 91 f2 03 	lds	r19, 0x03F2	; 0x8003f2 <irmp_param+0xf>
     c50:	33 23       	and	r19, r19
     c52:	a9 f0       	breq	.+42     	; 0xc7e <irmp_store_bit+0x46>
        {
            irmp_tmp_address |= (((uint_fast16_t) (value)) << (irmp_bit - irmp_param.address_offset));   // CV wants cast
     c54:	48 2f       	mov	r20, r24
     c56:	50 e0       	ldi	r21, 0x00	; 0
     c58:	69 2f       	mov	r22, r25
     c5a:	62 1b       	sub	r22, r18
     c5c:	9a 01       	movw	r18, r20
     c5e:	02 c0       	rjmp	.+4      	; 0xc64 <irmp_store_bit+0x2c>
     c60:	22 0f       	add	r18, r18
     c62:	33 1f       	adc	r19, r19
     c64:	6a 95       	dec	r22
     c66:	e2 f7       	brpl	.-8      	; 0xc60 <irmp_store_bit+0x28>
     c68:	40 91 d8 03 	lds	r20, 0x03D8	; 0x8003d8 <irmp_tmp_address>
     c6c:	50 91 d9 03 	lds	r21, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
     c70:	24 2b       	or	r18, r20
     c72:	35 2b       	or	r19, r21
     c74:	30 93 d9 03 	sts	0x03D9, r19	; 0x8003d9 <irmp_tmp_address+0x1>
     c78:	20 93 d8 03 	sts	0x03D8, r18	; 0x8003d8 <irmp_tmp_address>
     c7c:	38 c0       	rjmp	.+112    	; 0xcee <irmp_store_bit+0xb6>
        }
        else
        {
            irmp_tmp_address <<= 1;
            irmp_tmp_address |= value;
     c7e:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <irmp_tmp_address>
     c82:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
     c86:	22 0f       	add	r18, r18
     c88:	33 1f       	adc	r19, r19
     c8a:	28 2b       	or	r18, r24
     c8c:	30 93 d9 03 	sts	0x03D9, r19	; 0x8003d9 <irmp_tmp_address+0x1>
     c90:	20 93 d8 03 	sts	0x03D8, r18	; 0x8003d8 <irmp_tmp_address>
     c94:	2c c0       	rjmp	.+88     	; 0xcee <irmp_store_bit+0xb6>
        }
    }
    else if (irmp_bit >= irmp_param.command_offset && irmp_bit < irmp_param.command_end)
     c96:	20 91 ee 03 	lds	r18, 0x03EE	; 0x8003ee <irmp_param+0xb>
     c9a:	92 17       	cp	r25, r18
     c9c:	40 f1       	brcs	.+80     	; 0xcee <irmp_store_bit+0xb6>
     c9e:	30 91 ef 03 	lds	r19, 0x03EF	; 0x8003ef <irmp_param+0xc>
     ca2:	93 17       	cp	r25, r19
     ca4:	20 f5       	brcc	.+72     	; 0xcee <irmp_store_bit+0xb6>
    {
        if (irmp_param.lsb_first)
     ca6:	30 91 f2 03 	lds	r19, 0x03F2	; 0x8003f2 <irmp_param+0xf>
     caa:	33 23       	and	r19, r19
     cac:	a9 f0       	breq	.+42     	; 0xcd8 <irmp_store_bit+0xa0>
                irmp_tmp_id |= (((uint_fast16_t) (value)) << (irmp_bit - 32));   // CV wants cast
            }
            else
#endif
            {
                irmp_tmp_command |= (((uint_fast16_t) (value)) << (irmp_bit - irmp_param.command_offset));   // CV wants cast
     cae:	48 2f       	mov	r20, r24
     cb0:	50 e0       	ldi	r21, 0x00	; 0
     cb2:	69 2f       	mov	r22, r25
     cb4:	62 1b       	sub	r22, r18
     cb6:	9a 01       	movw	r18, r20
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <irmp_store_bit+0x86>
     cba:	22 0f       	add	r18, r18
     cbc:	33 1f       	adc	r19, r19
     cbe:	6a 95       	dec	r22
     cc0:	e2 f7       	brpl	.-8      	; 0xcba <irmp_store_bit+0x82>
     cc2:	40 91 d6 03 	lds	r20, 0x03D6	; 0x8003d6 <irmp_tmp_command>
     cc6:	50 91 d7 03 	lds	r21, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
     cca:	24 2b       	or	r18, r20
     ccc:	35 2b       	or	r19, r21
     cce:	30 93 d7 03 	sts	0x03D7, r19	; 0x8003d7 <irmp_tmp_command+0x1>
     cd2:	20 93 d6 03 	sts	0x03D6, r18	; 0x8003d6 <irmp_tmp_command>
     cd6:	0b c0       	rjmp	.+22     	; 0xcee <irmp_store_bit+0xb6>
            }
        }
        else
        {
            irmp_tmp_command <<= 1;
            irmp_tmp_command |= value;
     cd8:	20 91 d6 03 	lds	r18, 0x03D6	; 0x8003d6 <irmp_tmp_command>
     cdc:	30 91 d7 03 	lds	r19, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	28 2b       	or	r18, r24
     ce6:	30 93 d7 03 	sts	0x03D7, r19	; 0x8003d7 <irmp_tmp_command+0x1>
     cea:	20 93 d6 03 	sts	0x03D6, r18	; 0x8003d6 <irmp_tmp_command>
    }
    else
#endif

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit >= SAMSUNG_ID_OFFSET && irmp_bit < SAMSUNG_ID_OFFSET + SAMSUNG_ID_LEN)
     cee:	20 91 e3 03 	lds	r18, 0x03E3	; 0x8003e3 <irmp_param>
     cf2:	23 30       	cpi	r18, 0x03	; 3
     cf4:	c9 f4       	brne	.+50     	; 0xd28 <irmp_store_bit+0xf0>
     cf6:	2f ee       	ldi	r18, 0xEF	; 239
     cf8:	29 0f       	add	r18, r25
     cfa:	24 30       	cpi	r18, 0x04	; 4
     cfc:	08 f0       	brcs	.+2      	; 0xd00 <irmp_store_bit+0xc8>
     cfe:	6d c0       	rjmp	.+218    	; 0xdda <irmp_store_bit+0x1a2>
    {
        irmp_tmp_id |= (((uint_fast16_t) (value)) << (irmp_bit - SAMSUNG_ID_OFFSET));                    // store with LSB first
     d00:	28 2f       	mov	r18, r24
     d02:	30 e0       	ldi	r19, 0x00	; 0
     d04:	8f ee       	ldi	r24, 0xEF	; 239
     d06:	89 0f       	add	r24, r25
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <irmp_store_bit+0xd6>
     d0a:	22 0f       	add	r18, r18
     d0c:	33 1f       	adc	r19, r19
     d0e:	8a 95       	dec	r24
     d10:	e2 f7       	brpl	.-8      	; 0xd0a <irmp_store_bit+0xd2>
     d12:	40 91 d4 03 	lds	r20, 0x03D4	; 0x8003d4 <irmp_tmp_id>
     d16:	50 91 d5 03 	lds	r21, 0x03D5	; 0x8003d5 <irmp_tmp_id+0x1>
     d1a:	24 2b       	or	r18, r20
     d1c:	35 2b       	or	r19, r21
     d1e:	30 93 d5 03 	sts	0x03D5, r19	; 0x8003d5 <irmp_tmp_id+0x1>
     d22:	20 93 d4 03 	sts	0x03D4, r18	; 0x8003d4 <irmp_tmp_id>
     d26:	59 c0       	rjmp	.+178    	; 0xdda <irmp_store_bit+0x1a2>
    }
    else
#endif

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
    if (irmp_param.protocol == IRMP_KASEIKYO_PROTOCOL)
     d28:	25 30       	cpi	r18, 0x05	; 5
     d2a:	09 f0       	breq	.+2      	; 0xd2e <irmp_store_bit+0xf6>
     d2c:	56 c0       	rjmp	.+172    	; 0xdda <irmp_store_bit+0x1a2>
    {
        if (irmp_bit >= 20 && irmp_bit < 24)
     d2e:	2c ee       	ldi	r18, 0xEC	; 236
     d30:	29 0f       	add	r18, r25
     d32:	24 30       	cpi	r18, 0x04	; 4
     d34:	a0 f4       	brcc	.+40     	; 0xd5e <irmp_store_bit+0x126>
        {
            irmp_tmp_command |= (((uint_fast16_t) (value)) << (irmp_bit - 8));      // store 4 system bits (genre 1) in upper nibble with LSB first
     d36:	28 2f       	mov	r18, r24
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	48 ef       	ldi	r20, 0xF8	; 248
     d3c:	49 0f       	add	r20, r25
     d3e:	02 c0       	rjmp	.+4      	; 0xd44 <irmp_store_bit+0x10c>
     d40:	22 0f       	add	r18, r18
     d42:	33 1f       	adc	r19, r19
     d44:	4a 95       	dec	r20
     d46:	e2 f7       	brpl	.-8      	; 0xd40 <irmp_store_bit+0x108>
     d48:	40 91 d6 03 	lds	r20, 0x03D6	; 0x8003d6 <irmp_tmp_command>
     d4c:	50 91 d7 03 	lds	r21, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
     d50:	24 2b       	or	r18, r20
     d52:	35 2b       	or	r19, r21
     d54:	30 93 d7 03 	sts	0x03D7, r19	; 0x8003d7 <irmp_tmp_command+0x1>
     d58:	20 93 d6 03 	sts	0x03D6, r18	; 0x8003d6 <irmp_tmp_command>
     d5c:	12 c0       	rjmp	.+36     	; 0xd82 <irmp_store_bit+0x14a>
        }
        else if (irmp_bit >= 24 && irmp_bit < 28)
     d5e:	28 ee       	ldi	r18, 0xE8	; 232
     d60:	29 0f       	add	r18, r25
     d62:	24 30       	cpi	r18, 0x04	; 4
     d64:	70 f4       	brcc	.+28     	; 0xd82 <irmp_store_bit+0x14a>
        {
            genre2 |= (((uint_fast8_t) (value)) << (irmp_bit - 20));                // store 4 system bits (genre 2) in upper nibble with LSB first
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	4c ee       	ldi	r20, 0xEC	; 236
     d6c:	49 0f       	add	r20, r25
     d6e:	02 c0       	rjmp	.+4      	; 0xd74 <irmp_store_bit+0x13c>
     d70:	22 0f       	add	r18, r18
     d72:	33 1f       	adc	r19, r19
     d74:	4a 95       	dec	r20
     d76:	e2 f7       	brpl	.-8      	; 0xd70 <irmp_store_bit+0x138>
     d78:	30 91 cd 03 	lds	r19, 0x03CD	; 0x8003cd <genre2>
     d7c:	23 2b       	or	r18, r19
     d7e:	20 93 cd 03 	sts	0x03CD, r18	; 0x8003cd <genre2>
        }

        if (irmp_bit < KASEIKYO_COMPLETE_DATA_LEN)
     d82:	90 33       	cpi	r25, 0x30	; 48
     d84:	50 f5       	brcc	.+84     	; 0xdda <irmp_store_bit+0x1a2>
        {
            if (value)
     d86:	88 23       	and	r24, r24
     d88:	a1 f0       	breq	.+40     	; 0xdb2 <irmp_store_bit+0x17a>
            {
                xor_check[irmp_bit / 8] |= 1 << (irmp_bit % 8);
     d8a:	e9 2f       	mov	r30, r25
     d8c:	e6 95       	lsr	r30
     d8e:	e6 95       	lsr	r30
     d90:	e6 95       	lsr	r30
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	e2 53       	subi	r30, 0x32	; 50
     d96:	fc 4f       	sbci	r31, 0xFC	; 252
     d98:	89 2f       	mov	r24, r25
     d9a:	87 70       	andi	r24, 0x07	; 7
     d9c:	21 e0       	ldi	r18, 0x01	; 1
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	02 c0       	rjmp	.+4      	; 0xda6 <irmp_store_bit+0x16e>
     da2:	22 0f       	add	r18, r18
     da4:	33 1f       	adc	r19, r19
     da6:	8a 95       	dec	r24
     da8:	e2 f7       	brpl	.-8      	; 0xda2 <irmp_store_bit+0x16a>
     daa:	80 81       	ld	r24, Z
     dac:	28 2b       	or	r18, r24
     dae:	20 83       	st	Z, r18
     db0:	14 c0       	rjmp	.+40     	; 0xdda <irmp_store_bit+0x1a2>
            }
            else
            {
                xor_check[irmp_bit / 8] &= ~(1 << (irmp_bit % 8));
     db2:	e9 2f       	mov	r30, r25
     db4:	e6 95       	lsr	r30
     db6:	e6 95       	lsr	r30
     db8:	e6 95       	lsr	r30
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	e2 53       	subi	r30, 0x32	; 50
     dbe:	fc 4f       	sbci	r31, 0xFC	; 252
     dc0:	89 2f       	mov	r24, r25
     dc2:	87 70       	andi	r24, 0x07	; 7
     dc4:	21 e0       	ldi	r18, 0x01	; 1
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	02 c0       	rjmp	.+4      	; 0xdce <irmp_store_bit+0x196>
     dca:	22 0f       	add	r18, r18
     dcc:	33 1f       	adc	r19, r19
     dce:	8a 95       	dec	r24
     dd0:	e2 f7       	brpl	.-8      	; 0xdca <irmp_store_bit+0x192>
     dd2:	20 95       	com	r18
     dd4:	80 81       	ld	r24, Z
     dd6:	28 23       	and	r18, r24
     dd8:	20 83       	st	Z, r18
#endif // IRMP_SUPPORT_MITSU_HEAVY_PROTOCOL
    {
        ;
    }

    irmp_bit++;
     dda:	9f 5f       	subi	r25, 0xFF	; 255
     ddc:	90 93 f4 03 	sts	0x03F4, r25	; 0x8003f4 <irmp_bit>
     de0:	08 95       	ret

00000de2 <irmp_init>:

#elif defined(_CHIBIOS_HAL_)
    // ChibiOS HAL automatically initializes all pins according to the board config file, no need to repeat here

#else                                                                   // AVR
    IRMP_PORT &= ~(1<<IRMP_BIT);                                        // deactivate pullup
     de2:	5e 98       	cbi	0x0b, 6	; 11
    IRMP_DDR &= ~(1<<IRMP_BIT);                                         // set pin to input
     de4:	56 98       	cbi	0x0a, 6	; 10
     de6:	08 95       	ret

00000de8 <irmp_get_data>:
 *  @return    TRUE: successful, FALSE: failed
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_get_data (IRMP_DATA * irmp_data_p)
{
     de8:	fc 01       	movw	r30, r24
    uint_fast8_t   rtc = FALSE;

    if (irmp_ir_detected)
     dea:	80 91 e2 03 	lds	r24, 0x03E2	; 0x8003e2 <irmp_ir_detected>
     dee:	88 23       	and	r24, r24
     df0:	09 f4       	brne	.+2      	; 0xdf4 <irmp_get_data+0xc>
     df2:	b8 c0       	rjmp	.+368    	; 0xf64 <irmp_get_data+0x17c>
    {
        switch (irmp_protocol)
     df4:	90 91 e1 03 	lds	r25, 0x03E1	; 0x8003e1 <irmp_protocol>
     df8:	93 30       	cpi	r25, 0x03	; 3
     dfa:	59 f0       	breq	.+22     	; 0xe12 <irmp_get_data+0x2a>
     dfc:	18 f4       	brcc	.+6      	; 0xe04 <irmp_get_data+0x1c>
     dfe:	92 30       	cpi	r25, 0x02	; 2
     e00:	99 f1       	breq	.+102    	; 0xe68 <irmp_get_data+0x80>
     e02:	8c c0       	rjmp	.+280    	; 0xf1c <irmp_get_data+0x134>
     e04:	97 30       	cpi	r25, 0x07	; 7
     e06:	09 f4       	brne	.+2      	; 0xe0a <irmp_get_data+0x22>
     e08:	80 c0       	rjmp	.+256    	; 0xf0a <irmp_get_data+0x122>
     e0a:	92 33       	cpi	r25, 0x32	; 50
     e0c:	09 f4       	brne	.+2      	; 0xe10 <irmp_get_data+0x28>
     e0e:	65 c0       	rjmp	.+202    	; 0xeda <irmp_get_data+0xf2>
     e10:	85 c0       	rjmp	.+266    	; 0xf1c <irmp_get_data+0x134>
        {
#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
            case IRMP_SAMSUNG_PROTOCOL:
                if ((irmp_command >> 8) == (~irmp_command & 0x00FF))
     e12:	20 91 dd 03 	lds	r18, 0x03DD	; 0x8003dd <irmp_command>
     e16:	30 91 de 03 	lds	r19, 0x03DE	; 0x8003de <irmp_command+0x1>
     e1a:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     e1e:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     e22:	23 2f       	mov	r18, r19
     e24:	33 27       	eor	r19, r19
     e26:	80 95       	com	r24
     e28:	90 95       	com	r25
     e2a:	99 27       	eor	r25, r25
     e2c:	28 17       	cp	r18, r24
     e2e:	39 07       	cpc	r19, r25
     e30:	09 f0       	breq	.+2      	; 0xe34 <irmp_get_data+0x4c>
     e32:	88 c0       	rjmp	.+272    	; 0xf44 <irmp_get_data+0x15c>
                {
                    irmp_command &= 0xff;
     e34:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     e38:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     e3c:	99 27       	eor	r25, r25
     e3e:	90 93 de 03 	sts	0x03DE, r25	; 0x8003de <irmp_command+0x1>
     e42:	80 93 dd 03 	sts	0x03DD, r24	; 0x8003dd <irmp_command>
                    irmp_command |= irmp_id << 8;
     e46:	80 91 db 03 	lds	r24, 0x03DB	; 0x8003db <irmp_id>
     e4a:	90 91 dc 03 	lds	r25, 0x03DC	; 0x8003dc <irmp_id+0x1>
     e4e:	20 91 dd 03 	lds	r18, 0x03DD	; 0x8003dd <irmp_command>
     e52:	30 91 de 03 	lds	r19, 0x03DE	; 0x8003de <irmp_command+0x1>
     e56:	98 2f       	mov	r25, r24
     e58:	88 27       	eor	r24, r24
     e5a:	82 2b       	or	r24, r18
     e5c:	93 2b       	or	r25, r19
     e5e:	90 93 de 03 	sts	0x03DE, r25	; 0x8003de <irmp_command+0x1>
     e62:	80 93 dd 03 	sts	0x03DD, r24	; 0x8003dd <irmp_command>
     e66:	5a c0       	rjmp	.+180    	; 0xf1c <irmp_get_data+0x134>
#endif
#endif

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
            case IRMP_NEC_PROTOCOL:
                if ((irmp_command >> 8) == (~irmp_command & 0x00FF))
     e68:	20 91 dd 03 	lds	r18, 0x03DD	; 0x8003dd <irmp_command>
     e6c:	30 91 de 03 	lds	r19, 0x03DE	; 0x8003de <irmp_command+0x1>
     e70:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     e74:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     e78:	23 2f       	mov	r18, r19
     e7a:	33 27       	eor	r19, r19
     e7c:	80 95       	com	r24
     e7e:	90 95       	com	r25
     e80:	99 27       	eor	r25, r25
     e82:	28 17       	cp	r18, r24
     e84:	39 07       	cpc	r19, r25
     e86:	51 f4       	brne	.+20     	; 0xe9c <irmp_get_data+0xb4>
                {
                    irmp_command &= 0xff;
     e88:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     e8c:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     e90:	99 27       	eor	r25, r25
     e92:	90 93 de 03 	sts	0x03DE, r25	; 0x8003de <irmp_command+0x1>
     e96:	80 93 dd 03 	sts	0x03DD, r24	; 0x8003dd <irmp_command>
     e9a:	40 c0       	rjmp	.+128    	; 0xf1c <irmp_get_data+0x134>
                    rtc = TRUE;
                }
                else if (irmp_address == 0x87EE)
     e9c:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <irmp_address>
     ea0:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <irmp_address+0x1>
     ea4:	8e 3e       	cpi	r24, 0xEE	; 238
     ea6:	97 48       	sbci	r25, 0x87	; 135
     ea8:	09 f0       	breq	.+2      	; 0xeac <irmp_get_data+0xc4>
     eaa:	4c c0       	rjmp	.+152    	; 0xf44 <irmp_get_data+0x15c>
                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("Switching to APPLE protocol\n");
#endif // ANALYZE
                    irmp_protocol = IRMP_APPLE_PROTOCOL;
     eac:	8b e0       	ldi	r24, 0x0B	; 11
     eae:	80 93 e1 03 	sts	0x03E1, r24	; 0x8003e1 <irmp_protocol>
                    irmp_address = (irmp_command & 0xFF00) >> 8;
     eb2:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     eb6:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     eba:	89 2f       	mov	r24, r25
     ebc:	99 27       	eor	r25, r25
     ebe:	90 93 e0 03 	sts	0x03E0, r25	; 0x8003e0 <irmp_address+0x1>
     ec2:	80 93 df 03 	sts	0x03DF, r24	; 0x8003df <irmp_address>
                    irmp_command &= 0x00FF;
     ec6:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     eca:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     ece:	99 27       	eor	r25, r25
     ed0:	90 93 de 03 	sts	0x03DE, r25	; 0x8003de <irmp_command+0x1>
     ed4:	80 93 dd 03 	sts	0x03DD, r24	; 0x8003dd <irmp_command>
     ed8:	21 c0       	rjmp	.+66     	; 0xf1c <irmp_get_data+0x134>
#endif


#if IRMP_SUPPORT_NEC_PROTOCOL == 1
            case IRMP_VINCENT_PROTOCOL:
                if ((irmp_command >> 8) == (irmp_command & 0x00FF))
     eda:	20 91 dd 03 	lds	r18, 0x03DD	; 0x8003dd <irmp_command>
     ede:	30 91 de 03 	lds	r19, 0x03DE	; 0x8003de <irmp_command+0x1>
     ee2:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     ee6:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     eea:	23 2f       	mov	r18, r19
     eec:	33 27       	eor	r19, r19
     eee:	99 27       	eor	r25, r25
     ef0:	28 17       	cp	r18, r24
     ef2:	39 07       	cpc	r19, r25
     ef4:	39 f5       	brne	.+78     	; 0xf44 <irmp_get_data+0x15c>
                {
                    irmp_command &= 0xff;
     ef6:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     efa:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     efe:	99 27       	eor	r25, r25
     f00:	90 93 de 03 	sts	0x03DE, r25	; 0x8003de <irmp_command+0x1>
     f04:	80 93 dd 03 	sts	0x03DD, r24	; 0x8003dd <irmp_command>
     f08:	09 c0       	rjmp	.+18     	; 0xf1c <irmp_get_data+0x134>
                }
                break;
#endif
#if IRMP_SUPPORT_RC5_PROTOCOL == 1
            case IRMP_RC5_PROTOCOL:
                irmp_address &= ~0x20;                              // clear toggle bit
     f0a:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <irmp_address>
     f0e:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <irmp_address+0x1>
     f12:	8f 7d       	andi	r24, 0xDF	; 223
     f14:	90 93 e0 03 	sts	0x03E0, r25	; 0x8003e0 <irmp_address+0x1>
     f18:	80 93 df 03 	sts	0x03DF, r24	; 0x8003df <irmp_address>
            }
        }

        if (rtc)
        {
            irmp_data_p->protocol = irmp_protocol;
     f1c:	80 91 e1 03 	lds	r24, 0x03E1	; 0x8003e1 <irmp_protocol>
     f20:	80 83       	st	Z, r24
            irmp_data_p->address  = irmp_address;
     f22:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <irmp_address>
     f26:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <irmp_address+0x1>
     f2a:	92 83       	std	Z+2, r25	; 0x02
     f2c:	81 83       	std	Z+1, r24	; 0x01
            irmp_data_p->command  = irmp_command;
     f2e:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <irmp_command>
     f32:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <irmp_command+0x1>
     f36:	94 83       	std	Z+4, r25	; 0x04
     f38:	83 83       	std	Z+3, r24	; 0x03
            irmp_data_p->flags    = irmp_flags;
     f3a:	80 91 da 03 	lds	r24, 0x03DA	; 0x8003da <irmp_flags>
     f3e:	85 83       	std	Z+5, r24	; 0x05
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	03 c0       	rjmp	.+6      	; 0xf4a <irmp_get_data+0x162>
        }
        else
        {
            irmp_protocol = IRMP_UNKNOWN_PROTOCOL;
     f44:	10 92 e1 03 	sts	0x03E1, r1	; 0x8003e1 <irmp_protocol>
     f48:	80 e0       	ldi	r24, 0x00	; 0
        }

        irmp_command  = 0;                                      // don't reset irmp_protocol here, needed for detection of NEC & JVC repetition frames!
     f4a:	10 92 de 03 	sts	0x03DE, r1	; 0x8003de <irmp_command+0x1>
     f4e:	10 92 dd 03 	sts	0x03DD, r1	; 0x8003dd <irmp_command>
        irmp_address  = 0;
     f52:	10 92 e0 03 	sts	0x03E0, r1	; 0x8003e0 <irmp_address+0x1>
     f56:	10 92 df 03 	sts	0x03DF, r1	; 0x8003df <irmp_address>
        irmp_flags    = 0;
     f5a:	10 92 da 03 	sts	0x03DA, r1	; 0x8003da <irmp_flags>

        irmp_ir_detected = FALSE;
     f5e:	10 92 e2 03 	sts	0x03E2, r1	; 0x8003e2 <irmp_ir_detected>
     f62:	08 95       	ret
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_get_data (IRMP_DATA * irmp_data_p)
{
    uint_fast8_t   rtc = FALSE;
     f64:	80 e0       	ldi	r24, 0x00	; 0

        irmp_ir_detected = FALSE;
    }

    return rtc;
}
     f66:	08 95       	ret

00000f68 <irmp_ISR>:
 *  @details  ISR routine, called 10000 times per second
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_ISR (void)
{
     f68:	cf 93       	push	r28
     f6a:	df 93       	push	r29
    irmp_input = input(IRMP_GPIO_STRUCT->IDR)
#elif defined(__MBED__)
    //irmp_input = inputPin;
    irmp_input = gpio_read (&gpioIRin);
#else
    irmp_input = input(IRMP_PIN);
     f6c:	89 b1       	in	r24, 0x09	; 9
    }
#endif // IRMP_USE_CALLBACK == 1

    irmp_log(irmp_input);                                                       // log ir signal, if IRMP_LOGGING defined

    if (! irmp_ir_detected)                                                     // ir code already detected?
     f6e:	90 91 e2 03 	lds	r25, 0x03E2	; 0x8003e2 <irmp_ir_detected>
     f72:	91 11       	cpse	r25, r1
     f74:	96 c3       	rjmp	.+1836   	; 0x16a2 <irmp_ISR+0x73a>
    irmp_input = input(IRMP_GPIO_STRUCT->IDR)
#elif defined(__MBED__)
    //irmp_input = inputPin;
    irmp_input = gpio_read (&gpioIRin);
#else
    irmp_input = input(IRMP_PIN);
     f76:	80 74       	andi	r24, 0x40	; 64

    irmp_log(irmp_input);                                                       // log ir signal, if IRMP_LOGGING defined

    if (! irmp_ir_detected)                                                     // ir code already detected?
    {                                                                           // no...
        if (! irmp_start_bit_detected)                                          // start bit detected?
     f78:	90 91 cc 03 	lds	r25, 0x03CC	; 0x8003cc <irmp_start_bit_detected.2292>
     f7c:	91 11       	cpse	r25, r1
     f7e:	38 c0       	rjmp	.+112    	; 0xff0 <irmp_ISR+0x88>
        {                                                                       // no...
            if (! irmp_input)                                                   // receiving burst?
     f80:	81 11       	cpse	r24, r1
     f82:	06 c0       	rjmp	.+12     	; 0xf90 <irmp_ISR+0x28>
                if (! irmp_pulse_time)
                {
                    ANALYZE_PRINTF("%8.3fms [starting pulse]\n", (double) (time_counter * 1000) / F_INTERRUPTS);
                }
#endif // ANALYZE
                irmp_pulse_time++;                                              // increment counter
     f84:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
     f88:	8f 5f       	subi	r24, 0xFF	; 255
     f8a:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <irmp_pulse_time.2295>
     f8e:	89 c3       	rjmp	.+1810   	; 0x16a2 <irmp_ISR+0x73a>
            }
            else
            {                                                                   // no...
                if (irmp_pulse_time)                                            // it's dark....
     f90:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
     f94:	88 23       	and	r24, r24
     f96:	e9 f0       	breq	.+58     	; 0xfd2 <irmp_ISR+0x6a>
                {                                                               // set flags for counting the time of darkness...
                    irmp_start_bit_detected = 1;
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	80 93 cc 03 	sts	0x03CC, r24	; 0x8003cc <irmp_start_bit_detected.2292>
                    wait_for_start_space    = 1;
     f9e:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <wait_for_start_space.2294>
                    wait_for_space          = 0;
     fa2:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
                    irmp_tmp_command        = 0;
     fa6:	10 92 d7 03 	sts	0x03D7, r1	; 0x8003d7 <irmp_tmp_command+0x1>
     faa:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <irmp_tmp_command>
                    irmp_tmp_address        = 0;
     fae:	10 92 d9 03 	sts	0x03D9, r1	; 0x8003d9 <irmp_tmp_address+0x1>
     fb2:	10 92 d8 03 	sts	0x03D8, r1	; 0x8003d8 <irmp_tmp_address>
#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                    genre2                  = 0;
     fb6:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <genre2>
#endif
#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    irmp_tmp_id = 0;
     fba:	10 92 d5 03 	sts	0x03D5, r1	; 0x8003d5 <irmp_tmp_id+0x1>
     fbe:	10 92 d4 03 	sts	0x03D4, r1	; 0x8003d4 <irmp_tmp_id>
#endif
#if IRMP_SUPPORT_LGAIR_PROTOCOL == 1
                    irmp_lgair_command      = 0;
                    irmp_lgair_address      = 0;
#endif
                    irmp_bit                = 0xff;
     fc2:	9f ef       	ldi	r25, 0xFF	; 255
     fc4:	90 93 f4 03 	sts	0x03F4, r25	; 0x8003f4 <irmp_bit>
                    irmp_pause_time         = 1;                                // 1st pause: set to 1, not to 0!
     fc8:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <irmp_pause_time.2296>
#if IRMP_SUPPORT_RC5_PROTOCOL == 1 || IRMP_SUPPORT_S100_PROTOCOL == 1
                    rc5_cmd_bit6            = 0;                                // fm 2010-03-07: bugfix: reset it after incomplete RC5 frame!
     fcc:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <rc5_cmd_bit6.2301>
     fd0:	68 c3       	rjmp	.+1744   	; 0x16a2 <irmp_ISR+0x73a>
#endif
                }
                else
                {
                    if (key_repetition_len < 0xFFFF)                            // avoid overflow of counter
     fd2:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <key_repetition_len.2299>
     fd6:	90 91 c6 03 	lds	r25, 0x03C6	; 0x8003c6 <key_repetition_len.2299+0x1>
     fda:	8f 3f       	cpi	r24, 0xFF	; 255
     fdc:	2f ef       	ldi	r18, 0xFF	; 255
     fde:	92 07       	cpc	r25, r18
     fe0:	09 f4       	brne	.+2      	; 0xfe4 <irmp_ISR+0x7c>
     fe2:	5f c3       	rjmp	.+1726   	; 0x16a2 <irmp_ISR+0x73a>
                    {
                        key_repetition_len++;
     fe4:	01 96       	adiw	r24, 0x01	; 1
     fe6:	90 93 c6 03 	sts	0x03C6, r25	; 0x8003c6 <key_repetition_len.2299+0x1>
     fea:	80 93 c5 03 	sts	0x03C5, r24	; 0x8003c5 <key_repetition_len.2299>
     fee:	59 c3       	rjmp	.+1714   	; 0x16a2 <irmp_ISR+0x73a>
                }
            }
        }
        else
        {
            if (wait_for_start_space)                                           // we have received start bit...
     ff0:	90 91 ca 03 	lds	r25, 0x03CA	; 0x8003ca <wait_for_start_space.2294>
     ff4:	99 23       	and	r25, r25
     ff6:	09 f4       	brne	.+2      	; 0xffa <irmp_ISR+0x92>
     ff8:	ad c0       	rjmp	.+346    	; 0x1154 <irmp_ISR+0x1ec>
            {                                                                   // ...and are counting the time of darkness
                if (irmp_input)                                                 // still dark?
     ffa:	88 23       	and	r24, r24
     ffc:	79 f0       	breq	.+30     	; 0x101c <irmp_ISR+0xb4>
                {                                                               // yes
                    irmp_pause_time++;                                          // increment counter
     ffe:	80 91 c8 03 	lds	r24, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    1002:	8f 5f       	subi	r24, 0xFF	; 255
    1004:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <irmp_pause_time.2296>

#if IRMP_SUPPORT_NIKON_PROTOCOL == 1
                    if (((irmp_pulse_time < NIKON_START_BIT_PULSE_LEN_MIN || irmp_pulse_time > NIKON_START_BIT_PULSE_LEN_MAX) && irmp_pause_time > IRMP_TIMEOUT_LEN) ||
                         irmp_pause_time > IRMP_TIMEOUT_NIKON_LEN)
#else
                    if (irmp_pause_time > IRMP_TIMEOUT_LEN)                     // timeout?
    1008:	8a 3e       	cpi	r24, 0xEA	; 234
    100a:	08 f4       	brcc	.+2      	; 0x100e <irmp_ISR+0xa6>
    100c:	43 c2       	rjmp	.+1158   	; 0x1494 <irmp_ISR+0x52c>
                            ANALYZE_PRINTF ("%8.3fms error 1: pause after start bit pulse %d too long: %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                        }

                        irmp_start_bit_detected = 0;                            // reset flags, let's wait for another start bit
    100e:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                        irmp_pulse_time         = 0;
    1012:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <irmp_pulse_time.2295>
                        irmp_pause_time         = 0;
    1016:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
    101a:	43 c3       	rjmp	.+1670   	; 0x16a2 <irmp_ISR+0x73a>
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [start-bit: pulse = %2d, pause = %2d]\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                    if (irmp_pulse_time >= SIRCS_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SIRCS_START_BIT_PULSE_LEN_MAX &&
    101c:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
    1020:	91 ee       	ldi	r25, 0xE1	; 225
    1022:	98 0f       	add	r25, r24
    1024:	9b 30       	cpi	r25, 0x0B	; 11
    1026:	30 f4       	brcc	.+12     	; 0x1034 <irmp_ISR+0xcc>
    1028:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    102c:	96 50       	subi	r25, 0x06	; 6
    102e:	95 30       	cpi	r25, 0x05	; 5
    1030:	08 f4       	brcc	.+2      	; 0x1034 <irmp_ISR+0xcc>
    1032:	3a c3       	rjmp	.+1652   	; 0x16a8 <irmp_ISR+0x740>
                    }
                    else
#endif // IRMP_SUPPORT_JVC_PROTOCOL == 1

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                    if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
    1034:	92 ea       	ldi	r25, 0xA2	; 162
    1036:	98 0f       	add	r25, r24
    1038:	94 35       	cpi	r25, 0x54	; 84
    103a:	58 f4       	brcc	.+22     	; 0x1052 <irmp_ISR+0xea>
                        irmp_pause_time >= NEC_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= NEC_START_BIT_PAUSE_LEN_MAX)
    103c:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
                    }
                    else
#endif // IRMP_SUPPORT_JVC_PROTOCOL == 1

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                    if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
    1040:	22 ed       	ldi	r18, 0xD2	; 210
    1042:	29 0f       	add	r18, r25
    1044:	2c 32       	cpi	r18, 0x2C	; 44
    1046:	08 f4       	brcc	.+2      	; 0x104a <irmp_ISR+0xe2>
    1048:	32 c3       	rjmp	.+1636   	; 0x16ae <irmp_ISR+0x746>
                                        NEC_START_BIT_PAUSE_LEN_MIN, NEC_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &nec_param;
#endif
                    }
                    else if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN        && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
    104a:	97 51       	subi	r25, 0x17	; 23
    104c:	97 31       	cpi	r25, 0x17	; 23
    104e:	08 f4       	brcc	.+2      	; 0x1052 <irmp_ISR+0xea>
    1050:	31 c3       	rjmp	.+1634   	; 0x16b4 <irmp_ISR+0x74c>
                    }
                    else
#endif // IRMP_SUPPORT_NIKON_PROTOCOL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_pulse_time >= SAMSUNG_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_START_BIT_PULSE_LEN_MAX &&
    1052:	94 ec       	ldi	r25, 0xC4	; 196
    1054:	98 0f       	add	r25, r24
    1056:	90 31       	cpi	r25, 0x10	; 16
    1058:	30 f4       	brcc	.+12     	; 0x1066 <irmp_ISR+0xfe>
    105a:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    105e:	9c 53       	subi	r25, 0x3C	; 60
    1060:	90 31       	cpi	r25, 0x10	; 16
    1062:	08 f4       	brcc	.+2      	; 0x1066 <irmp_ISR+0xfe>
    1064:	2a c3       	rjmp	.+1620   	; 0x16ba <irmp_ISR+0x752>
                    }
                    else
#endif // IRMP_SUPPORT_MATSUSHITA_PROTOCOL == 1

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                    if (irmp_pulse_time >= KASEIKYO_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= KASEIKYO_START_BIT_PULSE_LEN_MAX &&
    1066:	98 ed       	ldi	r25, 0xD8	; 216
    1068:	98 0f       	add	r25, r24
    106a:	97 31       	cpi	r25, 0x17	; 23
    106c:	30 f4       	brcc	.+12     	; 0x107a <irmp_ISR+0x112>
    106e:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    1072:	93 51       	subi	r25, 0x13	; 19
    1074:	9d 30       	cpi	r25, 0x0D	; 13
    1076:	08 f4       	brcc	.+2      	; 0x107a <irmp_ISR+0x112>
    1078:	23 c3       	rjmp	.+1606   	; 0x16c0 <irmp_ISR+0x758>
                    }
                    else
#endif // IRMP_SUPPORT_S100_PROTOCOL == 1

#if IRMP_SUPPORT_RC5_PROTOCOL == 1
                    if (((irmp_pulse_time >= RC5_START_BIT_LEN_MIN     && irmp_pulse_time <= RC5_START_BIT_LEN_MAX) ||
    107a:	95 ef       	ldi	r25, 0xF5	; 245
    107c:	98 0f       	add	r25, r24
    107e:	96 30       	cpi	r25, 0x06	; 6
    1080:	20 f0       	brcs	.+8      	; 0x108a <irmp_ISR+0x122>
    1082:	9a ee       	ldi	r25, 0xEA	; 234
    1084:	98 0f       	add	r25, r24
    1086:	9b 30       	cpi	r25, 0x0B	; 11
    1088:	00 f5       	brcc	.+64     	; 0x10ca <irmp_ISR+0x162>
                         (irmp_pulse_time >= 2 * RC5_START_BIT_LEN_MIN && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX)) &&
                        ((irmp_pause_time >= RC5_START_BIT_LEN_MIN     && irmp_pause_time <= RC5_START_BIT_LEN_MAX) ||
    108a:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
                    else
#endif // IRMP_SUPPORT_S100_PROTOCOL == 1

#if IRMP_SUPPORT_RC5_PROTOCOL == 1
                    if (((irmp_pulse_time >= RC5_START_BIT_LEN_MIN     && irmp_pulse_time <= RC5_START_BIT_LEN_MAX) ||
                         (irmp_pulse_time >= 2 * RC5_START_BIT_LEN_MIN && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX)) &&
    108e:	25 ef       	ldi	r18, 0xF5	; 245
    1090:	29 0f       	add	r18, r25
    1092:	26 30       	cpi	r18, 0x06	; 6
    1094:	20 f0       	brcs	.+8      	; 0x109e <irmp_ISR+0x136>
                        ((irmp_pause_time >= RC5_START_BIT_LEN_MIN     && irmp_pause_time <= RC5_START_BIT_LEN_MAX) ||
    1096:	2a ee       	ldi	r18, 0xEA	; 234
    1098:	29 0f       	add	r18, r25
    109a:	2b 30       	cpi	r18, 0x0B	; 11
    109c:	b0 f4       	brcc	.+44     	; 0x10ca <irmp_ISR+0x162>
                                            2 * RC5_START_BIT_LEN_MIN, 2 * RC5_START_BIT_LEN_MAX);
#endif // ANALYZE
                        }

                        irmp_param_p = (IRMP_PARAMETER *) &rc5_param;
                        last_pause = irmp_pause_time;
    109e:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <last_pause.2302>

                        if ((irmp_pulse_time > RC5_START_BIT_LEN_MAX && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX) ||
    10a2:	81 51       	subi	r24, 0x11	; 17
    10a4:	80 31       	cpi	r24, 0x10	; 16
    10a6:	18 f0       	brcs	.+6      	; 0x10ae <irmp_ISR+0x146>
    10a8:	91 51       	subi	r25, 0x11	; 17
    10aa:	90 31       	cpi	r25, 0x10	; 16
    10ac:	40 f4       	brcc	.+16     	; 0x10be <irmp_ISR+0x156>
                            (irmp_pause_time > RC5_START_BIT_LEN_MAX && irmp_pause_time <= 2 * RC5_START_BIT_LEN_MAX))
                        {
                            last_value  = 0;
    10ae:	10 92 c3 03 	sts	0x03C3, r1	; 0x8003c3 <last_value.2303>
                            rc5_cmd_bit6 = 1<<6;
    10b2:	80 e4       	ldi	r24, 0x40	; 64
    10b4:	80 93 c7 03 	sts	0x03C7, r24	; 0x8003c7 <rc5_cmd_bit6.2301>
                                            RC5_START_BIT_LEN_MIN, RC5_START_BIT_LEN_MAX,
                                            2 * RC5_START_BIT_LEN_MIN, 2 * RC5_START_BIT_LEN_MAX);
#endif // ANALYZE
                        }

                        irmp_param_p = (IRMP_PARAMETER *) &rc5_param;
    10b8:	69 e3       	ldi	r22, 0x39	; 57
    10ba:	71 e0       	ldi	r23, 0x01	; 1

                        if ((irmp_pulse_time > RC5_START_BIT_LEN_MAX && irmp_pulse_time <= 2 * RC5_START_BIT_LEN_MAX) ||
                            (irmp_pause_time > RC5_START_BIT_LEN_MAX && irmp_pause_time <= 2 * RC5_START_BIT_LEN_MAX))
                        {
                            last_value  = 0;
                            rc5_cmd_bit6 = 1<<6;
    10bc:	03 c3       	rjmp	.+1542   	; 0x16c4 <irmp_ISR+0x75c>
                        }
                        else
                        {
                            last_value  = 1;
    10be:	81 e0       	ldi	r24, 0x01	; 1
    10c0:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <last_value.2303>
                                            RC5_START_BIT_LEN_MIN, RC5_START_BIT_LEN_MAX,
                                            2 * RC5_START_BIT_LEN_MIN, 2 * RC5_START_BIT_LEN_MAX);
#endif // ANALYZE
                        }

                        irmp_param_p = (IRMP_PARAMETER *) &rc5_param;
    10c4:	69 e3       	ldi	r22, 0x39	; 57
    10c6:	71 e0       	ldi	r23, 0x01	; 1
    10c8:	fd c2       	rjmp	.+1530   	; 0x16c4 <irmp_ISR+0x75c>
                    }
                    else
#endif // IRMP_SUPPORT_RC5_PROTOCOL == 1

#if IRMP_SUPPORT_RCII_PROTOCOL == 1
                    if ((irmp_pulse_time >= RCII_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= RCII_START_BIT_PULSE_LEN_MAX) &&
    10ca:	86 50       	subi	r24, 0x06	; 6
    10cc:	84 30       	cpi	r24, 0x04	; 4
    10ce:	80 f4       	brcc	.+32     	; 0x10f0 <irmp_ISR+0x188>
                        (irmp_pause_time >= RCII_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= RCII_START_BIT_PAUSE_LEN_MAX))
    10d0:	80 91 c8 03 	lds	r24, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
                    }
                    else
#endif // IRMP_SUPPORT_RC5_PROTOCOL == 1

#if IRMP_SUPPORT_RCII_PROTOCOL == 1
                    if ((irmp_pulse_time >= RCII_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= RCII_START_BIT_PULSE_LEN_MAX) &&
    10d4:	9d ed       	ldi	r25, 0xDD	; 221
    10d6:	98 0f       	add	r25, r24
    10d8:	97 30       	cpi	r25, 0x07	; 7
    10da:	50 f4       	brcc	.+20     	; 0x10f0 <irmp_ISR+0x188>
                        ANALYZE_PRINTF ("protocol = RCII, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        RCII_START_BIT_PULSE_LEN_MIN, RCII_START_BIT_PULSE_LEN_MAX,
                                        RCII_START_BIT_PAUSE_LEN_MIN, RCII_START_BIT_PAUSE_LEN_MAX)
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &rcii_param;
                        last_pause = irmp_pause_time;
    10dc:	80 93 c4 03 	sts	0x03C4, r24	; 0x8003c4 <last_pause.2302>
                        waiting_for_2nd_pulse = 1;
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	80 93 c2 03 	sts	0x03C2, r24	; 0x8003c2 <waiting_for_2nd_pulse.2304>
                        last_value  = 1;
    10e6:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <last_value.2303>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = RCII, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        RCII_START_BIT_PULSE_LEN_MIN, RCII_START_BIT_PULSE_LEN_MAX,
                                        RCII_START_BIT_PAUSE_LEN_MIN, RCII_START_BIT_PAUSE_LEN_MAX)
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &rcii_param;
    10ea:	68 e2       	ldi	r22, 0x28	; 40
    10ec:	71 e0       	ldi	r23, 0x01	; 1
                        last_pause = irmp_pause_time;
                        waiting_for_2nd_pulse = 1;
                        last_value  = 1;
    10ee:	ea c2       	rjmp	.+1492   	; 0x16c4 <irmp_ISR+0x75c>
#endif // IRMP_SUPPORT_RCMM_PROTOCOL == 1
                    {
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = UNKNOWN\n");
#endif // ANALYZE
                        irmp_start_bit_detected = 0;                            // wait for another start bit...
    10f0:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                        ANALYZE_PRINTF ("complete_len:   %3d\n", irmp_param.complete_len);
                        ANALYZE_PRINTF ("stop_bit:       %3d\n", irmp_param.stop_bit);
#endif // ANALYZE
                    }

                    irmp_bit = 0;
    10f4:	10 92 f4 03 	sts	0x03F4, r1	; 0x8003f4 <irmp_bit>

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) &&
    10f8:	80 91 f3 03 	lds	r24, 0x03F3	; 0x8003f3 <irmp_param+0x10>
    10fc:	80 ff       	sbrs	r24, 0
    10fe:	22 c0       	rjmp	.+68     	; 0x1144 <irmp_ISR+0x1dc>
                         irmp_param.protocol != IRMP_RUWIDO_PROTOCOL && // Manchester, but not RUWIDO
    1100:	90 91 e3 03 	lds	r25, 0x03E3	; 0x8003e3 <irmp_param>
                    }

                    irmp_bit = 0;

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) &&
    1104:	97 31       	cpi	r25, 0x17	; 23
    1106:	f1 f0       	breq	.+60     	; 0x1144 <irmp_ISR+0x1dc>
                         irmp_param.protocol != IRMP_RUWIDO_PROTOCOL && // Manchester, but not RUWIDO
    1108:	99 30       	cpi	r25, 0x09	; 9
    110a:	e1 f0       	breq	.+56     	; 0x1144 <irmp_ISR+0x1dc>
                         irmp_param.protocol != IRMP_RC6_PROTOCOL /*** &&    // Manchester, but not RC6
                         irmp_param.protocol != IRMP_RCII_PROTOCOL ****/)     // Manchester, but not RCII
                    {
                        if (irmp_pause_time > irmp_param.pulse_1_len_max && irmp_pause_time <= 2 * irmp_param.pulse_1_len_max)
    110c:	20 91 e5 03 	lds	r18, 0x03E5	; 0x8003e5 <irmp_param+0x2>
    1110:	40 91 c8 03 	lds	r20, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    1114:	24 17       	cp	r18, r20
    1116:	70 f4       	brcc	.+28     	; 0x1134 <irmp_ISR+0x1cc>
    1118:	50 e0       	ldi	r21, 0x00	; 0
    111a:	30 e0       	ldi	r19, 0x00	; 0
    111c:	22 0f       	add	r18, r18
    111e:	33 1f       	adc	r19, r19
    1120:	24 17       	cp	r18, r20
    1122:	35 07       	cpc	r19, r21
    1124:	3c f0       	brlt	.+14     	; 0x1134 <irmp_ISR+0x1cc>
#ifdef ANALYZE
                            ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '0' : '1');
                            ANALYZE_NEWLINE ();
#endif // ANALYZE
                            irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 0 : 1);
    1126:	86 95       	lsr	r24
    1128:	81 70       	andi	r24, 0x01	; 1
    112a:	91 e0       	ldi	r25, 0x01	; 1
    112c:	89 27       	eor	r24, r25
    112e:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
    1132:	08 c0       	rjmp	.+16     	; 0x1144 <irmp_ISR+0x1dc>
                        }
                        else if (! last_value)  // && irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
    1134:	90 91 c3 03 	lds	r25, 0x03C3	; 0x8003c3 <last_value.2303>
    1138:	91 11       	cpse	r25, r1
    113a:	04 c0       	rjmp	.+8      	; 0x1144 <irmp_ISR+0x1dc>
#ifdef ANALYZE
                            ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '1' : '0');
                            ANALYZE_NEWLINE ();
#endif // ANALYZE
                            irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 1 : 0);
    113c:	86 95       	lsr	r24
    113e:	81 70       	andi	r24, 0x01	; 1
    1140:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
#endif // IRMP_SUPPORT_THOMSON_PROTOCOL == 1
                    {
                        ;                                                       // else do nothing
                    }

                    irmp_pulse_time = 1;                                        // set counter to 1, not 0
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <irmp_pulse_time.2295>
                    irmp_pause_time = 0;
    114a:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
                    wait_for_start_space = 0;
    114e:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <wait_for_start_space.2294>
    1152:	9b c1       	rjmp	.+822    	; 0x148a <irmp_ISR+0x522>
                }
            }
            else if (wait_for_space)                                            // the data section....
    1154:	90 91 c9 03 	lds	r25, 0x03C9	; 0x8003c9 <wait_for_space.2293>
    1158:	99 23       	and	r25, r25
    115a:	09 f4       	brne	.+2      	; 0x115e <irmp_ISR+0x1f6>
    115c:	72 c1       	rjmp	.+740    	; 0x1442 <irmp_ISR+0x4da>
            {                                                                   // counting the time of darkness....
                uint_fast8_t got_light = FALSE;

                if (irmp_input)                                                 // still dark?
    115e:	88 23       	and	r24, r24
    1160:	09 f4       	brne	.+2      	; 0x1164 <irmp_ISR+0x1fc>
    1162:	b7 c2       	rjmp	.+1390   	; 0x16d2 <irmp_ISR+0x76a>
                {                                                               // yes...
                    if (irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 1)
    1164:	90 91 f0 03 	lds	r25, 0x03F0	; 0x8003f0 <irmp_param+0xd>
    1168:	20 91 f4 03 	lds	r18, 0x03F4	; 0x8003f4 <irmp_bit>
    116c:	92 13       	cpse	r25, r18
    116e:	1c c0       	rjmp	.+56     	; 0x11a8 <irmp_ISR+0x240>
    1170:	80 91 f1 03 	lds	r24, 0x03F1	; 0x8003f1 <irmp_param+0xe>
    1174:	81 30       	cpi	r24, 0x01	; 1
    1176:	c1 f4       	brne	.+48     	; 0x11a8 <irmp_ISR+0x240>
                    {
                        if (
    1178:	80 91 f3 03 	lds	r24, 0x03F3	; 0x8003f3 <irmp_param+0x10>
    117c:	80 fd       	sbrc	r24, 0
    117e:	0a c0       	rjmp	.+20     	; 0x1194 <irmp_ISR+0x22c>
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) ||
#endif
#if IRMP_SUPPORT_SERIAL == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_SERIAL) ||
#endif
                            (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max))
    1180:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
                {                                                               // yes...
                    if (irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 1)
                    {
                        if (
#if IRMP_SUPPORT_MANCHESTER == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) ||
    1184:	90 91 e8 03 	lds	r25, 0x03E8	; 0x8003e8 <irmp_param+0x5>
    1188:	89 17       	cp	r24, r25
    118a:	38 f0       	brcs	.+14     	; 0x119a <irmp_ISR+0x232>
#endif
#if IRMP_SUPPORT_SERIAL == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_SERIAL) ||
#endif
                            (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max))
    118c:	90 91 e9 03 	lds	r25, 0x03E9	; 0x8003e9 <irmp_param+0x6>
    1190:	98 17       	cp	r25, r24
    1192:	18 f0       	brcs	.+6      	; 0x119a <irmp_ISR+0x232>
                            if (! (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))
                            {
                                ANALYZE_PRINTF ("stop bit detected\n");
                            }
#endif // ANALYZE
                            irmp_param.stop_bit = 0;
    1194:	10 92 f1 03 	sts	0x03F1, r1	; 0x8003f1 <irmp_param+0xe>
    1198:	7d c1       	rjmp	.+762    	; 0x1494 <irmp_ISR+0x52c>
                        {
#ifdef ANALYZE
                            ANALYZE_PRINTF ("error: stop bit timing wrong, irmp_bit = %d, irmp_pulse_time = %d, pulse_0_len_min = %d, pulse_0_len_max = %d\n",
                                            irmp_bit, irmp_pulse_time, irmp_param.pulse_0_len_min, irmp_param.pulse_0_len_max);
#endif // ANALYZE
                            irmp_start_bit_detected = 0;                        // wait for another start bit...
    119a:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                            irmp_pulse_time         = 0;
    119e:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <irmp_pulse_time.2295>
                            irmp_pause_time         = 0;
    11a2:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
    11a6:	7d c2       	rjmp	.+1274   	; 0x16a2 <irmp_ISR+0x73a>
                        }
                    }
                    else
                    {
                        irmp_pause_time++;                                                          // increment counter
    11a8:	80 91 c8 03 	lds	r24, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    11ac:	8f 5f       	subi	r24, 0xFF	; 255
    11ae:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <irmp_pause_time.2296>

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL &&                           // Sony has a variable number of bits:
    11b2:	30 91 e3 03 	lds	r19, 0x03E3	; 0x8003e3 <irmp_param>
    11b6:	31 30       	cpi	r19, 0x01	; 1
    11b8:	31 f5       	brne	.+76     	; 0x1206 <irmp_ISR+0x29e>
    11ba:	48 2f       	mov	r20, r24
    11bc:	50 e0       	ldi	r21, 0x00	; 0
    11be:	4c 30       	cpi	r20, 0x0C	; 12
    11c0:	51 05       	cpc	r21, r1
    11c2:	0c f1       	brlt	.+66     	; 0x1206 <irmp_ISR+0x29e>
                            irmp_pause_time > SIRCS_PAUSE_LEN_MAX &&                                // minimum is 12
    11c4:	2b 30       	cpi	r18, 0x0B	; 11
    11c6:	f8 f0       	brcs	.+62     	; 0x1206 <irmp_ISR+0x29e>
                            irmp_bit >= 12 - 1)                                                     // pause too long?
                        {                                                                           // yes, break and close this frame
                            irmp_param.complete_len = irmp_bit + 1;                                 // set new complete length
    11c8:	e3 ee       	ldi	r30, 0xE3	; 227
    11ca:	f3 e0       	ldi	r31, 0x03	; 3
    11cc:	81 e0       	ldi	r24, 0x01	; 1
    11ce:	82 0f       	add	r24, r18
    11d0:	85 87       	std	Z+13, r24	; 0x0d
                            got_light = TRUE;                                                       // this is a lie, but helps (generates stop bit)
                            irmp_tmp_address |= (irmp_bit - SIRCS_MINIMUM_DATA_LEN + 1) << 8;       // new: store number of additional bits in upper byte of address!
    11d2:	82 2f       	mov	r24, r18
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	0b 97       	sbiw	r24, 0x0b	; 11
    11d8:	98 2f       	mov	r25, r24
    11da:	88 27       	eor	r24, r24
    11dc:	40 91 d8 03 	lds	r20, 0x03D8	; 0x8003d8 <irmp_tmp_address>
    11e0:	50 91 d9 03 	lds	r21, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
    11e4:	84 2b       	or	r24, r20
    11e6:	95 2b       	or	r25, r21
    11e8:	90 93 d9 03 	sts	0x03D9, r25	; 0x8003d9 <irmp_tmp_address+0x1>
    11ec:	80 93 d8 03 	sts	0x03D8, r24	; 0x8003d8 <irmp_tmp_address>
                            irmp_param.command_end = irmp_param.command_offset + irmp_bit + 1;      // correct command length
    11f0:	83 85       	ldd	r24, Z+11	; 0x0b
    11f2:	28 0f       	add	r18, r24
    11f4:	2f 5f       	subi	r18, 0xFF	; 255
    11f6:	24 87       	std	Z+12, r18	; 0x0c
                            irmp_pause_time = SIRCS_PAUSE_LEN_MAX - 1;                              // correct pause length
    11f8:	8a e0       	ldi	r24, 0x0A	; 10
    11fa:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <irmp_pause_time.2296>
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
    11fe:	80 89       	ldd	r24, Z+16	; 0x10
    1200:	80 ff       	sbrs	r24, 0
    1202:	e5 c0       	rjmp	.+458    	; 0x13ce <irmp_ISR+0x466>
    1204:	6c c0       	rjmp	.+216    	; 0x12de <irmp_ISR+0x376>
                            got_light = TRUE;                                                       // this is a lie, but helps (generates stop bit)
                        }
                        else
#endif
#if IRMP_SUPPORT_MANCHESTER == 1
                        if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) &&
    1206:	40 91 f3 03 	lds	r20, 0x03F3	; 0x8003f3 <irmp_param+0x10>
    120a:	40 ff       	sbrs	r20, 0
    120c:	1d c0       	rjmp	.+58     	; 0x1248 <irmp_ISR+0x2e0>
    120e:	68 2f       	mov	r22, r24
    1210:	70 e0       	ldi	r23, 0x00	; 0
    1212:	40 91 e7 03 	lds	r20, 0x03E7	; 0x8003e7 <irmp_param+0x4>
    1216:	50 e0       	ldi	r21, 0x00	; 0
    1218:	44 0f       	add	r20, r20
    121a:	55 1f       	adc	r21, r21
    121c:	64 17       	cp	r22, r20
    121e:	75 07       	cpc	r23, r21
    1220:	9c f0       	brlt	.+38     	; 0x1248 <irmp_ISR+0x2e0>
                            irmp_pause_time >= 2 * irmp_param.pause_1_len_max && irmp_bit >= irmp_param.complete_len - 2 && !irmp_param.stop_bit)
    1222:	62 2f       	mov	r22, r18
    1224:	70 e0       	ldi	r23, 0x00	; 0
    1226:	49 2f       	mov	r20, r25
    1228:	50 e0       	ldi	r21, 0x00	; 0
    122a:	42 50       	subi	r20, 0x02	; 2
    122c:	51 09       	sbc	r21, r1
    122e:	64 17       	cp	r22, r20
    1230:	75 07       	cpc	r23, r21
    1232:	54 f0       	brlt	.+20     	; 0x1248 <irmp_ISR+0x2e0>
    1234:	40 91 f1 03 	lds	r20, 0x03F1	; 0x8003f1 <irmp_param+0xe>
    1238:	41 11       	cpse	r20, r1
    123a:	06 c0       	rjmp	.+12     	; 0x1248 <irmp_ISR+0x2e0>
                        {                                                       // special manchester decoder
                            got_light = TRUE;                                   // this is a lie, but generates a stop bit ;-)
                            irmp_param.stop_bit = TRUE;                         // set flag
    123c:	e3 ee       	ldi	r30, 0xE3	; 227
    123e:	f3 e0       	ldi	r31, 0x03	; 3
    1240:	81 e0       	ldi	r24, 0x01	; 1
    1242:	86 87       	std	Z+14, r24	; 0x0e
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
    1244:	80 89       	ldd	r24, Z+16	; 0x10
    1246:	4b c0       	rjmp	.+150    	; 0x12de <irmp_ISR+0x376>
                            got_light = TRUE;                                   // this is a lie, but generates a stop bit ;-)
                            irmp_param.stop_bit = TRUE;                         // set flag
                        }
                        else
#endif // IRMP_SUPPORT_MANCHESTER == 1
                        if (irmp_pause_time > IRMP_TIMEOUT_LEN)                 // timeout?
    1248:	8a 3e       	cpi	r24, 0xEA	; 234
    124a:	08 f4       	brcc	.+2      	; 0x124e <irmp_ISR+0x2e6>
    124c:	23 c1       	rjmp	.+582    	; 0x1494 <irmp_ISR+0x52c>
                        {                                                       // yes...
                            if (irmp_bit == irmp_param.complete_len - 1 && irmp_param.stop_bit == 0)
    124e:	42 2f       	mov	r20, r18
    1250:	50 e0       	ldi	r21, 0x00	; 0
    1252:	89 2f       	mov	r24, r25
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	01 97       	sbiw	r24, 0x01	; 1
    1258:	48 17       	cp	r20, r24
    125a:	59 07       	cpc	r21, r25
    125c:	41 f4       	brne	.+16     	; 0x126e <irmp_ISR+0x306>
    125e:	80 91 f1 03 	lds	r24, 0x03F1	; 0x8003f1 <irmp_param+0xe>
    1262:	81 11       	cpse	r24, r1
    1264:	04 c0       	rjmp	.+8      	; 0x126e <irmp_ISR+0x306>
                            {
                                irmp_bit++;
    1266:	2f 5f       	subi	r18, 0xFF	; 255
    1268:	20 93 f4 03 	sts	0x03F4, r18	; 0x8003f4 <irmp_bit>
    126c:	13 c1       	rjmp	.+550    	; 0x1494 <irmp_ISR+0x52c>
                            }
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                            else if ((irmp_param.protocol == IRMP_NEC_PROTOCOL || irmp_param.protocol == IRMP_NEC42_PROTOCOL) && irmp_bit == 0)
    126e:	32 30       	cpi	r19, 0x02	; 2
    1270:	11 f0       	breq	.+4      	; 0x1276 <irmp_ISR+0x30e>
    1272:	3c 31       	cpi	r19, 0x1C	; 28
    1274:	69 f5       	brne	.+90     	; 0x12d0 <irmp_ISR+0x368>
    1276:	21 11       	cpse	r18, r1
    1278:	2b c0       	rjmp	.+86     	; 0x12d0 <irmp_ISR+0x368>
                            {                                                               // it was a non-standard repetition frame
#ifdef ANALYZE                                                                              // with 4500s pause instead of 2250s
                                ANALYZE_PRINTF ("Detected non-standard repetition frame, switching to NEC repetition\n");
#endif // ANALYZE
                                if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
    127a:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <key_repetition_len.2299>
    127e:	90 91 c6 03 	lds	r25, 0x03C6	; 0x8003c6 <key_repetition_len.2299+0x1>
    1282:	88 30       	cpi	r24, 0x08	; 8
    1284:	97 40       	sbci	r25, 0x07	; 7
    1286:	08 f5       	brcc	.+66     	; 0x12ca <irmp_ISR+0x362>
                                {
                                    irmp_param.stop_bit     = TRUE;                         // set flag
    1288:	e3 ee       	ldi	r30, 0xE3	; 227
    128a:	f3 e0       	ldi	r31, 0x03	; 3
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	86 87       	std	Z+14, r24	; 0x0e
                                    irmp_param.protocol     = IRMP_NEC_PROTOCOL;            // switch protocol
    1290:	82 e0       	ldi	r24, 0x02	; 2
    1292:	80 83       	st	Z, r24
                                    irmp_param.complete_len = irmp_bit;                     // patch length: 16 or 17
    1294:	15 86       	std	Z+13, r1	; 0x0d
                                    irmp_tmp_address = last_irmp_address;                   // address is last address
    1296:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <last_irmp_address.2297>
    129a:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <last_irmp_address.2297+0x1>
    129e:	90 93 d9 03 	sts	0x03D9, r25	; 0x8003d9 <irmp_tmp_address+0x1>
    12a2:	80 93 d8 03 	sts	0x03D8, r24	; 0x8003d8 <irmp_tmp_address>
                                    irmp_tmp_command = last_irmp_command;                   // command is last command
    12a6:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <last_irmp_command.2298>
    12aa:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <last_irmp_command.2298+0x1>
    12ae:	90 93 d7 03 	sts	0x03D7, r25	; 0x8003d7 <irmp_tmp_command+0x1>
    12b2:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <irmp_tmp_command>
                                    irmp_flags |= IRMP_FLAG_REPETITION;
    12b6:	80 91 da 03 	lds	r24, 0x03DA	; 0x8003da <irmp_flags>
    12ba:	81 60       	ori	r24, 0x01	; 1
    12bc:	80 93 da 03 	sts	0x03DA, r24	; 0x8003da <irmp_flags>
                                    key_repetition_len = 0;
    12c0:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <key_repetition_len.2299+0x1>
    12c4:	10 92 c5 03 	sts	0x03C5, r1	; 0x8003c5 <key_repetition_len.2299>
    12c8:	e5 c0       	rjmp	.+458    	; 0x1494 <irmp_ISR+0x52c>
                                {
#ifdef ANALYZE
                                    ANALYZE_PRINTF ("ignoring NEC repetition frame: timeout occured, key_repetition_len = %d > %d\n",
                                                    key_repetition_len, NEC_FRAME_REPEAT_PAUSE_LEN_MAX);
#endif // ANALYZE
                                    irmp_ir_detected = FALSE;
    12ca:	10 92 e2 03 	sts	0x03E2, r1	; 0x8003e2 <irmp_ir_detected>
    12ce:	e2 c0       	rjmp	.+452    	; 0x1494 <irmp_ISR+0x52c>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 2: pause %d after data bit %d too long\n", irmp_pause_time, irmp_bit);
                                ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                                irmp_start_bit_detected = 0;                    // wait for another start bit...
    12d0:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                                irmp_pulse_time         = 0;
    12d4:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <irmp_pulse_time.2295>
                                irmp_pause_time         = 0;
    12d8:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
    12dc:	e2 c1       	rjmp	.+964    	; 0x16a2 <irmp_ISR+0x73a>

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
                    {
#if 1
                        if (irmp_pulse_time > irmp_param.pulse_1_len_max /* && irmp_pulse_time <= 2 * irmp_param.pulse_1_len_max */)
    12de:	90 91 cb 03 	lds	r25, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
    12e2:	20 91 e5 03 	lds	r18, 0x03E5	; 0x8003e5 <irmp_param+0x2>
    12e6:	29 17       	cp	r18, r25
    12e8:	98 f4       	brcc	.+38     	; 0x1310 <irmp_ISR+0x3a8>
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '0' : '1');
#endif // ANALYZE
                                irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 0  :  1 );
    12ea:	86 95       	lsr	r24
    12ec:	81 70       	andi	r24, 0x01	; 1
    12ee:	91 e0       	ldi	r25, 0x01	; 1
    12f0:	89 27       	eor	r24, r25
    12f2:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                                {
#ifdef ANALYZE
                                    ANALYZE_PUTCHAR ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? '1' : '0');
#endif // ANALYZE
                                    irmp_store_bit ((irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 1 :   0 );
    12f6:	c3 ee       	ldi	r28, 0xE3	; 227
    12f8:	d3 e0       	ldi	r29, 0x03	; 3
    12fa:	88 89       	ldd	r24, Y+16	; 0x10
    12fc:	86 95       	lsr	r24
    12fe:	81 70       	andi	r24, 0x01	; 1
    1300:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
                                    {
#ifdef ANALYZE
                                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                                    }
                                    last_value = (irmp_param.flags & IRMP_PARAM_FLAG_1ST_PULSE_IS_1) ? 1 : 0;
    1304:	88 89       	ldd	r24, Y+16	; 0x10
    1306:	86 95       	lsr	r24
    1308:	81 70       	andi	r24, 0x01	; 1
    130a:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <last_value.2303>
    130e:	22 c0       	rjmp	.+68     	; 0x1354 <irmp_ISR+0x3ec>
                                }
                            }
                        }
                        else if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max
    1310:	80 91 e4 03 	lds	r24, 0x03E4	; 0x8003e4 <irmp_param+0x1>
    1314:	98 17       	cp	r25, r24
    1316:	d0 f0       	brcs	.+52     	; 0x134c <irmp_ISR+0x3e4>
                                 /* && irmp_pause_time <= 2 * irmp_param.pause_1_len_max */)
                        {
                            uint_fast8_t manchester_value;

                            if (last_pause > irmp_param.pause_1_len_max && last_pause <= 2 * irmp_param.pause_1_len_max)
    1318:	80 91 e7 03 	lds	r24, 0x03E7	; 0x8003e7 <irmp_param+0x4>
    131c:	20 91 c4 03 	lds	r18, 0x03C4	; 0x8003c4 <last_pause.2302>
    1320:	82 17       	cp	r24, r18
    1322:	78 f4       	brcc	.+30     	; 0x1342 <irmp_ISR+0x3da>
    1324:	30 e0       	ldi	r19, 0x00	; 0
    1326:	90 e0       	ldi	r25, 0x00	; 0
    1328:	88 0f       	add	r24, r24
    132a:	99 1f       	adc	r25, r25
    132c:	82 17       	cp	r24, r18
    132e:	93 07       	cpc	r25, r19
    1330:	44 f0       	brlt	.+16     	; 0x1342 <irmp_ISR+0x3da>
                            {
                                manchester_value = last_value ? 0 : 1;
    1332:	81 e0       	ldi	r24, 0x01	; 1
    1334:	90 91 c3 03 	lds	r25, 0x03C3	; 0x8003c3 <last_value.2303>
    1338:	91 11       	cpse	r25, r1
    133a:	80 e0       	ldi	r24, 0x00	; 0
                                last_value  = manchester_value;
    133c:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <last_value.2303>
    1340:	02 c0       	rjmp	.+4      	; 0x1346 <irmp_ISR+0x3de>
                            }
                            else
                            {
                                manchester_value = last_value;
    1342:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <last_value.2303>
                                irmp_param.command_end = irmp_param.command_offset + 16 - 1;
                                irmp_tmp_address = 0;
                            }
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1

                            irmp_store_bit (manchester_value);
    1346:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
                                }
                            }
                        }
                        else if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max
                                 /* && irmp_pause_time <= 2 * irmp_param.pause_1_len_max */)
                        {
    134a:	04 c0       	rjmp	.+8      	; 0x1354 <irmp_ISR+0x3ec>
                                ANALYZE_PUTCHAR ('?');
                                ANALYZE_NEWLINE ();
                                ANALYZE_PRINTF ("error 3 manchester: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                                ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                                irmp_start_bit_detected = 0;                            // reset flags and wait for next start bit
    134c:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                                irmp_pause_time         = 0;
    1350:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
                                irmp_tmp_command = irmp_tmp_command2;
                            }
                        }
#endif // IRMP_SUPPORT_RCCAR_PROTOCOL == 1

                        last_pause      = irmp_pause_time;
    1354:	80 91 c8 03 	lds	r24, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
    1358:	80 93 c4 03 	sts	0x03C4, r24	; 0x8003c4 <last_pause.2302>
                        wait_for_space  = 0;
    135c:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
    1360:	6c c0       	rjmp	.+216    	; 0x143a <irmp_ISR+0x4d2>
                    }
                    else
#endif // IRMP_SUPPORT_SERIAL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit == 16)       // Samsung: 16th bit
    1362:	80 91 e3 03 	lds	r24, 0x03E3	; 0x8003e3 <irmp_param>
    1366:	83 30       	cpi	r24, 0x03	; 3
    1368:	91 f5       	brne	.+100    	; 0x13ce <irmp_ISR+0x466>
    136a:	80 91 f4 03 	lds	r24, 0x03F4	; 0x8003f4 <irmp_bit>
    136e:	80 31       	cpi	r24, 0x10	; 16
    1370:	71 f5       	brne	.+92     	; 0x13ce <irmp_ISR+0x466>
                    {
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
    1372:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
    1376:	85 50       	subi	r24, 0x05	; 5
    1378:	88 30       	cpi	r24, 0x08	; 8
    137a:	20 f5       	brcc	.+72     	; 0x13c4 <irmp_ISR+0x45c>
                            irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
    137c:	80 91 c8 03 	lds	r24, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
#endif // IRMP_SUPPORT_SERIAL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit == 16)       // Samsung: 16th bit
                    {
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
    1380:	94 ec       	ldi	r25, 0xC4	; 196
    1382:	98 0f       	add	r25, r24
    1384:	90 31       	cpi	r25, 0x10	; 16
    1386:	30 f4       	brcc	.+12     	; 0x1394 <irmp_ISR+0x42c>
                            irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
                        {
#ifdef ANALYZE
                            ANALYZE_PRINTF ("SYNC\n");
#endif // ANALYZE
                            wait_for_space = 0;
    1388:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
                            irmp_bit++;
    138c:	81 e1       	ldi	r24, 0x11	; 17
    138e:	80 93 f4 03 	sts	0x03F4, r24	; 0x8003f4 <irmp_bit>
    1392:	53 c0       	rjmp	.+166    	; 0x143a <irmp_ISR+0x4d2>
                            irmp_param.complete_len     = SAMSUNG48_COMPLETE_DATA_LEN;
#else
#ifdef ANALYZE
                            ANALYZE_PRINTF ("Switching to SAMSUNG32 protocol ");
#endif // ANALYZE
                            irmp_param.protocol         = IRMP_SAMSUNG32_PROTOCOL;
    1394:	e3 ee       	ldi	r30, 0xE3	; 227
    1396:	f3 e0       	ldi	r31, 0x03	; 3
    1398:	9a e0       	ldi	r25, 0x0A	; 10
    139a:	90 83       	st	Z, r25
                            irmp_param.command_offset   = SAMSUNG32_COMMAND_OFFSET;
    139c:	90 e1       	ldi	r25, 0x10	; 16
    139e:	93 87       	std	Z+11, r25	; 0x0b
                            irmp_param.command_end      = SAMSUNG32_COMMAND_OFFSET + SAMSUNG32_COMMAND_LEN;
    13a0:	90 e2       	ldi	r25, 0x20	; 32
    13a2:	94 87       	std	Z+12, r25	; 0x0c
                            irmp_param.complete_len     = SAMSUNG32_COMPLETE_DATA_LEN;
    13a4:	95 87       	std	Z+13, r25	; 0x0d
#endif
                            if (irmp_pause_time >= SAMSUNG_1_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_1_PAUSE_LEN_MAX)
    13a6:	8f 50       	subi	r24, 0x0F	; 15
    13a8:	80 31       	cpi	r24, 0x10	; 16
    13aa:	30 f4       	brcc	.+12     	; 0x13b8 <irmp_ISR+0x450>
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ('1');
                                ANALYZE_NEWLINE ();
#endif // ANALYZE
                                irmp_store_bit (1);
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
                                wait_for_space = 0;
    13b2:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
    13b6:	41 c0       	rjmp	.+130    	; 0x143a <irmp_ISR+0x4d2>
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ('0');
                                ANALYZE_NEWLINE ();
#endif // ANALYZE
                                irmp_store_bit (0);
    13b8:	80 e0       	ldi	r24, 0x00	; 0
    13ba:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
                                wait_for_space = 0;
    13be:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
    13c2:	3b c0       	rjmp	.+118    	; 0x143a <irmp_ISR+0x4d2>
                        {                                                           // timing incorrect!
#ifdef ANALYZE
                            ANALYZE_PRINTF ("error 3 Samsung: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                            irmp_start_bit_detected = 0;                            // reset flags and wait for next start bit
    13c4:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                            irmp_pause_time         = 0;
    13c8:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
    13cc:	36 c0       	rjmp	.+108    	; 0x143a <irmp_ISR+0x4d2>
                        wait_for_space = 0;
                    }
                    else
#endif

                    if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max &&
    13ce:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
    13d2:	90 91 e4 03 	lds	r25, 0x03E4	; 0x8003e4 <irmp_param+0x1>
    13d6:	89 17       	cp	r24, r25
    13d8:	a0 f0       	brcs	.+40     	; 0x1402 <irmp_ISR+0x49a>
    13da:	90 91 e5 03 	lds	r25, 0x03E5	; 0x8003e5 <irmp_param+0x2>
    13de:	98 17       	cp	r25, r24
    13e0:	80 f0       	brcs	.+32     	; 0x1402 <irmp_ISR+0x49a>
                        irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
    13e2:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
                        wait_for_space = 0;
                    }
                    else
#endif

                    if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max &&
    13e6:	20 91 e6 03 	lds	r18, 0x03E6	; 0x8003e6 <irmp_param+0x3>
    13ea:	92 17       	cp	r25, r18
    13ec:	50 f0       	brcs	.+20     	; 0x1402 <irmp_ISR+0x49a>
                        irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
    13ee:	20 91 e7 03 	lds	r18, 0x03E7	; 0x8003e7 <irmp_param+0x4>
    13f2:	29 17       	cp	r18, r25
    13f4:	30 f0       	brcs	.+12     	; 0x1402 <irmp_ISR+0x49a>
                    {                                                               // pulse & pause timings correct for "1"?
#ifdef ANALYZE
                        ANALYZE_PUTCHAR ('1');
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (1);
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
                        wait_for_space = 0;
    13fc:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
    1400:	1c c0       	rjmp	.+56     	; 0x143a <irmp_ISR+0x4d2>
                    }
                    else if (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max &&
    1402:	90 91 e8 03 	lds	r25, 0x03E8	; 0x8003e8 <irmp_param+0x5>
    1406:	89 17       	cp	r24, r25
    1408:	a0 f0       	brcs	.+40     	; 0x1432 <irmp_ISR+0x4ca>
    140a:	90 91 e9 03 	lds	r25, 0x03E9	; 0x8003e9 <irmp_param+0x6>
    140e:	98 17       	cp	r25, r24
    1410:	80 f0       	brcs	.+32     	; 0x1432 <irmp_ISR+0x4ca>
                             irmp_pause_time >= irmp_param.pause_0_len_min && irmp_pause_time <= irmp_param.pause_0_len_max)
    1412:	80 91 c8 03 	lds	r24, 0x03C8	; 0x8003c8 <irmp_pause_time.2296>
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (1);
                        wait_for_space = 0;
                    }
                    else if (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max &&
    1416:	90 91 ea 03 	lds	r25, 0x03EA	; 0x8003ea <irmp_param+0x7>
    141a:	89 17       	cp	r24, r25
    141c:	50 f0       	brcs	.+20     	; 0x1432 <irmp_ISR+0x4ca>
                             irmp_pause_time >= irmp_param.pause_0_len_min && irmp_pause_time <= irmp_param.pause_0_len_max)
    141e:	90 91 eb 03 	lds	r25, 0x03EB	; 0x8003eb <irmp_param+0x8>
    1422:	98 17       	cp	r25, r24
    1424:	30 f0       	brcs	.+12     	; 0x1432 <irmp_ISR+0x4ca>
                    {                                                               // pulse & pause timings correct for "0"?
#ifdef ANALYZE
                        ANALYZE_PUTCHAR ('0');
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (0);
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	0e 94 1c 06 	call	0xc38	; 0xc38 <irmp_store_bit>
                        wait_for_space = 0;
    142c:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <wait_for_space.2293>
    1430:	04 c0       	rjmp	.+8      	; 0x143a <irmp_ISR+0x4d2>
                    {                                                               // timing incorrect!
#ifdef ANALYZE
                        ANALYZE_PRINTF ("error 3: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                        ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                        irmp_start_bit_detected = 0;                                // reset flags and wait for next start bit
    1432:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                        irmp_pause_time         = 0;
    1436:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>
                    }

                    irmp_pulse_time = 1;                                            // set counter to 1, not 0
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <irmp_pulse_time.2295>
    1440:	24 c0       	rjmp	.+72     	; 0x148a <irmp_ISR+0x522>
                }
            }
            else
            {                                                                       // counting the pulse length ...
                if (! irmp_input)                                                   // still light?
    1442:	81 11       	cpse	r24, r1
    1444:	06 c0       	rjmp	.+12     	; 0x1452 <irmp_ISR+0x4ea>
                {                                                                   // yes...
                    irmp_pulse_time++;                                              // increment counter
    1446:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
    144a:	8f 5f       	subi	r24, 0xFF	; 255
    144c:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <irmp_pulse_time.2295>
    1450:	21 c0       	rjmp	.+66     	; 0x1494 <irmp_ISR+0x52c>
                }
                else
                {                                                                   // now it's dark!
                    wait_for_space  = 1;                                            // let's count the time (see above)
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <wait_for_space.2293>
                    irmp_pause_time = 1;                                            // set pause counter to 1, not 0
    1458:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <irmp_pause_time.2296>

#if IRMP_SUPPORT_RCII_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_RCII_PROTOCOL && waiting_for_2nd_pulse)
    145c:	80 91 e3 03 	lds	r24, 0x03E3	; 0x8003e3 <irmp_param>
    1460:	86 33       	cpi	r24, 0x36	; 54
    1462:	c1 f4       	brne	.+48     	; 0x1494 <irmp_ISR+0x52c>
    1464:	80 91 c2 03 	lds	r24, 0x03C2	; 0x8003c2 <waiting_for_2nd_pulse.2304>
    1468:	88 23       	and	r24, r24
    146a:	a1 f0       	breq	.+40     	; 0x1494 <irmp_ISR+0x52c>
                    {
                        if (irmp_pulse_time >= RCII_BIT_LEN)
    146c:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <irmp_pulse_time.2295>
    1470:	87 30       	cpi	r24, 0x07	; 7
    1472:	30 f0       	brcs	.+12     	; 0x1480 <irmp_ISR+0x518>
                        {
                            irmp_pulse_time -= RCII_BIT_LEN;
    1474:	87 50       	subi	r24, 0x07	; 7
    1476:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <irmp_pulse_time.2295>
                            last_value = 0;
    147a:	10 92 c3 03 	sts	0x03C3, r1	; 0x8003c3 <last_value.2303>
    147e:	03 c0       	rjmp	.+6      	; 0x1486 <irmp_ISR+0x51e>
                        }
                        else
                        {
                            last_value = 1;
    1480:	81 e0       	ldi	r24, 0x01	; 1
    1482:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <last_value.2303>
                        }
#ifdef ANALYZE
                        ANALYZE_PRINTF ("RCII: got 2nd pulse, irmp_pulse_time = %d\n", irmp_pulse_time);
#endif
                        waiting_for_2nd_pulse = 0;
    1486:	10 92 c2 03 	sts	0x03C2, r1	; 0x8003c2 <waiting_for_2nd_pulse.2304>
                    }
#endif
                }
            }

            if (irmp_start_bit_detected && irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 0)    // enough bits received?
    148a:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <irmp_start_bit_detected.2292>
    148e:	88 23       	and	r24, r24
    1490:	09 f4       	brne	.+2      	; 0x1494 <irmp_ISR+0x52c>
    1492:	07 c1       	rjmp	.+526    	; 0x16a2 <irmp_ISR+0x73a>
    1494:	80 91 f0 03 	lds	r24, 0x03F0	; 0x8003f0 <irmp_param+0xd>
    1498:	90 91 f4 03 	lds	r25, 0x03F4	; 0x8003f4 <irmp_bit>
    149c:	89 13       	cpse	r24, r25
    149e:	01 c1       	rjmp	.+514    	; 0x16a2 <irmp_ISR+0x73a>
    14a0:	90 91 f1 03 	lds	r25, 0x03F1	; 0x8003f1 <irmp_param+0xe>
    14a4:	91 11       	cpse	r25, r1
    14a6:	fd c0       	rjmp	.+506    	; 0x16a2 <irmp_ISR+0x73a>
            {
                if (last_irmp_command == irmp_tmp_command && key_repetition_len < AUTO_FRAME_REPETITION_LEN)
    14a8:	20 91 08 01 	lds	r18, 0x0108	; 0x800108 <last_irmp_command.2298>
    14ac:	30 91 09 01 	lds	r19, 0x0109	; 0x800109 <last_irmp_command.2298+0x1>
    14b0:	40 91 d6 03 	lds	r20, 0x03D6	; 0x8003d6 <irmp_tmp_command>
    14b4:	50 91 d7 03 	lds	r21, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
    14b8:	24 17       	cp	r18, r20
    14ba:	35 07       	cpc	r19, r21
    14bc:	89 f4       	brne	.+34     	; 0x14e0 <irmp_ISR+0x578>
    14be:	40 91 c5 03 	lds	r20, 0x03C5	; 0x8003c5 <key_repetition_len.2299>
    14c2:	50 91 c6 03 	lds	r21, 0x03C6	; 0x8003c6 <key_repetition_len.2299+0x1>
    14c6:	40 3b       	cpi	r20, 0xB0	; 176
    14c8:	54 40       	sbci	r21, 0x04	; 4
    14ca:	50 f4       	brcc	.+20     	; 0x14e0 <irmp_ISR+0x578>
                {
                    repetition_frame_number++;
    14cc:	90 91 c1 03 	lds	r25, 0x03C1	; 0x8003c1 <repetition_frame_number.2300>
    14d0:	9f 5f       	subi	r25, 0xFF	; 255
    14d2:	90 93 c1 03 	sts	0x03C1, r25	; 0x8003c1 <repetition_frame_number.2300>
                    repetition_frame_number = 0;
                }

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                // if SIRCS protocol and the code will be repeated within 50 ms, we will ignore 2nd and 3rd repetition frame
                if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL && (repetition_frame_number == 1 || repetition_frame_number == 2))
    14d6:	90 91 e3 03 	lds	r25, 0x03E3	; 0x8003e3 <irmp_param>
    14da:	91 30       	cpi	r25, 0x01	; 1
    14dc:	41 f0       	breq	.+16     	; 0x14ee <irmp_ISR+0x586>
    14de:	12 c0       	rjmp	.+36     	; 0x1504 <irmp_ISR+0x59c>
                {
                    repetition_frame_number++;
                }
                else
                {
                    repetition_frame_number = 0;
    14e0:	10 92 c1 03 	sts	0x03C1, r1	; 0x8003c1 <repetition_frame_number.2300>
                }

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                // if SIRCS protocol and the code will be repeated within 50 ms, we will ignore 2nd and 3rd repetition frame
                if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL && (repetition_frame_number == 1 || repetition_frame_number == 2))
    14e4:	90 91 e3 03 	lds	r25, 0x03E3	; 0x8003e3 <irmp_param>
    14e8:	91 30       	cpi	r25, 0x01	; 1
    14ea:	61 f4       	brne	.+24     	; 0x1504 <irmp_ISR+0x59c>
    14ec:	f7 c0       	rjmp	.+494    	; 0x16dc <irmp_ISR+0x774>
    14ee:	80 91 c1 03 	lds	r24, 0x03C1	; 0x8003c1 <repetition_frame_number.2300>
    14f2:	81 50       	subi	r24, 0x01	; 1
    14f4:	82 30       	cpi	r24, 0x02	; 2
    14f6:	08 f0       	brcs	.+2      	; 0x14fa <irmp_ISR+0x592>
    14f8:	f1 c0       	rjmp	.+482    	; 0x16dc <irmp_ISR+0x774>
                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("code skipped: SIRCS auto repetition frame #%d, counter = %d, auto repetition len = %d\n",
                                    repetition_frame_number + 1, key_repetition_len, AUTO_FRAME_REPETITION_LEN);
#endif // ANALYZE
                    key_repetition_len = 0;
    14fa:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <key_repetition_len.2299+0x1>
    14fe:	10 92 c5 03 	sts	0x03C5, r1	; 0x8003c5 <key_repetition_len.2299>
    1502:	8f c0       	rjmp	.+286    	; 0x1622 <irmp_ISR+0x6ba>

                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms code detected, length = %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit);
#endif // ANALYZE
                    irmp_ir_detected = TRUE;
    1504:	41 e0       	ldi	r20, 0x01	; 1
    1506:	40 93 e2 03 	sts	0x03E2, r20	; 0x8003e2 <irmp_ir_detected>
                    }
                    else
#endif // IRMP_SUPPORT_NOKIA_PROTOCOL
                    {
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_NEC_PROTOCOL && irmp_bit == 0)  // repetition frame
    150a:	92 30       	cpi	r25, 0x02	; 2
    150c:	11 f5       	brne	.+68     	; 0x1552 <irmp_ISR+0x5ea>
    150e:	81 11       	cpse	r24, r1
    1510:	e9 c0       	rjmp	.+466    	; 0x16e4 <irmp_ISR+0x77c>
                        {
                            if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
    1512:	40 91 c5 03 	lds	r20, 0x03C5	; 0x8003c5 <key_repetition_len.2299>
    1516:	50 91 c6 03 	lds	r21, 0x03C6	; 0x8003c6 <key_repetition_len.2299+0x1>
    151a:	48 30       	cpi	r20, 0x08	; 8
    151c:	57 40       	sbci	r21, 0x07	; 7
    151e:	b0 f4       	brcc	.+44     	; 0x154c <irmp_ISR+0x5e4>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("Detected NEC repetition frame, key_repetition_len = %d\n", key_repetition_len);
                                ANALYZE_ONLY_NORMAL_PRINTF("REPETETION FRAME                ");
#endif // ANALYZE
                                irmp_tmp_address = last_irmp_address;                   // address is last address
    1520:	40 91 0a 01 	lds	r20, 0x010A	; 0x80010a <last_irmp_address.2297>
    1524:	50 91 0b 01 	lds	r21, 0x010B	; 0x80010b <last_irmp_address.2297+0x1>
    1528:	50 93 d9 03 	sts	0x03D9, r21	; 0x8003d9 <irmp_tmp_address+0x1>
    152c:	40 93 d8 03 	sts	0x03D8, r20	; 0x8003d8 <irmp_tmp_address>
                                irmp_tmp_command = last_irmp_command;                   // command is last command
    1530:	30 93 d7 03 	sts	0x03D7, r19	; 0x8003d7 <irmp_tmp_command+0x1>
    1534:	20 93 d6 03 	sts	0x03D6, r18	; 0x8003d6 <irmp_tmp_command>
                                irmp_flags |= IRMP_FLAG_REPETITION;
    1538:	80 91 da 03 	lds	r24, 0x03DA	; 0x8003da <irmp_flags>
    153c:	81 60       	ori	r24, 0x01	; 1
    153e:	80 93 da 03 	sts	0x03DA, r24	; 0x8003da <irmp_flags>
                                key_repetition_len = 0;
    1542:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <key_repetition_len.2299+0x1>
    1546:	10 92 c5 03 	sts	0x03C5, r1	; 0x8003c5 <key_repetition_len.2299>
    154a:	cc c0       	rjmp	.+408    	; 0x16e4 <irmp_ISR+0x77c>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("Detected NEC repetition frame, ignoring it: timeout occured, key_repetition_len = %d > %d\n",
                                                key_repetition_len, NEC_FRAME_REPEAT_PAUSE_LEN_MAX);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
    154c:	10 92 e2 03 	sts	0x03E2, r1	; 0x8003e2 <irmp_ir_detected>
    1550:	c9 c0       	rjmp	.+402    	; 0x16e4 <irmp_ISR+0x77c>
                            }
                        }
#endif // IRMP_SUPPORT_NEC_PROTOCOL

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_KASEIKYO_PROTOCOL)
    1552:	95 30       	cpi	r25, 0x05	; 5
    1554:	c1 f5       	brne	.+112    	; 0x15c6 <irmp_ISR+0x65e>
                        {
                            uint_fast8_t xor_value;

                            xor_value = (xor_check[0] & 0x0F) ^ ((xor_check[0] & 0xF0) >> 4) ^ (xor_check[1] & 0x0F) ^ ((xor_check[1] & 0xF0) >> 4);
    1556:	ee ec       	ldi	r30, 0xCE	; 206
    1558:	f3 e0       	ldi	r31, 0x03	; 3
    155a:	80 81       	ld	r24, Z
    155c:	91 81       	ldd	r25, Z+1	; 0x01

                            if (xor_value != (xor_check[2] & 0x0F))
    155e:	42 81       	ldd	r20, Z+2	; 0x02
    1560:	28 2f       	mov	r18, r24
    1562:	2f 70       	andi	r18, 0x0F	; 15
    1564:	82 95       	swap	r24
    1566:	8f 70       	andi	r24, 0x0F	; 15
    1568:	82 27       	eor	r24, r18
    156a:	29 2f       	mov	r18, r25
    156c:	2f 70       	andi	r18, 0x0F	; 15
    156e:	82 27       	eor	r24, r18
    1570:	92 95       	swap	r25
    1572:	9f 70       	andi	r25, 0x0F	; 15
    1574:	98 27       	eor	r25, r24
    1576:	89 2f       	mov	r24, r25
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	24 2f       	mov	r18, r20
    157c:	2f 70       	andi	r18, 0x0F	; 15
    157e:	30 e0       	ldi	r19, 0x00	; 0
    1580:	82 17       	cp	r24, r18
    1582:	93 07       	cpc	r25, r19
    1584:	11 f0       	breq	.+4      	; 0x158a <irmp_ISR+0x622>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 4: wrong XOR check for customer id: 0x%1x 0x%1x\n", xor_value, xor_check[2] & 0x0F);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
    1586:	10 92 e2 03 	sts	0x03E2, r1	; 0x8003e2 <irmp_ir_detected>
                            }

                            xor_value = xor_check[2] ^ xor_check[3] ^ xor_check[4];
    158a:	ee ec       	ldi	r30, 0xCE	; 206
    158c:	f3 e0       	ldi	r31, 0x03	; 3

                            if (xor_value != xor_check[5])
    158e:	83 81       	ldd	r24, Z+3	; 0x03
    1590:	94 2f       	mov	r25, r20
    1592:	98 27       	eor	r25, r24
    1594:	84 81       	ldd	r24, Z+4	; 0x04
    1596:	89 27       	eor	r24, r25
    1598:	95 81       	ldd	r25, Z+5	; 0x05
    159a:	89 13       	cpse	r24, r25
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 5: wrong XOR check for data bits: 0x%02x 0x%02x\n", xor_value, xor_check[5]);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
    159c:	10 92 e2 03 	sts	0x03E2, r1	; 0x8003e2 <irmp_ir_detected>
                            }

                            irmp_flags |= genre2;       // write the genre2 bits into MSB of the flag byte
    15a0:	90 91 da 03 	lds	r25, 0x03DA	; 0x8003da <irmp_flags>
    15a4:	80 91 cd 03 	lds	r24, 0x03CD	; 0x8003cd <genre2>
    15a8:	89 2b       	or	r24, r25
    15aa:	80 93 da 03 	sts	0x03DA, r24	; 0x8003da <irmp_flags>
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
    15ae:	85 e0       	ldi	r24, 0x05	; 5
    15b0:	80 93 e1 03 	sts	0x03E1, r24	; 0x8003e1 <irmp_protocol>
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
    15b4:	80 91 d8 03 	lds	r24, 0x03D8	; 0x8003d8 <irmp_tmp_address>
    15b8:	90 91 d9 03 	lds	r25, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
    15bc:	90 93 e0 03 	sts	0x03E0, r25	; 0x8003e0 <irmp_address+0x1>
    15c0:	80 93 df 03 	sts	0x03DF, r24	; 0x8003df <irmp_address>
    15c4:	1e c0       	rjmp	.+60     	; 0x1602 <irmp_ISR+0x69a>
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
    15c6:	90 93 e1 03 	sts	0x03E1, r25	; 0x8003e1 <irmp_protocol>
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
    15ca:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <irmp_tmp_address>
    15ce:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
    15d2:	30 93 e0 03 	sts	0x03E0, r19	; 0x8003e0 <irmp_address+0x1>
    15d6:	20 93 df 03 	sts	0x03DF, r18	; 0x8003df <irmp_address>
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_NEC_PROTOCOL)
    15da:	92 30       	cpi	r25, 0x02	; 2
    15dc:	29 f4       	brne	.+10     	; 0x15e8 <irmp_ISR+0x680>
                        {
                            last_irmp_address = irmp_tmp_address;                   // store as last address, too
    15de:	30 93 0b 01 	sts	0x010B, r19	; 0x80010b <last_irmp_address.2297+0x1>
    15e2:	20 93 0a 01 	sts	0x010A, r18	; 0x80010a <last_irmp_address.2297>
    15e6:	0d c0       	rjmp	.+26     	; 0x1602 <irmp_ISR+0x69a>
                        }
#endif

#if IRMP_SUPPORT_RC5_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_RC5_PROTOCOL)
    15e8:	97 30       	cpi	r25, 0x07	; 7
    15ea:	59 f4       	brne	.+22     	; 0x1602 <irmp_ISR+0x69a>
                        {
                            irmp_tmp_command |= rc5_cmd_bit6;                       // store bit 6
    15ec:	20 91 c7 03 	lds	r18, 0x03C7	; 0x8003c7 <rc5_cmd_bit6.2301>
    15f0:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <irmp_tmp_command>
    15f4:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
    15f8:	82 2b       	or	r24, r18
    15fa:	90 93 d7 03 	sts	0x03D7, r25	; 0x8003d7 <irmp_tmp_command+0x1>
    15fe:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <irmp_tmp_command>
                        if (irmp_param.protocol == IRMP_S100_PROTOCOL)
                        {
                            irmp_tmp_command |= rc5_cmd_bit6;                       // store bit 6
                        }
#endif
                        irmp_command = irmp_tmp_command;                            // store command
    1602:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <irmp_tmp_command>
    1606:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
    160a:	90 93 de 03 	sts	0x03DE, r25	; 0x8003de <irmp_command+0x1>
    160e:	80 93 dd 03 	sts	0x03DD, r24	; 0x8003dd <irmp_command>

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                        irmp_id = irmp_tmp_id;
    1612:	80 91 d4 03 	lds	r24, 0x03D4	; 0x8003d4 <irmp_tmp_id>
    1616:	90 91 d5 03 	lds	r25, 0x03D5	; 0x8003d5 <irmp_tmp_id+0x1>
    161a:	90 93 dc 03 	sts	0x03DC, r25	; 0x8003dc <irmp_id+0x1>
    161e:	80 93 db 03 	sts	0x03DB, r24	; 0x8003db <irmp_id>
#endif
                    }
                }

                if (irmp_ir_detected)
    1622:	80 91 e2 03 	lds	r24, 0x03E2	; 0x8003e2 <irmp_ir_detected>
    1626:	88 23       	and	r24, r24
    1628:	91 f1       	breq	.+100    	; 0x168e <irmp_ISR+0x726>
                {
                    if (last_irmp_command == irmp_tmp_command &&
    162a:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <irmp_tmp_command>
    162e:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <irmp_tmp_command+0x1>
    1632:	20 91 08 01 	lds	r18, 0x0108	; 0x800108 <last_irmp_command.2298>
    1636:	30 91 09 01 	lds	r19, 0x0109	; 0x800109 <last_irmp_command.2298+0x1>
    163a:	28 17       	cp	r18, r24
    163c:	39 07       	cpc	r19, r25
    163e:	b9 f4       	brne	.+46     	; 0x166e <irmp_ISR+0x706>
    1640:	40 91 0a 01 	lds	r20, 0x010A	; 0x80010a <last_irmp_address.2297>
    1644:	50 91 0b 01 	lds	r21, 0x010B	; 0x80010b <last_irmp_address.2297+0x1>
    1648:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <irmp_tmp_address>
    164c:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
    1650:	42 17       	cp	r20, r18
    1652:	53 07       	cpc	r21, r19
    1654:	61 f4       	brne	.+24     	; 0x166e <irmp_ISR+0x706>
                        last_irmp_address == irmp_tmp_address &&
    1656:	20 91 c5 03 	lds	r18, 0x03C5	; 0x8003c5 <key_repetition_len.2299>
    165a:	30 91 c6 03 	lds	r19, 0x03C6	; 0x8003c6 <key_repetition_len.2299+0x1>
    165e:	2a 3c       	cpi	r18, 0xCA	; 202
    1660:	38 40       	sbci	r19, 0x08	; 8
    1662:	28 f4       	brcc	.+10     	; 0x166e <irmp_ISR+0x706>
                        key_repetition_len < IRMP_KEY_REPETITION_LEN)
                    {
                        irmp_flags |= IRMP_FLAG_REPETITION;
    1664:	20 91 da 03 	lds	r18, 0x03DA	; 0x8003da <irmp_flags>
    1668:	21 60       	ori	r18, 0x01	; 1
    166a:	20 93 da 03 	sts	0x03DA, r18	; 0x8003da <irmp_flags>
                    }

                    last_irmp_address = irmp_tmp_address;                           // store as last address, too
    166e:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <irmp_tmp_address>
    1672:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
    1676:	30 93 0b 01 	sts	0x010B, r19	; 0x80010b <last_irmp_address.2297+0x1>
    167a:	20 93 0a 01 	sts	0x010A, r18	; 0x80010a <last_irmp_address.2297>
                    last_irmp_command = irmp_tmp_command;                           // store as last command, too
    167e:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <last_irmp_command.2298+0x1>
    1682:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <last_irmp_command.2298>

                    key_repetition_len = 0;
    1686:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <key_repetition_len.2299+0x1>
    168a:	10 92 c5 03 	sts	0x03C5, r1	; 0x8003c5 <key_repetition_len.2299>
#ifdef ANALYZE
                    ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                }

                irmp_start_bit_detected = 0;                                        // and wait for next start bit
    168e:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <irmp_start_bit_detected.2292>
                irmp_tmp_command        = 0;
    1692:	10 92 d7 03 	sts	0x03D7, r1	; 0x8003d7 <irmp_tmp_command+0x1>
    1696:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <irmp_tmp_command>
                irmp_pulse_time         = 0;
    169a:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <irmp_pulse_time.2295>
                irmp_pause_time         = 0;
    169e:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <irmp_pause_time.2296>

        irmp_idle();
    }
#endif // IRMP_USE_IDLE_CALL

    return (irmp_ir_detected);
    16a2:	80 91 e2 03 	lds	r24, 0x03E2	; 0x8003e2 <irmp_ir_detected>
    16a6:	29 c0       	rjmp	.+82     	; 0x16fa <irmp_ISR+0x792>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = SIRCS, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        SIRCS_START_BIT_PULSE_LEN_MIN, SIRCS_START_BIT_PULSE_LEN_MAX,
                                        SIRCS_START_BIT_PAUSE_LEN_MIN, SIRCS_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &sircs_param;
    16a8:	6e e8       	ldi	r22, 0x8E	; 142
    16aa:	71 e0       	ldi	r23, 0x01	; 1
    16ac:	0b c0       	rjmp	.+22     	; 0x16c4 <irmp_ISR+0x75c>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = NEC, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        NEC_START_BIT_PULSE_LEN_MIN, NEC_START_BIT_PULSE_LEN_MAX,
                                        NEC_START_BIT_PAUSE_LEN_MIN, NEC_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &nec_param;
    16ae:	6d e7       	ldi	r22, 0x7D	; 125
    16b0:	71 e0       	ldi	r23, 0x01	; 1
    16b2:	08 c0       	rjmp	.+16     	; 0x16c4 <irmp_ISR+0x75c>
                            ANALYZE_PRINTF ("protocol = NEC (repetition frame), start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                            NEC_START_BIT_PULSE_LEN_MIN, NEC_START_BIT_PULSE_LEN_MAX,
                                            NEC_REPEAT_START_BIT_PAUSE_LEN_MIN, NEC_REPEAT_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE

                            irmp_param_p = (IRMP_PARAMETER *) &nec_rep_param;
    16b4:	6c e6       	ldi	r22, 0x6C	; 108
    16b6:	71 e0       	ldi	r23, 0x01	; 1
    16b8:	05 c0       	rjmp	.+10     	; 0x16c4 <irmp_ISR+0x75c>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = SAMSUNG, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        SAMSUNG_START_BIT_PULSE_LEN_MIN, SAMSUNG_START_BIT_PULSE_LEN_MAX,
                                        SAMSUNG_START_BIT_PAUSE_LEN_MIN, SAMSUNG_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &samsung_param;
    16ba:	6b e5       	ldi	r22, 0x5B	; 91
    16bc:	71 e0       	ldi	r23, 0x01	; 1
    16be:	02 c0       	rjmp	.+4      	; 0x16c4 <irmp_ISR+0x75c>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = KASEIKYO, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        KASEIKYO_START_BIT_PULSE_LEN_MIN, KASEIKYO_START_BIT_PULSE_LEN_MAX,
                                        KASEIKYO_START_BIT_PAUSE_LEN_MIN, KASEIKYO_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &kaseikyo_param;
    16c0:	6a e4       	ldi	r22, 0x4A	; 74
    16c2:	71 e0       	ldi	r23, 0x01	; 1
                        irmp_start_bit_detected = 0;                            // wait for another start bit...
                    }

                    if (irmp_start_bit_detected)
                    {
                        memcpy_P (&irmp_param, irmp_param_p, sizeof (IRMP_PARAMETER));
    16c4:	41 e1       	ldi	r20, 0x11	; 17
    16c6:	50 e0       	ldi	r21, 0x00	; 0
    16c8:	83 ee       	ldi	r24, 0xE3	; 227
    16ca:	93 e0       	ldi	r25, 0x03	; 3
    16cc:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <memcpy_P>
    16d0:	11 cd       	rjmp	.-1502   	; 0x10f4 <irmp_ISR+0x18c>
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [bit %2d: pulse = %3d, pause = %3d] ", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_MANCHESTER == 1
                    if ((irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))                                     // Manchester
    16d2:	80 91 f3 03 	lds	r24, 0x03F3	; 0x8003f3 <irmp_param+0x10>
    16d6:	80 ff       	sbrs	r24, 0
    16d8:	44 ce       	rjmp	.-888    	; 0x1362 <irmp_ISR+0x3fa>
    16da:	01 ce       	rjmp	.-1022   	; 0x12de <irmp_ISR+0x376>

                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms code detected, length = %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit);
#endif // ANALYZE
                    irmp_ir_detected = TRUE;
    16dc:	81 e0       	ldi	r24, 0x01	; 1
    16de:	80 93 e2 03 	sts	0x03E2, r24	; 0x8003e2 <irmp_ir_detected>
    16e2:	71 cf       	rjmp	.-286    	; 0x15c6 <irmp_ISR+0x65e>
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
    16e4:	90 93 e1 03 	sts	0x03E1, r25	; 0x8003e1 <irmp_protocol>
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
    16e8:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <irmp_tmp_address>
    16ec:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <irmp_tmp_address+0x1>
    16f0:	30 93 e0 03 	sts	0x03E0, r19	; 0x8003e0 <irmp_address+0x1>
    16f4:	20 93 df 03 	sts	0x03DF, r18	; 0x8003df <irmp_address>
    16f8:	72 cf       	rjmp	.-284    	; 0x15de <irmp_ISR+0x676>
        irmp_idle();
    }
#endif // IRMP_USE_IDLE_CALL

    return (irmp_ir_detected);
}
    16fa:	df 91       	pop	r29
    16fc:	cf 91       	pop	r28
    16fe:	08 95       	ret

00001700 <timer3_init>:
//Volume increment counter
void timer3_init (void){
	//16Bit Timer
	//TC1 Control Register B
	//Mode 4 - CTC (clear timer on compare)
	TCCR3B =  (1 << WGM32);
    1700:	88 e0       	ldi	r24, 0x08	; 8
    1702:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x7e0091>
	
	//Do not set the prescaler -> timer is not started!

	//Output Compare Register 3 A Low and High byte 
	//Sets the counter value at which the interrupt gets executed
	OCR3A = (uint16_t) TIMER_COMP_VAL(TIMER3_PRESCALER, INC_DURATION); //16Bit value is correct addressed automatically
    1706:	8f e4       	ldi	r24, 0x4F	; 79
    1708:	92 e1       	ldi	r25, 0x12	; 18
    170a:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
    170e:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	//OCR3A = 23437; //for 500ms
	
	//Counter 3 Interrupt Mask Register
	//Set OCIE3A Flag: Timer/Counter 3, Output Compare A Match Interrupt Enable
 	TIMSK3 = (1 << OCIE3A);
    1712:	82 e0       	ldi	r24, 0x02	; 2
    1714:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    1718:	08 95       	ret

0000171a <adc0_init>:

//Potentiometer position adc			
void adc0_init(){
	//AREF, Internal Vref turned OFF
	//ADC MUX = 0 (ADC0)
	ADMUX = 0x00;
    171a:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	
	//Enable ADC
	//ADC Interrupt Enable
	//Division Factor = 128
	//
	ADCSRA = ( 1 << ADEN) | (1 << ADIE) |
    171e:	ea e7       	ldi	r30, 0x7A	; 122
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	8f ea       	ldi	r24, 0xAF	; 175
    1724:	80 83       	st	Z, r24
	( 1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2) |
	( 1 << ADATE);
	//ADCSRB = 0; //Free Running mode
	
	//Start conversion (first result is invalid)
	ADCSRA |= (1 << ADSC);
    1726:	80 81       	ld	r24, Z
    1728:	80 64       	ori	r24, 0x40	; 64
    172a:	80 83       	st	Z, r24
	
	//Disable digital input buffer
	DIDR0 = (1 << ADC0D);
    172c:	81 e0       	ldi	r24, 0x01	; 1
    172e:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
    1732:	08 95       	ret

00001734 <__vector_11>:
}
				
// Timer1 output compare A interrupt service routine, called every 1/15000 sec	
// IRMP Timer	
ISR(TIMER1_COMPA_vect)
{
    1734:	1f 92       	push	r1
    1736:	0f 92       	push	r0
    1738:	0f b6       	in	r0, 0x3f	; 63
    173a:	0f 92       	push	r0
    173c:	11 24       	eor	r1, r1
    173e:	2f 93       	push	r18
    1740:	3f 93       	push	r19
    1742:	4f 93       	push	r20
    1744:	5f 93       	push	r21
    1746:	6f 93       	push	r22
    1748:	7f 93       	push	r23
    174a:	8f 93       	push	r24
    174c:	9f 93       	push	r25
    174e:	af 93       	push	r26
    1750:	bf 93       	push	r27
    1752:	ef 93       	push	r30
    1754:	ff 93       	push	r31
	(void) irmp_ISR();	//Call IRMP ISR
    1756:	0e 94 b4 07 	call	0xf68	; 0xf68 <irmp_ISR>
}
    175a:	ff 91       	pop	r31
    175c:	ef 91       	pop	r30
    175e:	bf 91       	pop	r27
    1760:	af 91       	pop	r26
    1762:	9f 91       	pop	r25
    1764:	8f 91       	pop	r24
    1766:	7f 91       	pop	r23
    1768:	6f 91       	pop	r22
    176a:	5f 91       	pop	r21
    176c:	4f 91       	pop	r20
    176e:	3f 91       	pop	r19
    1770:	2f 91       	pop	r18
    1772:	0f 90       	pop	r0
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	0f 90       	pop	r0
    1778:	1f 90       	pop	r1
    177a:	18 95       	reti

0000177c <__vector_33>:

//Timer 3 Volume increment timer
ISR(TIMER3_COMPA_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	11 24       	eor	r1, r1
    1786:	2f 93       	push	r18
    1788:	3f 93       	push	r19
    178a:	4f 93       	push	r20
    178c:	5f 93       	push	r21
    178e:	6f 93       	push	r22
    1790:	7f 93       	push	r23
    1792:	8f 93       	push	r24
    1794:	9f 93       	push	r25
    1796:	af 93       	push	r26
    1798:	bf 93       	push	r27
    179a:	ef 93       	push	r30
    179c:	ff 93       	push	r31
	//every INC_DURATION ms
	//clear the prescaler value to stop the counter
	inc_timer_stop();
    179e:	0e 94 29 01 	call	0x252	; 0x252 <inc_timer_stop>
}
    17a2:	ff 91       	pop	r31
    17a4:	ef 91       	pop	r30
    17a6:	bf 91       	pop	r27
    17a8:	af 91       	pop	r26
    17aa:	9f 91       	pop	r25
    17ac:	8f 91       	pop	r24
    17ae:	7f 91       	pop	r23
    17b0:	6f 91       	pop	r22
    17b2:	5f 91       	pop	r21
    17b4:	4f 91       	pop	r20
    17b6:	3f 91       	pop	r19
    17b8:	2f 91       	pop	r18
    17ba:	0f 90       	pop	r0
    17bc:	0f be       	out	0x3f, r0	; 63
    17be:	0f 90       	pop	r0
    17c0:	1f 90       	pop	r1
    17c2:	18 95       	reti

000017c4 <__vector_21>:

ISR(ADC_vect){
    17c4:	1f 92       	push	r1
    17c6:	0f 92       	push	r0
    17c8:	0f b6       	in	r0, 0x3f	; 63
    17ca:	0f 92       	push	r0
    17cc:	11 24       	eor	r1, r1
    17ce:	8f 93       	push	r24
    17d0:	9f 93       	push	r25
	//Read ADC Value
	adc_val = ADC;
    17d2:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    17d6:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    17da:	90 93 fa 03 	sts	0x03FA, r25	; 0x8003fa <adc_val+0x1>
    17de:	80 93 f9 03 	sts	0x03F9, r24	; 0x8003f9 <adc_val>
}
    17e2:	9f 91       	pop	r25
    17e4:	8f 91       	pop	r24
    17e6:	0f 90       	pop	r0
    17e8:	0f be       	out	0x3f, r0	; 63
    17ea:	0f 90       	pop	r0
    17ec:	1f 90       	pop	r1
    17ee:	18 95       	reti

000017f0 <main>:
				
int main(void)
{
	
    irmp_init();			// initialize IRMP
    17f0:	0e 94 f1 06 	call	0xde2	; 0xde2 <irmp_init>

//IRMP Timer		
static void timer1_init (void)
{     
	//16Bit timer
	OCR1A   =  (F_CPU / F_INTERRUPTS) - 1;	// compare value: 1/15000 of CPU frequency
    17f4:	84 e1       	ldi	r24, 0x14	; 20
    17f6:	92 e0       	ldi	r25, 0x02	; 2
    17f8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    17fc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	TCCR1B  = (1 << WGM12) | (1 << CS10);   // switch CTC Mode on, set prescaler to 1
    1800:	89 e0       	ldi	r24, 0x09	; 9
    1802:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	TIMSK1  = 1 << OCIE1A;                  // OCIE1A: Interrupt by timer compare
    1806:	82 e0       	ldi	r24, 0x02	; 2
    1808:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
int main(void)
{
	
    irmp_init();			// initialize IRMP
	timer1_init();			//IRMP Timer
	timer3_init();			//Volume increment timer
    180c:	0e 94 80 0b 	call	0x1700	; 0x1700 <timer3_init>
	adc0_init();			//Potentiometer position adc
    1810:	0e 94 8d 0b 	call	0x171a	; 0x171a <adc0_init>
	
	uart0_init(UART_BAUD_SELECT(BAUDRATE, F_CPU));
    1814:	88 e0       	ldi	r24, 0x08	; 8
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	0e 94 a2 0c 	call	0x1944	; 0x1944 <uart0_init>
    181c:	2f ef       	ldi	r18, 0xFF	; 255
    181e:	81 ee       	ldi	r24, 0xE1	; 225
    1820:	94 e0       	ldi	r25, 0x04	; 4
    1822:	21 50       	subi	r18, 0x01	; 1
    1824:	80 40       	sbci	r24, 0x00	; 0
    1826:	90 40       	sbci	r25, 0x00	; 0
    1828:	e1 f7       	brne	.-8      	; 0x1822 <main+0x32>
    182a:	00 c0       	rjmp	.+0      	; 0x182c <main+0x3c>
    182c:	00 00       	nop
	//uart1_init(UART_BAUD_SELECT(BAUDRATE, F_CPU));

	_delay_ms(200);			//wait until the boot message of ESP8266 at 74880 baud has passed
	
	uart0_puts("Hello here is the VolCtrl FW ");
    182e:	8a e9       	ldi	r24, 0x9A	; 154
    1830:	93 e0       	ldi	r25, 0x03	; 3
    1832:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	uart0_puts(FW_VERSION);
    1836:	88 eb       	ldi	r24, 0xB8	; 184
    1838:	93 e0       	ldi	r25, 0x03	; 3
    183a:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	uart0_puts("\r\n");
    183e:	8a e6       	ldi	r24, 0x6A	; 106
    1840:	93 e0       	ldi	r25, 0x03	; 3
    1842:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <uart0_puts>
	
	//Pin Configurations
	//Direction Control Register (1=output, 0=input)
	DDRB = (1 << ERROR_LED); 
    1846:	80 e2       	ldi	r24, 0x20	; 32
    1848:	84 b9       	out	0x04, r24	; 4
	DDRC = (1 << PORTC2);
    184a:	84 e0       	ldi	r24, 0x04	; 4
    184c:	87 b9       	out	0x07, r24	; 7
	DDRD = (1 << PIN_MOTOR_CW) | (1 << PIN_MOTOR_CCW);
    184e:	8c e0       	ldi	r24, 0x0C	; 12
    1850:	8a b9       	out	0x0a, r24	; 10

	//Pullup Config
	PORTD = 0;				//Deactivate pullups
    1852:	1b b8       	out	0x0b, r1	; 11

	error_led(FALSE);		//Turn off Error LED
    1854:	80 e0       	ldi	r24, 0x00	; 0
    1856:	0e 94 dd 01 	call	0x3ba	; 0x3ba <error_led>

	sei();					//Activate Interrupts
    185a:	78 94       	sei
		//uart0_puts("\r\n");
		
		if (uart0_getln(uart0_line_buf) == GET_LN_RECEIVED){
			//got a command via UART (WiFi)
			//cmd_parser(uart0_line_buf);
			CMD_REC_UART = TRUE;
    185c:	c1 e0       	ldi	r28, 0x01	; 1
	while (1)
	{
		//uart0_puts(itoa(adc_val, buf, 10));
		//uart0_puts("\r\n");
		
		if (uart0_getln(uart0_line_buf) == GET_LN_RECEIVED){
    185e:	82 e0       	ldi	r24, 0x02	; 2
    1860:	95 e0       	ldi	r25, 0x05	; 5
    1862:	0e 94 86 03 	call	0x70c	; 0x70c <uart0_getln>
    1866:	89 2b       	or	r24, r25
    1868:	11 f4       	brne	.+4      	; 0x186e <main+0x7e>
			//got a command via UART (WiFi)
			//cmd_parser(uart0_line_buf);
			CMD_REC_UART = TRUE;
    186a:	c0 93 f6 03 	sts	0x03F6, r28	; 0x8003f6 <CMD_REC_UART>
		}
		
		if (irmp_get_data (&irmp_data)){
    186e:	82 e5       	ldi	r24, 0x52	; 82
    1870:	95 e0       	ldi	r25, 0x05	; 5
    1872:	0e 94 f4 06 	call	0xde8	; 0xde8 <irmp_get_data>
    1876:	81 11       	cpse	r24, r1
			// got an IR message
			CMD_REC_IR = TRUE;
    1878:	c0 93 f5 03 	sts	0x03F5, r28	; 0x8003f5 <CMD_REC_IR>
		}


		fsm();
    187c:	0e 94 04 04 	call	0x808	; 0x808 <fsm>

	}
    1880:	ee cf       	rjmp	.-36     	; 0x185e <main+0x6e>

00001882 <__vector_18>:

	while ((c = pgm_read_byte(progmem_s++))) {
		uart0_putc(c);
	}

} /* uart0_puts_p */
    1882:	1f 92       	push	r1
    1884:	0f 92       	push	r0
    1886:	0f b6       	in	r0, 0x3f	; 63
    1888:	0f 92       	push	r0
    188a:	11 24       	eor	r1, r1
    188c:	2f 93       	push	r18
    188e:	3f 93       	push	r19
    1890:	4f 93       	push	r20
    1892:	5f 93       	push	r21
    1894:	8f 93       	push	r24
    1896:	9f 93       	push	r25
    1898:	ef 93       	push	r30
    189a:	ff 93       	push	r31
    189c:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    18a0:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    18a4:	28 71       	andi	r18, 0x18	; 24
    18a6:	80 91 ff 03 	lds	r24, 0x03FF	; 0x8003ff <UART_RxHead>
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	01 96       	adiw	r24, 0x01	; 1
    18ae:	8f 77       	andi	r24, 0x7F	; 127
    18b0:	99 27       	eor	r25, r25
    18b2:	40 91 fe 03 	lds	r20, 0x03FE	; 0x8003fe <UART_RxTail>
    18b6:	50 e0       	ldi	r21, 0x00	; 0
    18b8:	84 17       	cp	r24, r20
    18ba:	95 07       	cpc	r25, r21
    18bc:	39 f0       	breq	.+14     	; 0x18cc <__vector_18+0x4a>
    18be:	80 93 ff 03 	sts	0x03FF, r24	; 0x8003ff <UART_RxHead>
    18c2:	fc 01       	movw	r30, r24
    18c4:	ee 5f       	subi	r30, 0xFE	; 254
    18c6:	fb 4f       	sbci	r31, 0xFB	; 251
    18c8:	30 83       	st	Z, r19
    18ca:	01 c0       	rjmp	.+2      	; 0x18ce <__vector_18+0x4c>
    18cc:	22 e0       	ldi	r18, 0x02	; 2
    18ce:	20 93 fd 03 	sts	0x03FD, r18	; 0x8003fd <UART_LastRxError>
    18d2:	ff 91       	pop	r31
    18d4:	ef 91       	pop	r30
    18d6:	9f 91       	pop	r25
    18d8:	8f 91       	pop	r24
    18da:	5f 91       	pop	r21
    18dc:	4f 91       	pop	r20
    18de:	3f 91       	pop	r19
    18e0:	2f 91       	pop	r18
    18e2:	0f 90       	pop	r0
    18e4:	0f be       	out	0x3f, r0	; 63
    18e6:	0f 90       	pop	r0
    18e8:	1f 90       	pop	r1
    18ea:	18 95       	reti

000018ec <__vector_19>:
    18ec:	1f 92       	push	r1
    18ee:	0f 92       	push	r0
    18f0:	0f b6       	in	r0, 0x3f	; 63
    18f2:	0f 92       	push	r0
    18f4:	11 24       	eor	r1, r1
    18f6:	8f 93       	push	r24
    18f8:	9f 93       	push	r25
    18fa:	ef 93       	push	r30
    18fc:	ff 93       	push	r31
    18fe:	90 91 01 04 	lds	r25, 0x0401	; 0x800401 <UART_TxHead>
    1902:	80 91 00 04 	lds	r24, 0x0400	; 0x800400 <UART_TxTail>
    1906:	98 17       	cp	r25, r24
    1908:	79 f0       	breq	.+30     	; 0x1928 <__vector_19+0x3c>
    190a:	80 91 00 04 	lds	r24, 0x0400	; 0x800400 <UART_TxTail>
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	01 96       	adiw	r24, 0x01	; 1
    1912:	8f 77       	andi	r24, 0x7F	; 127
    1914:	99 27       	eor	r25, r25
    1916:	80 93 00 04 	sts	0x0400, r24	; 0x800400 <UART_TxTail>
    191a:	fc 01       	movw	r30, r24
    191c:	ee 57       	subi	r30, 0x7E	; 126
    191e:	fb 4f       	sbci	r31, 0xFB	; 251
    1920:	80 81       	ld	r24, Z
    1922:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1926:	05 c0       	rjmp	.+10     	; 0x1932 <__vector_19+0x46>
    1928:	e1 ec       	ldi	r30, 0xC1	; 193
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	8f 7d       	andi	r24, 0xDF	; 223
    1930:	80 83       	st	Z, r24
    1932:	ff 91       	pop	r31
    1934:	ef 91       	pop	r30
    1936:	9f 91       	pop	r25
    1938:	8f 91       	pop	r24
    193a:	0f 90       	pop	r0
    193c:	0f be       	out	0x3f, r0	; 63
    193e:	0f 90       	pop	r0
    1940:	1f 90       	pop	r1
    1942:	18 95       	reti

00001944 <uart0_init>:
    1944:	f8 94       	cli
    1946:	10 92 01 04 	sts	0x0401, r1	; 0x800401 <UART_TxHead>
    194a:	10 92 00 04 	sts	0x0400, r1	; 0x800400 <UART_TxTail>
    194e:	10 92 ff 03 	sts	0x03FF, r1	; 0x8003ff <UART_RxHead>
    1952:	10 92 fe 03 	sts	0x03FE, r1	; 0x8003fe <UART_RxTail>
    1956:	78 94       	sei
    1958:	99 23       	and	r25, r25
    195a:	24 f4       	brge	.+8      	; 0x1964 <uart0_init+0x20>
    195c:	22 e0       	ldi	r18, 0x02	; 2
    195e:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    1962:	9f 77       	andi	r25, 0x7F	; 127
    1964:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    1968:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    196c:	88 e9       	ldi	r24, 0x98	; 152
    196e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1972:	86 e0       	ldi	r24, 0x06	; 6
    1974:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    1978:	08 95       	ret

0000197a <uart0_getc>:
    197a:	f8 94       	cli
    197c:	90 91 ff 03 	lds	r25, 0x03FF	; 0x8003ff <UART_RxHead>
    1980:	80 91 fe 03 	lds	r24, 0x03FE	; 0x8003fe <UART_RxTail>
    1984:	98 13       	cpse	r25, r24
    1986:	04 c0       	rjmp	.+8      	; 0x1990 <uart0_getc+0x16>
    1988:	78 94       	sei
    198a:	80 e0       	ldi	r24, 0x00	; 0
    198c:	91 e0       	ldi	r25, 0x01	; 1
    198e:	08 95       	ret
    1990:	78 94       	sei
    1992:	80 91 fe 03 	lds	r24, 0x03FE	; 0x8003fe <UART_RxTail>
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	01 96       	adiw	r24, 0x01	; 1
    199a:	8f 77       	andi	r24, 0x7F	; 127
    199c:	99 27       	eor	r25, r25
    199e:	80 93 fe 03 	sts	0x03FE, r24	; 0x8003fe <UART_RxTail>
    19a2:	fc 01       	movw	r30, r24
    19a4:	ee 5f       	subi	r30, 0xFE	; 254
    19a6:	fb 4f       	sbci	r31, 0xFB	; 251
    19a8:	20 81       	ld	r18, Z
    19aa:	80 91 fd 03 	lds	r24, 0x03FD	; 0x8003fd <UART_LastRxError>
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	98 2f       	mov	r25, r24
    19b2:	88 27       	eor	r24, r24
    19b4:	82 0f       	add	r24, r18
    19b6:	91 1d       	adc	r25, r1
    19b8:	08 95       	ret

000019ba <uart0_putc>:
    19ba:	40 91 01 04 	lds	r20, 0x0401	; 0x800401 <UART_TxHead>
    19be:	50 e0       	ldi	r21, 0x00	; 0
    19c0:	4f 5f       	subi	r20, 0xFF	; 255
    19c2:	5f 4f       	sbci	r21, 0xFF	; 255
    19c4:	4f 77       	andi	r20, 0x7F	; 127
    19c6:	55 27       	eor	r21, r21
    19c8:	20 91 00 04 	lds	r18, 0x0400	; 0x800400 <UART_TxTail>
    19cc:	30 e0       	ldi	r19, 0x00	; 0
    19ce:	42 17       	cp	r20, r18
    19d0:	53 07       	cpc	r21, r19
    19d2:	d1 f3       	breq	.-12     	; 0x19c8 <uart0_putc+0xe>
    19d4:	fa 01       	movw	r30, r20
    19d6:	ee 57       	subi	r30, 0x7E	; 126
    19d8:	fb 4f       	sbci	r31, 0xFB	; 251
    19da:	80 83       	st	Z, r24
    19dc:	40 93 01 04 	sts	0x0401, r20	; 0x800401 <UART_TxHead>
    19e0:	e1 ec       	ldi	r30, 0xC1	; 193
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	80 62       	ori	r24, 0x20	; 32
    19e8:	80 83       	st	Z, r24
    19ea:	08 95       	ret

000019ec <uart0_puts>:
    19ec:	cf 93       	push	r28
    19ee:	df 93       	push	r29
    19f0:	ec 01       	movw	r28, r24
    19f2:	88 81       	ld	r24, Y
    19f4:	88 23       	and	r24, r24
    19f6:	31 f0       	breq	.+12     	; 0x1a04 <uart0_puts+0x18>
    19f8:	21 96       	adiw	r28, 0x01	; 1
    19fa:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <uart0_putc>
    19fe:	89 91       	ld	r24, Y+
    1a00:	81 11       	cpse	r24, r1
    1a02:	fb cf       	rjmp	.-10     	; 0x19fa <uart0_puts+0xe>
    1a04:	df 91       	pop	r29
    1a06:	cf 91       	pop	r28
    1a08:	08 95       	ret

00001a0a <uart0_available>:
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1a0a:	f8 94       	cli
uint16_t uart0_available(void)
{
	uint16_t ret;
	
	ATOMIC_BLOCK(ATOMIC_FORCEON) {
		ret = (UART_RX0_BUFFER_SIZE + UART_RxHead - UART_RxTail) & UART_RX0_BUFFER_MASK;
    1a0c:	80 91 ff 03 	lds	r24, 0x03FF	; 0x8003ff <UART_RxHead>
    1a10:	20 91 fe 03 	lds	r18, 0x03FE	; 0x8003fe <UART_RxTail>
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1a14:	78 94       	sei
	}
	return ret;
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	80 58       	subi	r24, 0x80	; 128
    1a1a:	9f 4f       	sbci	r25, 0xFF	; 255
    1a1c:	82 1b       	sub	r24, r18
    1a1e:	91 09       	sbc	r25, r1
} /* uart0_available */
    1a20:	8f 77       	andi	r24, 0x7F	; 127
    1a22:	99 27       	eor	r25, r25
    1a24:	08 95       	ret

00001a26 <__tablejump2__>:
    1a26:	ee 0f       	add	r30, r30
    1a28:	ff 1f       	adc	r31, r31
    1a2a:	05 90       	lpm	r0, Z+
    1a2c:	f4 91       	lpm	r31, Z
    1a2e:	e0 2d       	mov	r30, r0
    1a30:	09 94       	ijmp

00001a32 <malloc>:
    1a32:	0f 93       	push	r16
    1a34:	1f 93       	push	r17
    1a36:	cf 93       	push	r28
    1a38:	df 93       	push	r29
    1a3a:	82 30       	cpi	r24, 0x02	; 2
    1a3c:	91 05       	cpc	r25, r1
    1a3e:	10 f4       	brcc	.+4      	; 0x1a44 <malloc+0x12>
    1a40:	82 e0       	ldi	r24, 0x02	; 2
    1a42:	90 e0       	ldi	r25, 0x00	; 0
    1a44:	e0 91 5a 05 	lds	r30, 0x055A	; 0x80055a <__flp>
    1a48:	f0 91 5b 05 	lds	r31, 0x055B	; 0x80055b <__flp+0x1>
    1a4c:	20 e0       	ldi	r18, 0x00	; 0
    1a4e:	30 e0       	ldi	r19, 0x00	; 0
    1a50:	a0 e0       	ldi	r26, 0x00	; 0
    1a52:	b0 e0       	ldi	r27, 0x00	; 0
    1a54:	30 97       	sbiw	r30, 0x00	; 0
    1a56:	19 f1       	breq	.+70     	; 0x1a9e <malloc+0x6c>
    1a58:	40 81       	ld	r20, Z
    1a5a:	51 81       	ldd	r21, Z+1	; 0x01
    1a5c:	02 81       	ldd	r16, Z+2	; 0x02
    1a5e:	13 81       	ldd	r17, Z+3	; 0x03
    1a60:	48 17       	cp	r20, r24
    1a62:	59 07       	cpc	r21, r25
    1a64:	c8 f0       	brcs	.+50     	; 0x1a98 <malloc+0x66>
    1a66:	84 17       	cp	r24, r20
    1a68:	95 07       	cpc	r25, r21
    1a6a:	69 f4       	brne	.+26     	; 0x1a86 <malloc+0x54>
    1a6c:	10 97       	sbiw	r26, 0x00	; 0
    1a6e:	31 f0       	breq	.+12     	; 0x1a7c <malloc+0x4a>
    1a70:	12 96       	adiw	r26, 0x02	; 2
    1a72:	0c 93       	st	X, r16
    1a74:	12 97       	sbiw	r26, 0x02	; 2
    1a76:	13 96       	adiw	r26, 0x03	; 3
    1a78:	1c 93       	st	X, r17
    1a7a:	27 c0       	rjmp	.+78     	; 0x1aca <malloc+0x98>
    1a7c:	00 93 5a 05 	sts	0x055A, r16	; 0x80055a <__flp>
    1a80:	10 93 5b 05 	sts	0x055B, r17	; 0x80055b <__flp+0x1>
    1a84:	22 c0       	rjmp	.+68     	; 0x1aca <malloc+0x98>
    1a86:	21 15       	cp	r18, r1
    1a88:	31 05       	cpc	r19, r1
    1a8a:	19 f0       	breq	.+6      	; 0x1a92 <malloc+0x60>
    1a8c:	42 17       	cp	r20, r18
    1a8e:	53 07       	cpc	r21, r19
    1a90:	18 f4       	brcc	.+6      	; 0x1a98 <malloc+0x66>
    1a92:	9a 01       	movw	r18, r20
    1a94:	bd 01       	movw	r22, r26
    1a96:	ef 01       	movw	r28, r30
    1a98:	df 01       	movw	r26, r30
    1a9a:	f8 01       	movw	r30, r16
    1a9c:	db cf       	rjmp	.-74     	; 0x1a54 <malloc+0x22>
    1a9e:	21 15       	cp	r18, r1
    1aa0:	31 05       	cpc	r19, r1
    1aa2:	f9 f0       	breq	.+62     	; 0x1ae2 <malloc+0xb0>
    1aa4:	28 1b       	sub	r18, r24
    1aa6:	39 0b       	sbc	r19, r25
    1aa8:	24 30       	cpi	r18, 0x04	; 4
    1aaa:	31 05       	cpc	r19, r1
    1aac:	80 f4       	brcc	.+32     	; 0x1ace <malloc+0x9c>
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab2:	61 15       	cp	r22, r1
    1ab4:	71 05       	cpc	r23, r1
    1ab6:	21 f0       	breq	.+8      	; 0x1ac0 <malloc+0x8e>
    1ab8:	fb 01       	movw	r30, r22
    1aba:	93 83       	std	Z+3, r25	; 0x03
    1abc:	82 83       	std	Z+2, r24	; 0x02
    1abe:	04 c0       	rjmp	.+8      	; 0x1ac8 <malloc+0x96>
    1ac0:	90 93 5b 05 	sts	0x055B, r25	; 0x80055b <__flp+0x1>
    1ac4:	80 93 5a 05 	sts	0x055A, r24	; 0x80055a <__flp>
    1ac8:	fe 01       	movw	r30, r28
    1aca:	32 96       	adiw	r30, 0x02	; 2
    1acc:	44 c0       	rjmp	.+136    	; 0x1b56 <malloc+0x124>
    1ace:	fe 01       	movw	r30, r28
    1ad0:	e2 0f       	add	r30, r18
    1ad2:	f3 1f       	adc	r31, r19
    1ad4:	81 93       	st	Z+, r24
    1ad6:	91 93       	st	Z+, r25
    1ad8:	22 50       	subi	r18, 0x02	; 2
    1ada:	31 09       	sbc	r19, r1
    1adc:	39 83       	std	Y+1, r19	; 0x01
    1ade:	28 83       	st	Y, r18
    1ae0:	3a c0       	rjmp	.+116    	; 0x1b56 <malloc+0x124>
    1ae2:	20 91 58 05 	lds	r18, 0x0558	; 0x800558 <__brkval>
    1ae6:	30 91 59 05 	lds	r19, 0x0559	; 0x800559 <__brkval+0x1>
    1aea:	23 2b       	or	r18, r19
    1aec:	41 f4       	brne	.+16     	; 0x1afe <malloc+0xcc>
    1aee:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    1af2:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1af6:	30 93 59 05 	sts	0x0559, r19	; 0x800559 <__brkval+0x1>
    1afa:	20 93 58 05 	sts	0x0558, r18	; 0x800558 <__brkval>
    1afe:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1b02:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    1b06:	21 15       	cp	r18, r1
    1b08:	31 05       	cpc	r19, r1
    1b0a:	41 f4       	brne	.+16     	; 0x1b1c <malloc+0xea>
    1b0c:	2d b7       	in	r18, 0x3d	; 61
    1b0e:	3e b7       	in	r19, 0x3e	; 62
    1b10:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1b14:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1b18:	24 1b       	sub	r18, r20
    1b1a:	35 0b       	sbc	r19, r21
    1b1c:	e0 91 58 05 	lds	r30, 0x0558	; 0x800558 <__brkval>
    1b20:	f0 91 59 05 	lds	r31, 0x0559	; 0x800559 <__brkval+0x1>
    1b24:	e2 17       	cp	r30, r18
    1b26:	f3 07       	cpc	r31, r19
    1b28:	a0 f4       	brcc	.+40     	; 0x1b52 <malloc+0x120>
    1b2a:	2e 1b       	sub	r18, r30
    1b2c:	3f 0b       	sbc	r19, r31
    1b2e:	28 17       	cp	r18, r24
    1b30:	39 07       	cpc	r19, r25
    1b32:	78 f0       	brcs	.+30     	; 0x1b52 <malloc+0x120>
    1b34:	ac 01       	movw	r20, r24
    1b36:	4e 5f       	subi	r20, 0xFE	; 254
    1b38:	5f 4f       	sbci	r21, 0xFF	; 255
    1b3a:	24 17       	cp	r18, r20
    1b3c:	35 07       	cpc	r19, r21
    1b3e:	48 f0       	brcs	.+18     	; 0x1b52 <malloc+0x120>
    1b40:	4e 0f       	add	r20, r30
    1b42:	5f 1f       	adc	r21, r31
    1b44:	50 93 59 05 	sts	0x0559, r21	; 0x800559 <__brkval+0x1>
    1b48:	40 93 58 05 	sts	0x0558, r20	; 0x800558 <__brkval>
    1b4c:	81 93       	st	Z+, r24
    1b4e:	91 93       	st	Z+, r25
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <malloc+0x124>
    1b52:	e0 e0       	ldi	r30, 0x00	; 0
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	cf 01       	movw	r24, r30
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	1f 91       	pop	r17
    1b5e:	0f 91       	pop	r16
    1b60:	08 95       	ret

00001b62 <free>:
    1b62:	cf 93       	push	r28
    1b64:	df 93       	push	r29
    1b66:	00 97       	sbiw	r24, 0x00	; 0
    1b68:	09 f4       	brne	.+2      	; 0x1b6c <free+0xa>
    1b6a:	81 c0       	rjmp	.+258    	; 0x1c6e <free+0x10c>
    1b6c:	fc 01       	movw	r30, r24
    1b6e:	32 97       	sbiw	r30, 0x02	; 2
    1b70:	13 82       	std	Z+3, r1	; 0x03
    1b72:	12 82       	std	Z+2, r1	; 0x02
    1b74:	a0 91 5a 05 	lds	r26, 0x055A	; 0x80055a <__flp>
    1b78:	b0 91 5b 05 	lds	r27, 0x055B	; 0x80055b <__flp+0x1>
    1b7c:	10 97       	sbiw	r26, 0x00	; 0
    1b7e:	81 f4       	brne	.+32     	; 0x1ba0 <free+0x3e>
    1b80:	20 81       	ld	r18, Z
    1b82:	31 81       	ldd	r19, Z+1	; 0x01
    1b84:	82 0f       	add	r24, r18
    1b86:	93 1f       	adc	r25, r19
    1b88:	20 91 58 05 	lds	r18, 0x0558	; 0x800558 <__brkval>
    1b8c:	30 91 59 05 	lds	r19, 0x0559	; 0x800559 <__brkval+0x1>
    1b90:	28 17       	cp	r18, r24
    1b92:	39 07       	cpc	r19, r25
    1b94:	51 f5       	brne	.+84     	; 0x1bea <free+0x88>
    1b96:	f0 93 59 05 	sts	0x0559, r31	; 0x800559 <__brkval+0x1>
    1b9a:	e0 93 58 05 	sts	0x0558, r30	; 0x800558 <__brkval>
    1b9e:	67 c0       	rjmp	.+206    	; 0x1c6e <free+0x10c>
    1ba0:	ed 01       	movw	r28, r26
    1ba2:	20 e0       	ldi	r18, 0x00	; 0
    1ba4:	30 e0       	ldi	r19, 0x00	; 0
    1ba6:	ce 17       	cp	r28, r30
    1ba8:	df 07       	cpc	r29, r31
    1baa:	40 f4       	brcc	.+16     	; 0x1bbc <free+0x5a>
    1bac:	4a 81       	ldd	r20, Y+2	; 0x02
    1bae:	5b 81       	ldd	r21, Y+3	; 0x03
    1bb0:	9e 01       	movw	r18, r28
    1bb2:	41 15       	cp	r20, r1
    1bb4:	51 05       	cpc	r21, r1
    1bb6:	f1 f0       	breq	.+60     	; 0x1bf4 <free+0x92>
    1bb8:	ea 01       	movw	r28, r20
    1bba:	f5 cf       	rjmp	.-22     	; 0x1ba6 <free+0x44>
    1bbc:	d3 83       	std	Z+3, r29	; 0x03
    1bbe:	c2 83       	std	Z+2, r28	; 0x02
    1bc0:	40 81       	ld	r20, Z
    1bc2:	51 81       	ldd	r21, Z+1	; 0x01
    1bc4:	84 0f       	add	r24, r20
    1bc6:	95 1f       	adc	r25, r21
    1bc8:	c8 17       	cp	r28, r24
    1bca:	d9 07       	cpc	r29, r25
    1bcc:	59 f4       	brne	.+22     	; 0x1be4 <free+0x82>
    1bce:	88 81       	ld	r24, Y
    1bd0:	99 81       	ldd	r25, Y+1	; 0x01
    1bd2:	84 0f       	add	r24, r20
    1bd4:	95 1f       	adc	r25, r21
    1bd6:	02 96       	adiw	r24, 0x02	; 2
    1bd8:	91 83       	std	Z+1, r25	; 0x01
    1bda:	80 83       	st	Z, r24
    1bdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bde:	9b 81       	ldd	r25, Y+3	; 0x03
    1be0:	93 83       	std	Z+3, r25	; 0x03
    1be2:	82 83       	std	Z+2, r24	; 0x02
    1be4:	21 15       	cp	r18, r1
    1be6:	31 05       	cpc	r19, r1
    1be8:	29 f4       	brne	.+10     	; 0x1bf4 <free+0x92>
    1bea:	f0 93 5b 05 	sts	0x055B, r31	; 0x80055b <__flp+0x1>
    1bee:	e0 93 5a 05 	sts	0x055A, r30	; 0x80055a <__flp>
    1bf2:	3d c0       	rjmp	.+122    	; 0x1c6e <free+0x10c>
    1bf4:	e9 01       	movw	r28, r18
    1bf6:	fb 83       	std	Y+3, r31	; 0x03
    1bf8:	ea 83       	std	Y+2, r30	; 0x02
    1bfa:	49 91       	ld	r20, Y+
    1bfc:	59 91       	ld	r21, Y+
    1bfe:	c4 0f       	add	r28, r20
    1c00:	d5 1f       	adc	r29, r21
    1c02:	ec 17       	cp	r30, r28
    1c04:	fd 07       	cpc	r31, r29
    1c06:	61 f4       	brne	.+24     	; 0x1c20 <free+0xbe>
    1c08:	80 81       	ld	r24, Z
    1c0a:	91 81       	ldd	r25, Z+1	; 0x01
    1c0c:	84 0f       	add	r24, r20
    1c0e:	95 1f       	adc	r25, r21
    1c10:	02 96       	adiw	r24, 0x02	; 2
    1c12:	e9 01       	movw	r28, r18
    1c14:	99 83       	std	Y+1, r25	; 0x01
    1c16:	88 83       	st	Y, r24
    1c18:	82 81       	ldd	r24, Z+2	; 0x02
    1c1a:	93 81       	ldd	r25, Z+3	; 0x03
    1c1c:	9b 83       	std	Y+3, r25	; 0x03
    1c1e:	8a 83       	std	Y+2, r24	; 0x02
    1c20:	e0 e0       	ldi	r30, 0x00	; 0
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	12 96       	adiw	r26, 0x02	; 2
    1c26:	8d 91       	ld	r24, X+
    1c28:	9c 91       	ld	r25, X
    1c2a:	13 97       	sbiw	r26, 0x03	; 3
    1c2c:	00 97       	sbiw	r24, 0x00	; 0
    1c2e:	19 f0       	breq	.+6      	; 0x1c36 <free+0xd4>
    1c30:	fd 01       	movw	r30, r26
    1c32:	dc 01       	movw	r26, r24
    1c34:	f7 cf       	rjmp	.-18     	; 0x1c24 <free+0xc2>
    1c36:	8d 91       	ld	r24, X+
    1c38:	9c 91       	ld	r25, X
    1c3a:	11 97       	sbiw	r26, 0x01	; 1
    1c3c:	9d 01       	movw	r18, r26
    1c3e:	2e 5f       	subi	r18, 0xFE	; 254
    1c40:	3f 4f       	sbci	r19, 0xFF	; 255
    1c42:	82 0f       	add	r24, r18
    1c44:	93 1f       	adc	r25, r19
    1c46:	20 91 58 05 	lds	r18, 0x0558	; 0x800558 <__brkval>
    1c4a:	30 91 59 05 	lds	r19, 0x0559	; 0x800559 <__brkval+0x1>
    1c4e:	28 17       	cp	r18, r24
    1c50:	39 07       	cpc	r19, r25
    1c52:	69 f4       	brne	.+26     	; 0x1c6e <free+0x10c>
    1c54:	30 97       	sbiw	r30, 0x00	; 0
    1c56:	29 f4       	brne	.+10     	; 0x1c62 <free+0x100>
    1c58:	10 92 5b 05 	sts	0x055B, r1	; 0x80055b <__flp+0x1>
    1c5c:	10 92 5a 05 	sts	0x055A, r1	; 0x80055a <__flp>
    1c60:	02 c0       	rjmp	.+4      	; 0x1c66 <free+0x104>
    1c62:	13 82       	std	Z+3, r1	; 0x03
    1c64:	12 82       	std	Z+2, r1	; 0x02
    1c66:	b0 93 59 05 	sts	0x0559, r27	; 0x800559 <__brkval+0x1>
    1c6a:	a0 93 58 05 	sts	0x0558, r26	; 0x800558 <__brkval>
    1c6e:	df 91       	pop	r29
    1c70:	cf 91       	pop	r28
    1c72:	08 95       	ret

00001c74 <atoi>:
    1c74:	fc 01       	movw	r30, r24
    1c76:	88 27       	eor	r24, r24
    1c78:	99 27       	eor	r25, r25
    1c7a:	e8 94       	clt
    1c7c:	21 91       	ld	r18, Z+
    1c7e:	20 32       	cpi	r18, 0x20	; 32
    1c80:	e9 f3       	breq	.-6      	; 0x1c7c <atoi+0x8>
    1c82:	29 30       	cpi	r18, 0x09	; 9
    1c84:	10 f0       	brcs	.+4      	; 0x1c8a <atoi+0x16>
    1c86:	2e 30       	cpi	r18, 0x0E	; 14
    1c88:	c8 f3       	brcs	.-14     	; 0x1c7c <atoi+0x8>
    1c8a:	2b 32       	cpi	r18, 0x2B	; 43
    1c8c:	41 f0       	breq	.+16     	; 0x1c9e <atoi+0x2a>
    1c8e:	2d 32       	cpi	r18, 0x2D	; 45
    1c90:	39 f4       	brne	.+14     	; 0x1ca0 <atoi+0x2c>
    1c92:	68 94       	set
    1c94:	04 c0       	rjmp	.+8      	; 0x1c9e <atoi+0x2a>
    1c96:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <__mulhi_const_10>
    1c9a:	82 0f       	add	r24, r18
    1c9c:	91 1d       	adc	r25, r1
    1c9e:	21 91       	ld	r18, Z+
    1ca0:	20 53       	subi	r18, 0x30	; 48
    1ca2:	2a 30       	cpi	r18, 0x0A	; 10
    1ca4:	c0 f3       	brcs	.-16     	; 0x1c96 <atoi+0x22>
    1ca6:	1e f4       	brtc	.+6      	; 0x1cae <atoi+0x3a>
    1ca8:	90 95       	com	r25
    1caa:	81 95       	neg	r24
    1cac:	9f 4f       	sbci	r25, 0xFF	; 255
    1cae:	08 95       	ret

00001cb0 <memcpy_P>:
    1cb0:	fb 01       	movw	r30, r22
    1cb2:	dc 01       	movw	r26, r24
    1cb4:	02 c0       	rjmp	.+4      	; 0x1cba <memcpy_P+0xa>
    1cb6:	05 90       	lpm	r0, Z+
    1cb8:	0d 92       	st	X+, r0
    1cba:	41 50       	subi	r20, 0x01	; 1
    1cbc:	50 40       	sbci	r21, 0x00	; 0
    1cbe:	d8 f7       	brcc	.-10     	; 0x1cb6 <memcpy_P+0x6>
    1cc0:	08 95       	ret

00001cc2 <strtok>:
    1cc2:	4e eb       	ldi	r20, 0xBE	; 190
    1cc4:	53 e0       	ldi	r21, 0x03	; 3
    1cc6:	0e 94 8e 0e 	call	0x1d1c	; 0x1d1c <strtok_r>
    1cca:	08 95       	ret

00001ccc <strcmp>:
    1ccc:	fb 01       	movw	r30, r22
    1cce:	dc 01       	movw	r26, r24
    1cd0:	8d 91       	ld	r24, X+
    1cd2:	01 90       	ld	r0, Z+
    1cd4:	80 19       	sub	r24, r0
    1cd6:	01 10       	cpse	r0, r1
    1cd8:	d9 f3       	breq	.-10     	; 0x1cd0 <strcmp+0x4>
    1cda:	99 0b       	sbc	r25, r25
    1cdc:	08 95       	ret

00001cde <strcpy>:
    1cde:	fb 01       	movw	r30, r22
    1ce0:	dc 01       	movw	r26, r24
    1ce2:	01 90       	ld	r0, Z+
    1ce4:	0d 92       	st	X+, r0
    1ce6:	00 20       	and	r0, r0
    1ce8:	e1 f7       	brne	.-8      	; 0x1ce2 <strcpy+0x4>
    1cea:	08 95       	ret

00001cec <strlwr>:
    1cec:	dc 01       	movw	r26, r24
    1cee:	6c 91       	ld	r22, X
    1cf0:	61 54       	subi	r22, 0x41	; 65
    1cf2:	6a 31       	cpi	r22, 0x1A	; 26
    1cf4:	08 f0       	brcs	.+2      	; 0x1cf8 <strlwr+0xc>
    1cf6:	60 52       	subi	r22, 0x20	; 32
    1cf8:	6f 59       	subi	r22, 0x9F	; 159
    1cfa:	6d 93       	st	X+, r22
    1cfc:	c1 f7       	brne	.-16     	; 0x1cee <strlwr+0x2>
    1cfe:	08 95       	ret

00001d00 <strncmp>:
    1d00:	fb 01       	movw	r30, r22
    1d02:	dc 01       	movw	r26, r24
    1d04:	41 50       	subi	r20, 0x01	; 1
    1d06:	50 40       	sbci	r21, 0x00	; 0
    1d08:	30 f0       	brcs	.+12     	; 0x1d16 <strncmp+0x16>
    1d0a:	8d 91       	ld	r24, X+
    1d0c:	01 90       	ld	r0, Z+
    1d0e:	80 19       	sub	r24, r0
    1d10:	19 f4       	brne	.+6      	; 0x1d18 <strncmp+0x18>
    1d12:	00 20       	and	r0, r0
    1d14:	b9 f7       	brne	.-18     	; 0x1d04 <strncmp+0x4>
    1d16:	88 1b       	sub	r24, r24
    1d18:	99 0b       	sbc	r25, r25
    1d1a:	08 95       	ret

00001d1c <strtok_r>:
    1d1c:	fa 01       	movw	r30, r20
    1d1e:	a1 91       	ld	r26, Z+
    1d20:	b0 81       	ld	r27, Z
    1d22:	00 97       	sbiw	r24, 0x00	; 0
    1d24:	19 f4       	brne	.+6      	; 0x1d2c <strtok_r+0x10>
    1d26:	10 97       	sbiw	r26, 0x00	; 0
    1d28:	e1 f0       	breq	.+56     	; 0x1d62 <strtok_r+0x46>
    1d2a:	cd 01       	movw	r24, r26
    1d2c:	dc 01       	movw	r26, r24
    1d2e:	cd 01       	movw	r24, r26
    1d30:	0d 90       	ld	r0, X+
    1d32:	00 20       	and	r0, r0
    1d34:	11 f4       	brne	.+4      	; 0x1d3a <strtok_r+0x1e>
    1d36:	c0 01       	movw	r24, r0
    1d38:	13 c0       	rjmp	.+38     	; 0x1d60 <strtok_r+0x44>
    1d3a:	fb 01       	movw	r30, r22
    1d3c:	21 91       	ld	r18, Z+
    1d3e:	22 23       	and	r18, r18
    1d40:	19 f0       	breq	.+6      	; 0x1d48 <strtok_r+0x2c>
    1d42:	20 15       	cp	r18, r0
    1d44:	d9 f7       	brne	.-10     	; 0x1d3c <strtok_r+0x20>
    1d46:	f3 cf       	rjmp	.-26     	; 0x1d2e <strtok_r+0x12>
    1d48:	fb 01       	movw	r30, r22
    1d4a:	21 91       	ld	r18, Z+
    1d4c:	20 15       	cp	r18, r0
    1d4e:	19 f4       	brne	.+6      	; 0x1d56 <strtok_r+0x3a>
    1d50:	1e 92       	st	-X, r1
    1d52:	11 96       	adiw	r26, 0x01	; 1
    1d54:	06 c0       	rjmp	.+12     	; 0x1d62 <strtok_r+0x46>
    1d56:	22 23       	and	r18, r18
    1d58:	c1 f7       	brne	.-16     	; 0x1d4a <strtok_r+0x2e>
    1d5a:	0d 90       	ld	r0, X+
    1d5c:	00 20       	and	r0, r0
    1d5e:	a1 f7       	brne	.-24     	; 0x1d48 <strtok_r+0x2c>
    1d60:	d0 01       	movw	r26, r0
    1d62:	fa 01       	movw	r30, r20
    1d64:	a1 93       	st	Z+, r26
    1d66:	b0 83       	st	Z, r27
    1d68:	08 95       	ret

00001d6a <__itoa_ncheck>:
    1d6a:	bb 27       	eor	r27, r27
    1d6c:	4a 30       	cpi	r20, 0x0A	; 10
    1d6e:	31 f4       	brne	.+12     	; 0x1d7c <__itoa_ncheck+0x12>
    1d70:	99 23       	and	r25, r25
    1d72:	22 f4       	brpl	.+8      	; 0x1d7c <__itoa_ncheck+0x12>
    1d74:	bd e2       	ldi	r27, 0x2D	; 45
    1d76:	90 95       	com	r25
    1d78:	81 95       	neg	r24
    1d7a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d7c:	0c 94 c9 0e 	jmp	0x1d92	; 0x1d92 <__utoa_common>

00001d80 <__mulhi_const_10>:
    1d80:	7a e0       	ldi	r23, 0x0A	; 10
    1d82:	97 9f       	mul	r25, r23
    1d84:	90 2d       	mov	r25, r0
    1d86:	87 9f       	mul	r24, r23
    1d88:	80 2d       	mov	r24, r0
    1d8a:	91 0d       	add	r25, r1
    1d8c:	11 24       	eor	r1, r1
    1d8e:	08 95       	ret

00001d90 <__utoa_ncheck>:
    1d90:	bb 27       	eor	r27, r27

00001d92 <__utoa_common>:
    1d92:	fb 01       	movw	r30, r22
    1d94:	55 27       	eor	r21, r21
    1d96:	aa 27       	eor	r26, r26
    1d98:	88 0f       	add	r24, r24
    1d9a:	99 1f       	adc	r25, r25
    1d9c:	aa 1f       	adc	r26, r26
    1d9e:	a4 17       	cp	r26, r20
    1da0:	10 f0       	brcs	.+4      	; 0x1da6 <__utoa_common+0x14>
    1da2:	a4 1b       	sub	r26, r20
    1da4:	83 95       	inc	r24
    1da6:	50 51       	subi	r21, 0x10	; 16
    1da8:	b9 f7       	brne	.-18     	; 0x1d98 <__utoa_common+0x6>
    1daa:	a0 5d       	subi	r26, 0xD0	; 208
    1dac:	aa 33       	cpi	r26, 0x3A	; 58
    1dae:	08 f0       	brcs	.+2      	; 0x1db2 <__utoa_common+0x20>
    1db0:	a9 5d       	subi	r26, 0xD9	; 217
    1db2:	a1 93       	st	Z+, r26
    1db4:	00 97       	sbiw	r24, 0x00	; 0
    1db6:	79 f7       	brne	.-34     	; 0x1d96 <__utoa_common+0x4>
    1db8:	b1 11       	cpse	r27, r1
    1dba:	b1 93       	st	Z+, r27
    1dbc:	11 92       	st	Z+, r1
    1dbe:	cb 01       	movw	r24, r22
    1dc0:	0c 94 d9 10 	jmp	0x21b2	; 0x21b2 <strrev>

00001dc4 <vfprintf>:
    1dc4:	ab e0       	ldi	r26, 0x0B	; 11
    1dc6:	b0 e0       	ldi	r27, 0x00	; 0
    1dc8:	e8 ee       	ldi	r30, 0xE8	; 232
    1dca:	fe e0       	ldi	r31, 0x0E	; 14
    1dcc:	0c 94 83 11 	jmp	0x2306	; 0x2306 <__prologue_saves__>
    1dd0:	6c 01       	movw	r12, r24
    1dd2:	7b 01       	movw	r14, r22
    1dd4:	8a 01       	movw	r16, r20
    1dd6:	fc 01       	movw	r30, r24
    1dd8:	17 82       	std	Z+7, r1	; 0x07
    1dda:	16 82       	std	Z+6, r1	; 0x06
    1ddc:	83 81       	ldd	r24, Z+3	; 0x03
    1dde:	81 ff       	sbrs	r24, 1
    1de0:	cc c1       	rjmp	.+920    	; 0x217a <vfprintf+0x3b6>
    1de2:	ce 01       	movw	r24, r28
    1de4:	01 96       	adiw	r24, 0x01	; 1
    1de6:	3c 01       	movw	r6, r24
    1de8:	f6 01       	movw	r30, r12
    1dea:	93 81       	ldd	r25, Z+3	; 0x03
    1dec:	f7 01       	movw	r30, r14
    1dee:	93 fd       	sbrc	r25, 3
    1df0:	85 91       	lpm	r24, Z+
    1df2:	93 ff       	sbrs	r25, 3
    1df4:	81 91       	ld	r24, Z+
    1df6:	7f 01       	movw	r14, r30
    1df8:	88 23       	and	r24, r24
    1dfa:	09 f4       	brne	.+2      	; 0x1dfe <vfprintf+0x3a>
    1dfc:	ba c1       	rjmp	.+884    	; 0x2172 <vfprintf+0x3ae>
    1dfe:	85 32       	cpi	r24, 0x25	; 37
    1e00:	39 f4       	brne	.+14     	; 0x1e10 <vfprintf+0x4c>
    1e02:	93 fd       	sbrc	r25, 3
    1e04:	85 91       	lpm	r24, Z+
    1e06:	93 ff       	sbrs	r25, 3
    1e08:	81 91       	ld	r24, Z+
    1e0a:	7f 01       	movw	r14, r30
    1e0c:	85 32       	cpi	r24, 0x25	; 37
    1e0e:	29 f4       	brne	.+10     	; 0x1e1a <vfprintf+0x56>
    1e10:	b6 01       	movw	r22, r12
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    1e18:	e7 cf       	rjmp	.-50     	; 0x1de8 <vfprintf+0x24>
    1e1a:	91 2c       	mov	r9, r1
    1e1c:	21 2c       	mov	r2, r1
    1e1e:	31 2c       	mov	r3, r1
    1e20:	ff e1       	ldi	r31, 0x1F	; 31
    1e22:	f3 15       	cp	r31, r3
    1e24:	d8 f0       	brcs	.+54     	; 0x1e5c <vfprintf+0x98>
    1e26:	8b 32       	cpi	r24, 0x2B	; 43
    1e28:	79 f0       	breq	.+30     	; 0x1e48 <vfprintf+0x84>
    1e2a:	38 f4       	brcc	.+14     	; 0x1e3a <vfprintf+0x76>
    1e2c:	80 32       	cpi	r24, 0x20	; 32
    1e2e:	79 f0       	breq	.+30     	; 0x1e4e <vfprintf+0x8a>
    1e30:	83 32       	cpi	r24, 0x23	; 35
    1e32:	a1 f4       	brne	.+40     	; 0x1e5c <vfprintf+0x98>
    1e34:	23 2d       	mov	r18, r3
    1e36:	20 61       	ori	r18, 0x10	; 16
    1e38:	1d c0       	rjmp	.+58     	; 0x1e74 <vfprintf+0xb0>
    1e3a:	8d 32       	cpi	r24, 0x2D	; 45
    1e3c:	61 f0       	breq	.+24     	; 0x1e56 <vfprintf+0x92>
    1e3e:	80 33       	cpi	r24, 0x30	; 48
    1e40:	69 f4       	brne	.+26     	; 0x1e5c <vfprintf+0x98>
    1e42:	23 2d       	mov	r18, r3
    1e44:	21 60       	ori	r18, 0x01	; 1
    1e46:	16 c0       	rjmp	.+44     	; 0x1e74 <vfprintf+0xb0>
    1e48:	83 2d       	mov	r24, r3
    1e4a:	82 60       	ori	r24, 0x02	; 2
    1e4c:	38 2e       	mov	r3, r24
    1e4e:	e3 2d       	mov	r30, r3
    1e50:	e4 60       	ori	r30, 0x04	; 4
    1e52:	3e 2e       	mov	r3, r30
    1e54:	2a c0       	rjmp	.+84     	; 0x1eaa <vfprintf+0xe6>
    1e56:	f3 2d       	mov	r31, r3
    1e58:	f8 60       	ori	r31, 0x08	; 8
    1e5a:	1d c0       	rjmp	.+58     	; 0x1e96 <vfprintf+0xd2>
    1e5c:	37 fc       	sbrc	r3, 7
    1e5e:	2d c0       	rjmp	.+90     	; 0x1eba <vfprintf+0xf6>
    1e60:	20 ed       	ldi	r18, 0xD0	; 208
    1e62:	28 0f       	add	r18, r24
    1e64:	2a 30       	cpi	r18, 0x0A	; 10
    1e66:	40 f0       	brcs	.+16     	; 0x1e78 <vfprintf+0xb4>
    1e68:	8e 32       	cpi	r24, 0x2E	; 46
    1e6a:	b9 f4       	brne	.+46     	; 0x1e9a <vfprintf+0xd6>
    1e6c:	36 fc       	sbrc	r3, 6
    1e6e:	81 c1       	rjmp	.+770    	; 0x2172 <vfprintf+0x3ae>
    1e70:	23 2d       	mov	r18, r3
    1e72:	20 64       	ori	r18, 0x40	; 64
    1e74:	32 2e       	mov	r3, r18
    1e76:	19 c0       	rjmp	.+50     	; 0x1eaa <vfprintf+0xe6>
    1e78:	36 fe       	sbrs	r3, 6
    1e7a:	06 c0       	rjmp	.+12     	; 0x1e88 <vfprintf+0xc4>
    1e7c:	8a e0       	ldi	r24, 0x0A	; 10
    1e7e:	98 9e       	mul	r9, r24
    1e80:	20 0d       	add	r18, r0
    1e82:	11 24       	eor	r1, r1
    1e84:	92 2e       	mov	r9, r18
    1e86:	11 c0       	rjmp	.+34     	; 0x1eaa <vfprintf+0xe6>
    1e88:	ea e0       	ldi	r30, 0x0A	; 10
    1e8a:	2e 9e       	mul	r2, r30
    1e8c:	20 0d       	add	r18, r0
    1e8e:	11 24       	eor	r1, r1
    1e90:	22 2e       	mov	r2, r18
    1e92:	f3 2d       	mov	r31, r3
    1e94:	f0 62       	ori	r31, 0x20	; 32
    1e96:	3f 2e       	mov	r3, r31
    1e98:	08 c0       	rjmp	.+16     	; 0x1eaa <vfprintf+0xe6>
    1e9a:	8c 36       	cpi	r24, 0x6C	; 108
    1e9c:	21 f4       	brne	.+8      	; 0x1ea6 <vfprintf+0xe2>
    1e9e:	83 2d       	mov	r24, r3
    1ea0:	80 68       	ori	r24, 0x80	; 128
    1ea2:	38 2e       	mov	r3, r24
    1ea4:	02 c0       	rjmp	.+4      	; 0x1eaa <vfprintf+0xe6>
    1ea6:	88 36       	cpi	r24, 0x68	; 104
    1ea8:	41 f4       	brne	.+16     	; 0x1eba <vfprintf+0xf6>
    1eaa:	f7 01       	movw	r30, r14
    1eac:	93 fd       	sbrc	r25, 3
    1eae:	85 91       	lpm	r24, Z+
    1eb0:	93 ff       	sbrs	r25, 3
    1eb2:	81 91       	ld	r24, Z+
    1eb4:	7f 01       	movw	r14, r30
    1eb6:	81 11       	cpse	r24, r1
    1eb8:	b3 cf       	rjmp	.-154    	; 0x1e20 <vfprintf+0x5c>
    1eba:	98 2f       	mov	r25, r24
    1ebc:	9f 7d       	andi	r25, 0xDF	; 223
    1ebe:	95 54       	subi	r25, 0x45	; 69
    1ec0:	93 30       	cpi	r25, 0x03	; 3
    1ec2:	28 f4       	brcc	.+10     	; 0x1ece <vfprintf+0x10a>
    1ec4:	0c 5f       	subi	r16, 0xFC	; 252
    1ec6:	1f 4f       	sbci	r17, 0xFF	; 255
    1ec8:	9f e3       	ldi	r25, 0x3F	; 63
    1eca:	99 83       	std	Y+1, r25	; 0x01
    1ecc:	0d c0       	rjmp	.+26     	; 0x1ee8 <vfprintf+0x124>
    1ece:	83 36       	cpi	r24, 0x63	; 99
    1ed0:	31 f0       	breq	.+12     	; 0x1ede <vfprintf+0x11a>
    1ed2:	83 37       	cpi	r24, 0x73	; 115
    1ed4:	71 f0       	breq	.+28     	; 0x1ef2 <vfprintf+0x12e>
    1ed6:	83 35       	cpi	r24, 0x53	; 83
    1ed8:	09 f0       	breq	.+2      	; 0x1edc <vfprintf+0x118>
    1eda:	59 c0       	rjmp	.+178    	; 0x1f8e <vfprintf+0x1ca>
    1edc:	21 c0       	rjmp	.+66     	; 0x1f20 <vfprintf+0x15c>
    1ede:	f8 01       	movw	r30, r16
    1ee0:	80 81       	ld	r24, Z
    1ee2:	89 83       	std	Y+1, r24	; 0x01
    1ee4:	0e 5f       	subi	r16, 0xFE	; 254
    1ee6:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee8:	88 24       	eor	r8, r8
    1eea:	83 94       	inc	r8
    1eec:	91 2c       	mov	r9, r1
    1eee:	53 01       	movw	r10, r6
    1ef0:	13 c0       	rjmp	.+38     	; 0x1f18 <vfprintf+0x154>
    1ef2:	28 01       	movw	r4, r16
    1ef4:	f2 e0       	ldi	r31, 0x02	; 2
    1ef6:	4f 0e       	add	r4, r31
    1ef8:	51 1c       	adc	r5, r1
    1efa:	f8 01       	movw	r30, r16
    1efc:	a0 80       	ld	r10, Z
    1efe:	b1 80       	ldd	r11, Z+1	; 0x01
    1f00:	36 fe       	sbrs	r3, 6
    1f02:	03 c0       	rjmp	.+6      	; 0x1f0a <vfprintf+0x146>
    1f04:	69 2d       	mov	r22, r9
    1f06:	70 e0       	ldi	r23, 0x00	; 0
    1f08:	02 c0       	rjmp	.+4      	; 0x1f0e <vfprintf+0x14a>
    1f0a:	6f ef       	ldi	r22, 0xFF	; 255
    1f0c:	7f ef       	ldi	r23, 0xFF	; 255
    1f0e:	c5 01       	movw	r24, r10
    1f10:	0e 94 ce 10 	call	0x219c	; 0x219c <strnlen>
    1f14:	4c 01       	movw	r8, r24
    1f16:	82 01       	movw	r16, r4
    1f18:	f3 2d       	mov	r31, r3
    1f1a:	ff 77       	andi	r31, 0x7F	; 127
    1f1c:	3f 2e       	mov	r3, r31
    1f1e:	16 c0       	rjmp	.+44     	; 0x1f4c <vfprintf+0x188>
    1f20:	28 01       	movw	r4, r16
    1f22:	22 e0       	ldi	r18, 0x02	; 2
    1f24:	42 0e       	add	r4, r18
    1f26:	51 1c       	adc	r5, r1
    1f28:	f8 01       	movw	r30, r16
    1f2a:	a0 80       	ld	r10, Z
    1f2c:	b1 80       	ldd	r11, Z+1	; 0x01
    1f2e:	36 fe       	sbrs	r3, 6
    1f30:	03 c0       	rjmp	.+6      	; 0x1f38 <vfprintf+0x174>
    1f32:	69 2d       	mov	r22, r9
    1f34:	70 e0       	ldi	r23, 0x00	; 0
    1f36:	02 c0       	rjmp	.+4      	; 0x1f3c <vfprintf+0x178>
    1f38:	6f ef       	ldi	r22, 0xFF	; 255
    1f3a:	7f ef       	ldi	r23, 0xFF	; 255
    1f3c:	c5 01       	movw	r24, r10
    1f3e:	0e 94 c3 10 	call	0x2186	; 0x2186 <strnlen_P>
    1f42:	4c 01       	movw	r8, r24
    1f44:	f3 2d       	mov	r31, r3
    1f46:	f0 68       	ori	r31, 0x80	; 128
    1f48:	3f 2e       	mov	r3, r31
    1f4a:	82 01       	movw	r16, r4
    1f4c:	33 fc       	sbrc	r3, 3
    1f4e:	1b c0       	rjmp	.+54     	; 0x1f86 <vfprintf+0x1c2>
    1f50:	82 2d       	mov	r24, r2
    1f52:	90 e0       	ldi	r25, 0x00	; 0
    1f54:	88 16       	cp	r8, r24
    1f56:	99 06       	cpc	r9, r25
    1f58:	b0 f4       	brcc	.+44     	; 0x1f86 <vfprintf+0x1c2>
    1f5a:	b6 01       	movw	r22, r12
    1f5c:	80 e2       	ldi	r24, 0x20	; 32
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    1f64:	2a 94       	dec	r2
    1f66:	f4 cf       	rjmp	.-24     	; 0x1f50 <vfprintf+0x18c>
    1f68:	f5 01       	movw	r30, r10
    1f6a:	37 fc       	sbrc	r3, 7
    1f6c:	85 91       	lpm	r24, Z+
    1f6e:	37 fe       	sbrs	r3, 7
    1f70:	81 91       	ld	r24, Z+
    1f72:	5f 01       	movw	r10, r30
    1f74:	b6 01       	movw	r22, r12
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    1f7c:	21 10       	cpse	r2, r1
    1f7e:	2a 94       	dec	r2
    1f80:	21 e0       	ldi	r18, 0x01	; 1
    1f82:	82 1a       	sub	r8, r18
    1f84:	91 08       	sbc	r9, r1
    1f86:	81 14       	cp	r8, r1
    1f88:	91 04       	cpc	r9, r1
    1f8a:	71 f7       	brne	.-36     	; 0x1f68 <vfprintf+0x1a4>
    1f8c:	e8 c0       	rjmp	.+464    	; 0x215e <vfprintf+0x39a>
    1f8e:	84 36       	cpi	r24, 0x64	; 100
    1f90:	11 f0       	breq	.+4      	; 0x1f96 <vfprintf+0x1d2>
    1f92:	89 36       	cpi	r24, 0x69	; 105
    1f94:	41 f5       	brne	.+80     	; 0x1fe6 <vfprintf+0x222>
    1f96:	f8 01       	movw	r30, r16
    1f98:	37 fe       	sbrs	r3, 7
    1f9a:	07 c0       	rjmp	.+14     	; 0x1faa <vfprintf+0x1e6>
    1f9c:	60 81       	ld	r22, Z
    1f9e:	71 81       	ldd	r23, Z+1	; 0x01
    1fa0:	82 81       	ldd	r24, Z+2	; 0x02
    1fa2:	93 81       	ldd	r25, Z+3	; 0x03
    1fa4:	0c 5f       	subi	r16, 0xFC	; 252
    1fa6:	1f 4f       	sbci	r17, 0xFF	; 255
    1fa8:	08 c0       	rjmp	.+16     	; 0x1fba <vfprintf+0x1f6>
    1faa:	60 81       	ld	r22, Z
    1fac:	71 81       	ldd	r23, Z+1	; 0x01
    1fae:	07 2e       	mov	r0, r23
    1fb0:	00 0c       	add	r0, r0
    1fb2:	88 0b       	sbc	r24, r24
    1fb4:	99 0b       	sbc	r25, r25
    1fb6:	0e 5f       	subi	r16, 0xFE	; 254
    1fb8:	1f 4f       	sbci	r17, 0xFF	; 255
    1fba:	f3 2d       	mov	r31, r3
    1fbc:	ff 76       	andi	r31, 0x6F	; 111
    1fbe:	3f 2e       	mov	r3, r31
    1fc0:	97 ff       	sbrs	r25, 7
    1fc2:	09 c0       	rjmp	.+18     	; 0x1fd6 <vfprintf+0x212>
    1fc4:	90 95       	com	r25
    1fc6:	80 95       	com	r24
    1fc8:	70 95       	com	r23
    1fca:	61 95       	neg	r22
    1fcc:	7f 4f       	sbci	r23, 0xFF	; 255
    1fce:	8f 4f       	sbci	r24, 0xFF	; 255
    1fd0:	9f 4f       	sbci	r25, 0xFF	; 255
    1fd2:	f0 68       	ori	r31, 0x80	; 128
    1fd4:	3f 2e       	mov	r3, r31
    1fd6:	2a e0       	ldi	r18, 0x0A	; 10
    1fd8:	30 e0       	ldi	r19, 0x00	; 0
    1fda:	a3 01       	movw	r20, r6
    1fdc:	0e 94 25 11 	call	0x224a	; 0x224a <__ultoa_invert>
    1fe0:	88 2e       	mov	r8, r24
    1fe2:	86 18       	sub	r8, r6
    1fe4:	45 c0       	rjmp	.+138    	; 0x2070 <vfprintf+0x2ac>
    1fe6:	85 37       	cpi	r24, 0x75	; 117
    1fe8:	31 f4       	brne	.+12     	; 0x1ff6 <vfprintf+0x232>
    1fea:	23 2d       	mov	r18, r3
    1fec:	2f 7e       	andi	r18, 0xEF	; 239
    1fee:	b2 2e       	mov	r11, r18
    1ff0:	2a e0       	ldi	r18, 0x0A	; 10
    1ff2:	30 e0       	ldi	r19, 0x00	; 0
    1ff4:	25 c0       	rjmp	.+74     	; 0x2040 <vfprintf+0x27c>
    1ff6:	93 2d       	mov	r25, r3
    1ff8:	99 7f       	andi	r25, 0xF9	; 249
    1ffa:	b9 2e       	mov	r11, r25
    1ffc:	8f 36       	cpi	r24, 0x6F	; 111
    1ffe:	c1 f0       	breq	.+48     	; 0x2030 <vfprintf+0x26c>
    2000:	18 f4       	brcc	.+6      	; 0x2008 <vfprintf+0x244>
    2002:	88 35       	cpi	r24, 0x58	; 88
    2004:	79 f0       	breq	.+30     	; 0x2024 <vfprintf+0x260>
    2006:	b5 c0       	rjmp	.+362    	; 0x2172 <vfprintf+0x3ae>
    2008:	80 37       	cpi	r24, 0x70	; 112
    200a:	19 f0       	breq	.+6      	; 0x2012 <vfprintf+0x24e>
    200c:	88 37       	cpi	r24, 0x78	; 120
    200e:	21 f0       	breq	.+8      	; 0x2018 <vfprintf+0x254>
    2010:	b0 c0       	rjmp	.+352    	; 0x2172 <vfprintf+0x3ae>
    2012:	e9 2f       	mov	r30, r25
    2014:	e0 61       	ori	r30, 0x10	; 16
    2016:	be 2e       	mov	r11, r30
    2018:	b4 fe       	sbrs	r11, 4
    201a:	0d c0       	rjmp	.+26     	; 0x2036 <vfprintf+0x272>
    201c:	fb 2d       	mov	r31, r11
    201e:	f4 60       	ori	r31, 0x04	; 4
    2020:	bf 2e       	mov	r11, r31
    2022:	09 c0       	rjmp	.+18     	; 0x2036 <vfprintf+0x272>
    2024:	34 fe       	sbrs	r3, 4
    2026:	0a c0       	rjmp	.+20     	; 0x203c <vfprintf+0x278>
    2028:	29 2f       	mov	r18, r25
    202a:	26 60       	ori	r18, 0x06	; 6
    202c:	b2 2e       	mov	r11, r18
    202e:	06 c0       	rjmp	.+12     	; 0x203c <vfprintf+0x278>
    2030:	28 e0       	ldi	r18, 0x08	; 8
    2032:	30 e0       	ldi	r19, 0x00	; 0
    2034:	05 c0       	rjmp	.+10     	; 0x2040 <vfprintf+0x27c>
    2036:	20 e1       	ldi	r18, 0x10	; 16
    2038:	30 e0       	ldi	r19, 0x00	; 0
    203a:	02 c0       	rjmp	.+4      	; 0x2040 <vfprintf+0x27c>
    203c:	20 e1       	ldi	r18, 0x10	; 16
    203e:	32 e0       	ldi	r19, 0x02	; 2
    2040:	f8 01       	movw	r30, r16
    2042:	b7 fe       	sbrs	r11, 7
    2044:	07 c0       	rjmp	.+14     	; 0x2054 <vfprintf+0x290>
    2046:	60 81       	ld	r22, Z
    2048:	71 81       	ldd	r23, Z+1	; 0x01
    204a:	82 81       	ldd	r24, Z+2	; 0x02
    204c:	93 81       	ldd	r25, Z+3	; 0x03
    204e:	0c 5f       	subi	r16, 0xFC	; 252
    2050:	1f 4f       	sbci	r17, 0xFF	; 255
    2052:	06 c0       	rjmp	.+12     	; 0x2060 <vfprintf+0x29c>
    2054:	60 81       	ld	r22, Z
    2056:	71 81       	ldd	r23, Z+1	; 0x01
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	0e 5f       	subi	r16, 0xFE	; 254
    205e:	1f 4f       	sbci	r17, 0xFF	; 255
    2060:	a3 01       	movw	r20, r6
    2062:	0e 94 25 11 	call	0x224a	; 0x224a <__ultoa_invert>
    2066:	88 2e       	mov	r8, r24
    2068:	86 18       	sub	r8, r6
    206a:	fb 2d       	mov	r31, r11
    206c:	ff 77       	andi	r31, 0x7F	; 127
    206e:	3f 2e       	mov	r3, r31
    2070:	36 fe       	sbrs	r3, 6
    2072:	0d c0       	rjmp	.+26     	; 0x208e <vfprintf+0x2ca>
    2074:	23 2d       	mov	r18, r3
    2076:	2e 7f       	andi	r18, 0xFE	; 254
    2078:	a2 2e       	mov	r10, r18
    207a:	89 14       	cp	r8, r9
    207c:	58 f4       	brcc	.+22     	; 0x2094 <vfprintf+0x2d0>
    207e:	34 fe       	sbrs	r3, 4
    2080:	0b c0       	rjmp	.+22     	; 0x2098 <vfprintf+0x2d4>
    2082:	32 fc       	sbrc	r3, 2
    2084:	09 c0       	rjmp	.+18     	; 0x2098 <vfprintf+0x2d4>
    2086:	83 2d       	mov	r24, r3
    2088:	8e 7e       	andi	r24, 0xEE	; 238
    208a:	a8 2e       	mov	r10, r24
    208c:	05 c0       	rjmp	.+10     	; 0x2098 <vfprintf+0x2d4>
    208e:	b8 2c       	mov	r11, r8
    2090:	a3 2c       	mov	r10, r3
    2092:	03 c0       	rjmp	.+6      	; 0x209a <vfprintf+0x2d6>
    2094:	b8 2c       	mov	r11, r8
    2096:	01 c0       	rjmp	.+2      	; 0x209a <vfprintf+0x2d6>
    2098:	b9 2c       	mov	r11, r9
    209a:	a4 fe       	sbrs	r10, 4
    209c:	0f c0       	rjmp	.+30     	; 0x20bc <vfprintf+0x2f8>
    209e:	fe 01       	movw	r30, r28
    20a0:	e8 0d       	add	r30, r8
    20a2:	f1 1d       	adc	r31, r1
    20a4:	80 81       	ld	r24, Z
    20a6:	80 33       	cpi	r24, 0x30	; 48
    20a8:	21 f4       	brne	.+8      	; 0x20b2 <vfprintf+0x2ee>
    20aa:	9a 2d       	mov	r25, r10
    20ac:	99 7e       	andi	r25, 0xE9	; 233
    20ae:	a9 2e       	mov	r10, r25
    20b0:	09 c0       	rjmp	.+18     	; 0x20c4 <vfprintf+0x300>
    20b2:	a2 fe       	sbrs	r10, 2
    20b4:	06 c0       	rjmp	.+12     	; 0x20c2 <vfprintf+0x2fe>
    20b6:	b3 94       	inc	r11
    20b8:	b3 94       	inc	r11
    20ba:	04 c0       	rjmp	.+8      	; 0x20c4 <vfprintf+0x300>
    20bc:	8a 2d       	mov	r24, r10
    20be:	86 78       	andi	r24, 0x86	; 134
    20c0:	09 f0       	breq	.+2      	; 0x20c4 <vfprintf+0x300>
    20c2:	b3 94       	inc	r11
    20c4:	a3 fc       	sbrc	r10, 3
    20c6:	11 c0       	rjmp	.+34     	; 0x20ea <vfprintf+0x326>
    20c8:	a0 fe       	sbrs	r10, 0
    20ca:	06 c0       	rjmp	.+12     	; 0x20d8 <vfprintf+0x314>
    20cc:	b2 14       	cp	r11, r2
    20ce:	88 f4       	brcc	.+34     	; 0x20f2 <vfprintf+0x32e>
    20d0:	28 0c       	add	r2, r8
    20d2:	92 2c       	mov	r9, r2
    20d4:	9b 18       	sub	r9, r11
    20d6:	0e c0       	rjmp	.+28     	; 0x20f4 <vfprintf+0x330>
    20d8:	b2 14       	cp	r11, r2
    20da:	60 f4       	brcc	.+24     	; 0x20f4 <vfprintf+0x330>
    20dc:	b6 01       	movw	r22, r12
    20de:	80 e2       	ldi	r24, 0x20	; 32
    20e0:	90 e0       	ldi	r25, 0x00	; 0
    20e2:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    20e6:	b3 94       	inc	r11
    20e8:	f7 cf       	rjmp	.-18     	; 0x20d8 <vfprintf+0x314>
    20ea:	b2 14       	cp	r11, r2
    20ec:	18 f4       	brcc	.+6      	; 0x20f4 <vfprintf+0x330>
    20ee:	2b 18       	sub	r2, r11
    20f0:	02 c0       	rjmp	.+4      	; 0x20f6 <vfprintf+0x332>
    20f2:	98 2c       	mov	r9, r8
    20f4:	21 2c       	mov	r2, r1
    20f6:	a4 fe       	sbrs	r10, 4
    20f8:	10 c0       	rjmp	.+32     	; 0x211a <vfprintf+0x356>
    20fa:	b6 01       	movw	r22, r12
    20fc:	80 e3       	ldi	r24, 0x30	; 48
    20fe:	90 e0       	ldi	r25, 0x00	; 0
    2100:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    2104:	a2 fe       	sbrs	r10, 2
    2106:	17 c0       	rjmp	.+46     	; 0x2136 <vfprintf+0x372>
    2108:	a1 fc       	sbrc	r10, 1
    210a:	03 c0       	rjmp	.+6      	; 0x2112 <vfprintf+0x34e>
    210c:	88 e7       	ldi	r24, 0x78	; 120
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	02 c0       	rjmp	.+4      	; 0x2116 <vfprintf+0x352>
    2112:	88 e5       	ldi	r24, 0x58	; 88
    2114:	90 e0       	ldi	r25, 0x00	; 0
    2116:	b6 01       	movw	r22, r12
    2118:	0c c0       	rjmp	.+24     	; 0x2132 <vfprintf+0x36e>
    211a:	8a 2d       	mov	r24, r10
    211c:	86 78       	andi	r24, 0x86	; 134
    211e:	59 f0       	breq	.+22     	; 0x2136 <vfprintf+0x372>
    2120:	a1 fe       	sbrs	r10, 1
    2122:	02 c0       	rjmp	.+4      	; 0x2128 <vfprintf+0x364>
    2124:	8b e2       	ldi	r24, 0x2B	; 43
    2126:	01 c0       	rjmp	.+2      	; 0x212a <vfprintf+0x366>
    2128:	80 e2       	ldi	r24, 0x20	; 32
    212a:	a7 fc       	sbrc	r10, 7
    212c:	8d e2       	ldi	r24, 0x2D	; 45
    212e:	b6 01       	movw	r22, r12
    2130:	90 e0       	ldi	r25, 0x00	; 0
    2132:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    2136:	89 14       	cp	r8, r9
    2138:	38 f4       	brcc	.+14     	; 0x2148 <vfprintf+0x384>
    213a:	b6 01       	movw	r22, r12
    213c:	80 e3       	ldi	r24, 0x30	; 48
    213e:	90 e0       	ldi	r25, 0x00	; 0
    2140:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    2144:	9a 94       	dec	r9
    2146:	f7 cf       	rjmp	.-18     	; 0x2136 <vfprintf+0x372>
    2148:	8a 94       	dec	r8
    214a:	f3 01       	movw	r30, r6
    214c:	e8 0d       	add	r30, r8
    214e:	f1 1d       	adc	r31, r1
    2150:	80 81       	ld	r24, Z
    2152:	b6 01       	movw	r22, r12
    2154:	90 e0       	ldi	r25, 0x00	; 0
    2156:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    215a:	81 10       	cpse	r8, r1
    215c:	f5 cf       	rjmp	.-22     	; 0x2148 <vfprintf+0x384>
    215e:	22 20       	and	r2, r2
    2160:	09 f4       	brne	.+2      	; 0x2164 <vfprintf+0x3a0>
    2162:	42 ce       	rjmp	.-892    	; 0x1de8 <vfprintf+0x24>
    2164:	b6 01       	movw	r22, r12
    2166:	80 e2       	ldi	r24, 0x20	; 32
    2168:	90 e0       	ldi	r25, 0x00	; 0
    216a:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <fputc>
    216e:	2a 94       	dec	r2
    2170:	f6 cf       	rjmp	.-20     	; 0x215e <vfprintf+0x39a>
    2172:	f6 01       	movw	r30, r12
    2174:	86 81       	ldd	r24, Z+6	; 0x06
    2176:	97 81       	ldd	r25, Z+7	; 0x07
    2178:	02 c0       	rjmp	.+4      	; 0x217e <vfprintf+0x3ba>
    217a:	8f ef       	ldi	r24, 0xFF	; 255
    217c:	9f ef       	ldi	r25, 0xFF	; 255
    217e:	2b 96       	adiw	r28, 0x0b	; 11
    2180:	e2 e1       	ldi	r30, 0x12	; 18
    2182:	0c 94 9f 11 	jmp	0x233e	; 0x233e <__epilogue_restores__>

00002186 <strnlen_P>:
    2186:	fc 01       	movw	r30, r24
    2188:	05 90       	lpm	r0, Z+
    218a:	61 50       	subi	r22, 0x01	; 1
    218c:	70 40       	sbci	r23, 0x00	; 0
    218e:	01 10       	cpse	r0, r1
    2190:	d8 f7       	brcc	.-10     	; 0x2188 <strnlen_P+0x2>
    2192:	80 95       	com	r24
    2194:	90 95       	com	r25
    2196:	8e 0f       	add	r24, r30
    2198:	9f 1f       	adc	r25, r31
    219a:	08 95       	ret

0000219c <strnlen>:
    219c:	fc 01       	movw	r30, r24
    219e:	61 50       	subi	r22, 0x01	; 1
    21a0:	70 40       	sbci	r23, 0x00	; 0
    21a2:	01 90       	ld	r0, Z+
    21a4:	01 10       	cpse	r0, r1
    21a6:	d8 f7       	brcc	.-10     	; 0x219e <strnlen+0x2>
    21a8:	80 95       	com	r24
    21aa:	90 95       	com	r25
    21ac:	8e 0f       	add	r24, r30
    21ae:	9f 1f       	adc	r25, r31
    21b0:	08 95       	ret

000021b2 <strrev>:
    21b2:	dc 01       	movw	r26, r24
    21b4:	fc 01       	movw	r30, r24
    21b6:	67 2f       	mov	r22, r23
    21b8:	71 91       	ld	r23, Z+
    21ba:	77 23       	and	r23, r23
    21bc:	e1 f7       	brne	.-8      	; 0x21b6 <strrev+0x4>
    21be:	32 97       	sbiw	r30, 0x02	; 2
    21c0:	04 c0       	rjmp	.+8      	; 0x21ca <strrev+0x18>
    21c2:	7c 91       	ld	r23, X
    21c4:	6d 93       	st	X+, r22
    21c6:	70 83       	st	Z, r23
    21c8:	62 91       	ld	r22, -Z
    21ca:	ae 17       	cp	r26, r30
    21cc:	bf 07       	cpc	r27, r31
    21ce:	c8 f3       	brcs	.-14     	; 0x21c2 <strrev+0x10>
    21d0:	08 95       	ret

000021d2 <fputc>:
    21d2:	0f 93       	push	r16
    21d4:	1f 93       	push	r17
    21d6:	cf 93       	push	r28
    21d8:	df 93       	push	r29
    21da:	fb 01       	movw	r30, r22
    21dc:	23 81       	ldd	r18, Z+3	; 0x03
    21de:	21 fd       	sbrc	r18, 1
    21e0:	03 c0       	rjmp	.+6      	; 0x21e8 <fputc+0x16>
    21e2:	8f ef       	ldi	r24, 0xFF	; 255
    21e4:	9f ef       	ldi	r25, 0xFF	; 255
    21e6:	2c c0       	rjmp	.+88     	; 0x2240 <fputc+0x6e>
    21e8:	22 ff       	sbrs	r18, 2
    21ea:	16 c0       	rjmp	.+44     	; 0x2218 <fputc+0x46>
    21ec:	46 81       	ldd	r20, Z+6	; 0x06
    21ee:	57 81       	ldd	r21, Z+7	; 0x07
    21f0:	24 81       	ldd	r18, Z+4	; 0x04
    21f2:	35 81       	ldd	r19, Z+5	; 0x05
    21f4:	42 17       	cp	r20, r18
    21f6:	53 07       	cpc	r21, r19
    21f8:	44 f4       	brge	.+16     	; 0x220a <fputc+0x38>
    21fa:	a0 81       	ld	r26, Z
    21fc:	b1 81       	ldd	r27, Z+1	; 0x01
    21fe:	9d 01       	movw	r18, r26
    2200:	2f 5f       	subi	r18, 0xFF	; 255
    2202:	3f 4f       	sbci	r19, 0xFF	; 255
    2204:	31 83       	std	Z+1, r19	; 0x01
    2206:	20 83       	st	Z, r18
    2208:	8c 93       	st	X, r24
    220a:	26 81       	ldd	r18, Z+6	; 0x06
    220c:	37 81       	ldd	r19, Z+7	; 0x07
    220e:	2f 5f       	subi	r18, 0xFF	; 255
    2210:	3f 4f       	sbci	r19, 0xFF	; 255
    2212:	37 83       	std	Z+7, r19	; 0x07
    2214:	26 83       	std	Z+6, r18	; 0x06
    2216:	14 c0       	rjmp	.+40     	; 0x2240 <fputc+0x6e>
    2218:	8b 01       	movw	r16, r22
    221a:	ec 01       	movw	r28, r24
    221c:	fb 01       	movw	r30, r22
    221e:	00 84       	ldd	r0, Z+8	; 0x08
    2220:	f1 85       	ldd	r31, Z+9	; 0x09
    2222:	e0 2d       	mov	r30, r0
    2224:	09 95       	icall
    2226:	89 2b       	or	r24, r25
    2228:	e1 f6       	brne	.-72     	; 0x21e2 <fputc+0x10>
    222a:	d8 01       	movw	r26, r16
    222c:	16 96       	adiw	r26, 0x06	; 6
    222e:	8d 91       	ld	r24, X+
    2230:	9c 91       	ld	r25, X
    2232:	17 97       	sbiw	r26, 0x07	; 7
    2234:	01 96       	adiw	r24, 0x01	; 1
    2236:	17 96       	adiw	r26, 0x07	; 7
    2238:	9c 93       	st	X, r25
    223a:	8e 93       	st	-X, r24
    223c:	16 97       	sbiw	r26, 0x06	; 6
    223e:	ce 01       	movw	r24, r28
    2240:	df 91       	pop	r29
    2242:	cf 91       	pop	r28
    2244:	1f 91       	pop	r17
    2246:	0f 91       	pop	r16
    2248:	08 95       	ret

0000224a <__ultoa_invert>:
    224a:	fa 01       	movw	r30, r20
    224c:	aa 27       	eor	r26, r26
    224e:	28 30       	cpi	r18, 0x08	; 8
    2250:	51 f1       	breq	.+84     	; 0x22a6 <__ultoa_invert+0x5c>
    2252:	20 31       	cpi	r18, 0x10	; 16
    2254:	81 f1       	breq	.+96     	; 0x22b6 <__ultoa_invert+0x6c>
    2256:	e8 94       	clt
    2258:	6f 93       	push	r22
    225a:	6e 7f       	andi	r22, 0xFE	; 254
    225c:	6e 5f       	subi	r22, 0xFE	; 254
    225e:	7f 4f       	sbci	r23, 0xFF	; 255
    2260:	8f 4f       	sbci	r24, 0xFF	; 255
    2262:	9f 4f       	sbci	r25, 0xFF	; 255
    2264:	af 4f       	sbci	r26, 0xFF	; 255
    2266:	b1 e0       	ldi	r27, 0x01	; 1
    2268:	3e d0       	rcall	.+124    	; 0x22e6 <__ultoa_invert+0x9c>
    226a:	b4 e0       	ldi	r27, 0x04	; 4
    226c:	3c d0       	rcall	.+120    	; 0x22e6 <__ultoa_invert+0x9c>
    226e:	67 0f       	add	r22, r23
    2270:	78 1f       	adc	r23, r24
    2272:	89 1f       	adc	r24, r25
    2274:	9a 1f       	adc	r25, r26
    2276:	a1 1d       	adc	r26, r1
    2278:	68 0f       	add	r22, r24
    227a:	79 1f       	adc	r23, r25
    227c:	8a 1f       	adc	r24, r26
    227e:	91 1d       	adc	r25, r1
    2280:	a1 1d       	adc	r26, r1
    2282:	6a 0f       	add	r22, r26
    2284:	71 1d       	adc	r23, r1
    2286:	81 1d       	adc	r24, r1
    2288:	91 1d       	adc	r25, r1
    228a:	a1 1d       	adc	r26, r1
    228c:	20 d0       	rcall	.+64     	; 0x22ce <__ultoa_invert+0x84>
    228e:	09 f4       	brne	.+2      	; 0x2292 <__ultoa_invert+0x48>
    2290:	68 94       	set
    2292:	3f 91       	pop	r19
    2294:	2a e0       	ldi	r18, 0x0A	; 10
    2296:	26 9f       	mul	r18, r22
    2298:	11 24       	eor	r1, r1
    229a:	30 19       	sub	r19, r0
    229c:	30 5d       	subi	r19, 0xD0	; 208
    229e:	31 93       	st	Z+, r19
    22a0:	de f6       	brtc	.-74     	; 0x2258 <__ultoa_invert+0xe>
    22a2:	cf 01       	movw	r24, r30
    22a4:	08 95       	ret
    22a6:	46 2f       	mov	r20, r22
    22a8:	47 70       	andi	r20, 0x07	; 7
    22aa:	40 5d       	subi	r20, 0xD0	; 208
    22ac:	41 93       	st	Z+, r20
    22ae:	b3 e0       	ldi	r27, 0x03	; 3
    22b0:	0f d0       	rcall	.+30     	; 0x22d0 <__ultoa_invert+0x86>
    22b2:	c9 f7       	brne	.-14     	; 0x22a6 <__ultoa_invert+0x5c>
    22b4:	f6 cf       	rjmp	.-20     	; 0x22a2 <__ultoa_invert+0x58>
    22b6:	46 2f       	mov	r20, r22
    22b8:	4f 70       	andi	r20, 0x0F	; 15
    22ba:	40 5d       	subi	r20, 0xD0	; 208
    22bc:	4a 33       	cpi	r20, 0x3A	; 58
    22be:	18 f0       	brcs	.+6      	; 0x22c6 <__ultoa_invert+0x7c>
    22c0:	49 5d       	subi	r20, 0xD9	; 217
    22c2:	31 fd       	sbrc	r19, 1
    22c4:	40 52       	subi	r20, 0x20	; 32
    22c6:	41 93       	st	Z+, r20
    22c8:	02 d0       	rcall	.+4      	; 0x22ce <__ultoa_invert+0x84>
    22ca:	a9 f7       	brne	.-22     	; 0x22b6 <__ultoa_invert+0x6c>
    22cc:	ea cf       	rjmp	.-44     	; 0x22a2 <__ultoa_invert+0x58>
    22ce:	b4 e0       	ldi	r27, 0x04	; 4
    22d0:	a6 95       	lsr	r26
    22d2:	97 95       	ror	r25
    22d4:	87 95       	ror	r24
    22d6:	77 95       	ror	r23
    22d8:	67 95       	ror	r22
    22da:	ba 95       	dec	r27
    22dc:	c9 f7       	brne	.-14     	; 0x22d0 <__ultoa_invert+0x86>
    22de:	00 97       	sbiw	r24, 0x00	; 0
    22e0:	61 05       	cpc	r22, r1
    22e2:	71 05       	cpc	r23, r1
    22e4:	08 95       	ret
    22e6:	9b 01       	movw	r18, r22
    22e8:	ac 01       	movw	r20, r24
    22ea:	0a 2e       	mov	r0, r26
    22ec:	06 94       	lsr	r0
    22ee:	57 95       	ror	r21
    22f0:	47 95       	ror	r20
    22f2:	37 95       	ror	r19
    22f4:	27 95       	ror	r18
    22f6:	ba 95       	dec	r27
    22f8:	c9 f7       	brne	.-14     	; 0x22ec <__ultoa_invert+0xa2>
    22fa:	62 0f       	add	r22, r18
    22fc:	73 1f       	adc	r23, r19
    22fe:	84 1f       	adc	r24, r20
    2300:	95 1f       	adc	r25, r21
    2302:	a0 1d       	adc	r26, r0
    2304:	08 95       	ret

00002306 <__prologue_saves__>:
    2306:	2f 92       	push	r2
    2308:	3f 92       	push	r3
    230a:	4f 92       	push	r4
    230c:	5f 92       	push	r5
    230e:	6f 92       	push	r6
    2310:	7f 92       	push	r7
    2312:	8f 92       	push	r8
    2314:	9f 92       	push	r9
    2316:	af 92       	push	r10
    2318:	bf 92       	push	r11
    231a:	cf 92       	push	r12
    231c:	df 92       	push	r13
    231e:	ef 92       	push	r14
    2320:	ff 92       	push	r15
    2322:	0f 93       	push	r16
    2324:	1f 93       	push	r17
    2326:	cf 93       	push	r28
    2328:	df 93       	push	r29
    232a:	cd b7       	in	r28, 0x3d	; 61
    232c:	de b7       	in	r29, 0x3e	; 62
    232e:	ca 1b       	sub	r28, r26
    2330:	db 0b       	sbc	r29, r27
    2332:	0f b6       	in	r0, 0x3f	; 63
    2334:	f8 94       	cli
    2336:	de bf       	out	0x3e, r29	; 62
    2338:	0f be       	out	0x3f, r0	; 63
    233a:	cd bf       	out	0x3d, r28	; 61
    233c:	09 94       	ijmp

0000233e <__epilogue_restores__>:
    233e:	2a 88       	ldd	r2, Y+18	; 0x12
    2340:	39 88       	ldd	r3, Y+17	; 0x11
    2342:	48 88       	ldd	r4, Y+16	; 0x10
    2344:	5f 84       	ldd	r5, Y+15	; 0x0f
    2346:	6e 84       	ldd	r6, Y+14	; 0x0e
    2348:	7d 84       	ldd	r7, Y+13	; 0x0d
    234a:	8c 84       	ldd	r8, Y+12	; 0x0c
    234c:	9b 84       	ldd	r9, Y+11	; 0x0b
    234e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2350:	b9 84       	ldd	r11, Y+9	; 0x09
    2352:	c8 84       	ldd	r12, Y+8	; 0x08
    2354:	df 80       	ldd	r13, Y+7	; 0x07
    2356:	ee 80       	ldd	r14, Y+6	; 0x06
    2358:	fd 80       	ldd	r15, Y+5	; 0x05
    235a:	0c 81       	ldd	r16, Y+4	; 0x04
    235c:	1b 81       	ldd	r17, Y+3	; 0x03
    235e:	aa 81       	ldd	r26, Y+2	; 0x02
    2360:	b9 81       	ldd	r27, Y+1	; 0x01
    2362:	ce 0f       	add	r28, r30
    2364:	d1 1d       	adc	r29, r1
    2366:	0f b6       	in	r0, 0x3f	; 63
    2368:	f8 94       	cli
    236a:	de bf       	out	0x3e, r29	; 62
    236c:	0f be       	out	0x3f, r0	; 63
    236e:	cd bf       	out	0x3d, r28	; 61
    2370:	ed 01       	movw	r28, r26
    2372:	08 95       	ret

00002374 <_exit>:
    2374:	f8 94       	cli

00002376 <__stop_program>:
    2376:	ff cf       	rjmp	.-2      	; 0x2376 <__stop_program>
