-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    bound4 : IN STD_LOGIC_VECTOR (36 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    sub151 : IN STD_LOGIC_VECTOR (31 downto 0);
    or_ln168 : IN STD_LOGIC_VECTOR (0 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 : OUT STD_LOGIC;
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv37_1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln160_1_reg_1886 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln156_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln160_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1870_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln156_fu_1119_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln156_reg_1875 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln163_fu_1135_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln163_reg_1881 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln160_1_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_1_reg_1886_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_reg_1890_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln160_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln160_reg_1895 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln163_1_fu_1209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln163_1_reg_1923 : STD_LOGIC_VECTOR (63 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_reg_2211 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_47_reg_2216 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2231 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2236 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_load_reg_2311 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_load_reg_2316 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_load_reg_2331 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_load_reg_2336 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_load_reg_2351 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_2356 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_load_reg_2371 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_2376 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_load_reg_2391 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_2396 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_load_reg_2411 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_2416 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_load_reg_2431 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_2436 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_load_reg_2451 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_2456 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2471 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2476 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_load_reg_2491 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_load_reg_2496 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_load_reg_2511 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_load_reg_2516 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_58_reg_2531 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_59_reg_2536 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_62_reg_2551 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_63_reg_2556 : STD_LOGIC_VECTOR (15 downto 0);
    signal FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_66_reg_2571 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_load_reg_2576 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln163_2_fu_1373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_2_reg_2591 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_7_fu_1379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_7_reg_2596 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_14_fu_1385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_14_reg_2601 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_25_fu_1391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_25_reg_2606 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_8_fu_1469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_8_reg_2611 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_10_fu_1475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_10_reg_2616 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_13_fu_1481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_13_reg_2621 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_15_fu_1487_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_15_reg_2626 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_16_fu_1493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_16_reg_2631 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_19_fu_1499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_19_reg_2636 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_21_fu_1505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_21_reg_2641 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_24_fu_1511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_24_reg_2646 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_26_fu_1517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_26_reg_2651 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_28_fu_1523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_28_reg_2656 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_29_fu_1529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_29_reg_2661 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_31_fu_1535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln163_31_reg_2666 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_12_fu_1541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln163_12_fu_1541_p2 : signal is "no";
    signal add_ln163_12_reg_2671 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_27_fu_1545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_27_fu_1545_p2 : signal is "no";
    signal add_ln163_27_reg_2676 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_2_fu_1549_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_2_fu_1549_p2 : signal is "no";
    signal add_ln163_2_reg_2681 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_5_fu_1553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_5_fu_1553_p2 : signal is "no";
    signal add_ln163_5_reg_2686 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_13_fu_1561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_13_reg_2691 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_17_fu_1566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_17_fu_1566_p2 : signal is "no";
    signal add_ln163_17_reg_2696 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_20_fu_1570_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_20_fu_1570_p2 : signal is "no";
    signal add_ln163_20_reg_2701 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_28_fu_1578_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_28_reg_2706 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_14_fu_1587_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_14_reg_2711 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_29_fu_1596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_29_reg_2716 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_1_fu_1615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_1_reg_2721 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_2726 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2731 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_fu_194 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal ic_fu_198 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln160_fu_1139_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ib_fu_202 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln156_2_fu_1127_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten6_fu_206 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    signal add_ln156_1_fu_1095_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln156_fu_1107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln168_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln168_1_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1182_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln163_fu_1200_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln163_31_fu_1203_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1695_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1759_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1743_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1815_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_9_fu_1557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_9_fu_1557_p2 : signal is "no";
    signal grp_fu_1751_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1783_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1767_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1727_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_24_fu_1574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln163_24_fu_1574_p2 : signal is "no";
    signal add_ln163_6_fu_1583_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_21_fu_1592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln156_1_fu_1604_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln163_30_fu_1611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln166_fu_1644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1649_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln166_fu_1659_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln166_1_fu_1663_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln166_1_fu_1669_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_data_fu_1672_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln166_fu_1679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1683_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1695_ce : STD_LOGIC;
    signal grp_fu_1703_ce : STD_LOGIC;
    signal grp_fu_1711_ce : STD_LOGIC;
    signal grp_fu_1719_ce : STD_LOGIC;
    signal grp_fu_1727_ce : STD_LOGIC;
    signal grp_fu_1735_ce : STD_LOGIC;
    signal grp_fu_1743_ce : STD_LOGIC;
    signal grp_fu_1751_ce : STD_LOGIC;
    signal grp_fu_1759_ce : STD_LOGIC;
    signal grp_fu_1767_ce : STD_LOGIC;
    signal grp_fu_1775_ce : STD_LOGIC;
    signal grp_fu_1783_ce : STD_LOGIC;
    signal grp_fu_1791_ce : STD_LOGIC;
    signal grp_fu_1799_ce : STD_LOGIC;
    signal grp_fu_1807_ce : STD_LOGIC;
    signal grp_fu_1815_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component FC_CIF_0_1_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FC_CIF_0_1_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_16s_32_1_1_U35 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_load_reg_2336,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_load_reg_2331,
        dout => mul_ln163_2_fu_1373_p2);

    mul_16s_16s_32_1_1_U36 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_load_reg_2316,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_load_reg_2311,
        dout => mul_ln163_7_fu_1379_p2);

    mul_16s_16s_32_1_1_U37 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2236,
        din1 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2231,
        dout => mul_ln163_14_fu_1385_p2);

    mul_16s_16s_32_1_1_U38 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_47_reg_2216,
        din1 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_reg_2211,
        dout => mul_ln163_25_fu_1391_p2);

    mul_16s_16s_32_1_1_U39 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_2396,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_load_reg_2391,
        dout => mul_ln163_8_fu_1469_p2);

    mul_16s_16s_32_1_1_U40 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_2456,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_load_reg_2451,
        dout => mul_ln163_10_fu_1475_p2);

    mul_16s_16s_32_1_1_U41 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2476,
        din1 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2471,
        dout => mul_ln163_13_fu_1481_p2);

    mul_16s_16s_32_1_1_U42 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_2376,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_load_reg_2371,
        dout => mul_ln163_15_fu_1487_p2);

    mul_16s_16s_32_1_1_U43 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_load_reg_2576,
        din1 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_66_reg_2571,
        dout => mul_ln163_16_fu_1493_p2);

    mul_16s_16s_32_1_1_U44 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_load_reg_2516,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_load_reg_2511,
        dout => mul_ln163_19_fu_1499_p2);

    mul_16s_16s_32_1_1_U45 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_59_reg_2536,
        din1 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_58_reg_2531,
        dout => mul_ln163_21_fu_1505_p2);

    mul_16s_16s_32_1_1_U46 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_2436,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_load_reg_2431,
        dout => mul_ln163_24_fu_1511_p2);

    mul_16s_16s_32_1_1_U47 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_load_reg_2496,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_load_reg_2491,
        dout => mul_ln163_26_fu_1517_p2);

    mul_16s_16s_32_1_1_U48 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_2416,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_load_reg_2411,
        dout => mul_ln163_28_fu_1523_p2);

    mul_16s_16s_32_1_1_U49 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_2356,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_load_reg_2351,
        dout => mul_ln163_29_fu_1529_p2);

    mul_16s_16s_32_1_1_U50 : component FC_CIF_0_1_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_63_reg_2556,
        din1 => FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_62_reg_2551,
        dout => mul_ln163_31_fu_1535_p2);

    mac_muladd_16s_16s_32s_32_4_1_U51 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_q0,
        din2 => mul_ln163_7_reg_2596,
        ce => grp_fu_1695_ce,
        dout => grp_fu_1695_p3);

    mac_muladd_16s_16s_32s_32_4_1_U52 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_q0,
        din2 => mul_ln163_14_reg_2601,
        ce => grp_fu_1703_ce,
        dout => grp_fu_1703_p3);

    mac_muladd_16s_16s_32s_32_4_1_U53 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_q0,
        din2 => mul_ln163_25_reg_2606,
        ce => grp_fu_1711_ce,
        dout => grp_fu_1711_p3);

    mac_muladd_16s_16s_32s_32_4_1_U54 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_q0,
        din2 => mul_ln163_2_reg_2591,
        ce => grp_fu_1719_ce,
        dout => grp_fu_1719_p3);

    mac_muladd_16s_16s_32s_32_4_1_U55 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_q0,
        din2 => mul_ln163_19_reg_2636,
        ce => grp_fu_1727_ce,
        dout => grp_fu_1727_p3);

    mac_muladd_16s_16s_32s_32_4_1_U56 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_q0,
        din2 => mul_ln163_10_reg_2616,
        ce => grp_fu_1735_ce,
        dout => grp_fu_1735_p3);

    mac_muladd_16s_16s_32s_32_4_1_U57 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_q0,
        din2 => mul_ln163_29_reg_2661,
        ce => grp_fu_1743_ce,
        dout => grp_fu_1743_p3);

    mac_muladd_16s_16s_32s_32_4_1_U58 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_q0,
        din2 => mul_ln163_26_reg_2651,
        ce => grp_fu_1751_ce,
        dout => grp_fu_1751_p3);

    mac_muladd_16s_16s_32s_32_4_1_U59 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_q0,
        din2 => mul_ln163_15_reg_2626,
        ce => grp_fu_1759_ce,
        dout => grp_fu_1759_p3);

    mac_muladd_16s_16s_32s_32_4_1_U60 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_q0,
        din2 => mul_ln163_21_reg_2641,
        ce => grp_fu_1767_ce,
        dout => grp_fu_1767_p3);

    mac_muladd_16s_16s_32s_32_4_1_U61 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_q0,
        din2 => mul_ln163_16_reg_2631,
        ce => grp_fu_1775_ce,
        dout => grp_fu_1775_p3);

    mac_muladd_16s_16s_32s_32_4_1_U62 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_q0,
        din2 => mul_ln163_13_reg_2621,
        ce => grp_fu_1783_ce,
        dout => grp_fu_1783_p3);

    mac_muladd_16s_16s_32s_32_4_1_U63 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_q0,
        din2 => mul_ln163_8_reg_2611,
        ce => grp_fu_1791_ce,
        dout => grp_fu_1791_p3);

    mac_muladd_16s_16s_32s_32_4_1_U64 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_q0,
        din2 => mul_ln163_28_reg_2656,
        ce => grp_fu_1799_ce,
        dout => grp_fu_1799_p3);

    mac_muladd_16s_16s_32s_32_4_1_U65 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_q0,
        din1 => p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_q0,
        din2 => mul_ln163_31_reg_2666,
        ce => grp_fu_1807_ce,
        dout => grp_fu_1807_p3);

    mac_muladd_16s_16s_32s_32_4_1_U66 : component FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0,
        din1 => FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_q0,
        din2 => mul_ln163_24_reg_2646,
        ce => grp_fu_1815_ce,
        dout => grp_fu_1815_p3);

    flow_control_loop_pipe_sequential_init_U : component FC_CIF_0_1_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ib_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    ib_fu_202 <= ap_const_lv32_0;
                elsif (((icmp_ln156_fu_1090_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ib_fu_202 <= select_ln156_2_fu_1127_p3;
                end if;
            end if; 
        end if;
    end process;

    ic_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    ic_fu_198 <= ap_const_lv6_0;
                elsif (((icmp_ln156_fu_1090_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ic_fu_198 <= add_ln160_fu_1139_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_206 <= ap_const_lv37_0;
                elsif (((icmp_ln156_fu_1090_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_206 <= add_ln156_1_fu_1095_p2;
                end if;
            end if; 
        end if;
    end process;

    sum_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_fu_194 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                    sum_fu_194 <= sum_1_fu_1615_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_58_reg_2531 <= FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_reg_2211 <= FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2231 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2471 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_62_reg_2551 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_66_reg_2571 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_47_reg_2216 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2236 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_59_reg_2536 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0;
                FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_63_reg_2556 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_load_reg_2351 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_load_reg_2371 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_load_reg_2391 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_load_reg_2411 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_load_reg_2431 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_2376 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_2396 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_2416 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_2436 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0;
                FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_2356 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0;
                add_ln163_12_reg_2671 <= add_ln163_12_fu_1541_p2;
                add_ln163_13_reg_2691 <= add_ln163_13_fu_1561_p2;
                add_ln163_14_reg_2711 <= add_ln163_14_fu_1587_p2;
                add_ln163_17_reg_2696 <= add_ln163_17_fu_1566_p2;
                add_ln163_20_reg_2701 <= add_ln163_20_fu_1570_p2;
                add_ln163_27_reg_2676 <= add_ln163_27_fu_1545_p2;
                add_ln163_28_reg_2706 <= add_ln163_28_fu_1578_p2;
                add_ln163_29_reg_2716 <= add_ln163_29_fu_1596_p2;
                add_ln163_2_reg_2681 <= add_ln163_2_fu_1549_p2;
                add_ln163_5_reg_2686 <= add_ln163_5_fu_1553_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln160_1_reg_1886_pp0_iter2_reg <= icmp_ln160_1_reg_1886;
                icmp_ln160_1_reg_1886_pp0_iter3_reg <= icmp_ln160_1_reg_1886_pp0_iter2_reg;
                icmp_ln160_1_reg_1886_pp0_iter4_reg <= icmp_ln160_1_reg_1886_pp0_iter3_reg;
                icmp_ln160_1_reg_1886_pp0_iter5_reg <= icmp_ln160_1_reg_1886_pp0_iter4_reg;
                icmp_ln160_1_reg_1886_pp0_iter6_reg <= icmp_ln160_1_reg_1886_pp0_iter5_reg;
                icmp_ln160_1_reg_1886_pp0_iter7_reg <= icmp_ln160_1_reg_1886_pp0_iter6_reg;
                icmp_ln160_1_reg_1886_pp0_iter8_reg <= icmp_ln160_1_reg_1886_pp0_iter7_reg;
                icmp_ln160_1_reg_1886_pp0_iter9_reg <= icmp_ln160_1_reg_1886_pp0_iter8_reg;
                icmp_ln160_reg_1870_pp0_iter2_reg <= icmp_ln160_reg_1870;
                icmp_ln160_reg_1870_pp0_iter3_reg <= icmp_ln160_reg_1870_pp0_iter2_reg;
                icmp_ln160_reg_1870_pp0_iter4_reg <= icmp_ln160_reg_1870_pp0_iter3_reg;
                icmp_ln160_reg_1870_pp0_iter5_reg <= icmp_ln160_reg_1870_pp0_iter4_reg;
                icmp_ln160_reg_1870_pp0_iter6_reg <= icmp_ln160_reg_1870_pp0_iter5_reg;
                icmp_ln160_reg_1870_pp0_iter7_reg <= icmp_ln160_reg_1870_pp0_iter6_reg;
                icmp_ln160_reg_1870_pp0_iter8_reg <= icmp_ln160_reg_1870_pp0_iter7_reg;
                mul_ln163_10_reg_2616 <= mul_ln163_10_fu_1475_p2;
                mul_ln163_13_reg_2621 <= mul_ln163_13_fu_1481_p2;
                mul_ln163_14_reg_2601 <= mul_ln163_14_fu_1385_p2;
                mul_ln163_15_reg_2626 <= mul_ln163_15_fu_1487_p2;
                mul_ln163_16_reg_2631 <= mul_ln163_16_fu_1493_p2;
                mul_ln163_19_reg_2636 <= mul_ln163_19_fu_1499_p2;
                mul_ln163_21_reg_2641 <= mul_ln163_21_fu_1505_p2;
                mul_ln163_24_reg_2646 <= mul_ln163_24_fu_1511_p2;
                mul_ln163_25_reg_2606 <= mul_ln163_25_fu_1391_p2;
                mul_ln163_26_reg_2651 <= mul_ln163_26_fu_1517_p2;
                mul_ln163_28_reg_2656 <= mul_ln163_28_fu_1523_p2;
                mul_ln163_29_reg_2661 <= mul_ln163_29_fu_1529_p2;
                mul_ln163_2_reg_2591 <= mul_ln163_2_fu_1373_p2;
                mul_ln163_31_reg_2666 <= mul_ln163_31_fu_1535_p2;
                mul_ln163_7_reg_2596 <= mul_ln163_7_fu_1379_p2;
                mul_ln163_8_reg_2611 <= mul_ln163_8_fu_1469_p2;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_load_reg_2451 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_load_reg_2491 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_load_reg_2511 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_load_reg_2311 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_load_reg_2331 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_2456 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2476 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_load_reg_2496 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_load_reg_2516 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_load_reg_2576 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_load_reg_2316 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_q0;
                p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_load_reg_2336 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_q0;
                sum_1_reg_2721 <= sum_1_fu_1615_p2;
                tmp_6_reg_2731 <= sum_1_fu_1615_p2(31 downto 15);
                tmp_reg_2726 <= sum_1_fu_1615_p2(31 downto 31);
                valOut_last_reg_1890_pp0_iter2_reg <= valOut_last_reg_1890;
                valOut_last_reg_1890_pp0_iter3_reg <= valOut_last_reg_1890_pp0_iter2_reg;
                valOut_last_reg_1890_pp0_iter4_reg <= valOut_last_reg_1890_pp0_iter3_reg;
                valOut_last_reg_1890_pp0_iter5_reg <= valOut_last_reg_1890_pp0_iter4_reg;
                valOut_last_reg_1890_pp0_iter6_reg <= valOut_last_reg_1890_pp0_iter5_reg;
                valOut_last_reg_1890_pp0_iter7_reg <= valOut_last_reg_1890_pp0_iter6_reg;
                valOut_last_reg_1890_pp0_iter8_reg <= valOut_last_reg_1890_pp0_iter7_reg;
                valOut_last_reg_1890_pp0_iter9_reg <= valOut_last_reg_1890_pp0_iter8_reg;
                    zext_ln160_reg_1895(5 downto 0) <= zext_ln160_fu_1189_p1(5 downto 0);
                    zext_ln163_1_reg_1923(10 downto 0) <= zext_ln163_1_fu_1209_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln160_1_reg_1886 <= icmp_ln160_1_fu_1145_p2;
                icmp_ln160_reg_1870 <= icmp_ln160_fu_1113_p2;
                select_ln156_reg_1875 <= select_ln156_fu_1119_p3;
                trunc_ln163_reg_1881 <= trunc_ln163_fu_1135_p1;
                valOut_last_reg_1890 <= valOut_last_fu_1161_p2;
            end if;
        end if;
    end process;
    zext_ln160_reg_1895(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln163_1_reg_1923(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln156_1_fu_1095_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_206) + unsigned(ap_const_lv37_1));
    add_ln156_fu_1107_p2 <= std_logic_vector(unsigned(ib_fu_202) + unsigned(ap_const_lv32_1));
    add_ln160_fu_1139_p2 <= std_logic_vector(unsigned(select_ln156_fu_1119_p3) + unsigned(ap_const_lv6_1));
    add_ln163_12_fu_1541_p2 <= std_logic_vector(signed(grp_fu_1703_p3) + signed(grp_fu_1711_p3));
    add_ln163_13_fu_1561_p2 <= std_logic_vector(unsigned(add_ln163_12_reg_2671) + unsigned(add_ln163_9_fu_1557_p2));
    add_ln163_14_fu_1587_p2 <= std_logic_vector(unsigned(add_ln163_13_reg_2691) + unsigned(add_ln163_6_fu_1583_p2));
    add_ln163_17_fu_1566_p2 <= std_logic_vector(signed(grp_fu_1751_p3) + signed(grp_fu_1783_p3));
    add_ln163_20_fu_1570_p2 <= std_logic_vector(signed(grp_fu_1767_p3) + signed(grp_fu_1727_p3));
    add_ln163_21_fu_1592_p2 <= std_logic_vector(unsigned(add_ln163_20_reg_2701) + unsigned(add_ln163_17_reg_2696));
    add_ln163_24_fu_1574_p2 <= std_logic_vector(signed(grp_fu_1775_p3) + signed(grp_fu_1807_p3));
    add_ln163_27_fu_1545_p2 <= std_logic_vector(signed(grp_fu_1719_p3) + signed(grp_fu_1695_p3));
    add_ln163_28_fu_1578_p2 <= std_logic_vector(unsigned(add_ln163_27_reg_2676) + unsigned(add_ln163_24_fu_1574_p2));
    add_ln163_29_fu_1596_p2 <= std_logic_vector(unsigned(add_ln163_28_reg_2706) + unsigned(add_ln163_21_fu_1592_p2));
    add_ln163_2_fu_1549_p2 <= std_logic_vector(signed(grp_fu_1759_p3) + signed(grp_fu_1743_p3));
    add_ln163_30_fu_1611_p2 <= std_logic_vector(unsigned(add_ln163_29_reg_2716) + unsigned(add_ln163_14_reg_2711));
    add_ln163_31_fu_1203_p2 <= std_logic_vector(unsigned(tmp_4_fu_1182_p3) + unsigned(zext_ln163_fu_1200_p1));
    add_ln163_5_fu_1553_p2 <= std_logic_vector(signed(grp_fu_1799_p3) + signed(grp_fu_1791_p3));
    add_ln163_6_fu_1583_p2 <= std_logic_vector(unsigned(add_ln163_5_reg_2686) + unsigned(add_ln163_2_reg_2681));
    add_ln163_9_fu_1557_p2 <= std_logic_vector(signed(grp_fu_1735_p3) + signed(grp_fu_1815_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_state11_pp0_stage0_iter10)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_state11_pp0_stage0_iter10, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_state11_pp0_stage0_iter10, ap_block_state11_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10)));
    end process;


    ap_block_state11_io_assign_proc : process(out_stream_TREADY, icmp_ln160_1_reg_1886_pp0_iter9_reg)
    begin
                ap_block_state11_io <= ((icmp_ln160_1_reg_1886_pp0_iter9_reg = ap_const_lv1_1) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state11_pp0_stage0_iter10_assign_proc : process(out_stream_TREADY, icmp_ln160_1_reg_1886_pp0_iter9_reg)
    begin
                ap_block_state11_pp0_stage0_iter10 <= ((icmp_ln160_1_reg_1886_pp0_iter9_reg = ap_const_lv1_1) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln156_fu_1090_p2)
    begin
        if (((icmp_ln156_fu_1090_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1695_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1695_ce <= ap_const_logic_1;
        else 
            grp_fu_1695_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1703_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1703_ce <= ap_const_logic_1;
        else 
            grp_fu_1703_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1711_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1711_ce <= ap_const_logic_1;
        else 
            grp_fu_1711_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1719_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1719_ce <= ap_const_logic_1;
        else 
            grp_fu_1719_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1727_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1727_ce <= ap_const_logic_1;
        else 
            grp_fu_1727_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1735_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1735_ce <= ap_const_logic_1;
        else 
            grp_fu_1735_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1743_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1743_ce <= ap_const_logic_1;
        else 
            grp_fu_1743_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1751_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1751_ce <= ap_const_logic_1;
        else 
            grp_fu_1751_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1759_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1759_ce <= ap_const_logic_1;
        else 
            grp_fu_1759_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1767_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1767_ce <= ap_const_logic_1;
        else 
            grp_fu_1767_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1775_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1775_ce <= ap_const_logic_1;
        else 
            grp_fu_1775_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1783_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1783_ce <= ap_const_logic_1;
        else 
            grp_fu_1783_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1791_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1791_ce <= ap_const_logic_1;
        else 
            grp_fu_1791_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1799_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1799_ce <= ap_const_logic_1;
        else 
            grp_fu_1799_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1807_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1807_ce <= ap_const_logic_1;
        else 
            grp_fu_1807_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1815_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1815_ce <= ap_const_logic_1;
        else 
            grp_fu_1815_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln156_fu_1090_p2 <= "1" when (indvar_flatten6_fu_206 = bound4) else "0";
    icmp_ln160_1_fu_1145_p2 <= "1" when (add_ln160_fu_1139_p2 = ap_const_lv6_20) else "0";
    icmp_ln160_fu_1113_p2 <= "1" when (ic_fu_198 = ap_const_lv6_20) else "0";
    icmp_ln168_fu_1151_p2 <= "0" when (select_ln156_2_fu_1127_p3 = sub151) else "1";
    or_ln168_1_fu_1156_p2 <= (or_ln168 or icmp_ln168_fu_1151_p2);
    out_stream_TDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1683_p3),64));

    out_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter10, out_stream_TREADY, icmp_ln160_1_reg_1886_pp0_iter9_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln160_1_reg_1886_pp0_iter9_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TVALID_assign_proc : process(ap_enable_reg_pp0_iter10, icmp_ln160_1_reg_1886_pp0_iter9_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln160_1_reg_1886_pp0_iter9_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    output_data_fu_1672_p3 <= 
        sub_ln166_1_fu_1663_p2 when (tmp_reg_2726(0) = '1') else 
        zext_ln166_1_fu_1669_p1;
    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_address0 <= zext_ln160_reg_1895(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_address0 <= zext_ln160_fu_1189_p1(5 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0 <= zext_ln163_1_reg_1923(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0 <= zext_ln163_1_fu_1209_p1(11 - 1 downto 0);

    p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln156_1_fu_1604_p3 <= 
        ap_const_lv32_0 when (icmp_ln160_reg_1870_pp0_iter8_reg(0) = '1') else 
        sum_fu_194;
    select_ln156_2_fu_1127_p3 <= 
        add_ln156_fu_1107_p2 when (icmp_ln160_fu_1113_p2(0) = '1') else 
        ib_fu_202;
    select_ln156_fu_1119_p3 <= 
        ap_const_lv6_0 when (icmp_ln160_fu_1113_p2(0) = '1') else 
        ic_fu_198;
        sext_ln166_fu_1679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(output_data_fu_1672_p3),32));

    sub_ln166_1_fu_1663_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(zext_ln166_fu_1659_p1));
    sub_ln166_fu_1644_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sum_1_reg_2721));
    sum_1_fu_1615_p2 <= std_logic_vector(unsigned(select_ln156_1_fu_1604_p3) + unsigned(add_ln163_30_fu_1611_p2));
    tmp_1_fu_1683_p3 <= (valOut_last_reg_1890_pp0_iter9_reg & sext_ln166_fu_1679_p1);
    tmp_4_fu_1182_p3 <= (trunc_ln163_reg_1881 & ap_const_lv5_0);
    tmp_5_fu_1649_p4 <= sub_ln166_fu_1644_p2(31 downto 15);
    trunc_ln163_fu_1135_p1 <= select_ln156_2_fu_1127_p3(6 - 1 downto 0);
    valOut_last_fu_1161_p2 <= (or_ln168_1_fu_1156_p2 xor ap_const_lv1_1);
    zext_ln160_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln156_reg_1875),64));
    zext_ln163_1_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln163_31_fu_1203_p2),64));
    zext_ln163_fu_1200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln156_reg_1875),11));
    zext_ln166_1_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_2731),18));
    zext_ln166_fu_1659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1649_p4),18));
end behav;
