ARM GAS  /tmp/cc3okDhi.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hall_detection.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Hall_start_detection,"ax",%progbits
  18              		.align	1
  19              		.global	Hall_start_detection
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Hall_start_detection:
  27              	.LFB235:
  28              		.file 1 "Core/Src/hall_detection.c"
   1:Core/Src/hall_detection.c **** /*
   2:Core/Src/hall_detection.c ****  * hall_detection.c
   3:Core/Src/hall_detection.c ****  *
   4:Core/Src/hall_detection.c ****  *  Created on: Jan 30, 2024
   5:Core/Src/hall_detection.c ****  *      Author: javier.munoz.saez@upc.edu
   6:Core/Src/hall_detection.c ****  */
   7:Core/Src/hall_detection.c **** 
   8:Core/Src/hall_detection.c **** #include "hall_detection.h" 		/*!< contains all enums, structs and includes neccesary for this .c, 
   9:Core/Src/hall_detection.c **** 
  10:Core/Src/hall_detection.c **** //Uncomment only one
  11:Core/Src/hall_detection.c **** //#define REAL_PHASES_A_B_calculated_C		/*!< our ADC is reading real current signals A and B, C=-A-
  12:Core/Src/hall_detection.c **** #define REAL_PHASES_A_C_calculated_B		/*!< our ADC is reading real current signals A and C, B=-A-C 
  13:Core/Src/hall_detection.c **** //#define REAL_PHASES_B_C_calculated_A		/*!< our ADC is reading real current signals B and C, A=-B-
  14:Core/Src/hall_detection.c **** 
  15:Core/Src/hall_detection.c **** #define TESTuart
  16:Core/Src/hall_detection.c **** #define TESTnodelay
  17:Core/Src/hall_detection.c **** 
  18:Core/Src/hall_detection.c **** #ifdef TESTuart
  19:Core/Src/hall_detection.c **** #include "usart.h"
  20:Core/Src/hall_detection.c **** #endif
  21:Core/Src/hall_detection.c **** 
  22:Core/Src/hall_detection.c **** #define MAXTICKs 1*888888		/*!< timeout for the algorithm, measured in 0.05s ticks , so 1000*0.05=5
  23:Core/Src/hall_detection.c **** #define lowpassfilter_ticks 15 						/*!< minimum number of ticks that should have passed in betwee
  24:Core/Src/hall_detection.c **** #define currentAplusBplusC (uint32_t)(3*(4096)/2)	/*!< the sum of the average of each currents shou
  25:Core/Src/hall_detection.c **** #define currentADCoffset (float) 0.0				/*!< as we are using already processed filtered currents, n
  26:Core/Src/hall_detection.c **** #define TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS 0.1
  27:Core/Src/hall_detection.c **** #define WAITING_STATIONARY_MAXZEROCROSSINGS 3
  28:Core/Src/hall_detection.c **** #define NUMBER_OF_VALID_MATCHING_RESULTS 3
  29:Core/Src/hall_detection.c **** 
  30:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc3okDhi.s 			page 2


  31:Core/Src/hall_detection.c **** 
  32:Core/Src/hall_detection.c **** 
  33:Core/Src/hall_detection.c **** //LOCAL VARIABLES (only declared inside this .c file)
  34:Core/Src/hall_detection.c **** uint32_t ticks; 								/*!< ticks are the time measurement unit of this algorithm, each run of the
  35:Core/Src/hall_detection.c **** detection_state_enum detection_state=detection_DISABLED;	/*!< main enable disable variable, when it
  36:Core/Src/hall_detection.c **** hall_detection_general_struct general={0};
  37:Core/Src/hall_detection.c **** const hall_detection_general_struct empty_general={0};
  38:Core/Src/hall_detection.c **** 
  39:Core/Src/hall_detection.c **** 
  40:Core/Src/hall_detection.c **** 
  41:Core/Src/hall_detection.c **** 
  42:Core/Src/hall_detection.c **** 
  43:Core/Src/hall_detection.c **** 
  44:Core/Src/hall_detection.c **** 
  45:Core/Src/hall_detection.c **** 
  46:Core/Src/hall_detection.c **** 
  47:Core/Src/hall_detection.c **** //PUBLIC FUNCTIONS (also declared in the .h file)
  48:Core/Src/hall_detection.c **** void Hall_start_detection();
  49:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished();
  50:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
  51:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  52:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  53:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  54:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  55:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  56:Core/Src/hall_detection.c **** 		);
  57:Core/Src/hall_detection.c **** 
  58:Core/Src/hall_detection.c **** 
  59:Core/Src/hall_detection.c **** 
  60:Core/Src/hall_detection.c **** //PRIVATE FUNCTIONS (only declared inside this .c file)
  61:Core/Src/hall_detection.c **** //state machine
  62:Core/Src/hall_detection.c **** void resetVariables					(hall_detection_general_struct *gen);
  63:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
  64:Core/Src/hall_detection.c **** void adquisition					(detection_state_enum* state,hall_detection_general_struct *gen,hall_pin_info*
  65:Core/Src/hall_detection.c **** void interpretation					(detection_state_enum* state,hall_detection_general_struct *gen);
  66:Core/Src/hall_detection.c **** void validation						(detection_state_enum* state,hall_detection_general_struct *gen);
  67:Core/Src/hall_detection.c **** void present_and_finish				(detection_state_enum* state,hall_detection_general_struct *gen);
  68:Core/Src/hall_detection.c **** 
  69:Core/Src/hall_detection.c **** void fill_buffers(
  70:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
  71:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  72:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  73:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  74:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  75:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  76:Core/Src/hall_detection.c **** 		);
  77:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings	(hall_detection_general_struct *gen,uint32_t N);
  78:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* currx,uint
  79:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings	(uint32_t ticks,hall_measurements_struct* hallx,uint32_t N);
  80:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples);
  81:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
  82:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples);
  83:Core/Src/hall_detection.c **** int32_t absolute(int32_t x);
  84:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen);
  85:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen);
  86:Core/Src/hall_detection.c **** 
  87:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc3okDhi.s 			page 3


  88:Core/Src/hall_detection.c **** 
  89:Core/Src/hall_detection.c **** 
  90:Core/Src/hall_detection.c **** 
  91:Core/Src/hall_detection.c **** 
  92:Core/Src/hall_detection.c **** 
  93:Core/Src/hall_detection.c **** 
  94:Core/Src/hall_detection.c **** 
  95:Core/Src/hall_detection.c **** 
  96:Core/Src/hall_detection.c **** /**
  97:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to start the hall dete
  98:Core/Src/hall_detection.c **** */
  99:Core/Src/hall_detection.c **** void Hall_start_detection(){
  29              		.loc 1 99 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 100:Core/Src/hall_detection.c **** 	detection_state=detection_ENABLED;
  34              		.loc 1 100 2 view .LVU1
  35              		.loc 1 100 17 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 0122     		movs	r2, #1
  38 0004 1A70     		strb	r2, [r3]
 101:Core/Src/hall_detection.c **** }
  39              		.loc 1 101 1 view .LVU3
  40 0006 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 0008 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE235:
  48              		.section	.text.Hall_is_detection_finished,"ax",%progbits
  49              		.align	1
  50              		.global	Hall_is_detection_finished
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Hall_is_detection_finished:
  57              	.LFB236:
 102:Core/Src/hall_detection.c **** 
 103:Core/Src/hall_detection.c **** /**
 104:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to figure out if the d
 105:Core/Src/hall_detection.c **** */
 106:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished(){
  58              		.loc 1 106 38 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 107:Core/Src/hall_detection.c **** 	if(detection_state==detection_DISABLED){
  63              		.loc 1 107 2 view .LVU5
  64              		.loc 1 107 20 is_stmt 0 view .LVU6
  65 0000 034B     		ldr	r3, .L7
  66 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  67              		.loc 1 107 4 view .LVU7
ARM GAS  /tmp/cc3okDhi.s 			page 4


  68 0004 0BB9     		cbnz	r3, .L6
 108:Core/Src/hall_detection.c **** 		return YES;
  69              		.loc 1 108 10 view .LVU8
  70 0006 0120     		movs	r0, #1
  71 0008 7047     		bx	lr
  72              	.L6:
 109:Core/Src/hall_detection.c **** 	}else{
 110:Core/Src/hall_detection.c **** 		return NO;
  73              		.loc 1 110 10 view .LVU9
  74 000a 0020     		movs	r0, #0
 111:Core/Src/hall_detection.c **** 	}
 112:Core/Src/hall_detection.c **** }
  75              		.loc 1 112 1 view .LVU10
  76 000c 7047     		bx	lr
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00000000 		.word	.LANCHOR0
  81              		.cfi_endproc
  82              	.LFE236:
  84              		.section	.text.resetVariables,"ax",%progbits
  85              		.align	1
  86              		.global	resetVariables
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	resetVariables:
  93              	.LVL0:
  94              	.LFB238:
 113:Core/Src/hall_detection.c **** 
 114:Core/Src/hall_detection.c **** //https://dot-to-ascii.ggerganov.com/
 115:Core/Src/hall_detection.c **** /*
 116:Core/Src/hall_detection.c ****  *
 117:Core/Src/hall_detection.c **** +-------------------------+
 118:Core/Src/hall_detection.c **** |          start          |
 119:Core/Src/hall_detection.c **** +-------------------------+
 120:Core/Src/hall_detection.c ****   |
 121:Core/Src/hall_detection.c ****   |
 122:Core/Src/hall_detection.c ****   v
 123:Core/Src/hall_detection.c **** +-------------------------+
 124:Core/Src/hall_detection.c **** |                         | ---+
 125:Core/Src/hall_detection.c **** | WAIT_CURRENT_STATIONARY |    | still not stationary
 126:Core/Src/hall_detection.c **** |                         | <--+
 127:Core/Src/hall_detection.c **** +-------------------------+
 128:Core/Src/hall_detection.c ****   |
 129:Core/Src/hall_detection.c ****   |	the openloop stabilished
 130:Core/Src/hall_detection.c ****   v
 131:Core/Src/hall_detection.c **** +-------------------------+
 132:Core/Src/hall_detection.c **** |       ADQUISITION       | <+
 133:Core/Src/hall_detection.c **** +-------------------------+  |
 134:Core/Src/hall_detection.c ****   |                          |
 135:Core/Src/hall_detection.c ****   | zerocrossings detected   |
 136:Core/Src/hall_detection.c ****   v                          |
 137:Core/Src/hall_detection.c **** +-------------------------+  | still not 3 matching X!X!X! type results
 138:Core/Src/hall_detection.c **** |     INTERPRETATION      |  |
 139:Core/Src/hall_detection.c **** +-------------------------+  |
ARM GAS  /tmp/cc3okDhi.s 			page 5


 140:Core/Src/hall_detection.c ****   |                          |
 141:Core/Src/hall_detection.c ****   | X!X!X! type result       |
 142:Core/Src/hall_detection.c ****   v                          |
 143:Core/Src/hall_detection.c **** +-------------------------+  |
 144:Core/Src/hall_detection.c **** |       VALIDATION        | -+
 145:Core/Src/hall_detection.c **** +-------------------------+
 146:Core/Src/hall_detection.c ****   |
 147:Core/Src/hall_detection.c ****   |	3 matching results, we are confident now
 148:Core/Src/hall_detection.c ****   v
 149:Core/Src/hall_detection.c **** +-------------------------+
 150:Core/Src/hall_detection.c **** |   PRESENTATION_FINISH   |
 151:Core/Src/hall_detection.c **** +-------------------------+
 152:Core/Src/hall_detection.c ****   |
 153:Core/Src/hall_detection.c ****   |
 154:Core/Src/hall_detection.c ****   v
 155:Core/Src/hall_detection.c **** +-------------------------+
 156:Core/Src/hall_detection.c **** |           end           |
 157:Core/Src/hall_detection.c **** +-------------------------+
 158:Core/Src/hall_detection.c **** 
 159:Core/Src/hall_detection.c **** */
 160:Core/Src/hall_detection.c **** /**
 161:Core/Src/hall_detection.c **** * \brief public function, to be included inside a 20Khz interruption routine, it manages the state 
 162:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 163:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 164:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 165:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 166:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 167:Core/Src/hall_detection.c **** */
 168:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
 169:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 170:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 171:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 172:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 173:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 174:Core/Src/hall_detection.c **** 		){
 175:Core/Src/hall_detection.c **** 	switch (detection_state) {
 176:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 177:Core/Src/hall_detection.c **** 			ticks=0;
 178:Core/Src/hall_detection.c **** 			resetVariables(&general);
 179:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 180:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 181:Core/Src/hall_detection.c **** 			break;
 182:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 183:Core/Src/hall_detection.c **** 			wait_for_the_current_stationary(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcu
 184:Core/Src/hall_detection.c **** 			ticks++;
 185:Core/Src/hall_detection.c **** 			break;
 186:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 187:Core/Src/hall_detection.c **** 			adquisition(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 188:Core/Src/hall_detection.c **** 			ticks++;
 189:Core/Src/hall_detection.c **** 			break;
 190:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 191:Core/Src/hall_detection.c **** 			interpretation(&detection_state, &general);
 192:Core/Src/hall_detection.c **** 			ticks++;
 193:Core/Src/hall_detection.c **** 			break;
 194:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 195:Core/Src/hall_detection.c **** 			ticks++;
 196:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
ARM GAS  /tmp/cc3okDhi.s 			page 6


 197:Core/Src/hall_detection.c **** 			ticks++;
 198:Core/Src/hall_detection.c **** 			break;
 199:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 200:Core/Src/hall_detection.c **** 			present_and_finish(&detection_state,&general);
 201:Core/Src/hall_detection.c **** 			ticks++;
 202:Core/Src/hall_detection.c **** 			break;
 203:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 205:Core/Src/hall_detection.c **** 		default:
 206:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 207:Core/Src/hall_detection.c **** 			break;
 208:Core/Src/hall_detection.c **** 	}
 209:Core/Src/hall_detection.c **** }
 210:Core/Src/hall_detection.c **** 
 211:Core/Src/hall_detection.c **** /**
 212:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 213:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 214:Core/Src/hall_detection.c **** */
 215:Core/Src/hall_detection.c **** void resetVariables(hall_detection_general_struct *gen){
  95              		.loc 1 215 56 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 215 56 is_stmt 0 view .LVU12
 100 0000 08B5     		push	{r3, lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 3, -8
 104              		.cfi_offset 14, -4
 216:Core/Src/hall_detection.c **** 	*gen=empty_general;		//i dont want to use memset, so we sacrifice flash memory space filled with 0
 105              		.loc 1 216 2 is_stmt 1 view .LVU13
 106              		.loc 1 216 6 is_stmt 0 view .LVU14
 107 0002 4FF4DC72 		mov	r2, #440
 108 0006 0021     		movs	r1, #0
 109 0008 FFF7FEFF 		bl	memset
 110              	.LVL1:
 217:Core/Src/hall_detection.c **** }
 111              		.loc 1 217 1 view .LVU15
 112 000c 08BD     		pop	{r3, pc}
 113              		.cfi_endproc
 114              	.LFE238:
 116              		.section	.text.validation,"ax",%progbits
 117              		.align	1
 118              		.global	validation
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	validation:
 125              	.LVL2:
 126              	.LFB242:
 218:Core/Src/hall_detection.c **** 
 219:Core/Src/hall_detection.c **** 
 220:Core/Src/hall_detection.c **** /**
 221:Core/Src/hall_detection.c **** * \brief the motor running in open loop control needs a bit of time to lock in place so current sig
 222:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 223:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
ARM GAS  /tmp/cc3okDhi.s 			page 7


 224:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 225:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 226:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 227:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 228:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 229:Core/Src/hall_detection.c **** */
 230:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
 231:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 232:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 233:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 234:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 235:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 236:Core/Src/hall_detection.c **** 		){
 237:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 238:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 239:Core/Src/hall_detection.c **** 	//timeout
 240:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 241:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 242:Core/Src/hall_detection.c **** 		return;
 243:Core/Src/hall_detection.c **** 	}
 244:Core/Src/hall_detection.c **** 
 245:Core/Src/hall_detection.c ****     //endofadquisition
 246:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 247:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 248:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 249:Core/Src/hall_detection.c **** 				resetVariables(gen);
 250:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 251:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 252:Core/Src/hall_detection.c **** 				return;
 253:Core/Src/hall_detection.c **** 			}else{
 254:Core/Src/hall_detection.c **** 				resetVariables(gen);
 255:Core/Src/hall_detection.c **** 			}
 256:Core/Src/hall_detection.c **** 		}
 257:Core/Src/hall_detection.c **** 	}
 258:Core/Src/hall_detection.c **** }
 259:Core/Src/hall_detection.c **** 
 260:Core/Src/hall_detection.c **** /**
 261:Core/Src/hall_detection.c **** * \brief similar to wait_for_the_current_stationary(), but this time we mean it, we are adquiring t
 262:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 263:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 264:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 265:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 266:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 267:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 268:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 269:Core/Src/hall_detection.c **** */
 270:Core/Src/hall_detection.c **** void adquisition(
 271:Core/Src/hall_detection.c **** 		detection_state_enum* state,
 272:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 273:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 274:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 275:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 276:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 277:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 278:Core/Src/hall_detection.c **** 		){
 279:Core/Src/hall_detection.c **** 
 280:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
ARM GAS  /tmp/cc3okDhi.s 			page 8


 281:Core/Src/hall_detection.c **** 
 282:Core/Src/hall_detection.c **** 	//timeout
 283:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 284:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 285:Core/Src/hall_detection.c **** 		return;
 286:Core/Src/hall_detection.c **** 	}
 287:Core/Src/hall_detection.c **** 
 288:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 289:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 290:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 291:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 292:Core/Src/hall_detection.c **** 		}
 293:Core/Src/hall_detection.c **** 	}
 294:Core/Src/hall_detection.c **** }
 295:Core/Src/hall_detection.c **** 
 296:Core/Src/hall_detection.c **** /**
 297:Core/Src/hall_detection.c **** * \brief once we adquired the data we are trying to make sense out of it.
 298:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 299:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 300:Core/Src/hall_detection.c **** */
 301:Core/Src/hall_detection.c **** void interpretation(detection_state_enum* state,hall_detection_general_struct *gen){
 302:Core/Src/hall_detection.c **** 
 303:Core/Src/hall_detection.c **** 	//timeout
 304:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 305:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 306:Core/Src/hall_detection.c **** 		return;
 307:Core/Src/hall_detection.c **** 	}
 308:Core/Src/hall_detection.c **** 
 309:Core/Src/hall_detection.c **** 	assign_closest_phase_to_hall(gen);
 310:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 311:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 312:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 313:Core/Src/hall_detection.c **** 
 314:Core/Src/hall_detection.c **** 
 315:Core/Src/hall_detection.c **** }
 316:Core/Src/hall_detection.c **** 
 317:Core/Src/hall_detection.c **** /**
 318:Core/Src/hall_detection.c **** * \brief once we interpreted enough data, we validate results
 319:Core/Src/hall_detection.c **** * this function has a cyclomatic complexity of 19, that should be improved
 320:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 321:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 322:Core/Src/hall_detection.c **** */
 323:Core/Src/hall_detection.c **** void validation(detection_state_enum* state,hall_detection_general_struct *gen){
 127              		.loc 1 323 80 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 324:Core/Src/hall_detection.c **** 
 325:Core/Src/hall_detection.c **** 	//timeout
 326:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 132              		.loc 1 326 2 view .LVU17
 133              		.loc 1 326 11 is_stmt 0 view .LVU18
 134 0000 494B     		ldr	r3, .L41
 135 0002 1A68     		ldr	r2, [r3]
 136              		.loc 1 326 4 view .LVU19
 137 0004 494B     		ldr	r3, .L41+4
ARM GAS  /tmp/cc3okDhi.s 			page 9


 138 0006 9A42     		cmp	r2, r3
 139 0008 07D8     		bhi	.L34
 323:Core/Src/hall_detection.c **** 
 140              		.loc 1 323 80 view .LVU20
 141 000a F0B4     		push	{r4, r5, r6, r7}
 142              	.LCFI1:
 143              		.cfi_def_cfa_offset 16
 144              		.cfi_offset 4, -16
 145              		.cfi_offset 5, -12
 146              		.cfi_offset 6, -8
 147              		.cfi_offset 7, -4
 327:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 328:Core/Src/hall_detection.c **** 		return;
 329:Core/Src/hall_detection.c **** 	}
 330:Core/Src/hall_detection.c **** 
 331:Core/Src/hall_detection.c **** 	//reached results buffer full capacity
 332:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>TOTAL_NUMBEROFRESULTS){
 148              		.loc 1 332 2 is_stmt 1 view .LVU21
 149              		.loc 1 332 8 is_stmt 0 view .LVU22
 150 000c D1F84861 		ldr	r6, [r1, #328]
 151              		.loc 1 332 4 view .LVU23
 152 0010 062E     		cmp	r6, #6
 153 0012 05D8     		bhi	.L35
 154              	.LBB2:
 333:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 334:Core/Src/hall_detection.c **** 		return;
 335:Core/Src/hall_detection.c **** 	}
 336:Core/Src/hall_detection.c **** 
 337:Core/Src/hall_detection.c **** 	uint32_t all_phases_not_repeated=0;
 338:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 155              		.loc 1 338 16 view .LVU24
 156 0014 0022     		movs	r2, #0
 157              	.LBE2:
 337:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 158              		.loc 1 337 11 view .LVU25
 159 0016 1446     		mov	r4, r2
 160 0018 0BE0     		b	.L14
 161              	.L34:
 162              	.LCFI2:
 163              		.cfi_def_cfa_offset 0
 164              		.cfi_restore 4
 165              		.cfi_restore 5
 166              		.cfi_restore 6
 167              		.cfi_restore 7
 327:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 168              		.loc 1 327 3 is_stmt 1 view .LVU26
 327:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 169              		.loc 1 327 9 is_stmt 0 view .LVU27
 170 001a 0723     		movs	r3, #7
 171 001c 0370     		strb	r3, [r0]
 328:Core/Src/hall_detection.c **** 	}
 172              		.loc 1 328 3 is_stmt 1 view .LVU28
 173 001e 7047     		bx	lr
 174              	.L35:
 175              	.LCFI3:
 176              		.cfi_def_cfa_offset 16
 177              		.cfi_offset 4, -16
ARM GAS  /tmp/cc3okDhi.s 			page 10


 178              		.cfi_offset 5, -12
 179              		.cfi_offset 6, -8
 180              		.cfi_offset 7, -4
 333:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 181              		.loc 1 333 3 view .LVU29
 333:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 182              		.loc 1 333 9 is_stmt 0 view .LVU30
 183 0020 0723     		movs	r3, #7
 184 0022 0370     		strb	r3, [r0]
 334:Core/Src/hall_detection.c **** 	}
 185              		.loc 1 334 3 is_stmt 1 view .LVU31
 186              	.L11:
 339:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 340:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 341:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 342:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 343:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 344:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 345:Core/Src/hall_detection.c **** 		}
 346:Core/Src/hall_detection.c **** 	}
 347:Core/Src/hall_detection.c **** 
 348:Core/Src/hall_detection.c **** 	if(all_phases_not_repeated==((1<<hall_A)+(1<<hall_B)+(1<<hall_C))){
 349:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 350:Core/Src/hall_detection.c **** 	}else{
 351:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=NO;
 352:Core/Src/hall_detection.c **** 	}
 353:Core/Src/hall_detection.c **** 
 354:Core/Src/hall_detection.c **** 
 355:Core/Src/hall_detection.c **** 
 356:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were m
 357:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 358:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 359:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 360:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 361:Core/Src/hall_detection.c **** 					if(
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 367:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 368:Core/Src/hall_detection.c **** 							){//do they match?
 369:Core/Src/hall_detection.c **** 							number_of_results_matching++;
 370:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 371:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 372:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 373:Core/Src/hall_detection.c **** 							return;
 374:Core/Src/hall_detection.c **** 						}
 375:Core/Src/hall_detection.c **** 					}
 376:Core/Src/hall_detection.c **** 				}
 377:Core/Src/hall_detection.c **** 			}
 378:Core/Src/hall_detection.c **** 
 379:Core/Src/hall_detection.c **** 		}
 380:Core/Src/hall_detection.c **** 	}else{
 381:Core/Src/hall_detection.c **** 		*state=detection_ADQUISITION;
 382:Core/Src/hall_detection.c **** 		return;
 383:Core/Src/hall_detection.c **** 	}
ARM GAS  /tmp/cc3okDhi.s 			page 11


 384:Core/Src/hall_detection.c **** }
 187              		.loc 1 384 1 is_stmt 0 view .LVU32
 188 0024 F0BC     		pop	{r4, r5, r6, r7}
 189              	.LCFI4:
 190              		.cfi_remember_state
 191              		.cfi_restore 7
 192              		.cfi_restore 6
 193              		.cfi_restore 5
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196 0026 7047     		bx	lr
 197              	.LVL3:
 198              	.L15:
 199              	.LCFI5:
 200              		.cfi_restore_state
 201              	.LBB3:
 341:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 202              		.loc 1 341 9 is_stmt 1 view .LVU33
 341:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 203              		.loc 1 341 11 is_stmt 0 view .LVU34
 204 0028 012B     		cmp	r3, #1
 205 002a 0FD0     		beq	.L36
 343:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 206              		.loc 1 343 9 is_stmt 1 view .LVU35
 343:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 207              		.loc 1 343 11 is_stmt 0 view .LVU36
 208 002c 022B     		cmp	r3, #2
 209 002e 10D0     		beq	.L37
 210              	.L16:
 338:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 211              		.loc 1 338 44 discriminator 2 view .LVU37
 212 0030 0132     		adds	r2, r2, #1
 213              	.LVL4:
 214              	.L14:
 338:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 215              		.loc 1 338 2 discriminator 1 view .LVU38
 216 0032 022A     		cmp	r2, #2
 217 0034 10D8     		bhi	.L38
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 218              		.loc 1 339 3 is_stmt 1 view .LVU39
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 219              		.loc 1 339 39 is_stmt 0 view .LVU40
 220 0036 731E     		subs	r3, r6, #1
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 221              		.loc 1 339 53 view .LVU41
 222 0038 01EB0313 		add	r3, r1, r3, lsl #4
 223 003c 1344     		add	r3, r3, r2
 224 003e 93F85831 		ldrb	r3, [r3, #344]	@ zero_extendqisi2
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 225              		.loc 1 339 5 view .LVU42
 226 0042 002B     		cmp	r3, #0
 227 0044 F0D1     		bne	.L15
 340:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 228              		.loc 1 340 4 is_stmt 1 view .LVU43
 340:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 229              		.loc 1 340 27 is_stmt 0 view .LVU44
 230 0046 44F00104 		orr	r4, r4, #1
ARM GAS  /tmp/cc3okDhi.s 			page 12


 231              	.LVL5:
 340:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 232              		.loc 1 340 27 view .LVU45
 233 004a F1E7     		b	.L16
 234              	.L36:
 342:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 235              		.loc 1 342 4 is_stmt 1 view .LVU46
 342:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 236              		.loc 1 342 27 is_stmt 0 view .LVU47
 237 004c 44F00204 		orr	r4, r4, #2
 238              	.LVL6:
 342:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 239              		.loc 1 342 27 view .LVU48
 240 0050 EEE7     		b	.L16
 241              	.L37:
 344:Core/Src/hall_detection.c **** 		}
 242              		.loc 1 344 4 is_stmt 1 view .LVU49
 344:Core/Src/hall_detection.c **** 		}
 243              		.loc 1 344 27 is_stmt 0 view .LVU50
 244 0052 44F00404 		orr	r4, r4, #4
 245              	.LVL7:
 344:Core/Src/hall_detection.c **** 		}
 246              		.loc 1 344 27 view .LVU51
 247 0056 EBE7     		b	.L16
 248              	.L38:
 344:Core/Src/hall_detection.c **** 		}
 249              		.loc 1 344 27 view .LVU52
 250              	.LBE3:
 348:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 251              		.loc 1 348 2 is_stmt 1 view .LVU53
 348:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 252              		.loc 1 348 4 is_stmt 0 view .LVU54
 253 0058 072C     		cmp	r4, #7
 254 005a 08D0     		beq	.L39
 351:Core/Src/hall_detection.c **** 	}
 255              		.loc 1 351 3 is_stmt 1 view .LVU55
 351:Core/Src/hall_detection.c **** 	}
 256              		.loc 1 351 48 is_stmt 0 view .LVU56
 257 005c 06F11403 		add	r3, r6, #20
 258 0060 1B01     		lsls	r3, r3, #4
 259 0062 0022     		movs	r2, #0
 260              	.LVL8:
 351:Core/Src/hall_detection.c **** 	}
 261              		.loc 1 351 48 view .LVU57
 262 0064 CA54     		strb	r2, [r1, r3]
 263              	.L20:
 356:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 264              		.loc 1 356 2 is_stmt 1 view .LVU58
 356:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 265              		.loc 1 356 4 is_stmt 0 view .LVU59
 266 0066 022E     		cmp	r6, #2
 267 0068 5AD9     		bls	.L40
 268              	.LBB4:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 269              		.loc 1 357 17 view .LVU60
 270 006a 0022     		movs	r2, #0
 271 006c 4DE0     		b	.L21
ARM GAS  /tmp/cc3okDhi.s 			page 13


 272              	.LVL9:
 273              	.L39:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 274              		.loc 1 357 17 view .LVU61
 275              	.LBE4:
 349:Core/Src/hall_detection.c **** 	}else{
 276              		.loc 1 349 3 is_stmt 1 view .LVU62
 349:Core/Src/hall_detection.c **** 	}else{
 277              		.loc 1 349 48 is_stmt 0 view .LVU63
 278 006e 06F11403 		add	r3, r6, #20
 279 0072 1B01     		lsls	r3, r3, #4
 280 0074 0122     		movs	r2, #1
 281              	.LVL10:
 349:Core/Src/hall_detection.c **** 	}else{
 282              		.loc 1 349 48 view .LVU64
 283 0076 CA54     		strb	r2, [r1, r3]
 284 0078 F5E7     		b	.L20
 285              	.LVL11:
 286              	.L25:
 287              	.LBB10:
 288              	.LBB5:
 289              	.LBB6:
 360:Core/Src/hall_detection.c **** 					if(
 290              		.loc 1 360 54 discriminator 2 view .LVU65
 291 007a 0133     		adds	r3, r3, #1
 292              	.LVL12:
 293              	.L24:
 360:Core/Src/hall_detection.c **** 					if(
 294              		.loc 1 360 5 discriminator 1 view .LVU66
 295 007c 9E42     		cmp	r6, r3
 296 007e 43D9     		bls	.L23
 361:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 297              		.loc 1 361 6 is_stmt 1 view .LVU67
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 298              		.loc 1 362 34 is_stmt 0 view .LVU68
 299 0080 01EB0214 		add	r4, r1, r2, lsl #4
 300 0084 94F85851 		ldrb	r5, [r4, #344]	@ zero_extendqisi2
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 301              		.loc 1 362 65 view .LVU69
 302 0088 01EB0314 		add	r4, r1, r3, lsl #4
 303 008c 94F85841 		ldrb	r4, [r4, #344]	@ zero_extendqisi2
 361:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 304              		.loc 1 361 8 view .LVU70
 305 0090 A542     		cmp	r5, r4
 306 0092 F2D1     		bne	.L25
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 307              		.loc 1 363 34 view .LVU71
 308 0094 01EB0214 		add	r4, r1, r2, lsl #4
 309 0098 94F85951 		ldrb	r5, [r4, #345]	@ zero_extendqisi2
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 310              		.loc 1 363 65 view .LVU72
 311 009c 01EB0314 		add	r4, r1, r3, lsl #4
 312 00a0 94F85941 		ldrb	r4, [r4, #345]	@ zero_extendqisi2
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 313              		.loc 1 362 69 view .LVU73
 314 00a4 A542     		cmp	r5, r4
 315 00a6 E8D1     		bne	.L25
ARM GAS  /tmp/cc3okDhi.s 			page 14


 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 316              		.loc 1 364 34 view .LVU74
 317 00a8 01EB0214 		add	r4, r1, r2, lsl #4
 318 00ac 94F85A51 		ldrb	r5, [r4, #346]	@ zero_extendqisi2
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 319              		.loc 1 364 65 view .LVU75
 320 00b0 01EB0314 		add	r4, r1, r3, lsl #4
 321 00b4 94F85A41 		ldrb	r4, [r4, #346]	@ zero_extendqisi2
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 322              		.loc 1 363 69 view .LVU76
 323 00b8 A542     		cmp	r5, r4
 324 00ba DED1     		bne	.L25
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 325              		.loc 1 365 37 view .LVU77
 326 00bc 01EB0214 		add	r4, r1, r2, lsl #4
 327 00c0 94F85B51 		ldrb	r5, [r4, #347]	@ zero_extendqisi2
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 328              		.loc 1 365 71 view .LVU78
 329 00c4 01EB0314 		add	r4, r1, r3, lsl #4
 330 00c8 94F85B41 		ldrb	r4, [r4, #347]	@ zero_extendqisi2
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 331              		.loc 1 364 69 view .LVU79
 332 00cc A542     		cmp	r5, r4
 333 00ce D4D1     		bne	.L25
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 334              		.loc 1 366 37 view .LVU80
 335 00d0 01EB0214 		add	r4, r1, r2, lsl #4
 336 00d4 94F85C51 		ldrb	r5, [r4, #348]	@ zero_extendqisi2
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 337              		.loc 1 366 71 view .LVU81
 338 00d8 01EB0314 		add	r4, r1, r3, lsl #4
 339 00dc 94F85C41 		ldrb	r4, [r4, #348]	@ zero_extendqisi2
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 340              		.loc 1 365 75 view .LVU82
 341 00e0 A542     		cmp	r5, r4
 342 00e2 CAD1     		bne	.L25
 367:Core/Src/hall_detection.c **** 							){//do they match?
 343              		.loc 1 367 37 view .LVU83
 344 00e4 01EB0214 		add	r4, r1, r2, lsl #4
 345 00e8 94F85D51 		ldrb	r5, [r4, #349]	@ zero_extendqisi2
 367:Core/Src/hall_detection.c **** 							){//do they match?
 346              		.loc 1 367 71 view .LVU84
 347 00ec 01EB0314 		add	r4, r1, r3, lsl #4
 348 00f0 94F85D41 		ldrb	r4, [r4, #349]	@ zero_extendqisi2
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 349              		.loc 1 366 75 view .LVU85
 350 00f4 A542     		cmp	r5, r4
 351 00f6 C0D1     		bne	.L25
 369:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 352              		.loc 1 369 8 is_stmt 1 view .LVU86
 369:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 353              		.loc 1 369 34 is_stmt 0 view .LVU87
 354 00f8 0137     		adds	r7, r7, #1
 355              	.LVL13:
 370:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 356              		.loc 1 370 7 is_stmt 1 view .LVU88
 370:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
ARM GAS  /tmp/cc3okDhi.s 			page 15


 357              		.loc 1 370 9 is_stmt 0 view .LVU89
 358 00fa 012F     		cmp	r7, #1
 359 00fc BDD9     		bls	.L25
 371:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 360              		.loc 1 371 8 is_stmt 1 view .LVU90
 371:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 361              		.loc 1 371 33 is_stmt 0 view .LVU91
 362 00fe C1F84C21 		str	r2, [r1, #332]
 372:Core/Src/hall_detection.c **** 							return;
 363              		.loc 1 372 8 is_stmt 1 view .LVU92
 372:Core/Src/hall_detection.c **** 							return;
 364              		.loc 1 372 14 is_stmt 0 view .LVU93
 365 0102 0623     		movs	r3, #6
 366              	.LVL14:
 372:Core/Src/hall_detection.c **** 							return;
 367              		.loc 1 372 14 view .LVU94
 368 0104 0370     		strb	r3, [r0]
 373:Core/Src/hall_detection.c **** 						}
 369              		.loc 1 373 8 is_stmt 1 view .LVU95
 370 0106 8DE7     		b	.L11
 371              	.LVL15:
 372              	.L23:
 373:Core/Src/hall_detection.c **** 						}
 373              		.loc 1 373 8 is_stmt 0 view .LVU96
 374              	.LBE6:
 375              	.LBE5:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 376              		.loc 1 357 50 discriminator 2 view .LVU97
 377 0108 0132     		adds	r2, r2, #1
 378              	.LVL16:
 379              	.L21:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 380              		.loc 1 357 3 discriminator 1 view .LVU98
 381 010a 9642     		cmp	r6, r2
 382 010c 8AD9     		bls	.L11
 358:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 383              		.loc 1 358 4 is_stmt 1 view .LVU99
 358:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 384              		.loc 1 358 22 is_stmt 0 view .LVU100
 385 010e 02F11503 		add	r3, r2, #21
 386 0112 1B01     		lsls	r3, r3, #4
 387 0114 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 358:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 388              		.loc 1 358 6 view .LVU101
 389 0116 012B     		cmp	r3, #1
 390 0118 F6D1     		bne	.L23
 391              	.LBB9:
 359:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 392              		.loc 1 359 5 is_stmt 1 view .LVU102
 393              	.LVL17:
 360:Core/Src/hall_detection.c **** 					if(
 394              		.loc 1 360 5 view .LVU103
 395              	.LBB7:
 360:Core/Src/hall_detection.c **** 					if(
 396              		.loc 1 360 10 view .LVU104
 360:Core/Src/hall_detection.c **** 					if(
 397              		.loc 1 360 19 is_stmt 0 view .LVU105
ARM GAS  /tmp/cc3okDhi.s 			page 16


 398 011a 531C     		adds	r3, r2, #1
 399              	.LVL18:
 360:Core/Src/hall_detection.c **** 					if(
 400              		.loc 1 360 19 view .LVU106
 401              	.LBE7:
 359:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 402              		.loc 1 359 14 view .LVU107
 403 011c 0027     		movs	r7, #0
 404              	.LBB8:
 360:Core/Src/hall_detection.c **** 					if(
 405              		.loc 1 360 5 view .LVU108
 406 011e ADE7     		b	.L24
 407              	.LVL19:
 408              	.L40:
 360:Core/Src/hall_detection.c **** 					if(
 409              		.loc 1 360 5 view .LVU109
 410              	.LBE8:
 411              	.LBE9:
 412              	.LBE10:
 381:Core/Src/hall_detection.c **** 		return;
 413              		.loc 1 381 3 is_stmt 1 view .LVU110
 381:Core/Src/hall_detection.c **** 		return;
 414              		.loc 1 381 9 is_stmt 0 view .LVU111
 415 0120 0323     		movs	r3, #3
 416 0122 0370     		strb	r3, [r0]
 382:Core/Src/hall_detection.c **** 	}
 417              		.loc 1 382 3 is_stmt 1 view .LVU112
 418 0124 7EE7     		b	.L11
 419              	.L42:
 420 0126 00BF     		.align	2
 421              	.L41:
 422 0128 00000000 		.word	ticks
 423 012c 38900D00 		.word	888888
 424              		.cfi_endproc
 425              	.LFE242:
 427              		.section	.text.present_and_finish,"ax",%progbits
 428              		.align	1
 429              		.global	present_and_finish
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	present_and_finish:
 436              	.LVL20:
 437              	.LFB243:
 385:Core/Src/hall_detection.c **** 
 386:Core/Src/hall_detection.c **** /**
 387:Core/Src/hall_detection.c **** * \brief if the resutls are validated, lets present the data, load the ASCII message for uart and/o
 388:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 389:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 390:Core/Src/hall_detection.c **** */
 391:Core/Src/hall_detection.c **** void present_and_finish(detection_state_enum* state,hall_detection_general_struct *gen){
 438              		.loc 1 391 88 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		.loc 1 391 88 is_stmt 0 view .LVU114
ARM GAS  /tmp/cc3okDhi.s 			page 17


 443 0000 38B5     		push	{r3, r4, r5, lr}
 444              	.LCFI6:
 445              		.cfi_def_cfa_offset 16
 446              		.cfi_offset 3, -16
 447              		.cfi_offset 4, -12
 448              		.cfi_offset 5, -8
 449              		.cfi_offset 14, -4
 450 0002 0446     		mov	r4, r0
 392:Core/Src/hall_detection.c **** 
 393:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 451              		.loc 1 393 2 is_stmt 1 view .LVU115
 452              	.LBB11:
 453              		.loc 1 393 7 view .LVU116
 454              	.LVL21:
 455              		.loc 1 393 16 is_stmt 0 view .LVU117
 456 0004 0023     		movs	r3, #0
 457              		.loc 1 393 2 view .LVU118
 458 0006 04E0     		b	.L44
 459              	.LVL22:
 460              	.L45:
 394:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 461              		.loc 1 394 3 is_stmt 1 discriminator 3 view .LVU119
 462              		.loc 1 394 18 is_stmt 0 discriminator 3 view .LVU120
 463 0008 CA18     		adds	r2, r1, r3
 464 000a 2020     		movs	r0, #32
 465 000c 82F8B001 		strb	r0, [r2, #432]
 393:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 466              		.loc 1 393 42 discriminator 3 view .LVU121
 467 0010 0133     		adds	r3, r3, #1
 468              	.LVL23:
 469              	.L44:
 393:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 470              		.loc 1 393 2 discriminator 1 view .LVU122
 471 0012 072B     		cmp	r3, #7
 472 0014 F8D9     		bls	.L45
 473              	.LBE11:
 474              	.LBB12:
 395:Core/Src/hall_detection.c **** 	}
 396:Core/Src/hall_detection.c **** 
 397:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 475              		.loc 1 397 16 view .LVU123
 476 0016 0023     		movs	r3, #0
 477              	.LVL24:
 478              		.loc 1 397 16 view .LVU124
 479 0018 19E0     		b	.L46
 480              	.LVL25:
 481              	.L47:
 398:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 399:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 400:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 482              		.loc 1 400 9 is_stmt 1 view .LVU125
 483              		.loc 1 400 62 is_stmt 0 view .LVU126
 484 001a 01EB0210 		add	r0, r1, r2, lsl #4
 485 001e 1844     		add	r0, r0, r3
 486 0020 90F85801 		ldrb	r0, [r0, #344]	@ zero_extendqisi2
 487              		.loc 1 400 11 view .LVU127
 488 0024 0128     		cmp	r0, #1
ARM GAS  /tmp/cc3okDhi.s 			page 18


 489 0026 08D0     		beq	.L54
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 402:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_C){
 490              		.loc 1 402 9 is_stmt 1 view .LVU128
 491              		.loc 1 402 11 is_stmt 0 view .LVU129
 492 0028 0228     		cmp	r0, #2
 493 002a 21D1     		bne	.L48
 403:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='C';
 494              		.loc 1 403 4 is_stmt 1 view .LVU130
 495              		.loc 1 403 19 is_stmt 0 view .LVU131
 496 002c 5800     		lsls	r0, r3, #1
 497              		.loc 1 403 22 view .LVU132
 498 002e 0130     		adds	r0, r0, #1
 499              		.loc 1 403 25 view .LVU133
 500 0030 0844     		add	r0, r0, r1
 501 0032 4325     		movs	r5, #67
 502 0034 80F8B051 		strb	r5, [r0, #432]
 503 0038 1AE0     		b	.L48
 504              	.L54:
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 505              		.loc 1 401 4 is_stmt 1 view .LVU134
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 506              		.loc 1 401 19 is_stmt 0 view .LVU135
 507 003a 5800     		lsls	r0, r3, #1
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 508              		.loc 1 401 22 view .LVU136
 509 003c 0130     		adds	r0, r0, #1
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 510              		.loc 1 401 25 view .LVU137
 511 003e 0844     		add	r0, r0, r1
 512 0040 4225     		movs	r5, #66
 513 0042 80F8B051 		strb	r5, [r0, #432]
 514 0046 13E0     		b	.L48
 515              	.L50:
 404:Core/Src/hall_detection.c **** 		}
 405:Core/Src/hall_detection.c **** 
 406:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_direct){
 407:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 408:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 516              		.loc 1 408 9 is_stmt 1 view .LVU138
 517              		.loc 1 408 11 is_stmt 0 view .LVU139
 518 0048 012A     		cmp	r2, #1
 519 004a 1ED0     		beq	.L55
 520              	.L51:
 397:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 521              		.loc 1 397 43 discriminator 2 view .LVU140
 522 004c 0133     		adds	r3, r3, #1
 523              	.LVL26:
 524              	.L46:
 397:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 525              		.loc 1 397 2 discriminator 1 view .LVU141
 526 004e 022B     		cmp	r3, #2
 527 0050 21D8     		bhi	.L56
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 528              		.loc 1 398 3 is_stmt 1 view .LVU142
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 529              		.loc 1 398 22 is_stmt 0 view .LVU143
ARM GAS  /tmp/cc3okDhi.s 			page 19


 530 0052 D1F84C21 		ldr	r2, [r1, #332]
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 531              		.loc 1 398 56 view .LVU144
 532 0056 01EB0210 		add	r0, r1, r2, lsl #4
 533 005a 1844     		add	r0, r0, r3
 534 005c 90F85801 		ldrb	r0, [r0, #344]	@ zero_extendqisi2
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 535              		.loc 1 398 5 view .LVU145
 536 0060 0028     		cmp	r0, #0
 537 0062 DAD1     		bne	.L47
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 538              		.loc 1 399 4 is_stmt 1 view .LVU146
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 539              		.loc 1 399 19 is_stmt 0 view .LVU147
 540 0064 5800     		lsls	r0, r3, #1
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 541              		.loc 1 399 22 view .LVU148
 542 0066 0130     		adds	r0, r0, #1
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 543              		.loc 1 399 25 view .LVU149
 544 0068 0844     		add	r0, r0, r1
 545 006a 4125     		movs	r5, #65
 546 006c 80F8B051 		strb	r5, [r0, #432]
 547              	.L48:
 406:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 548              		.loc 1 406 3 is_stmt 1 view .LVU150
 406:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 549              		.loc 1 406 59 is_stmt 0 view .LVU151
 550 0070 01EB0212 		add	r2, r1, r2, lsl #4
 551 0074 1A44     		add	r2, r2, r3
 552 0076 92F85B21 		ldrb	r2, [r2, #347]	@ zero_extendqisi2
 406:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 553              		.loc 1 406 5 view .LVU152
 554 007a 002A     		cmp	r2, #0
 555 007c E4D1     		bne	.L50
 407:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 556              		.loc 1 407 4 is_stmt 1 view .LVU153
 407:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 557              		.loc 1 407 21 is_stmt 0 view .LVU154
 558 007e 01EB4302 		add	r2, r1, r3, lsl #1
 559 0082 2020     		movs	r0, #32
 560 0084 82F8B001 		strb	r0, [r2, #432]
 561 0088 E0E7     		b	.L51
 562              	.L55:
 409:Core/Src/hall_detection.c **** 			gen->message[i*2]='!';
 563              		.loc 1 409 4 is_stmt 1 view .LVU155
 564              		.loc 1 409 21 is_stmt 0 view .LVU156
 565 008a 01EB4302 		add	r2, r1, r3, lsl #1
 566 008e 2120     		movs	r0, #33
 567 0090 82F8B001 		strb	r0, [r2, #432]
 568 0094 DAE7     		b	.L51
 569              	.L56:
 570              		.loc 1 409 21 view .LVU157
 571              	.LBE12:
 410:Core/Src/hall_detection.c **** 		}
 411:Core/Src/hall_detection.c **** 	}
 412:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc3okDhi.s 			page 20


 413:Core/Src/hall_detection.c **** 	gen->message[messageLength-2]='\n';//two last characters
 572              		.loc 1 413 2 is_stmt 1 view .LVU158
 573              		.loc 1 413 31 is_stmt 0 view .LVU159
 574 0096 0A23     		movs	r3, #10
 575              	.LVL27:
 576              		.loc 1 413 31 view .LVU160
 577 0098 81F8B631 		strb	r3, [r1, #438]
 414:Core/Src/hall_detection.c **** 	gen->message[messageLength-1]='\r';
 578              		.loc 1 414 2 is_stmt 1 view .LVU161
 579              		.loc 1 414 31 is_stmt 0 view .LVU162
 580 009c 0D23     		movs	r3, #13
 581 009e 81F8B731 		strb	r3, [r1, #439]
 415:Core/Src/hall_detection.c **** 
 416:Core/Src/hall_detection.c **** #ifdef TESTuart
 417:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&general.message, messageLength,100);
 582              		.loc 1 417 2 is_stmt 1 view .LVU163
 583 00a2 6423     		movs	r3, #100
 584 00a4 0822     		movs	r2, #8
 585 00a6 0349     		ldr	r1, .L57
 586              	.LVL28:
 587              		.loc 1 417 2 is_stmt 0 view .LVU164
 588 00a8 0348     		ldr	r0, .L57+4
 589 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 590              	.LVL29:
 418:Core/Src/hall_detection.c **** #endif
 419:Core/Src/hall_detection.c **** 
 420:Core/Src/hall_detection.c **** 	*state=detection_DISABLED;
 591              		.loc 1 420 2 is_stmt 1 view .LVU165
 592              		.loc 1 420 8 is_stmt 0 view .LVU166
 593 00ae 0023     		movs	r3, #0
 594 00b0 2370     		strb	r3, [r4]
 421:Core/Src/hall_detection.c **** }
 595              		.loc 1 421 1 view .LVU167
 596 00b2 38BD     		pop	{r3, r4, r5, pc}
 597              	.LVL30:
 598              	.L58:
 599              		.loc 1 421 1 view .LVU168
 600              		.align	2
 601              	.L57:
 602 00b4 B0010000 		.word	.LANCHOR1+432
 603 00b8 00000000 		.word	huart2
 604              		.cfi_endproc
 605              	.LFE243:
 607              		.section	.text.fill_buffers,"ax",%progbits
 608              		.align	1
 609              		.global	fill_buffers
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu fpv4-sp-d16
 615              	fill_buffers:
 616              	.LVL31:
 617              	.LFB244:
 422:Core/Src/hall_detection.c **** 
 423:Core/Src/hall_detection.c **** /**
 424:Core/Src/hall_detection.c **** * \brief these buffers need to be filled, not much to this function, manages the "circularity" of t
 425:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
ARM GAS  /tmp/cc3okDhi.s 			page 21


 426:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 427:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 428:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 429:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 430:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 431:Core/Src/hall_detection.c **** */
 432:Core/Src/hall_detection.c **** void fill_buffers(
 433:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 434:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 435:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 436:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 437:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 438:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 439:Core/Src/hall_detection.c **** 		){
 618              		.loc 1 439 4 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 8, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 623              		.loc 1 439 4 is_stmt 0 view .LVU170
 624 0000 70B4     		push	{r4, r5, r6}
 625              	.LCFI7:
 626              		.cfi_def_cfa_offset 12
 627              		.cfi_offset 4, -12
 628              		.cfi_offset 5, -8
 629              		.cfi_offset 6, -4
 630 0002 039D     		ldr	r5, [sp, #12]
 631 0004 049C     		ldr	r4, [sp, #16]
 440:Core/Src/hall_detection.c **** 
 441:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_B_calculated_C
 442:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 443:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1; //i suspect ADC measurements are one sample late, bec
 444:Core/Src/hall_detection.c **** 
 445:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 446:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr2;
 447:Core/Src/hall_detection.c **** 	//c=-a-b, NO REAL MEASUREMENT OF CURRENT C, assuming ABC currents ortogonality:
 448:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 449:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 450:Core/Src/hall_detection.c **** #endif
 451:Core/Src/hall_detection.c **** 
 452:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_C_calculated_B
 453:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 632              		.loc 1 453 2 is_stmt 1 view .LVU171
 633              		.loc 1 453 64 is_stmt 0 view .LVU172
 634 0006 4668     		ldr	r6, [r0, #4]	@ float
 635              		.loc 1 453 34 view .LVU173
 636 0008 8660     		str	r6, [r0, #8]	@ float
 454:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1;
 637              		.loc 1 454 2 is_stmt 1 view .LVU174
 638              		.loc 1 454 36 is_stmt 0 view .LVU175
 639 000a 2E68     		ldr	r6, [r5]	@ float
 640              		.loc 1 454 34 view .LVU176
 641 000c 4660     		str	r6, [r0, #4]	@ float
 455:Core/Src/hall_detection.c **** 	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
 456:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 642              		.loc 1 456 2 is_stmt 1 view .LVU177
 643              		.loc 1 456 64 is_stmt 0 view .LVU178
ARM GAS  /tmp/cc3okDhi.s 			page 22


 644 000e 066B     		ldr	r6, [r0, #48]	@ float
 645              		.loc 1 456 34 view .LVU179
 646 0010 4663     		str	r6, [r0, #52]	@ float
 457:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 647              		.loc 1 457 2 is_stmt 1 view .LVU180
 648              		.loc 1 457 37 is_stmt 0 view .LVU181
 649 0012 D5ED007A 		vldr.32	s15, [r5]
 650              		.loc 1 457 36 view .LVU182
 651 0016 F1EE677A 		vneg.f32	s15, s15
 652              		.loc 1 457 47 view .LVU183
 653 001a 94ED007A 		vldr.32	s14, [r4]
 654              		.loc 1 457 46 view .LVU184
 655 001e 77EEC77A 		vsub.f32	s15, s15, s14
 656              		.loc 1 457 34 view .LVU185
 657 0022 C0ED0C7A 		vstr.32	s15, [r0, #48]
 458:Core/Src/hall_detection.c **** 
 459:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 658              		.loc 1 459 2 is_stmt 1 view .LVU186
 659              		.loc 1 459 64 is_stmt 0 view .LVU187
 660 0026 C56D     		ldr	r5, [r0, #92]	@ float
 661              		.loc 1 459 34 view .LVU188
 662 0028 0566     		str	r5, [r0, #96]	@ float
 460:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 663              		.loc 1 460 2 is_stmt 1 view .LVU189
 664              		.loc 1 460 36 is_stmt 0 view .LVU190
 665 002a 2468     		ldr	r4, [r4]	@ float
 666              		.loc 1 460 34 view .LVU191
 667 002c C465     		str	r4, [r0, #92]	@ float
 461:Core/Src/hall_detection.c **** #endif
 462:Core/Src/hall_detection.c **** 
 463:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_B_C_calculated_A
 464:Core/Src/hall_detection.c **** 	//a=-b-bc, NO REAL MEASUREMENT OF CURRENT A, assuming ABC currents ortogonality:
 465:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 466:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 467:Core/Src/hall_detection.c **** 
 468:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 469:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr1;
 470:Core/Src/hall_detection.c **** 
 471:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 472:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 473:Core/Src/hall_detection.c **** #endif
 474:Core/Src/hall_detection.c **** 
 475:Core/Src/hall_detection.c **** 
 476:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[1]=gen->hallA.two_samples_buffer[0];
 668              		.loc 1 476 2 is_stmt 1 view .LVU192
 669              		.loc 1 476 64 is_stmt 0 view .LVU193
 670 002e 90F88840 		ldrb	r4, [r0, #136]	@ zero_extendqisi2
 671 0032 E4B2     		uxtb	r4, r4
 672              		.loc 1 476 34 view .LVU194
 673 0034 80F88940 		strb	r4, [r0, #137]
 477:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[0]= H1_gpio->state;
 674              		.loc 1 477 2 is_stmt 1 view .LVU195
 675              		.loc 1 477 43 is_stmt 0 view .LVU196
 676 0038 C979     		ldrb	r1, [r1, #7]	@ zero_extendqisi2
 677              	.LVL32:
 678              		.loc 1 477 34 view .LVU197
 679 003a 80F88810 		strb	r1, [r0, #136]
ARM GAS  /tmp/cc3okDhi.s 			page 23


 478:Core/Src/hall_detection.c **** 
 479:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[1]=gen->hallB.two_samples_buffer[0];
 680              		.loc 1 479 2 is_stmt 1 view .LVU198
 681              		.loc 1 479 64 is_stmt 0 view .LVU199
 682 003e 90F8B010 		ldrb	r1, [r0, #176]	@ zero_extendqisi2
 683 0042 C9B2     		uxtb	r1, r1
 684              		.loc 1 479 34 view .LVU200
 685 0044 80F8B110 		strb	r1, [r0, #177]
 480:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[0]= H2_gpio->state;
 686              		.loc 1 480 2 is_stmt 1 view .LVU201
 687              		.loc 1 480 43 is_stmt 0 view .LVU202
 688 0048 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 689              	.LVL33:
 690              		.loc 1 480 34 view .LVU203
 691 004a 80F8B020 		strb	r2, [r0, #176]
 481:Core/Src/hall_detection.c **** 
 482:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[1]=gen->hallC.two_samples_buffer[0];
 692              		.loc 1 482 2 is_stmt 1 view .LVU204
 693              		.loc 1 482 64 is_stmt 0 view .LVU205
 694 004e 90F8D820 		ldrb	r2, [r0, #216]	@ zero_extendqisi2
 695 0052 D2B2     		uxtb	r2, r2
 696              		.loc 1 482 34 view .LVU206
 697 0054 80F8D920 		strb	r2, [r0, #217]
 483:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[0]= H3_gpio->state;
 698              		.loc 1 483 2 is_stmt 1 view .LVU207
 699              		.loc 1 483 43 is_stmt 0 view .LVU208
 700 0058 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 701              	.LVL34:
 702              		.loc 1 483 34 view .LVU209
 703 005a 80F8D830 		strb	r3, [r0, #216]
 484:Core/Src/hall_detection.c **** }
 704              		.loc 1 484 1 view .LVU210
 705 005e 70BC     		pop	{r4, r5, r6}
 706              	.LCFI8:
 707              		.cfi_restore 6
 708              		.cfi_restore 5
 709              		.cfi_restore 4
 710              		.cfi_def_cfa_offset 0
 711              	.LVL35:
 712              		.loc 1 484 1 view .LVU211
 713 0060 7047     		bx	lr
 714              		.cfi_endproc
 715              	.LFE244:
 717              		.section	.text.detect_N_current_zerocrossings,"ax",%progbits
 718              		.align	1
 719              		.global	detect_N_current_zerocrossings
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 723              		.fpu fpv4-sp-d16
 725              	detect_N_current_zerocrossings:
 726              	.LVL36:
 727              	.LFB246:
 485:Core/Src/hall_detection.c **** 
 486:Core/Src/hall_detection.c **** /**
 487:Core/Src/hall_detection.c **** * \brief reading the buffers we just filled detects if a zero crossing happened in between them, it
 488:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
ARM GAS  /tmp/cc3okDhi.s 			page 24


 489:Core/Src/hall_detection.c **** * \return YES//done detecting or NO//still ongoing
 490:Core/Src/hall_detection.c **** */
 491:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings(hall_detection_general_struct *gen,uint32_t N){
 492:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 493:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 495:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 498:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 499:Core/Src/hall_detection.c **** 	}
 500:Core/Src/hall_detection.c **** 	if(//if all buffers are full
 501:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 502:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 503:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 504:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 505:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 506:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 507:Core/Src/hall_detection.c **** 			){
 508:Core/Src/hall_detection.c **** 		return YES;//done detecting
 509:Core/Src/hall_detection.c **** 	}else{
 510:Core/Src/hall_detection.c **** 		return NO;//still ongoing
 511:Core/Src/hall_detection.c **** 	}
 512:Core/Src/hall_detection.c **** }
 513:Core/Src/hall_detection.c **** 
 514:Core/Src/hall_detection.c **** /**
 515:Core/Src/hall_detection.c **** * \brief reading the current buffers detects 0 crossings and takes notes of the tick number.
 516:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 517:Core/Src/hall_detection.c **** */
 518:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* currx,uint3
 728              		.loc 1 518 106 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 519:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 733              		.loc 1 519 2 view .LVU213
 734              		.loc 1 519 37 is_stmt 0 view .LVU214
 735 0000 D1ED007A 		vldr.32	s15, [r1]
 520:Core/Src/hall_detection.c **** 			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 736              		.loc 1 520 31 view .LVU215
 737 0004 91ED017A 		vldr.32	s14, [r1, #4]
 519:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 738              		.loc 1 519 58 view .LVU216
 739 0008 67EE877A 		vmul.f32	s15, s15, s14
 519:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 740              		.loc 1 519 4 view .LVU217
 741 000c F5EEC07A 		vcmpe.f32	s15, #0
 742 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 743 0014 00D9     		bls	.L76
 744              	.LVL37:
 745              	.L61:
 521:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 522:Core/Src/hall_detection.c **** 			){
 523:Core/Src/hall_detection.c **** 
 524:Core/Src/hall_detection.c **** 		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 525:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
ARM GAS  /tmp/cc3okDhi.s 			page 25


 526:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 527:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 528:Core/Src/hall_detection.c **** 					}else{
 529:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 530:Core/Src/hall_detection.c **** 					}
 531:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 532:Core/Src/hall_detection.c **** 		}else{
 533:Core/Src/hall_detection.c **** 			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_t
 534:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 535:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 536:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 537:Core/Src/hall_detection.c **** 					}else{
 538:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 539:Core/Src/hall_detection.c **** 					}
 540:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 541:Core/Src/hall_detection.c **** 			}
 542:Core/Src/hall_detection.c **** 		}
 543:Core/Src/hall_detection.c **** 	}
 544:Core/Src/hall_detection.c **** }
 746              		.loc 1 544 1 view .LVU218
 747 0016 7047     		bx	lr
 748              	.LVL38:
 749              	.L76:
 521:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 750              		.loc 1 521 13 view .LVU219
 751 0018 8B6A     		ldr	r3, [r1, #40]
 521:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 752              		.loc 1 521 5 view .LVU220
 753 001a 9342     		cmp	r3, r2
 754 001c FBD2     		bcs	.L61
 524:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 755              		.loc 1 524 3 is_stmt 1 view .LVU221
 524:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 756              		.loc 1 524 5 is_stmt 0 view .LVU222
 757 001e BBB9     		cbnz	r3, .L64
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 758              		.loc 1 525 6 is_stmt 1 view .LVU223
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 759              		.loc 1 525 62 is_stmt 0 view .LVU224
 760 0020 9A1C     		adds	r2, r3, #2
 761              	.LVL39:
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 762              		.loc 1 525 62 view .LVU225
 763 0022 41F82200 		str	r0, [r1, r2, lsl #2]
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 764              		.loc 1 526 6 is_stmt 1 view .LVU226
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 765              		.loc 1 526 34 is_stmt 0 view .LVU227
 766 0026 91ED007A 		vldr.32	s14, [r1]
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 767              		.loc 1 526 63 view .LVU228
 768 002a D1ED017A 		vldr.32	s15, [r1, #4]
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 769              		.loc 1 526 8 view .LVU229
 770 002e B4EEE77A 		vcmpe.f32	s14, s15
 771 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 772 0036 06DD     		ble	.L74
ARM GAS  /tmp/cc3okDhi.s 			page 26


 527:Core/Src/hall_detection.c **** 					}else{
 773              		.loc 1 527 7 is_stmt 1 view .LVU230
 527:Core/Src/hall_detection.c **** 					}else{
 774              		.loc 1 527 67 is_stmt 0 view .LVU231
 775 0038 CA18     		adds	r2, r1, r3
 776 003a 0020     		movs	r0, #0
 777              	.LVL40:
 527:Core/Src/hall_detection.c **** 					}else{
 778              		.loc 1 527 67 view .LVU232
 779 003c 82F82000 		strb	r0, [r2, #32]
 780              	.LVL41:
 781              	.L67:
 531:Core/Src/hall_detection.c **** 		}else{
 782              		.loc 1 531 6 is_stmt 1 view .LVU233
 531:Core/Src/hall_detection.c **** 		}else{
 783              		.loc 1 531 35 is_stmt 0 view .LVU234
 784 0040 0133     		adds	r3, r3, #1
 785 0042 8B62     		str	r3, [r1, #40]
 786 0044 7047     		bx	lr
 787              	.LVL42:
 788              	.L74:
 529:Core/Src/hall_detection.c **** 					}
 789              		.loc 1 529 7 is_stmt 1 view .LVU235
 529:Core/Src/hall_detection.c **** 					}
 790              		.loc 1 529 67 is_stmt 0 view .LVU236
 791 0046 CA18     		adds	r2, r1, r3
 792 0048 0120     		movs	r0, #1
 793              	.LVL43:
 529:Core/Src/hall_detection.c **** 					}
 794              		.loc 1 529 67 view .LVU237
 795 004a 82F82000 		strb	r0, [r2, #32]
 796              	.LVL44:
 529:Core/Src/hall_detection.c **** 					}
 797              		.loc 1 529 67 view .LVU238
 798 004e F7E7     		b	.L67
 799              	.LVL45:
 800              	.L64:
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 801              		.loc 1 533 4 is_stmt 1 view .LVU239
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 802              		.loc 1 533 49 is_stmt 0 view .LVU240
 803 0050 5A1C     		adds	r2, r3, #1
 804              	.LVL46:
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 805              		.loc 1 533 49 view .LVU241
 806 0052 51F82220 		ldr	r2, [r1, r2, lsl #2]
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 807              		.loc 1 533 22 view .LVU242
 808 0056 821A     		subs	r2, r0, r2
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 809              		.loc 1 533 6 view .LVU243
 810 0058 0F2A     		cmp	r2, #15
 811 005a DCDD     		ble	.L61
 534:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 812              		.loc 1 534 6 is_stmt 1 view .LVU244
 534:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 813              		.loc 1 534 62 is_stmt 0 view .LVU245
ARM GAS  /tmp/cc3okDhi.s 			page 27


 814 005c 9A1C     		adds	r2, r3, #2
 815 005e 41F82200 		str	r0, [r1, r2, lsl #2]
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 816              		.loc 1 535 6 is_stmt 1 view .LVU246
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 817              		.loc 1 535 34 is_stmt 0 view .LVU247
 818 0062 91ED007A 		vldr.32	s14, [r1]
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 819              		.loc 1 535 63 view .LVU248
 820 0066 D1ED017A 		vldr.32	s15, [r1, #4]
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 821              		.loc 1 535 8 view .LVU249
 822 006a B4EEE77A 		vcmpe.f32	s14, s15
 823 006e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 824 0072 06DD     		ble	.L75
 536:Core/Src/hall_detection.c **** 					}else{
 825              		.loc 1 536 7 is_stmt 1 view .LVU250
 536:Core/Src/hall_detection.c **** 					}else{
 826              		.loc 1 536 67 is_stmt 0 view .LVU251
 827 0074 CA18     		adds	r2, r1, r3
 828 0076 0020     		movs	r0, #0
 829              	.LVL47:
 536:Core/Src/hall_detection.c **** 					}else{
 830              		.loc 1 536 67 view .LVU252
 831 0078 82F82000 		strb	r0, [r2, #32]
 832              	.LVL48:
 833              	.L70:
 540:Core/Src/hall_detection.c **** 			}
 834              		.loc 1 540 6 is_stmt 1 view .LVU253
 540:Core/Src/hall_detection.c **** 			}
 835              		.loc 1 540 35 is_stmt 0 view .LVU254
 836 007c 0133     		adds	r3, r3, #1
 837 007e 8B62     		str	r3, [r1, #40]
 838              		.loc 1 544 1 view .LVU255
 839 0080 C9E7     		b	.L61
 840              	.LVL49:
 841              	.L75:
 538:Core/Src/hall_detection.c **** 					}
 842              		.loc 1 538 7 is_stmt 1 view .LVU256
 538:Core/Src/hall_detection.c **** 					}
 843              		.loc 1 538 67 is_stmt 0 view .LVU257
 844 0082 CA18     		adds	r2, r1, r3
 845 0084 0120     		movs	r0, #1
 846              	.LVL50:
 538:Core/Src/hall_detection.c **** 					}
 847              		.loc 1 538 67 view .LVU258
 848 0086 82F82000 		strb	r0, [r2, #32]
 849              	.LVL51:
 538:Core/Src/hall_detection.c **** 					}
 850              		.loc 1 538 67 view .LVU259
 851 008a F7E7     		b	.L70
 852              		.cfi_endproc
 853              	.LFE246:
 855              		.section	.text.detect_N_hall_zerocrossings,"ax",%progbits
 856              		.align	1
 857              		.global	detect_N_hall_zerocrossings
 858              		.syntax unified
ARM GAS  /tmp/cc3okDhi.s 			page 28


 859              		.thumb
 860              		.thumb_func
 861              		.fpu fpv4-sp-d16
 863              	detect_N_hall_zerocrossings:
 864              	.LVL52:
 865              	.LFB247:
 545:Core/Src/hall_detection.c **** 
 546:Core/Src/hall_detection.c **** /**
 547:Core/Src/hall_detection.c **** * \brief similar to detect_N_current_zerocrossings() reading the hall buffers detects logic changes
 548:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 549:Core/Src/hall_detection.c **** */
 550:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings(uint32_t ticks,hall_measurements_struct* hallx,uint32_t N){
 866              		.loc 1 550 92 is_stmt 1 view -0
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 0, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 871              		.loc 1 550 92 is_stmt 0 view .LVU261
 872 0000 10B4     		push	{r4}
 873              	.LCFI9:
 874              		.cfi_def_cfa_offset 4
 875              		.cfi_offset 4, -4
 551:Core/Src/hall_detection.c **** 	if(hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]){
 876              		.loc 1 551 2 is_stmt 1 view .LVU262
 877              		.loc 1 551 30 is_stmt 0 view .LVU263
 878 0002 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 879 0004 E4B2     		uxtb	r4, r4
 880              		.loc 1 551 60 view .LVU264
 881 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 882 0008 DBB2     		uxtb	r3, r3
 883              		.loc 1 551 4 view .LVU265
 884 000a 9C42     		cmp	r4, r3
 885 000c 0CD0     		beq	.L77
 552:Core/Src/hall_detection.c **** 		if(hallx->numberof_zerocrossings<N){
 886              		.loc 1 552 3 is_stmt 1 view .LVU266
 887              		.loc 1 552 11 is_stmt 0 view .LVU267
 888 000e 4B6A     		ldr	r3, [r1, #36]
 889              		.loc 1 552 5 view .LVU268
 890 0010 9342     		cmp	r3, r2
 891 0012 09D2     		bcs	.L77
 553:Core/Src/hall_detection.c **** 			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
 892              		.loc 1 553 4 is_stmt 1 view .LVU269
 893              		.loc 1 553 60 is_stmt 0 view .LVU270
 894 0014 01EB8302 		add	r2, r1, r3, lsl #2
 895              	.LVL53:
 896              		.loc 1 553 60 view .LVU271
 897 0018 5060     		str	r0, [r2, #4]
 554:Core/Src/hall_detection.c **** 			if(hallx->two_samples_buffer[0]!=0){
 898              		.loc 1 554 4 is_stmt 1 view .LVU272
 899              		.loc 1 554 32 is_stmt 0 view .LVU273
 900 001a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 901              		.loc 1 554 6 view .LVU274
 902 001c 3AB1     		cbz	r2, .L79
 555:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 903              		.loc 1 555 5 is_stmt 1 view .LVU275
 904              		.loc 1 555 65 is_stmt 0 view .LVU276
 905 001e CA18     		adds	r2, r1, r3
ARM GAS  /tmp/cc3okDhi.s 			page 29


 906 0020 0020     		movs	r0, #0
 907              	.LVL54:
 908              		.loc 1 555 65 view .LVU277
 909 0022 1077     		strb	r0, [r2, #28]
 910              	.LVL55:
 911              	.L80:
 556:Core/Src/hall_detection.c **** 			}else{
 557:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 558:Core/Src/hall_detection.c **** 			}
 559:Core/Src/hall_detection.c **** 			hallx->numberof_zerocrossings++;
 912              		.loc 1 559 4 is_stmt 1 view .LVU278
 913              		.loc 1 559 33 is_stmt 0 view .LVU279
 914 0024 0133     		adds	r3, r3, #1
 915 0026 4B62     		str	r3, [r1, #36]
 916              	.L77:
 560:Core/Src/hall_detection.c **** 		}
 561:Core/Src/hall_detection.c **** 	}
 562:Core/Src/hall_detection.c **** }
 917              		.loc 1 562 1 view .LVU280
 918 0028 5DF8044B 		ldr	r4, [sp], #4
 919              	.LCFI10:
 920              		.cfi_remember_state
 921              		.cfi_restore 4
 922              		.cfi_def_cfa_offset 0
 923 002c 7047     		bx	lr
 924              	.LVL56:
 925              	.L79:
 926              	.LCFI11:
 927              		.cfi_restore_state
 557:Core/Src/hall_detection.c **** 			}
 928              		.loc 1 557 5 is_stmt 1 view .LVU281
 557:Core/Src/hall_detection.c **** 			}
 929              		.loc 1 557 65 is_stmt 0 view .LVU282
 930 002e CA18     		adds	r2, r1, r3
 931 0030 0120     		movs	r0, #1
 932              	.LVL57:
 557:Core/Src/hall_detection.c **** 			}
 933              		.loc 1 557 65 view .LVU283
 934 0032 1077     		strb	r0, [r2, #28]
 935              	.LVL58:
 557:Core/Src/hall_detection.c **** 			}
 936              		.loc 1 557 65 view .LVU284
 937 0034 F6E7     		b	.L80
 938              		.cfi_endproc
 939              	.LFE247:
 941              		.section	.text.detect_N_zerocrossings,"ax",%progbits
 942              		.align	1
 943              		.global	detect_N_zerocrossings
 944              		.syntax unified
 945              		.thumb
 946              		.thumb_func
 947              		.fpu fpv4-sp-d16
 949              	detect_N_zerocrossings:
 950              	.LVL59:
 951              	.LFB245:
 491:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 952              		.loc 1 491 87 is_stmt 1 view -0
ARM GAS  /tmp/cc3okDhi.s 			page 30


 953              		.cfi_startproc
 954              		@ args = 0, pretend = 0, frame = 0
 955              		@ frame_needed = 0, uses_anonymous_args = 0
 491:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 956              		.loc 1 491 87 is_stmt 0 view .LVU286
 957 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 958              	.LCFI12:
 959              		.cfi_def_cfa_offset 24
 960              		.cfi_offset 3, -24
 961              		.cfi_offset 4, -20
 962              		.cfi_offset 5, -16
 963              		.cfi_offset 6, -12
 964              		.cfi_offset 7, -8
 965              		.cfi_offset 14, -4
 966 0002 0446     		mov	r4, r0
 967 0004 0D46     		mov	r5, r1
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 968              		.loc 1 492 2 is_stmt 1 view .LVU287
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 969              		.loc 1 492 19 is_stmt 0 view .LVU288
 970 0006 2D4B     		ldr	r3, .L93
 971 0008 1B68     		ldr	r3, [r3]
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 972              		.loc 1 492 11 view .LVU289
 973 000a 2D4A     		ldr	r2, .L93+4
 974 000c 1068     		ldr	r0, [r2]
 975              	.LVL60:
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 976              		.loc 1 492 11 view .LVU290
 977 000e C01A     		subs	r0, r0, r3
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 978              		.loc 1 492 4 view .LVU291
 979 0010 0228     		cmp	r0, #2
 980 0012 17D8     		bhi	.L92
 981              	.LVL61:
 982              	.L83:
 500:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 983              		.loc 1 500 2 is_stmt 1 view .LVU292
 501:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 984              		.loc 1 501 15 is_stmt 0 view .LVU293
 985 0014 E36A     		ldr	r3, [r4, #44]
 500:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 986              		.loc 1 500 4 view .LVU294
 987 0016 AB42     		cmp	r3, r5
 988 0018 43D3     		bcc	.L85
 502:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 989              		.loc 1 502 15 view .LVU295
 990 001a A36D     		ldr	r3, [r4, #88]
 501:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 991              		.loc 1 501 43 view .LVU296
 992 001c AB42     		cmp	r3, r5
 993 001e 42D3     		bcc	.L86
 503:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 994              		.loc 1 503 15 view .LVU297
 995 0020 D4F88430 		ldr	r3, [r4, #132]
 502:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 996              		.loc 1 502 43 view .LVU298
ARM GAS  /tmp/cc3okDhi.s 			page 31


 997 0024 AB42     		cmp	r3, r5
 998 0026 40D3     		bcc	.L87
 504:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 999              		.loc 1 504 15 view .LVU299
 1000 0028 D4F8AC30 		ldr	r3, [r4, #172]
 503:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 1001              		.loc 1 503 43 view .LVU300
 1002 002c AB42     		cmp	r3, r5
 1003 002e 3ED3     		bcc	.L88
 505:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1004              		.loc 1 505 15 view .LVU301
 1005 0030 D4F8D430 		ldr	r3, [r4, #212]
 504:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1006              		.loc 1 504 43 view .LVU302
 1007 0034 AB42     		cmp	r3, r5
 1008 0036 3CD3     		bcc	.L89
 506:Core/Src/hall_detection.c **** 			){
 1009              		.loc 1 506 15 view .LVU303
 1010 0038 D4F8FC30 		ldr	r3, [r4, #252]
 505:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1011              		.loc 1 505 43 view .LVU304
 1012 003c AB42     		cmp	r3, r5
 1013 003e 3AD2     		bcs	.L90
 510:Core/Src/hall_detection.c **** 	}
 1014              		.loc 1 510 10 view .LVU305
 1015 0040 0020     		movs	r0, #0
 1016 0042 2FE0     		b	.L84
 1017              	.LVL62:
 1018              	.L92:
 493:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1019              		.loc 1 493 3 is_stmt 1 view .LVU306
 1020 0044 0622     		movs	r2, #6
 1021 0046 211D     		adds	r1, r4, #4
 1022              	.LVL63:
 493:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1023              		.loc 1 493 3 is_stmt 0 view .LVU307
 1024 0048 FFF7FEFF 		bl	detect_N_current_zerocrossings
 1025              	.LVL64:
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1026              		.loc 1 494 3 is_stmt 1 view .LVU308
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1027              		.loc 1 494 48 is_stmt 0 view .LVU309
 1028 004c 1B4F     		ldr	r7, .L93
 1029 004e 3B68     		ldr	r3, [r7]
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1030              		.loc 1 494 3 view .LVU310
 1031 0050 1B4E     		ldr	r6, .L93+4
 1032 0052 3068     		ldr	r0, [r6]
 1033 0054 0622     		movs	r2, #6
 1034 0056 04F13001 		add	r1, r4, #48
 1035 005a C01A     		subs	r0, r0, r3
 1036 005c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1037              	.LVL65:
 495:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1038              		.loc 1 495 3 is_stmt 1 view .LVU311
 495:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1039              		.loc 1 495 48 is_stmt 0 view .LVU312
ARM GAS  /tmp/cc3okDhi.s 			page 32


 1040 0060 3B68     		ldr	r3, [r7]
 495:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1041              		.loc 1 495 3 view .LVU313
 1042 0062 3068     		ldr	r0, [r6]
 1043 0064 0622     		movs	r2, #6
 1044 0066 04F15C01 		add	r1, r4, #92
 1045 006a C01A     		subs	r0, r0, r3
 1046 006c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1047              	.LVL66:
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1048              		.loc 1 496 3 is_stmt 1 view .LVU314
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1049              		.loc 1 496 46 is_stmt 0 view .LVU315
 1050 0070 3B68     		ldr	r3, [r7]
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1051              		.loc 1 496 3 view .LVU316
 1052 0072 3068     		ldr	r0, [r6]
 1053 0074 0622     		movs	r2, #6
 1054 0076 04F18801 		add	r1, r4, #136
 1055 007a C01A     		subs	r0, r0, r3
 1056 007c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1057              	.LVL67:
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1058              		.loc 1 497 3 is_stmt 1 view .LVU317
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1059              		.loc 1 497 46 is_stmt 0 view .LVU318
 1060 0080 3B68     		ldr	r3, [r7]
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1061              		.loc 1 497 3 view .LVU319
 1062 0082 3068     		ldr	r0, [r6]
 1063 0084 0622     		movs	r2, #6
 1064 0086 04F1B001 		add	r1, r4, #176
 1065 008a C01A     		subs	r0, r0, r3
 1066 008c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1067              	.LVL68:
 498:Core/Src/hall_detection.c **** 	}
 1068              		.loc 1 498 3 is_stmt 1 view .LVU320
 498:Core/Src/hall_detection.c **** 	}
 1069              		.loc 1 498 46 is_stmt 0 view .LVU321
 1070 0090 3B68     		ldr	r3, [r7]
 498:Core/Src/hall_detection.c **** 	}
 1071              		.loc 1 498 3 view .LVU322
 1072 0092 3068     		ldr	r0, [r6]
 1073 0094 0622     		movs	r2, #6
 1074 0096 04F1D801 		add	r1, r4, #216
 1075 009a C01A     		subs	r0, r0, r3
 1076 009c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1077              	.LVL69:
 1078 00a0 B8E7     		b	.L83
 1079              	.L85:
 510:Core/Src/hall_detection.c **** 	}
 1080              		.loc 1 510 10 view .LVU323
 1081 00a2 0020     		movs	r0, #0
 1082              	.L84:
 512:Core/Src/hall_detection.c **** 
 1083              		.loc 1 512 1 view .LVU324
 1084 00a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  /tmp/cc3okDhi.s 			page 33


 1085              	.LVL70:
 1086              	.L86:
 510:Core/Src/hall_detection.c **** 	}
 1087              		.loc 1 510 10 view .LVU325
 1088 00a6 0020     		movs	r0, #0
 1089 00a8 FCE7     		b	.L84
 1090              	.L87:
 1091 00aa 0020     		movs	r0, #0
 1092 00ac FAE7     		b	.L84
 1093              	.L88:
 1094 00ae 0020     		movs	r0, #0
 1095 00b0 F8E7     		b	.L84
 1096              	.L89:
 1097 00b2 0020     		movs	r0, #0
 1098 00b4 F6E7     		b	.L84
 1099              	.L90:
 508:Core/Src/hall_detection.c **** 	}else{
 1100              		.loc 1 508 10 view .LVU326
 1101 00b6 0120     		movs	r0, #1
 1102 00b8 F4E7     		b	.L84
 1103              	.L94:
 1104 00ba 00BF     		.align	2
 1105              	.L93:
 1106 00bc 00000000 		.word	.LANCHOR1
 1107 00c0 00000000 		.word	ticks
 1108              		.cfi_endproc
 1109              	.LFE245:
 1111              		.section	.text.calculateElectricPeriod_inTicks,"ax",%progbits
 1112              		.align	1
 1113              		.global	calculateElectricPeriod_inTicks
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1117              		.fpu fpv4-sp-d16
 1119              	calculateElectricPeriod_inTicks:
 1120              	.LVL71:
 1121              	.LFB248:
 563:Core/Src/hall_detection.c **** 
 564:Core/Src/hall_detection.c **** /**
 565:Core/Src/hall_detection.c **** * \brief reading differences between noted ticks zerocrossigns averages our motor electric period
 566:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 567:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 568:Core/Src/hall_detection.c **** */
 569:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples){
 1122              		.loc 1 569 91 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 1127              		.loc 1 569 91 is_stmt 0 view .LVU328
 1128 0000 30B4     		push	{r4, r5}
 1129              	.LCFI13:
 1130              		.cfi_def_cfa_offset 8
 1131              		.cfi_offset 4, -8
 1132              		.cfi_offset 5, -4
 570:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1133              		.loc 1 570 2 is_stmt 1 view .LVU329
ARM GAS  /tmp/cc3okDhi.s 			page 34


 1134              	.LVL72:
 571:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1135              		.loc 1 571 2 view .LVU330
 1136              	.LBB13:
 1137              		.loc 1 571 7 view .LVU331
 1138              		.loc 1 571 16 is_stmt 0 view .LVU332
 1139 0002 0023     		movs	r3, #0
 1140              	.LBE13:
 570:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1141              		.loc 1 570 11 view .LVU333
 1142 0004 1A46     		mov	r2, r3
 1143              	.LVL73:
 1144              	.L96:
 1145              	.LBB14:
 1146              		.loc 1 571 34 discriminator 1 view .LVU334
 1147 0006 4C1E     		subs	r4, r1, #1
 1148              		.loc 1 571 2 discriminator 1 view .LVU335
 1149 0008 9C42     		cmp	r4, r3
 1150 000a 39D9     		bls	.L99
 572:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1151              		.loc 1 572 3 is_stmt 1 discriminator 3 view .LVU336
 1152              		.loc 1 572 53 is_stmt 0 discriminator 3 view .LVU337
 1153 000c DC1C     		adds	r4, r3, #3
 1154 000e 00EB8404 		add	r4, r0, r4, lsl #2
 1155 0012 6468     		ldr	r4, [r4, #4]
 1156              		.loc 1 572 88 discriminator 3 view .LVU338
 1157 0014 9D1C     		adds	r5, r3, #2
 1158 0016 00EB8505 		add	r5, r0, r5, lsl #2
 1159 001a 6D68     		ldr	r5, [r5, #4]
 1160              		.loc 1 572 58 discriminator 3 view .LVU339
 1161 001c 641B     		subs	r4, r4, r5
 1162              		.loc 1 572 21 discriminator 3 view .LVU340
 1163 001e 2244     		add	r2, r2, r4
 1164              	.LVL74:
 573:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currB.zerocrossings_tick[i+1]-gen->currB.zerocrossings_tick[i]);
 1165              		.loc 1 573 3 is_stmt 1 discriminator 3 view .LVU341
 1166              		.loc 1 573 53 is_stmt 0 discriminator 3 view .LVU342
 1167 0020 03F10F04 		add	r4, r3, #15
 1168 0024 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1169              		.loc 1 573 88 discriminator 3 view .LVU343
 1170 0028 03F10E05 		add	r5, r3, #14
 1171 002c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1172              		.loc 1 573 58 discriminator 3 view .LVU344
 1173 0030 641B     		subs	r4, r4, r5
 1174              		.loc 1 573 21 discriminator 3 view .LVU345
 1175 0032 2244     		add	r2, r2, r4
 1176              	.LVL75:
 574:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallA.zerocrossings_tick[i+1]-gen->hallA.zerocrossings_tick[i]);
 1177              		.loc 1 574 3 is_stmt 1 discriminator 3 view .LVU346
 1178              		.loc 1 574 53 is_stmt 0 discriminator 3 view .LVU347
 1179 0034 03F12304 		add	r4, r3, #35
 1180 0038 00EB8404 		add	r4, r0, r4, lsl #2
 1181 003c 6468     		ldr	r4, [r4, #4]
 1182              		.loc 1 574 88 discriminator 3 view .LVU348
 1183 003e 03F12205 		add	r5, r3, #34
 1184 0042 00EB8505 		add	r5, r0, r5, lsl #2
 1185 0046 6D68     		ldr	r5, [r5, #4]
ARM GAS  /tmp/cc3okDhi.s 			page 35


 1186              		.loc 1 574 58 discriminator 3 view .LVU349
 1187 0048 641B     		subs	r4, r4, r5
 1188              		.loc 1 574 21 discriminator 3 view .LVU350
 1189 004a 1444     		add	r4, r4, r2
 1190              	.LVL76:
 575:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallB.zerocrossings_tick[i+1]-gen->hallB.zerocrossings_tick[i]);
 1191              		.loc 1 575 3 is_stmt 1 discriminator 3 view .LVU351
 1192              		.loc 1 575 53 is_stmt 0 discriminator 3 view .LVU352
 1193 004c 03F12D02 		add	r2, r3, #45
 1194 0050 00EB8202 		add	r2, r0, r2, lsl #2
 1195 0054 5268     		ldr	r2, [r2, #4]
 1196              		.loc 1 575 88 discriminator 3 view .LVU353
 1197 0056 03F12C05 		add	r5, r3, #44
 1198 005a 00EB8505 		add	r5, r0, r5, lsl #2
 1199 005e 6D68     		ldr	r5, [r5, #4]
 1200              		.loc 1 575 58 discriminator 3 view .LVU354
 1201 0060 521B     		subs	r2, r2, r5
 1202              		.loc 1 575 21 discriminator 3 view .LVU355
 1203 0062 1444     		add	r4, r4, r2
 1204              	.LVL77:
 576:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallC.zerocrossings_tick[i+1]-gen->hallC.zerocrossings_tick[i]);
 1205              		.loc 1 576 3 is_stmt 1 discriminator 3 view .LVU356
 1206              		.loc 1 576 53 is_stmt 0 discriminator 3 view .LVU357
 1207 0064 03F13702 		add	r2, r3, #55
 1208 0068 00EB8202 		add	r2, r0, r2, lsl #2
 1209 006c 5268     		ldr	r2, [r2, #4]
 1210              		.loc 1 576 88 discriminator 3 view .LVU358
 1211 006e 03F13605 		add	r5, r3, #54
 1212 0072 00EB8505 		add	r5, r0, r5, lsl #2
 1213 0076 6D68     		ldr	r5, [r5, #4]
 1214              		.loc 1 576 58 discriminator 3 view .LVU359
 1215 0078 521B     		subs	r2, r2, r5
 1216              		.loc 1 576 21 discriminator 3 view .LVU360
 1217 007a 2244     		add	r2, r2, r4
 1218              	.LVL78:
 571:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1219              		.loc 1 571 38 discriminator 3 view .LVU361
 1220 007c 0133     		adds	r3, r3, #1
 1221              	.LVL79:
 571:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1222              		.loc 1 571 38 discriminator 3 view .LVU362
 1223 007e C2E7     		b	.L96
 1224              	.L99:
 571:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1225              		.loc 1 571 38 discriminator 3 view .LVU363
 1226              	.LBE14:
 577:Core/Src/hall_detection.c **** 	}
 578:Core/Src/hall_detection.c **** 
 579:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=(samples-1);
 1227              		.loc 1 579 2 is_stmt 1 view .LVU364
 1228              		.loc 1 579 20 is_stmt 0 view .LVU365
 1229 0080 B2FBF4F3 		udiv	r3, r2, r4
 1230              	.LVL80:
 580:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=5;
 1231              		.loc 1 580 2 is_stmt 1 view .LVU366
 1232              		.loc 1 580 20 is_stmt 0 view .LVU367
 1233 0084 064A     		ldr	r2, .L100
ARM GAS  /tmp/cc3okDhi.s 			page 36


 1234 0086 A2FB0323 		umull	r2, r3, r2, r3
 1235              	.LVL81:
 1236              		.loc 1 580 20 view .LVU368
 1237 008a 9B08     		lsrs	r3, r3, #2
 1238              	.LVL82:
 581:Core/Src/hall_detection.c **** 
 582:Core/Src/hall_detection.c **** 	gen->results[gen->numberOfresults].electricPeriod_ticks=averagedsemiPeriod*2; //FOR torrot emulate
 1239              		.loc 1 582 2 is_stmt 1 view .LVU369
 1240              		.loc 1 582 18 is_stmt 0 view .LVU370
 1241 008c D0F84821 		ldr	r2, [r0, #328]
 1242              		.loc 1 582 76 view .LVU371
 1243 0090 5B00     		lsls	r3, r3, #1
 1244              	.LVL83:
 1245              		.loc 1 582 57 view .LVU372
 1246 0092 1532     		adds	r2, r2, #21
 1247 0094 00EB0210 		add	r0, r0, r2, lsl #4
 1248              	.LVL84:
 1249              		.loc 1 582 57 view .LVU373
 1250 0098 4360     		str	r3, [r0, #4]
 583:Core/Src/hall_detection.c **** }
 1251              		.loc 1 583 1 view .LVU374
 1252 009a 30BC     		pop	{r4, r5}
 1253              	.LCFI14:
 1254              		.cfi_restore 5
 1255              		.cfi_restore 4
 1256              		.cfi_def_cfa_offset 0
 1257 009c 7047     		bx	lr
 1258              	.L101:
 1259 009e 00BF     		.align	2
 1260              	.L100:
 1261 00a0 CDCCCCCC 		.word	-858993459
 1262              		.cfi_endproc
 1263              	.LFE248:
 1265              		.section	.text.adquisition,"ax",%progbits
 1266              		.align	1
 1267              		.global	adquisition
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1271              		.fpu fpv4-sp-d16
 1273              	adquisition:
 1274              	.LVL85:
 1275              	.LFB240:
 278:Core/Src/hall_detection.c **** 
 1276              		.loc 1 278 4 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 12, pretend = 0, frame = 0
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 278:Core/Src/hall_detection.c **** 
 1280              		.loc 1 278 4 is_stmt 0 view .LVU376
 1281 0000 30B5     		push	{r4, r5, lr}
 1282              	.LCFI15:
 1283              		.cfi_def_cfa_offset 12
 1284              		.cfi_offset 4, -12
 1285              		.cfi_offset 5, -8
 1286              		.cfi_offset 14, -4
 1287 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/cc3okDhi.s 			page 37


 1288              	.LCFI16:
 1289              		.cfi_def_cfa_offset 24
 1290 0004 0546     		mov	r5, r0
 1291 0006 0C46     		mov	r4, r1
 1292 0008 1146     		mov	r1, r2
 1293              	.LVL86:
 278:Core/Src/hall_detection.c **** 
 1294              		.loc 1 278 4 view .LVU377
 1295 000a 1A46     		mov	r2, r3
 1296              	.LVL87:
 280:Core/Src/hall_detection.c **** 
 1297              		.loc 1 280 2 is_stmt 1 view .LVU378
 1298 000c 089B     		ldr	r3, [sp, #32]
 1299              	.LVL88:
 280:Core/Src/hall_detection.c **** 
 1300              		.loc 1 280 2 is_stmt 0 view .LVU379
 1301 000e 0193     		str	r3, [sp, #4]
 1302 0010 079B     		ldr	r3, [sp, #28]
 1303 0012 0093     		str	r3, [sp]
 1304 0014 069B     		ldr	r3, [sp, #24]
 1305 0016 2046     		mov	r0, r4
 1306              	.LVL89:
 280:Core/Src/hall_detection.c **** 
 1307              		.loc 1 280 2 view .LVU380
 1308 0018 FFF7FEFF 		bl	fill_buffers
 1309              	.LVL90:
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1310              		.loc 1 283 2 is_stmt 1 view .LVU381
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1311              		.loc 1 283 11 is_stmt 0 view .LVU382
 1312 001c 0D4B     		ldr	r3, .L108
 1313 001e 1B68     		ldr	r3, [r3]
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1314              		.loc 1 283 4 view .LVU383
 1315 0020 0D4A     		ldr	r2, .L108+4
 1316 0022 9342     		cmp	r3, r2
 1317 0024 06D8     		bhi	.L106
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1318              		.loc 1 288 2 is_stmt 1 view .LVU384
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1319              		.loc 1 288 18 is_stmt 0 view .LVU385
 1320 0026 0D4A     		ldr	r2, .L108+8
 1321 0028 1268     		ldr	r2, [r2]
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1322              		.loc 1 288 42 view .LVU386
 1323 002a 0232     		adds	r2, r2, #2
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1324              		.loc 1 288 4 view .LVU387
 1325 002c 9342     		cmp	r3, r2
 1326 002e 04D8     		bhi	.L107
 1327              	.L102:
 294:Core/Src/hall_detection.c **** 
 1328              		.loc 1 294 1 view .LVU388
 1329 0030 03B0     		add	sp, sp, #12
 1330              	.LCFI17:
 1331              		.cfi_remember_state
 1332              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/cc3okDhi.s 			page 38


 1333              		@ sp needed
 1334 0032 30BD     		pop	{r4, r5, pc}
 1335              	.LVL91:
 1336              	.L106:
 1337              	.LCFI18:
 1338              		.cfi_restore_state
 284:Core/Src/hall_detection.c **** 		return;
 1339              		.loc 1 284 3 is_stmt 1 view .LVU389
 284:Core/Src/hall_detection.c **** 		return;
 1340              		.loc 1 284 9 is_stmt 0 view .LVU390
 1341 0034 0723     		movs	r3, #7
 1342 0036 2B70     		strb	r3, [r5]
 285:Core/Src/hall_detection.c **** 	}
 1343              		.loc 1 285 3 is_stmt 1 view .LVU391
 1344 0038 FAE7     		b	.L102
 1345              	.L107:
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1346              		.loc 1 289 3 view .LVU392
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1347              		.loc 1 289 6 is_stmt 0 view .LVU393
 1348 003a 0621     		movs	r1, #6
 1349 003c 2046     		mov	r0, r4
 1350 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1351              	.LVL92:
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1352              		.loc 1 289 5 view .LVU394
 1353 0042 0128     		cmp	r0, #1
 1354 0044 F4D1     		bne	.L102
 290:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 1355              		.loc 1 290 4 is_stmt 1 view .LVU395
 1356 0046 0621     		movs	r1, #6
 1357 0048 2046     		mov	r0, r4
 1358 004a FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1359              	.LVL93:
 291:Core/Src/hall_detection.c **** 		}
 1360              		.loc 1 291 4 view .LVU396
 291:Core/Src/hall_detection.c **** 		}
 1361              		.loc 1 291 10 is_stmt 0 view .LVU397
 1362 004e 0423     		movs	r3, #4
 1363 0050 2B70     		strb	r3, [r5]
 1364 0052 EDE7     		b	.L102
 1365              	.L109:
 1366              		.align	2
 1367              	.L108:
 1368 0054 00000000 		.word	ticks
 1369 0058 38900D00 		.word	888888
 1370 005c 00000000 		.word	.LANCHOR1
 1371              		.cfi_endproc
 1372              	.LFE240:
 1374              		.global	__aeabi_ui2d
 1375              		.global	__aeabi_dmul
 1376              		.global	__aeabi_d2f
 1377              		.section	.text.is_deviation_from_period_acceptable,"ax",%progbits
 1378              		.align	1
 1379              		.global	is_deviation_from_period_acceptable
 1380              		.syntax unified
 1381              		.thumb
ARM GAS  /tmp/cc3okDhi.s 			page 39


 1382              		.thumb_func
 1383              		.fpu fpv4-sp-d16
 1385              	is_deviation_from_period_acceptable:
 1386              	.LVL94:
 1387              	.LFB249:
 584:Core/Src/hall_detection.c **** 
 585:Core/Src/hall_detection.c **** /**
 586:Core/Src/hall_detection.c **** * \brief just checks if all zerocrossings fall between acceptable deviation from average period.
 587:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 588:Core/Src/hall_detection.c **** * \param float tolerance_factor, 0.1 would mean +-10%tolerance of deviation from average
 589:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 590:Core/Src/hall_detection.c **** * \return YES if all deviations are accceptable, or NO if they are not
 591:Core/Src/hall_detection.c **** */
 592:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
 1388              		.loc 1 592 130 is_stmt 1 view -0
 1389              		.cfi_startproc
 1390              		@ args = 0, pretend = 0, frame = 0
 1391              		@ frame_needed = 0, uses_anonymous_args = 0
 1392              		.loc 1 592 130 is_stmt 0 view .LVU399
 1393 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1394              	.LCFI19:
 1395              		.cfi_def_cfa_offset 24
 1396              		.cfi_offset 3, -24
 1397              		.cfi_offset 4, -20
 1398              		.cfi_offset 5, -16
 1399              		.cfi_offset 6, -12
 1400              		.cfi_offset 7, -8
 1401              		.cfi_offset 14, -4
 1402 0002 2DED028B 		vpush.64	{d8}
 1403              	.LCFI20:
 1404              		.cfi_def_cfa_offset 32
 1405              		.cfi_offset 80, -32
 1406              		.cfi_offset 81, -28
 1407 0006 0446     		mov	r4, r0
 1408 0008 B0EE408A 		vmov.f32	s16, s0
 1409 000c 0D46     		mov	r5, r1
 593:Core/Src/hall_detection.c **** 	float _semiperiod=gen->results[gen->numberOfresults].electricPeriod_ticks/2.0;
 1410              		.loc 1 593 2 is_stmt 1 view .LVU400
 1411              		.loc 1 593 36 is_stmt 0 view .LVU401
 1412 000e D0F84831 		ldr	r3, [r0, #328]
 1413              		.loc 1 593 54 view .LVU402
 1414 0012 1533     		adds	r3, r3, #21
 1415 0014 00EB0313 		add	r3, r0, r3, lsl #4
 1416              		.loc 1 593 75 view .LVU403
 1417 0018 5868     		ldr	r0, [r3, #4]
 1418              	.LVL95:
 1419              		.loc 1 593 75 view .LVU404
 1420 001a FFF7FEFF 		bl	__aeabi_ui2d
 1421              	.LVL96:
 1422              		.loc 1 593 75 view .LVU405
 1423 001e 0022     		movs	r2, #0
 1424 0020 204B     		ldr	r3, .L120
 1425 0022 FFF7FEFF 		bl	__aeabi_dmul
 1426              	.LVL97:
 1427              		.loc 1 593 8 view .LVU406
 1428 0026 FFF7FEFF 		bl	__aeabi_d2f
 1429              	.LVL98:
ARM GAS  /tmp/cc3okDhi.s 			page 40


 1430 002a 07EE900A 		vmov	s15, r0
 1431              	.LVL99:
 594:Core/Src/hall_detection.c **** 	uint32_t _deviation_top=	_semiperiod +_semiperiod*tolerance_factor;
 1432              		.loc 1 594 2 is_stmt 1 view .LVU407
 1433              		.loc 1 594 51 is_stmt 0 view .LVU408
 1434 002e 27EE880A 		vmul.f32	s0, s15, s16
 1435              		.loc 1 594 39 view .LVU409
 1436 0032 30EE277A 		vadd.f32	s14, s0, s15
 1437              		.loc 1 594 11 view .LVU410
 1438 0036 BCEEC77A 		vcvt.u32.f32	s14, s14
 1439 003a 17EE107A 		vmov	r7, s14	@ int
 1440              	.LVL100:
 595:Core/Src/hall_detection.c **** 	uint32_t _deviation_bottom=	_semiperiod	-_semiperiod*tolerance_factor;
 1441              		.loc 1 595 2 is_stmt 1 view .LVU411
 1442              		.loc 1 595 42 is_stmt 0 view .LVU412
 1443 003e 77EEC07A 		vsub.f32	s15, s15, s0
 1444              		.loc 1 595 11 view .LVU413
 1445 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 1446 0046 17EE906A 		vmov	r6, s15	@ int
 1447              	.LVL101:
 596:Core/Src/hall_detection.c **** 
 597:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1448              		.loc 1 597 2 is_stmt 1 view .LVU414
 1449              	.LBB15:
 1450              		.loc 1 597 7 view .LVU415
 1451              		.loc 1 597 16 is_stmt 0 view .LVU416
 1452 004a 0023     		movs	r3, #0
 1453              	.LVL102:
 1454              	.L111:
 1455              		.loc 1 597 34 discriminator 1 view .LVU417
 1456 004c 6A1E     		subs	r2, r5, #1
 1457              		.loc 1 597 2 discriminator 1 view .LVU418
 1458 004e 9A42     		cmp	r2, r3
 1459 0050 1ED9     		bls	.L119
 1460              	.LBB16:
 598:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1461              		.loc 1 598 3 is_stmt 1 view .LVU419
 1462              		.loc 1 598 60 is_stmt 0 view .LVU420
 1463 0052 581C     		adds	r0, r3, #1
 1464              		.loc 1 598 58 view .LVU421
 1465 0054 DA1C     		adds	r2, r3, #3
 1466 0056 04EB8202 		add	r2, r4, r2, lsl #2
 1467 005a 5268     		ldr	r2, [r2, #4]
 1468              		.loc 1 598 93 view .LVU422
 1469 005c 991C     		adds	r1, r3, #2
 1470 005e 04EB8101 		add	r1, r4, r1, lsl #2
 1471 0062 4968     		ldr	r1, [r1, #4]
 1472              		.loc 1 598 12 view .LVU423
 1473 0064 521A     		subs	r2, r2, r1
 1474              	.LVL103:
 599:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1475              		.loc 1 599 3 is_stmt 1 view .LVU424
 1476              		.loc 1 599 5 is_stmt 0 view .LVU425
 1477 0066 9642     		cmp	r6, r2
 1478 0068 16D8     		bhi	.L114
 1479              		.loc 1 599 43 discriminator 1 view .LVU426
 1480 006a 9742     		cmp	r7, r2
ARM GAS  /tmp/cc3okDhi.s 			page 41


 1481 006c 16D3     		bcc	.L115
 600:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 601:Core/Src/hall_detection.c **** 		}
 602:Core/Src/hall_detection.c **** 
 603:Core/Src/hall_detection.c **** 		_sampled_period=(gen->currC.zerocrossings_tick[i+1]-gen->currC.zerocrossings_tick[i]);
 1482              		.loc 1 603 3 is_stmt 1 view .LVU427
 1483              		.loc 1 603 49 is_stmt 0 view .LVU428
 1484 006e 03F11902 		add	r2, r3, #25
 1485              	.LVL104:
 1486              		.loc 1 603 49 view .LVU429
 1487 0072 04EB8202 		add	r2, r4, r2, lsl #2
 1488 0076 5268     		ldr	r2, [r2, #4]
 1489              		.loc 1 603 84 view .LVU430
 1490 0078 1833     		adds	r3, r3, #24
 1491              	.LVL105:
 1492              		.loc 1 603 84 view .LVU431
 1493 007a 04EB8303 		add	r3, r4, r3, lsl #2
 1494              	.LVL106:
 1495              		.loc 1 603 84 view .LVU432
 1496 007e 5B68     		ldr	r3, [r3, #4]
 1497              		.loc 1 603 18 view .LVU433
 1498 0080 D21A     		subs	r2, r2, r3
 1499              	.LVL107:
 604:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1500              		.loc 1 604 3 is_stmt 1 view .LVU434
 1501              		.loc 1 604 5 is_stmt 0 view .LVU435
 1502 0082 9642     		cmp	r6, r2
 1503 0084 0CD8     		bhi	.L116
 1504              	.LBE16:
 597:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1505              		.loc 1 597 38 discriminator 1 view .LVU436
 1506 0086 0346     		mov	r3, r0
 1507              	.LBB17:
 1508              		.loc 1 604 43 discriminator 1 view .LVU437
 1509 0088 9742     		cmp	r7, r2
 1510 008a DFD2     		bcs	.L111
 605:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1511              		.loc 1 605 11 view .LVU438
 1512 008c 0020     		movs	r0, #0
 1513              	.LVL108:
 1514              		.loc 1 605 11 view .LVU439
 1515 008e 00E0     		b	.L112
 1516              	.LVL109:
 1517              	.L119:
 1518              		.loc 1 605 11 view .LVU440
 1519              	.LBE17:
 1520              	.LBE15:
 606:Core/Src/hall_detection.c **** 		}
 607:Core/Src/hall_detection.c **** 	}
 608:Core/Src/hall_detection.c **** 	return YES;//acceptable
 1521              		.loc 1 608 9 view .LVU441
 1522 0090 0120     		movs	r0, #1
 1523              	.LVL110:
 1524              	.L112:
 609:Core/Src/hall_detection.c **** }
 1525              		.loc 1 609 1 view .LVU442
 1526 0092 BDEC028B 		vldm	sp!, {d8}
ARM GAS  /tmp/cc3okDhi.s 			page 42


 1527              	.LCFI21:
 1528              		.cfi_remember_state
 1529              		.cfi_restore 80
 1530              		.cfi_restore 81
 1531              		.cfi_def_cfa_offset 24
 1532              	.LVL111:
 1533              		.loc 1 609 1 view .LVU443
 1534 0096 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1535              	.LVL112:
 1536              	.L114:
 1537              	.LCFI22:
 1538              		.cfi_restore_state
 1539              	.LBB19:
 1540              	.LBB18:
 600:Core/Src/hall_detection.c **** 		}
 1541              		.loc 1 600 11 view .LVU444
 1542 0098 0020     		movs	r0, #0
 1543 009a FAE7     		b	.L112
 1544              	.L115:
 600:Core/Src/hall_detection.c **** 		}
 1545              		.loc 1 600 11 view .LVU445
 1546 009c 0020     		movs	r0, #0
 1547 009e F8E7     		b	.L112
 1548              	.LVL113:
 1549              	.L116:
 605:Core/Src/hall_detection.c **** 		}
 1550              		.loc 1 605 11 view .LVU446
 1551 00a0 0020     		movs	r0, #0
 1552              	.LVL114:
 605:Core/Src/hall_detection.c **** 		}
 1553              		.loc 1 605 11 view .LVU447
 1554 00a2 F6E7     		b	.L112
 1555              	.L121:
 1556              		.align	2
 1557              	.L120:
 1558 00a4 0000E03F 		.word	1071644672
 1559              	.LBE18:
 1560              	.LBE19:
 1561              		.cfi_endproc
 1562              	.LFE249:
 1564              		.section	.text.are_all_periods_stable,"ax",%progbits
 1565              		.align	1
 1566              		.global	are_all_periods_stable
 1567              		.syntax unified
 1568              		.thumb
 1569              		.thumb_func
 1570              		.fpu fpv4-sp-d16
 1572              	are_all_periods_stable:
 1573              	.LVL115:
 1574              	.LFB250:
 610:Core/Src/hall_detection.c **** 
 611:Core/Src/hall_detection.c **** 
 612:Core/Src/hall_detection.c **** /**
 613:Core/Src/hall_detection.c **** * \brief a wrapper to tidy up and make sure we calculate the electric period before calculating dev
 614:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 615:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 616:Core/Src/hall_detection.c **** * \return YES if we are in the stable zone of steady periods. NO otherwise
ARM GAS  /tmp/cc3okDhi.s 			page 43


 617:Core/Src/hall_detection.c **** */
 618:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples){
 1575              		.loc 1 618 94 is_stmt 1 view -0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		.loc 1 618 94 is_stmt 0 view .LVU449
 1580 0000 38B5     		push	{r3, r4, r5, lr}
 1581              	.LCFI23:
 1582              		.cfi_def_cfa_offset 16
 1583              		.cfi_offset 3, -16
 1584              		.cfi_offset 4, -12
 1585              		.cfi_offset 5, -8
 1586              		.cfi_offset 14, -4
 1587 0002 0446     		mov	r4, r0
 1588 0004 0D46     		mov	r5, r1
 619:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,samples);
 1589              		.loc 1 619 4 is_stmt 1 view .LVU450
 1590 0006 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1591              	.LVL116:
 620:Core/Src/hall_detection.c **** 	return 	is_deviation_from_period_acceptable(gen,TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS,samples);
 1592              		.loc 1 620 2 view .LVU451
 1593              		.loc 1 620 10 is_stmt 0 view .LVU452
 1594 000a 2946     		mov	r1, r5
 1595 000c 9FED020A 		vldr.32	s0, .L124
 1596 0010 2046     		mov	r0, r4
 1597 0012 FFF7FEFF 		bl	is_deviation_from_period_acceptable
 1598              	.LVL117:
 621:Core/Src/hall_detection.c **** }
 1599              		.loc 1 621 1 view .LVU453
 1600 0016 38BD     		pop	{r3, r4, r5, pc}
 1601              	.LVL118:
 1602              	.L125:
 1603              		.loc 1 621 1 view .LVU454
 1604              		.align	2
 1605              	.L124:
 1606 0018 CDCCCC3D 		.word	1036831949
 1607              		.cfi_endproc
 1608              	.LFE250:
 1610              		.section	.text.wait_for_the_current_stationary,"ax",%progbits
 1611              		.align	1
 1612              		.global	wait_for_the_current_stationary
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1616              		.fpu fpv4-sp-d16
 1618              	wait_for_the_current_stationary:
 1619              	.LVL119:
 1620              	.LFB239:
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1621              		.loc 1 236 4 is_stmt 1 view -0
 1622              		.cfi_startproc
 1623              		@ args = 12, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1625              		.loc 1 236 4 is_stmt 0 view .LVU456
 1626 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /tmp/cc3okDhi.s 			page 44


 1627              	.LCFI24:
 1628              		.cfi_def_cfa_offset 12
 1629              		.cfi_offset 4, -12
 1630              		.cfi_offset 5, -8
 1631              		.cfi_offset 14, -4
 1632 0002 83B0     		sub	sp, sp, #12
 1633              	.LCFI25:
 1634              		.cfi_def_cfa_offset 24
 1635 0004 0546     		mov	r5, r0
 1636 0006 0C46     		mov	r4, r1
 1637 0008 1146     		mov	r1, r2
 1638              	.LVL120:
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1639              		.loc 1 236 4 view .LVU457
 1640 000a 1A46     		mov	r2, r3
 1641              	.LVL121:
 238:Core/Src/hall_detection.c **** 	//timeout
 1642              		.loc 1 238 2 is_stmt 1 view .LVU458
 1643 000c 089B     		ldr	r3, [sp, #32]
 1644              	.LVL122:
 238:Core/Src/hall_detection.c **** 	//timeout
 1645              		.loc 1 238 2 is_stmt 0 view .LVU459
 1646 000e 0193     		str	r3, [sp, #4]
 1647 0010 079B     		ldr	r3, [sp, #28]
 1648 0012 0093     		str	r3, [sp]
 1649 0014 069B     		ldr	r3, [sp, #24]
 1650 0016 2046     		mov	r0, r4
 1651              	.LVL123:
 238:Core/Src/hall_detection.c **** 	//timeout
 1652              		.loc 1 238 2 view .LVU460
 1653 0018 FFF7FEFF 		bl	fill_buffers
 1654              	.LVL124:
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1655              		.loc 1 240 2 is_stmt 1 view .LVU461
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1656              		.loc 1 240 11 is_stmt 0 view .LVU462
 1657 001c 144B     		ldr	r3, .L134
 1658 001e 1B68     		ldr	r3, [r3]
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1659              		.loc 1 240 4 view .LVU463
 1660 0020 144A     		ldr	r2, .L134+4
 1661 0022 9342     		cmp	r3, r2
 1662 0024 06D8     		bhi	.L131
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1663              		.loc 1 246 2 is_stmt 1 view .LVU464
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1664              		.loc 1 246 18 is_stmt 0 view .LVU465
 1665 0026 144A     		ldr	r2, .L134+8
 1666 0028 1268     		ldr	r2, [r2]
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1667              		.loc 1 246 42 view .LVU466
 1668 002a 0232     		adds	r2, r2, #2
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1669              		.loc 1 246 4 view .LVU467
 1670 002c 9342     		cmp	r3, r2
 1671 002e 04D8     		bhi	.L132
 1672              	.L126:
ARM GAS  /tmp/cc3okDhi.s 			page 45


 258:Core/Src/hall_detection.c **** 
 1673              		.loc 1 258 1 view .LVU468
 1674 0030 03B0     		add	sp, sp, #12
 1675              	.LCFI26:
 1676              		.cfi_remember_state
 1677              		.cfi_def_cfa_offset 12
 1678              		@ sp needed
 1679 0032 30BD     		pop	{r4, r5, pc}
 1680              	.LVL125:
 1681              	.L131:
 1682              	.LCFI27:
 1683              		.cfi_restore_state
 241:Core/Src/hall_detection.c **** 		return;
 1684              		.loc 1 241 3 is_stmt 1 view .LVU469
 241:Core/Src/hall_detection.c **** 		return;
 1685              		.loc 1 241 9 is_stmt 0 view .LVU470
 1686 0034 0723     		movs	r3, #7
 1687 0036 2B70     		strb	r3, [r5]
 242:Core/Src/hall_detection.c **** 	}
 1688              		.loc 1 242 3 is_stmt 1 view .LVU471
 1689 0038 FAE7     		b	.L126
 1690              	.L132:
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1691              		.loc 1 247 3 view .LVU472
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1692              		.loc 1 247 6 is_stmt 0 view .LVU473
 1693 003a 0321     		movs	r1, #3
 1694 003c 2046     		mov	r0, r4
 1695 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1696              	.LVL126:
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1697              		.loc 1 247 5 view .LVU474
 1698 0042 0128     		cmp	r0, #1
 1699 0044 F4D1     		bne	.L126
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1700              		.loc 1 248 4 is_stmt 1 view .LVU475
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1701              		.loc 1 248 7 is_stmt 0 view .LVU476
 1702 0046 0321     		movs	r1, #3
 1703 0048 2046     		mov	r0, r4
 1704 004a FFF7FEFF 		bl	are_all_periods_stable
 1705              	.LVL127:
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1706              		.loc 1 248 6 view .LVU477
 1707 004e 0128     		cmp	r0, #1
 1708 0050 03D0     		beq	.L133
 254:Core/Src/hall_detection.c **** 			}
 1709              		.loc 1 254 5 is_stmt 1 view .LVU478
 1710 0052 2046     		mov	r0, r4
 1711 0054 FFF7FEFF 		bl	resetVariables
 1712              	.LVL128:
 1713 0058 EAE7     		b	.L126
 1714              	.L133:
 249:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 1715              		.loc 1 249 5 view .LVU479
 1716 005a 2046     		mov	r0, r4
 1717 005c FFF7FEFF 		bl	resetVariables
ARM GAS  /tmp/cc3okDhi.s 			page 46


 1718              	.LVL129:
 250:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1719              		.loc 1 250 5 view .LVU480
 250:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1720              		.loc 1 250 36 is_stmt 0 view .LVU481
 1721 0060 034B     		ldr	r3, .L134
 1722 0062 1A68     		ldr	r2, [r3]
 1723 0064 044B     		ldr	r3, .L134+8
 1724 0066 1A60     		str	r2, [r3]
 251:Core/Src/hall_detection.c **** 				return;
 1725              		.loc 1 251 5 is_stmt 1 view .LVU482
 251:Core/Src/hall_detection.c **** 				return;
 1726              		.loc 1 251 11 is_stmt 0 view .LVU483
 1727 0068 0323     		movs	r3, #3
 1728 006a 2B70     		strb	r3, [r5]
 252:Core/Src/hall_detection.c **** 			}else{
 1729              		.loc 1 252 5 is_stmt 1 view .LVU484
 1730 006c E0E7     		b	.L126
 1731              	.L135:
 1732 006e 00BF     		.align	2
 1733              	.L134:
 1734 0070 00000000 		.word	ticks
 1735 0074 38900D00 		.word	888888
 1736 0078 00000000 		.word	.LANCHOR1
 1737              		.cfi_endproc
 1738              	.LFE239:
 1740              		.section	.text.absolute,"ax",%progbits
 1741              		.align	1
 1742              		.global	absolute
 1743              		.syntax unified
 1744              		.thumb
 1745              		.thumb_func
 1746              		.fpu fpv4-sp-d16
 1748              	absolute:
 1749              	.LVL130:
 1750              	.LFB251:
 622:Core/Src/hall_detection.c **** 
 623:Core/Src/hall_detection.c **** 
 624:Core/Src/hall_detection.c **** ///**
 625:Core/Src/hall_detection.c **** //* \brief
 626:Core/Src/hall_detection.c **** //* \param
 627:Core/Src/hall_detection.c **** //*/
 628:Core/Src/hall_detection.c **** //void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,ha
 629:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH1=*pin_infoH1;
 630:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH2=*pin_infoH2;
 631:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH3=*pin_infoH3;
 632:Core/Src/hall_detection.c **** //
 633:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_A]) {
 634:Core/Src/hall_detection.c **** //		case hall_A:
 635:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH1;
 636:Core/Src/hall_detection.c **** //			break;
 637:Core/Src/hall_detection.c **** //		case hall_B:
 638:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH1;
 639:Core/Src/hall_detection.c **** //			break;
 640:Core/Src/hall_detection.c **** //		case hall_C:
 641:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH1;
 642:Core/Src/hall_detection.c **** //			break;
ARM GAS  /tmp/cc3okDhi.s 			page 47


 643:Core/Src/hall_detection.c **** //		default:
 644:Core/Src/hall_detection.c **** //			break;
 645:Core/Src/hall_detection.c **** //	}
 646:Core/Src/hall_detection.c **** //
 647:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_B]) {
 648:Core/Src/hall_detection.c **** //		case hall_A:
 649:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH2;
 650:Core/Src/hall_detection.c **** //			break;
 651:Core/Src/hall_detection.c **** //		case hall_B:
 652:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH2;
 653:Core/Src/hall_detection.c **** //			break;
 654:Core/Src/hall_detection.c **** //		case hall_C:
 655:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH2;
 656:Core/Src/hall_detection.c **** //			break;
 657:Core/Src/hall_detection.c **** //		default:
 658:Core/Src/hall_detection.c **** //			break;
 659:Core/Src/hall_detection.c **** //	}
 660:Core/Src/hall_detection.c **** //
 661:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_C]) {
 662:Core/Src/hall_detection.c **** //		case hall_A:
 663:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH3;
 664:Core/Src/hall_detection.c **** //			break;
 665:Core/Src/hall_detection.c **** //		case hall_B:
 666:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH3;
 667:Core/Src/hall_detection.c **** //			break;
 668:Core/Src/hall_detection.c **** //		case hall_C:
 669:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH3;
 670:Core/Src/hall_detection.c **** //			break;
 671:Core/Src/hall_detection.c **** //		default:
 672:Core/Src/hall_detection.c **** //			break;
 673:Core/Src/hall_detection.c **** //	}
 674:Core/Src/hall_detection.c **** //
 675:Core/Src/hall_detection.c **** //}
 676:Core/Src/hall_detection.c **** 
 677:Core/Src/hall_detection.c **** /**
 678:Core/Src/hall_detection.c **** * \brief small and util to calculate signed absolute values
 679:Core/Src/hall_detection.c **** * \param the number to be absoluted
 680:Core/Src/hall_detection.c **** * \return |x|
 681:Core/Src/hall_detection.c **** */
 682:Core/Src/hall_detection.c **** int32_t absolute(int32_t x){
 1751              		.loc 1 682 28 view -0
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 0
 1754              		@ frame_needed = 0, uses_anonymous_args = 0
 1755              		@ link register save eliminated.
 683:Core/Src/hall_detection.c ****     return (int32_t)x < (int32_t)0 ? -x : x;
 1756              		.loc 1 683 5 view .LVU486
 684:Core/Src/hall_detection.c **** }
 1757              		.loc 1 684 1 is_stmt 0 view .LVU487
 1758 0000 0028     		cmp	r0, #0
 1759 0002 B8BF     		it	lt
 1760 0004 4042     		rsblt	r0, r0, #0
 1761              	.LVL131:
 1762              		.loc 1 684 1 view .LVU488
 1763 0006 7047     		bx	lr
 1764              		.cfi_endproc
 1765              	.LFE251:
ARM GAS  /tmp/cc3okDhi.s 			page 48


 1767              		.global	__aeabi_d2iz
 1768              		.section	.text.assign_closest_phase_to_hall,"ax",%progbits
 1769              		.align	1
 1770              		.global	assign_closest_phase_to_hall
 1771              		.syntax unified
 1772              		.thumb
 1773              		.thumb_func
 1774              		.fpu fpv4-sp-d16
 1776              	assign_closest_phase_to_hall:
 1777              	.LVL132:
 1778              	.LFB252:
 685:Core/Src/hall_detection.c **** 
 686:Core/Src/hall_detection.c **** /**
 687:Core/Src/hall_detection.c **** * \brief magic function, from zerocrossings decides actuall order of hall/current signals, this fun
 688:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 689:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 690:Core/Src/hall_detection.c **** */
 691:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen){
 1779              		.loc 1 691 70 is_stmt 1 view -0
 1780              		.cfi_startproc
 1781              		@ args = 0, pretend = 0, frame = 16
 1782              		@ frame_needed = 0, uses_anonymous_args = 0
 1783              		.loc 1 691 70 is_stmt 0 view .LVU490
 1784 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1785              	.LCFI28:
 1786              		.cfi_def_cfa_offset 28
 1787              		.cfi_offset 4, -28
 1788              		.cfi_offset 5, -24
 1789              		.cfi_offset 6, -20
 1790              		.cfi_offset 7, -16
 1791              		.cfi_offset 8, -12
 1792              		.cfi_offset 9, -8
 1793              		.cfi_offset 14, -4
 1794 0004 85B0     		sub	sp, sp, #20
 1795              	.LCFI29:
 1796              		.cfi_def_cfa_offset 48
 1797 0006 0446     		mov	r4, r0
 692:Core/Src/hall_detection.c **** 
 693:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 1798              		.loc 1 693 2 is_stmt 1 view .LVU491
 1799              	.LBB20:
 1800              		.loc 1 693 7 view .LVU492
 1801              	.LVL133:
 1802              		.loc 1 693 16 is_stmt 0 view .LVU493
 1803 0008 0025     		movs	r5, #0
 1804              	.LVL134:
 1805              	.L138:
 1806              		.loc 1 693 2 discriminator 1 view .LVU494
 1807 000a 052D     		cmp	r5, #5
 1808 000c 6DD8     		bhi	.L156
 694:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1809              		.loc 1 694 3 is_stmt 1 discriminator 3 view .LVU495
 1810              		.loc 1 694 84 is_stmt 0 discriminator 3 view .LVU496
 1811 000e AB1C     		adds	r3, r5, #2
 1812 0010 04EB8303 		add	r3, r4, r3, lsl #2
 1813 0014 5F68     		ldr	r7, [r3, #4]
 1814              		.loc 1 694 126 discriminator 3 view .LVU497
ARM GAS  /tmp/cc3okDhi.s 			page 49


 1815 0016 05F12203 		add	r3, r5, #34
 1816 001a 04EB8303 		add	r3, r4, r3, lsl #2
 1817 001e D3F80490 		ldr	r9, [r3, #4]
 1818              		.loc 1 694 37 discriminator 3 view .LVU498
 1819 0022 A7EB0900 		sub	r0, r7, r9
 1820 0026 FFF7FEFF 		bl	absolute
 1821              	.LVL135:
 1822              		.loc 1 694 35 discriminator 3 view .LVU499
 1823 002a D4F80031 		ldr	r3, [r4, #256]
 1824 002e 1844     		add	r0, r0, r3
 1825 0030 C4F80001 		str	r0, [r4, #256]
 695:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1826              		.loc 1 695 3 is_stmt 1 discriminator 3 view .LVU500
 1827              		.loc 1 695 126 is_stmt 0 discriminator 3 view .LVU501
 1828 0034 05F12C03 		add	r3, r5, #44
 1829 0038 04EB8303 		add	r3, r4, r3, lsl #2
 1830 003c D3F80480 		ldr	r8, [r3, #4]
 1831              		.loc 1 695 37 discriminator 3 view .LVU502
 1832 0040 A7EB0800 		sub	r0, r7, r8
 1833 0044 FFF7FEFF 		bl	absolute
 1834              	.LVL136:
 1835              		.loc 1 695 35 discriminator 3 view .LVU503
 1836 0048 D4F80431 		ldr	r3, [r4, #260]
 1837 004c 1844     		add	r0, r0, r3
 1838 004e C4F80401 		str	r0, [r4, #260]
 696:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1839              		.loc 1 696 3 is_stmt 1 discriminator 3 view .LVU504
 1840              		.loc 1 696 126 is_stmt 0 discriminator 3 view .LVU505
 1841 0052 05F13603 		add	r3, r5, #54
 1842 0056 04EB8303 		add	r3, r4, r3, lsl #2
 1843 005a 5E68     		ldr	r6, [r3, #4]
 1844              		.loc 1 696 37 discriminator 3 view .LVU506
 1845 005c B81B     		subs	r0, r7, r6
 1846 005e FFF7FEFF 		bl	absolute
 1847              	.LVL137:
 1848              		.loc 1 696 35 discriminator 3 view .LVU507
 1849 0062 D4F80831 		ldr	r3, [r4, #264]
 1850 0066 1844     		add	r0, r0, r3
 1851 0068 C4F80801 		str	r0, [r4, #264]
 697:Core/Src/hall_detection.c **** 
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_A]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1852              		.loc 1 698 3 is_stmt 1 discriminator 3 view .LVU508
 1853              		.loc 1 698 84 is_stmt 0 discriminator 3 view .LVU509
 1854 006c 05F10E03 		add	r3, r5, #14
 1855 0070 54F82370 		ldr	r7, [r4, r3, lsl #2]
 1856              		.loc 1 698 37 discriminator 3 view .LVU510
 1857 0074 A7EB0900 		sub	r0, r7, r9
 1858 0078 FFF7FEFF 		bl	absolute
 1859              	.LVL138:
 1860              		.loc 1 698 35 discriminator 3 view .LVU511
 1861 007c D4F80C31 		ldr	r3, [r4, #268]
 1862 0080 1844     		add	r0, r0, r3
 1863 0082 C4F80C01 		str	r0, [r4, #268]
 699:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1864              		.loc 1 699 3 is_stmt 1 discriminator 3 view .LVU512
 1865              		.loc 1 699 37 is_stmt 0 discriminator 3 view .LVU513
 1866 0086 A7EB0800 		sub	r0, r7, r8
ARM GAS  /tmp/cc3okDhi.s 			page 50


 1867 008a FFF7FEFF 		bl	absolute
 1868              	.LVL139:
 1869              		.loc 1 699 35 discriminator 3 view .LVU514
 1870 008e D4F81031 		ldr	r3, [r4, #272]
 1871 0092 1844     		add	r0, r0, r3
 1872 0094 C4F81001 		str	r0, [r4, #272]
 700:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1873              		.loc 1 700 3 is_stmt 1 discriminator 3 view .LVU515
 1874              		.loc 1 700 37 is_stmt 0 discriminator 3 view .LVU516
 1875 0098 B81B     		subs	r0, r7, r6
 1876 009a FFF7FEFF 		bl	absolute
 1877              	.LVL140:
 1878              		.loc 1 700 35 discriminator 3 view .LVU517
 1879 009e D4F81431 		ldr	r3, [r4, #276]
 1880 00a2 1844     		add	r0, r0, r3
 1881 00a4 C4F81401 		str	r0, [r4, #276]
 701:Core/Src/hall_detection.c **** 
 702:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_A]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1882              		.loc 1 702 3 is_stmt 1 discriminator 3 view .LVU518
 1883              		.loc 1 702 84 is_stmt 0 discriminator 3 view .LVU519
 1884 00a8 05F11803 		add	r3, r5, #24
 1885 00ac 04EB8303 		add	r3, r4, r3, lsl #2
 1886 00b0 5F68     		ldr	r7, [r3, #4]
 1887              		.loc 1 702 37 discriminator 3 view .LVU520
 1888 00b2 A7EB0900 		sub	r0, r7, r9
 1889 00b6 FFF7FEFF 		bl	absolute
 1890              	.LVL141:
 1891              		.loc 1 702 35 discriminator 3 view .LVU521
 1892 00ba D4F81831 		ldr	r3, [r4, #280]
 1893 00be 1844     		add	r0, r0, r3
 1894 00c0 C4F81801 		str	r0, [r4, #280]
 703:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1895              		.loc 1 703 3 is_stmt 1 discriminator 3 view .LVU522
 1896              		.loc 1 703 37 is_stmt 0 discriminator 3 view .LVU523
 1897 00c4 A7EB0800 		sub	r0, r7, r8
 1898 00c8 FFF7FEFF 		bl	absolute
 1899              	.LVL142:
 1900              		.loc 1 703 35 discriminator 3 view .LVU524
 1901 00cc D4F81C31 		ldr	r3, [r4, #284]
 1902 00d0 1844     		add	r0, r0, r3
 1903 00d2 C4F81C01 		str	r0, [r4, #284]
 704:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1904              		.loc 1 704 3 is_stmt 1 discriminator 3 view .LVU525
 1905              		.loc 1 704 37 is_stmt 0 discriminator 3 view .LVU526
 1906 00d6 B81B     		subs	r0, r7, r6
 1907 00d8 FFF7FEFF 		bl	absolute
 1908              	.LVL143:
 1909              		.loc 1 704 35 discriminator 3 view .LVU527
 1910 00dc D4F82031 		ldr	r3, [r4, #288]
 1911 00e0 1844     		add	r0, r0, r3
 1912 00e2 C4F82001 		str	r0, [r4, #288]
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1913              		.loc 1 693 45 discriminator 3 view .LVU528
 1914 00e6 0135     		adds	r5, r5, #1
 1915              	.LVL144:
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1916              		.loc 1 693 45 discriminator 3 view .LVU529
ARM GAS  /tmp/cc3okDhi.s 			page 51


 1917 00e8 8FE7     		b	.L138
 1918              	.L156:
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1919              		.loc 1 693 45 discriminator 3 view .LVU530
 1920              	.LBE20:
 705:Core/Src/hall_detection.c **** 	}
 706:Core/Src/hall_detection.c **** 
 707:Core/Src/hall_detection.c **** 	int32_t _bottom_limit	=(int32_t)((gen->results[gen->numberOfresults].electricPeriod_ticks/2)*0.95)
 1921              		.loc 1 707 2 is_stmt 1 view .LVU531
 1922              		.loc 1 707 52 is_stmt 0 view .LVU532
 1923 00ea D4F84851 		ldr	r5, [r4, #328]
 1924              	.LVL145:
 1925              		.loc 1 707 70 view .LVU533
 1926 00ee 05F11503 		add	r3, r5, #21
 1927 00f2 04EB0313 		add	r3, r4, r3, lsl #4
 1928 00f6 5E68     		ldr	r6, [r3, #4]
 1929              		.loc 1 707 94 view .LVU534
 1930 00f8 7008     		lsrs	r0, r6, #1
 1931 00fa FFF7FEFF 		bl	__aeabi_ui2d
 1932              	.LVL146:
 1933 00fe 60A3     		adr	r3, .L162+8
 1934 0100 D3E90023 		ldrd	r2, [r3]
 1935 0104 FFF7FEFF 		bl	__aeabi_dmul
 1936              	.LVL147:
 1937              		.loc 1 707 10 view .LVU535
 1938 0108 FFF7FEFF 		bl	__aeabi_d2iz
 1939              	.LVL148:
 708:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 1940              		.loc 1 708 2 is_stmt 1 view .LVU536
 1941              		.loc 1 708 10 is_stmt 0 view .LVU537
 1942 010c B646     		mov	lr, r6
 1943              	.LVL149:
 709:Core/Src/hall_detection.c **** 
 710:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 1944              		.loc 1 710 2 is_stmt 1 view .LVU538
 1945              	.LBB21:
 1946              		.loc 1 710 7 view .LVU539
 1947              		.loc 1 710 16 is_stmt 0 view .LVU540
 1948 010e 0022     		movs	r2, #0
 1949              		.loc 1 710 2 view .LVU541
 1950 0110 00E0     		b	.L140
 1951              	.LVL150:
 1952              	.L143:
 1953              		.loc 1 710 43 discriminator 2 view .LVU542
 1954 0112 0132     		adds	r2, r2, #1
 1955              	.LVL151:
 1956              	.L140:
 1957              		.loc 1 710 2 discriminator 1 view .LVU543
 1958 0114 022A     		cmp	r2, #2
 1959 0116 56D8     		bhi	.L157
 711:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 1960              		.loc 1 711 3 is_stmt 1 view .LVU544
 1961              		.loc 1 711 29 is_stmt 0 view .LVU545
 1962 0118 02F14001 		add	r1, r2, #64
 1963 011c 54F82160 		ldr	r6, [r4, r1, lsl #2]
 1964 0120 554B     		ldr	r3, .L162
 1965 0122 83FB06C7 		smull	ip, r7, r3, r6
ARM GAS  /tmp/cc3okDhi.s 			page 52


 1966 0126 A7EBE676 		sub	r6, r7, r6, asr #31
 1967 012a 44F82160 		str	r6, [r4, r1, lsl #2]
 712:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 1968              		.loc 1 712 3 is_stmt 1 view .LVU546
 1969              		.loc 1 712 29 is_stmt 0 view .LVU547
 1970 012e 02F14207 		add	r7, r2, #66
 1971 0132 04EB8707 		add	r7, r4, r7, lsl #2
 1972 0136 7968     		ldr	r1, [r7, #4]
 1973 0138 83FB018C 		smull	r8, ip, r3, r1
 1974 013c ACEBE171 		sub	r1, ip, r1, asr #31
 1975 0140 7960     		str	r1, [r7, #4]
 713:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 1976              		.loc 1 713 3 is_stmt 1 view .LVU548
 1977              		.loc 1 713 29 is_stmt 0 view .LVU549
 1978 0142 02F14607 		add	r7, r2, #70
 1979 0146 54F827C0 		ldr	ip, [r4, r7, lsl #2]
 1980 014a 83FB0C83 		smull	r8, r3, r3, ip
 1981 014e A3EBEC73 		sub	r3, r3, ip, asr #31
 1982 0152 44F82730 		str	r3, [r4, r7, lsl #2]
 714:Core/Src/hall_detection.c **** 
 715:Core/Src/hall_detection.c **** 		//sometimes the toggled polarity is detected from a non relevant phase, in this case we are wrong
 716:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]>_bottom_limit && gen->differences_phaseA[i]<_top_limit){
 1983              		.loc 1 716 3 is_stmt 1 view .LVU550
 1984              		.loc 1 716 5 is_stmt 0 view .LVU551
 1985 0156 8642     		cmp	r6, r0
 1986 0158 0FDD     		ble	.L141
 1987              		.loc 1 716 47 discriminator 1 view .LVU552
 1988 015a 7645     		cmp	r6, lr
 1989 015c 0DDA     		bge	.L141
 717:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 1990              		.loc 1 717 4 is_stmt 1 view .LVU553
 1991              		.loc 1 717 30 is_stmt 0 view .LVU554
 1992 015e 02F1400C 		add	ip, r2, #64
 1993 0162 96FBF0F7 		sdiv	r7, r6, r0
 1994 0166 00FB1766 		mls	r6, r0, r7, r6
 1995 016a 44F82C60 		str	r6, [r4, ip, lsl #2]
 718:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 1996              		.loc 1 718 4 is_stmt 1 view .LVU555
 1997              		.loc 1 718 36 is_stmt 0 view .LVU556
 1998 016e 02F14806 		add	r6, r2, #72
 1999 0172 04EB8606 		add	r6, r4, r6, lsl #2
 2000 0176 0127     		movs	r7, #1
 2001 0178 7760     		str	r7, [r6, #4]
 2002              	.L141:
 719:Core/Src/hall_detection.c **** 		}
 720:Core/Src/hall_detection.c **** 
 721:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]>_bottom_limit && gen->differences_phaseB[i]<_top_limit){
 2003              		.loc 1 721 3 is_stmt 1 view .LVU557
 2004              		.loc 1 721 5 is_stmt 0 view .LVU558
 2005 017a 8142     		cmp	r1, r0
 2006 017c 10DD     		ble	.L142
 2007              		.loc 1 721 47 discriminator 1 view .LVU559
 2008 017e 7145     		cmp	r1, lr
 2009 0180 0EDA     		bge	.L142
 722:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2010              		.loc 1 722 4 is_stmt 1 view .LVU560
 2011              		.loc 1 722 30 is_stmt 0 view .LVU561
ARM GAS  /tmp/cc3okDhi.s 			page 53


 2012 0182 02F14206 		add	r6, r2, #66
 2013 0186 04EB8606 		add	r6, r4, r6, lsl #2
 2014 018a 91FBF0F7 		sdiv	r7, r1, r0
 2015 018e 00FB1711 		mls	r1, r0, r7, r1
 2016 0192 7160     		str	r1, [r6, #4]
 723:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2017              		.loc 1 723 4 is_stmt 1 view .LVU562
 2018              		.loc 1 723 36 is_stmt 0 view .LVU563
 2019 0194 02F14B01 		add	r1, r2, #75
 2020 0198 04EB8101 		add	r1, r4, r1, lsl #2
 2021 019c 0126     		movs	r6, #1
 2022 019e 4E60     		str	r6, [r1, #4]
 2023              	.L142:
 724:Core/Src/hall_detection.c **** 		}
 725:Core/Src/hall_detection.c **** 
 726:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]>_bottom_limit && gen->differences_phaseC[i]<_top_limit){
 2024              		.loc 1 726 3 is_stmt 1 view .LVU564
 2025              		.loc 1 726 5 is_stmt 0 view .LVU565
 2026 01a0 8342     		cmp	r3, r0
 2027 01a2 B6DD     		ble	.L143
 2028              		.loc 1 726 47 discriminator 1 view .LVU566
 2029 01a4 7345     		cmp	r3, lr
 2030 01a6 B4DA     		bge	.L143
 727:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2031              		.loc 1 727 4 is_stmt 1 view .LVU567
 2032              		.loc 1 727 30 is_stmt 0 view .LVU568
 2033 01a8 02F14606 		add	r6, r2, #70
 2034 01ac 93FBF0F1 		sdiv	r1, r3, r0
 2035 01b0 00FB1133 		mls	r3, r0, r1, r3
 2036 01b4 44F82630 		str	r3, [r4, r6, lsl #2]
 728:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2037              		.loc 1 728 4 is_stmt 1 view .LVU569
 2038              		.loc 1 728 36 is_stmt 0 view .LVU570
 2039 01b8 02F14E03 		add	r3, r2, #78
 2040 01bc 04EB8303 		add	r3, r4, r3, lsl #2
 2041 01c0 0121     		movs	r1, #1
 2042 01c2 5960     		str	r1, [r3, #4]
 2043 01c4 A5E7     		b	.L143
 2044              	.L157:
 2045              		.loc 1 728 36 view .LVU571
 2046              	.LBE21:
 729:Core/Src/hall_detection.c **** 		}
 730:Core/Src/hall_detection.c **** 	}
 731:Core/Src/hall_detection.c **** 
 732:Core/Src/hall_detection.c **** 	int32_t minimum[NUMBEROFPHASES]={0xFF,0xFF,0xFF};
 2047              		.loc 1 732 2 is_stmt 1 view .LVU572
 2048              		.loc 1 732 10 is_stmt 0 view .LVU573
 2049 01c6 2D4B     		ldr	r3, .L162+4
 2050 01c8 93E80700 		ldm	r3, {r0, r1, r2}
 2051              	.LVL152:
 2052              		.loc 1 732 10 view .LVU574
 2053 01cc 04AB     		add	r3, sp, #16
 2054 01ce 03E90700 		stmdb	r3, {r0, r1, r2}
 733:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {//learns what the minimum differences are
 2055              		.loc 1 733 2 is_stmt 1 view .LVU575
 2056              	.LBB22:
 2057              		.loc 1 733 7 view .LVU576
ARM GAS  /tmp/cc3okDhi.s 			page 54


 2058              	.LVL153:
 2059              		.loc 1 733 16 is_stmt 0 view .LVU577
 2060 01d2 0023     		movs	r3, #0
 2061              		.loc 1 733 2 view .LVU578
 2062 01d4 00E0     		b	.L145
 2063              	.LVL154:
 2064              	.L148:
 2065              		.loc 1 733 43 discriminator 2 view .LVU579
 2066 01d6 0133     		adds	r3, r3, #1
 2067              	.LVL155:
 2068              	.L145:
 2069              		.loc 1 733 2 discriminator 1 view .LVU580
 2070 01d8 022B     		cmp	r3, #2
 2071 01da 19D8     		bhi	.L158
 734:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_A]){
 2072              		.loc 1 734 3 is_stmt 1 view .LVU581
 2073              		.loc 1 734 29 is_stmt 0 view .LVU582
 2074 01dc 03F14002 		add	r2, r3, #64
 2075 01e0 54F82220 		ldr	r2, [r4, r2, lsl #2]
 2076              		.loc 1 734 40 view .LVU583
 2077 01e4 0199     		ldr	r1, [sp, #4]
 2078              		.loc 1 734 5 view .LVU584
 2079 01e6 8A42     		cmp	r2, r1
 2080 01e8 00DA     		bge	.L146
 735:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 2081              		.loc 1 735 4 is_stmt 1 view .LVU585
 2082              		.loc 1 735 20 is_stmt 0 view .LVU586
 2083 01ea 0192     		str	r2, [sp, #4]
 2084              	.L146:
 736:Core/Src/hall_detection.c **** 		}
 737:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_B]){
 2085              		.loc 1 737 3 is_stmt 1 view .LVU587
 2086              		.loc 1 737 40 is_stmt 0 view .LVU588
 2087 01ec 0299     		ldr	r1, [sp, #8]
 2088              		.loc 1 737 5 view .LVU589
 2089 01ee 8A42     		cmp	r2, r1
 2090 01f0 05DA     		bge	.L147
 738:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 2091              		.loc 1 738 4 is_stmt 1 view .LVU590
 2092              		.loc 1 738 44 is_stmt 0 view .LVU591
 2093 01f2 03F14201 		add	r1, r3, #66
 2094 01f6 04EB8101 		add	r1, r4, r1, lsl #2
 2095 01fa 4968     		ldr	r1, [r1, #4]
 2096              		.loc 1 738 20 view .LVU592
 2097 01fc 0291     		str	r1, [sp, #8]
 2098              	.L147:
 739:Core/Src/hall_detection.c **** 		}
 740:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_C]){
 2099              		.loc 1 740 3 is_stmt 1 view .LVU593
 2100              		.loc 1 740 40 is_stmt 0 view .LVU594
 2101 01fe 0399     		ldr	r1, [sp, #12]
 2102              		.loc 1 740 5 view .LVU595
 2103 0200 8A42     		cmp	r2, r1
 2104 0202 E8DA     		bge	.L148
 741:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 2105              		.loc 1 741 4 is_stmt 1 view .LVU596
 2106              		.loc 1 741 44 is_stmt 0 view .LVU597
ARM GAS  /tmp/cc3okDhi.s 			page 55


 2107 0204 03F14602 		add	r2, r3, #70
 2108 0208 54F82220 		ldr	r2, [r4, r2, lsl #2]
 2109              		.loc 1 741 20 view .LVU598
 2110 020c 0392     		str	r2, [sp, #12]
 2111 020e E2E7     		b	.L148
 2112              	.L158:
 2113              		.loc 1 741 20 view .LVU599
 2114              	.LBE22:
 2115              	.LBB23:
 742:Core/Src/hall_detection.c **** 		}
 743:Core/Src/hall_detection.c **** 	}
 744:Core/Src/hall_detection.c **** 
 745:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {//if the difference is the minimum one thats the wi
 2116              		.loc 1 745 16 view .LVU600
 2117 0210 0023     		movs	r3, #0
 2118              	.LVL156:
 2119              		.loc 1 745 16 view .LVU601
 2120 0212 0EE0     		b	.L150
 2121              	.LVL157:
 2122              	.L160:
 746:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 747:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2123              		.loc 1 747 4 is_stmt 1 view .LVU602
 2124              		.loc 1 747 52 is_stmt 0 view .LVU603
 2125 0214 04EB0512 		add	r2, r4, r5, lsl #4
 2126 0218 1A44     		add	r2, r2, r3
 2127 021a 0021     		movs	r1, #0
 2128 021c 82F85811 		strb	r1, [r2, #344]
 2129 0220 10E0     		b	.L151
 2130              	.L161:
 748:Core/Src/hall_detection.c **** 		}
 749:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]==minimum[phase_B]){
 750:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2131              		.loc 1 750 4 is_stmt 1 view .LVU604
 2132              		.loc 1 750 52 is_stmt 0 view .LVU605
 2133 0222 04EB0512 		add	r2, r4, r5, lsl #4
 2134 0226 1A44     		add	r2, r2, r3
 2135 0228 0121     		movs	r1, #1
 2136 022a 82F85811 		strb	r1, [r2, #344]
 2137 022e 11E0     		b	.L152
 2138              	.L153:
 745:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2139              		.loc 1 745 43 discriminator 2 view .LVU606
 2140 0230 0133     		adds	r3, r3, #1
 2141              	.LVL158:
 2142              	.L150:
 745:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2143              		.loc 1 745 2 discriminator 1 view .LVU607
 2144 0232 022B     		cmp	r3, #2
 2145 0234 1CD8     		bhi	.L159
 746:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2146              		.loc 1 746 3 is_stmt 1 view .LVU608
 746:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2147              		.loc 1 746 29 is_stmt 0 view .LVU609
 2148 0236 03F14002 		add	r2, r3, #64
 2149 023a 54F82210 		ldr	r1, [r4, r2, lsl #2]
 746:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
ARM GAS  /tmp/cc3okDhi.s 			page 56


 2150              		.loc 1 746 41 view .LVU610
 2151 023e 019A     		ldr	r2, [sp, #4]
 746:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2152              		.loc 1 746 5 view .LVU611
 2153 0240 9142     		cmp	r1, r2
 2154 0242 E7D0     		beq	.L160
 2155              	.L151:
 749:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2156              		.loc 1 749 3 is_stmt 1 view .LVU612
 749:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2157              		.loc 1 749 29 is_stmt 0 view .LVU613
 2158 0244 03F14202 		add	r2, r3, #66
 2159 0248 04EB8202 		add	r2, r4, r2, lsl #2
 2160 024c 5168     		ldr	r1, [r2, #4]
 749:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2161              		.loc 1 749 41 view .LVU614
 2162 024e 029A     		ldr	r2, [sp, #8]
 749:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2163              		.loc 1 749 5 view .LVU615
 2164 0250 9142     		cmp	r1, r2
 2165 0252 E6D0     		beq	.L161
 2166              	.L152:
 751:Core/Src/hall_detection.c **** 		}
 752:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]==minimum[phase_C]){
 2167              		.loc 1 752 3 is_stmt 1 view .LVU616
 2168              		.loc 1 752 29 is_stmt 0 view .LVU617
 2169 0254 03F14602 		add	r2, r3, #70
 2170 0258 54F82210 		ldr	r1, [r4, r2, lsl #2]
 2171              		.loc 1 752 41 view .LVU618
 2172 025c 039A     		ldr	r2, [sp, #12]
 2173              		.loc 1 752 5 view .LVU619
 2174 025e 9142     		cmp	r1, r2
 2175 0260 E6D1     		bne	.L153
 753:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2176              		.loc 1 753 4 is_stmt 1 view .LVU620
 2177              		.loc 1 753 52 is_stmt 0 view .LVU621
 2178 0262 04EB0512 		add	r2, r4, r5, lsl #4
 2179 0266 1A44     		add	r2, r2, r3
 2180 0268 0221     		movs	r1, #2
 2181 026a 82F85811 		strb	r1, [r2, #344]
 2182 026e DFE7     		b	.L153
 2183              	.L159:
 2184              		.loc 1 753 52 view .LVU622
 2185              	.LBE23:
 754:Core/Src/hall_detection.c **** 		}
 755:Core/Src/hall_detection.c **** 	}
 756:Core/Src/hall_detection.c **** }
 2186              		.loc 1 756 1 view .LVU623
 2187 0270 05B0     		add	sp, sp, #20
 2188              	.LCFI30:
 2189              		.cfi_def_cfa_offset 28
 2190              		@ sp needed
 2191 0272 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2192              	.LVL159:
 2193              	.L163:
 2194              		.loc 1 756 1 view .LVU624
 2195 0276 00BF     		.align	3
ARM GAS  /tmp/cc3okDhi.s 			page 57


 2196              	.L162:
 2197 0278 ABAAAA2A 		.word	715827883
 2198 027c 00000000 		.word	.LANCHOR2
 2199 0280 66666666 		.word	1717986918
 2200 0284 6666EE3F 		.word	1072588390
 2201              		.cfi_endproc
 2202              	.LFE252:
 2204              		.section	.text.assign_polarity,"ax",%progbits
 2205              		.align	1
 2206              		.global	assign_polarity
 2207              		.syntax unified
 2208              		.thumb
 2209              		.thumb_func
 2210              		.fpu fpv4-sp-d16
 2212              	assign_polarity:
 2213              	.LVL160:
 2214              	.LFB253:
 757:Core/Src/hall_detection.c **** 
 758:Core/Src/hall_detection.c **** 
 759:Core/Src/hall_detection.c **** 
 760:Core/Src/hall_detection.c **** /**
 761:Core/Src/hall_detection.c **** * \brief the other magic function, asigns polarity from risign or falling edges, it also takes into
 762:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 763:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 764:Core/Src/hall_detection.c **** */
 765:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen){
 2215              		.loc 1 765 57 is_stmt 1 view -0
 2216              		.cfi_startproc
 2217              		@ args = 0, pretend = 0, frame = 24
 2218              		@ frame_needed = 0, uses_anonymous_args = 0
 2219              		@ link register save eliminated.
 2220              		.loc 1 765 57 is_stmt 0 view .LVU626
 2221 0000 30B4     		push	{r4, r5}
 2222              	.LCFI31:
 2223              		.cfi_def_cfa_offset 8
 2224              		.cfi_offset 4, -8
 2225              		.cfi_offset 5, -4
 2226 0002 86B0     		sub	sp, sp, #24
 2227              	.LCFI32:
 2228              		.cfi_def_cfa_offset 32
 766:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	currents[NUMBEROFPHASES]={&gen->currA,&gen->currB,&gen->currC
 2229              		.loc 1 766 2 is_stmt 1 view .LVU627
 2230              		.loc 1 766 65 is_stmt 0 view .LVU628
 2231 0004 031D     		adds	r3, r0, #4
 2232              		.loc 1 766 39 view .LVU629
 2233 0006 0393     		str	r3, [sp, #12]
 2234              		.loc 1 766 77 view .LVU630
 2235 0008 00F13003 		add	r3, r0, #48
 2236              		.loc 1 766 39 view .LVU631
 2237 000c 0493     		str	r3, [sp, #16]
 2238              		.loc 1 766 89 view .LVU632
 2239 000e 00F15C03 		add	r3, r0, #92
 2240              		.loc 1 766 39 view .LVU633
 2241 0012 0593     		str	r3, [sp, #20]
 767:Core/Src/hall_detection.c **** 	hall_measurements_struct*	            halls[NUMBEROFPHASES]	={&gen->hallA,&gen->hallB,&gen->hallC}
 2242              		.loc 1 767 2 is_stmt 1 view .LVU634
 2243              		.loc 1 767 64 is_stmt 0 view .LVU635
ARM GAS  /tmp/cc3okDhi.s 			page 58


 2244 0014 00F18803 		add	r3, r0, #136
 2245              		.loc 1 767 40 view .LVU636
 2246 0018 0093     		str	r3, [sp]
 2247              		.loc 1 767 76 view .LVU637
 2248 001a 00F1B003 		add	r3, r0, #176
 2249              		.loc 1 767 40 view .LVU638
 2250 001e 0193     		str	r3, [sp, #4]
 2251              		.loc 1 767 88 view .LVU639
 2252 0020 00F1D803 		add	r3, r0, #216
 2253              		.loc 1 767 40 view .LVU640
 2254 0024 0293     		str	r3, [sp, #8]
 768:Core/Src/hall_detection.c **** 	detection_results_struct *pointerOfcurrentResult=&gen->results[gen->numberOfresults];
 2255              		.loc 1 768 2 is_stmt 1 view .LVU641
 2256              		.loc 1 768 68 is_stmt 0 view .LVU642
 2257 0026 D0F84841 		ldr	r4, [r0, #328]
 2258              	.LVL161:
 769:Core/Src/hall_detection.c **** 
 770:Core/Src/hall_detection.c **** 
 771:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2259              		.loc 1 771 2 is_stmt 1 view .LVU643
 2260              	.LBB24:
 2261              		.loc 1 771 7 view .LVU644
 2262              		.loc 1 771 16 is_stmt 0 view .LVU645
 2263 002a 0023     		movs	r3, #0
 2264              		.loc 1 771 2 view .LVU646
 2265 002c 1CE0     		b	.L165
 2266              	.LVL162:
 2267              	.L173:
 772:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 773:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2268              		.loc 1 773 4 is_stmt 1 view .LVU647
 2269              		.loc 1 773 67 is_stmt 0 view .LVU648
 2270 002e 01EB4102 		add	r2, r1, r1, lsl #1
 2271 0032 1A44     		add	r2, r2, r3
 2272 0034 4832     		adds	r2, r2, #72
 2273 0036 00EB8202 		add	r2, r0, r2, lsl #2
 2274 003a 5268     		ldr	r2, [r2, #4]
 2275              		.loc 1 773 6 view .LVU649
 2276 003c 32B9     		cbnz	r2, .L167
 774:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2277              		.loc 1 774 5 is_stmt 1 view .LVU650
 2278              		.loc 1 774 81 is_stmt 0 view .LVU651
 2279 003e 00EB0412 		add	r2, r0, r4, lsl #4
 2280 0042 1144     		add	r1, r1, r2
 2281 0044 0022     		movs	r2, #0
 2282 0046 81F85B21 		strb	r2, [r1, #347]
 2283 004a 0CE0     		b	.L168
 2284              	.L167:
 775:Core/Src/hall_detection.c **** 			}else{
 776:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2285              		.loc 1 776 5 is_stmt 1 view .LVU652
 2286              		.loc 1 776 81 is_stmt 0 view .LVU653
 2287 004c 00EB0412 		add	r2, r0, r4, lsl #4
 2288 0050 1144     		add	r1, r1, r2
 2289 0052 0122     		movs	r2, #1
 2290 0054 81F85B21 		strb	r2, [r1, #347]
 2291 0058 05E0     		b	.L168
ARM GAS  /tmp/cc3okDhi.s 			page 59


 2292              	.L169:
 777:Core/Src/hall_detection.c **** 			}
 778:Core/Src/hall_detection.c **** 		}else{
 779:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 780:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 781:Core/Src/hall_detection.c **** 			}else{
 782:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2293              		.loc 1 782 5 is_stmt 1 view .LVU654
 2294              		.loc 1 782 81 is_stmt 0 view .LVU655
 2295 005a 00EB0412 		add	r2, r0, r4, lsl #4
 2296 005e 1144     		add	r1, r1, r2
 2297 0060 0022     		movs	r2, #0
 2298 0062 81F85B21 		strb	r2, [r1, #347]
 2299              	.L168:
 771:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2300              		.loc 1 771 43 discriminator 2 view .LVU656
 2301 0066 0133     		adds	r3, r3, #1
 2302              	.LVL163:
 2303              	.L165:
 771:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2304              		.loc 1 771 2 discriminator 1 view .LVU657
 2305 0068 022B     		cmp	r3, #2
 2306 006a 23D8     		bhi	.L172
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2307              		.loc 1 772 3 is_stmt 1 view .LVU658
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2308              		.loc 1 772 49 is_stmt 0 view .LVU659
 2309 006c 00EB0412 		add	r2, r0, r4, lsl #4
 2310 0070 1A44     		add	r2, r2, r3
 2311 0072 92F85811 		ldrb	r1, [r2, #344]	@ zero_extendqisi2
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2312              		.loc 1 772 14 view .LVU660
 2313 0076 06AA     		add	r2, sp, #24
 2314 0078 02EB8102 		add	r2, r2, r1, lsl #2
 2315 007c 52F80C2C 		ldr	r2, [r2, #-12]
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2316              		.loc 1 772 77 view .LVU661
 2317 0080 92F82150 		ldrb	r5, [r2, #33]	@ zero_extendqisi2
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2318              		.loc 1 772 87 view .LVU662
 2319 0084 06AA     		add	r2, sp, #24
 2320 0086 02EB8302 		add	r2, r2, r3, lsl #2
 2321 008a 52F8182C 		ldr	r2, [r2, #-24]
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2322              		.loc 1 772 114 view .LVU663
 2323 008e 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2324              		.loc 1 772 5 view .LVU664
 2325 0090 9542     		cmp	r5, r2
 2326 0092 CCD0     		beq	.L173
 779:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2327              		.loc 1 779 4 is_stmt 1 view .LVU665
 779:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2328              		.loc 1 779 67 is_stmt 0 view .LVU666
 2329 0094 01EB4102 		add	r2, r1, r1, lsl #1
 2330 0098 1A44     		add	r2, r2, r3
 2331 009a 4832     		adds	r2, r2, #72
ARM GAS  /tmp/cc3okDhi.s 			page 60


 2332 009c 00EB8202 		add	r2, r0, r2, lsl #2
 2333 00a0 5268     		ldr	r2, [r2, #4]
 779:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2334              		.loc 1 779 6 view .LVU667
 2335 00a2 002A     		cmp	r2, #0
 2336 00a4 D9D1     		bne	.L169
 780:Core/Src/hall_detection.c **** 			}else{
 2337              		.loc 1 780 5 is_stmt 1 view .LVU668
 780:Core/Src/hall_detection.c **** 			}else{
 2338              		.loc 1 780 81 is_stmt 0 view .LVU669
 2339 00a6 00EB0412 		add	r2, r0, r4, lsl #4
 2340 00aa 1144     		add	r1, r1, r2
 2341 00ac 0122     		movs	r2, #1
 2342 00ae 81F85B21 		strb	r2, [r1, #347]
 2343 00b2 D8E7     		b	.L168
 2344              	.L172:
 780:Core/Src/hall_detection.c **** 			}else{
 2345              		.loc 1 780 81 view .LVU670
 2346              	.LBE24:
 783:Core/Src/hall_detection.c **** 			}
 784:Core/Src/hall_detection.c **** 		}
 785:Core/Src/hall_detection.c **** 	}
 786:Core/Src/hall_detection.c **** 
 787:Core/Src/hall_detection.c **** }
 2347              		.loc 1 787 1 view .LVU671
 2348 00b4 06B0     		add	sp, sp, #24
 2349              	.LCFI33:
 2350              		.cfi_def_cfa_offset 8
 2351              		@ sp needed
 2352 00b6 30BC     		pop	{r4, r5}
 2353              	.LCFI34:
 2354              		.cfi_restore 5
 2355              		.cfi_restore 4
 2356              		.cfi_def_cfa_offset 0
 2357              	.LVL164:
 2358              		.loc 1 787 1 view .LVU672
 2359 00b8 7047     		bx	lr
 2360              		.cfi_endproc
 2361              	.LFE253:
 2363              		.section	.text.interpretation,"ax",%progbits
 2364              		.align	1
 2365              		.global	interpretation
 2366              		.syntax unified
 2367              		.thumb
 2368              		.thumb_func
 2369              		.fpu fpv4-sp-d16
 2371              	interpretation:
 2372              	.LVL165:
 2373              	.LFB241:
 301:Core/Src/hall_detection.c **** 
 2374              		.loc 1 301 84 is_stmt 1 view -0
 2375              		.cfi_startproc
 2376              		@ args = 0, pretend = 0, frame = 0
 2377              		@ frame_needed = 0, uses_anonymous_args = 0
 301:Core/Src/hall_detection.c **** 
 2378              		.loc 1 301 84 is_stmt 0 view .LVU674
 2379 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/cc3okDhi.s 			page 61


 2380              	.LCFI35:
 2381              		.cfi_def_cfa_offset 16
 2382              		.cfi_offset 3, -16
 2383              		.cfi_offset 4, -12
 2384              		.cfi_offset 5, -8
 2385              		.cfi_offset 14, -4
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2386              		.loc 1 304 2 is_stmt 1 view .LVU675
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2387              		.loc 1 304 11 is_stmt 0 view .LVU676
 2388 0002 0C4B     		ldr	r3, .L178
 2389 0004 1A68     		ldr	r2, [r3]
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2390              		.loc 1 304 4 view .LVU677
 2391 0006 0C4B     		ldr	r3, .L178+4
 2392 0008 9A42     		cmp	r2, r3
 2393 000a 02D9     		bls	.L175
 305:Core/Src/hall_detection.c **** 		return;
 2394              		.loc 1 305 3 is_stmt 1 view .LVU678
 305:Core/Src/hall_detection.c **** 		return;
 2395              		.loc 1 305 9 is_stmt 0 view .LVU679
 2396 000c 0723     		movs	r3, #7
 2397 000e 0370     		strb	r3, [r0]
 306:Core/Src/hall_detection.c **** 	}
 2398              		.loc 1 306 3 is_stmt 1 view .LVU680
 2399              	.LVL166:
 2400              	.L174:
 315:Core/Src/hall_detection.c **** 
 2401              		.loc 1 315 1 is_stmt 0 view .LVU681
 2402 0010 38BD     		pop	{r3, r4, r5, pc}
 2403              	.LVL167:
 2404              	.L175:
 315:Core/Src/hall_detection.c **** 
 2405              		.loc 1 315 1 view .LVU682
 2406 0012 0C46     		mov	r4, r1
 2407 0014 0546     		mov	r5, r0
 309:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2408              		.loc 1 309 2 is_stmt 1 view .LVU683
 2409 0016 0846     		mov	r0, r1
 2410              	.LVL168:
 309:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2411              		.loc 1 309 2 is_stmt 0 view .LVU684
 2412 0018 FFF7FEFF 		bl	assign_closest_phase_to_hall
 2413              	.LVL169:
 310:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 2414              		.loc 1 310 2 is_stmt 1 view .LVU685
 2415 001c 2046     		mov	r0, r4
 2416 001e FFF7FEFF 		bl	assign_polarity
 2417              	.LVL170:
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2418              		.loc 1 311 2 view .LVU686
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2419              		.loc 1 311 5 is_stmt 0 view .LVU687
 2420 0022 D4F84831 		ldr	r3, [r4, #328]
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2421              		.loc 1 311 22 view .LVU688
 2422 0026 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc3okDhi.s 			page 62


 2423 0028 C4F84831 		str	r3, [r4, #328]
 312:Core/Src/hall_detection.c **** 
 2424              		.loc 1 312 2 is_stmt 1 view .LVU689
 312:Core/Src/hall_detection.c **** 
 2425              		.loc 1 312 8 is_stmt 0 view .LVU690
 2426 002c 0523     		movs	r3, #5
 2427 002e 2B70     		strb	r3, [r5]
 2428 0030 EEE7     		b	.L174
 2429              	.L179:
 2430 0032 00BF     		.align	2
 2431              	.L178:
 2432 0034 00000000 		.word	ticks
 2433 0038 38900D00 		.word	888888
 2434              		.cfi_endproc
 2435              	.LFE241:
 2437              		.section	.text.Hall_Identification_Test_measurement,"ax",%progbits
 2438              		.align	1
 2439              		.global	Hall_Identification_Test_measurement
 2440              		.syntax unified
 2441              		.thumb
 2442              		.thumb_func
 2443              		.fpu fpv4-sp-d16
 2445              	Hall_Identification_Test_measurement:
 2446              	.LVL171:
 2447              	.LFB237:
 174:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2448              		.loc 1 174 4 is_stmt 1 view -0
 2449              		.cfi_startproc
 2450              		@ args = 4, pretend = 0, frame = 0
 2451              		@ frame_needed = 0, uses_anonymous_args = 0
 174:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2452              		.loc 1 174 4 is_stmt 0 view .LVU692
 2453 0000 30B5     		push	{r4, r5, lr}
 2454              	.LCFI36:
 2455              		.cfi_def_cfa_offset 12
 2456              		.cfi_offset 4, -12
 2457              		.cfi_offset 5, -8
 2458              		.cfi_offset 14, -4
 2459 0002 85B0     		sub	sp, sp, #20
 2460              	.LCFI37:
 2461              		.cfi_def_cfa_offset 32
 175:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 2462              		.loc 1 175 2 is_stmt 1 view .LVU693
 2463 0004 2B4C     		ldr	r4, .L191
 2464 0006 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 2465 0008 013C     		subs	r4, r4, #1
 2466 000a 052C     		cmp	r4, #5
 2467 000c 4ED8     		bhi	.L181
 2468 000e DFE804F0 		tbb	[pc, r4]
 2469              	.L183:
 2470 0012 03       		.byte	(.L188-.L183)/2
 2471 0013 11       		.byte	(.L187-.L183)/2
 2472 0014 20       		.byte	(.L186-.L183)/2
 2473 0015 2F       		.byte	(.L185-.L183)/2
 2474 0016 38       		.byte	(.L184-.L183)/2
 2475 0017 44       		.byte	(.L182-.L183)/2
 2476              		.p2align 1
ARM GAS  /tmp/cc3okDhi.s 			page 63


 2477              	.L188:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2478              		.loc 1 177 4 view .LVU694
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2479              		.loc 1 177 9 is_stmt 0 view .LVU695
 2480 0018 274D     		ldr	r5, .L191+4
 2481 001a 0023     		movs	r3, #0
 2482              	.LVL172:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2483              		.loc 1 177 9 view .LVU696
 2484 001c 2B60     		str	r3, [r5]
 178:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2485              		.loc 1 178 4 is_stmt 1 view .LVU697
 2486 001e 274C     		ldr	r4, .L191+8
 2487 0020 2046     		mov	r0, r4
 2488              	.LVL173:
 178:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2489              		.loc 1 178 4 is_stmt 0 view .LVU698
 2490 0022 FFF7FEFF 		bl	resetVariables
 2491              	.LVL174:
 179:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 2492              		.loc 1 179 4 is_stmt 1 view .LVU699
 179:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 2493              		.loc 1 179 19 is_stmt 0 view .LVU700
 2494 0026 234B     		ldr	r3, .L191
 2495 0028 0222     		movs	r2, #2
 2496 002a 1A70     		strb	r2, [r3]
 180:Core/Src/hall_detection.c **** 			break;
 2497              		.loc 1 180 4 is_stmt 1 view .LVU701
 180:Core/Src/hall_detection.c **** 			break;
 2498              		.loc 1 180 35 is_stmt 0 view .LVU702
 2499 002c 2B68     		ldr	r3, [r5]
 2500 002e 2360     		str	r3, [r4]
 181:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 2501              		.loc 1 181 4 is_stmt 1 view .LVU703
 2502              	.L180:
 209:Core/Src/hall_detection.c **** 
 2503              		.loc 1 209 1 is_stmt 0 view .LVU704
 2504 0030 05B0     		add	sp, sp, #20
 2505              	.LCFI38:
 2506              		.cfi_remember_state
 2507              		.cfi_def_cfa_offset 12
 2508              		@ sp needed
 2509 0032 30BD     		pop	{r4, r5, pc}
 2510              	.LVL175:
 2511              	.L187:
 2512              	.LCFI39:
 2513              		.cfi_restore_state
 183:Core/Src/hall_detection.c **** 			ticks++;
 2514              		.loc 1 183 4 is_stmt 1 view .LVU705
 2515 0034 089C     		ldr	r4, [sp, #32]
 2516 0036 0294     		str	r4, [sp, #8]
 2517 0038 0193     		str	r3, [sp, #4]
 2518 003a 0092     		str	r2, [sp]
 2519 003c 0B46     		mov	r3, r1
 2520              	.LVL176:
 183:Core/Src/hall_detection.c **** 			ticks++;
ARM GAS  /tmp/cc3okDhi.s 			page 64


 2521              		.loc 1 183 4 is_stmt 0 view .LVU706
 2522 003e 0246     		mov	r2, r0
 2523              	.LVL177:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2524              		.loc 1 183 4 view .LVU707
 2525 0040 1E49     		ldr	r1, .L191+8
 2526              	.LVL178:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2527              		.loc 1 183 4 view .LVU708
 2528 0042 1C48     		ldr	r0, .L191
 2529              	.LVL179:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2530              		.loc 1 183 4 view .LVU709
 2531 0044 FFF7FEFF 		bl	wait_for_the_current_stationary
 2532              	.LVL180:
 184:Core/Src/hall_detection.c **** 			break;
 2533              		.loc 1 184 4 is_stmt 1 view .LVU710
 184:Core/Src/hall_detection.c **** 			break;
 2534              		.loc 1 184 9 is_stmt 0 view .LVU711
 2535 0048 1B4A     		ldr	r2, .L191+4
 2536 004a 1368     		ldr	r3, [r2]
 2537 004c 0133     		adds	r3, r3, #1
 2538 004e 1360     		str	r3, [r2]
 185:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 2539              		.loc 1 185 4 is_stmt 1 view .LVU712
 2540 0050 EEE7     		b	.L180
 2541              	.LVL181:
 2542              	.L186:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2543              		.loc 1 187 4 view .LVU713
 2544 0052 089C     		ldr	r4, [sp, #32]
 2545 0054 0294     		str	r4, [sp, #8]
 2546 0056 0193     		str	r3, [sp, #4]
 2547 0058 0092     		str	r2, [sp]
 2548 005a 0B46     		mov	r3, r1
 2549              	.LVL182:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2550              		.loc 1 187 4 is_stmt 0 view .LVU714
 2551 005c 0246     		mov	r2, r0
 2552              	.LVL183:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2553              		.loc 1 187 4 view .LVU715
 2554 005e 1749     		ldr	r1, .L191+8
 2555              	.LVL184:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2556              		.loc 1 187 4 view .LVU716
 2557 0060 1448     		ldr	r0, .L191
 2558              	.LVL185:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2559              		.loc 1 187 4 view .LVU717
 2560 0062 FFF7FEFF 		bl	adquisition
 2561              	.LVL186:
 188:Core/Src/hall_detection.c **** 			break;
 2562              		.loc 1 188 4 is_stmt 1 view .LVU718
 188:Core/Src/hall_detection.c **** 			break;
 2563              		.loc 1 188 9 is_stmt 0 view .LVU719
 2564 0066 144A     		ldr	r2, .L191+4
ARM GAS  /tmp/cc3okDhi.s 			page 65


 2565 0068 1368     		ldr	r3, [r2]
 2566 006a 0133     		adds	r3, r3, #1
 2567 006c 1360     		str	r3, [r2]
 189:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 2568              		.loc 1 189 4 is_stmt 1 view .LVU720
 2569 006e DFE7     		b	.L180
 2570              	.LVL187:
 2571              	.L185:
 191:Core/Src/hall_detection.c **** 			ticks++;
 2572              		.loc 1 191 4 view .LVU721
 2573 0070 1249     		ldr	r1, .L191+8
 2574              	.LVL188:
 191:Core/Src/hall_detection.c **** 			ticks++;
 2575              		.loc 1 191 4 is_stmt 0 view .LVU722
 2576 0072 1048     		ldr	r0, .L191
 2577              	.LVL189:
 191:Core/Src/hall_detection.c **** 			ticks++;
 2578              		.loc 1 191 4 view .LVU723
 2579 0074 FFF7FEFF 		bl	interpretation
 2580              	.LVL190:
 192:Core/Src/hall_detection.c **** 			break;
 2581              		.loc 1 192 4 is_stmt 1 view .LVU724
 192:Core/Src/hall_detection.c **** 			break;
 2582              		.loc 1 192 9 is_stmt 0 view .LVU725
 2583 0078 0F4A     		ldr	r2, .L191+4
 2584 007a 1368     		ldr	r3, [r2]
 2585 007c 0133     		adds	r3, r3, #1
 2586 007e 1360     		str	r3, [r2]
 193:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 2587              		.loc 1 193 4 is_stmt 1 view .LVU726
 2588 0080 D6E7     		b	.L180
 2589              	.LVL191:
 2590              	.L184:
 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2591              		.loc 1 195 4 view .LVU727
 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2592              		.loc 1 195 9 is_stmt 0 view .LVU728
 2593 0082 0D4C     		ldr	r4, .L191+4
 2594 0084 2368     		ldr	r3, [r4]
 2595              	.LVL192:
 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2596              		.loc 1 195 9 view .LVU729
 2597 0086 0133     		adds	r3, r3, #1
 2598 0088 2360     		str	r3, [r4]
 196:Core/Src/hall_detection.c **** 			ticks++;
 2599              		.loc 1 196 4 is_stmt 1 view .LVU730
 2600 008a 0C49     		ldr	r1, .L191+8
 2601              	.LVL193:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2602              		.loc 1 196 4 is_stmt 0 view .LVU731
 2603 008c 0948     		ldr	r0, .L191
 2604              	.LVL194:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2605              		.loc 1 196 4 view .LVU732
 2606 008e FFF7FEFF 		bl	validation
 2607              	.LVL195:
 197:Core/Src/hall_detection.c **** 			break;
ARM GAS  /tmp/cc3okDhi.s 			page 66


 2608              		.loc 1 197 4 is_stmt 1 view .LVU733
 197:Core/Src/hall_detection.c **** 			break;
 2609              		.loc 1 197 9 is_stmt 0 view .LVU734
 2610 0092 2368     		ldr	r3, [r4]
 2611 0094 0133     		adds	r3, r3, #1
 2612 0096 2360     		str	r3, [r4]
 198:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 2613              		.loc 1 198 4 is_stmt 1 view .LVU735
 2614 0098 CAE7     		b	.L180
 2615              	.LVL196:
 2616              	.L182:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2617              		.loc 1 200 4 view .LVU736
 2618 009a 0849     		ldr	r1, .L191+8
 2619              	.LVL197:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2620              		.loc 1 200 4 is_stmt 0 view .LVU737
 2621 009c 0548     		ldr	r0, .L191
 2622              	.LVL198:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2623              		.loc 1 200 4 view .LVU738
 2624 009e FFF7FEFF 		bl	present_and_finish
 2625              	.LVL199:
 201:Core/Src/hall_detection.c **** 			break;
 2626              		.loc 1 201 4 is_stmt 1 view .LVU739
 201:Core/Src/hall_detection.c **** 			break;
 2627              		.loc 1 201 9 is_stmt 0 view .LVU740
 2628 00a2 054A     		ldr	r2, .L191+4
 2629 00a4 1368     		ldr	r3, [r2]
 2630 00a6 0133     		adds	r3, r3, #1
 2631 00a8 1360     		str	r3, [r2]
 202:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 2632              		.loc 1 202 4 is_stmt 1 view .LVU741
 2633 00aa C1E7     		b	.L180
 2634              	.LVL200:
 2635              	.L181:
 206:Core/Src/hall_detection.c **** 			break;
 2636              		.loc 1 206 4 view .LVU742
 206:Core/Src/hall_detection.c **** 			break;
 2637              		.loc 1 206 19 is_stmt 0 view .LVU743
 2638 00ac 014B     		ldr	r3, .L191
 2639              	.LVL201:
 206:Core/Src/hall_detection.c **** 			break;
 2640              		.loc 1 206 19 view .LVU744
 2641 00ae 0022     		movs	r2, #0
 2642              	.LVL202:
 206:Core/Src/hall_detection.c **** 			break;
 2643              		.loc 1 206 19 view .LVU745
 2644 00b0 1A70     		strb	r2, [r3]
 207:Core/Src/hall_detection.c **** 	}
 2645              		.loc 1 207 4 is_stmt 1 view .LVU746
 209:Core/Src/hall_detection.c **** 
 2646              		.loc 1 209 1 is_stmt 0 view .LVU747
 2647 00b2 BDE7     		b	.L180
 2648              	.L192:
 2649              		.align	2
 2650              	.L191:
ARM GAS  /tmp/cc3okDhi.s 			page 67


 2651 00b4 00000000 		.word	.LANCHOR0
 2652 00b8 00000000 		.word	ticks
 2653 00bc 00000000 		.word	.LANCHOR1
 2654              		.cfi_endproc
 2655              	.LFE237:
 2657              		.global	empty_general
 2658              		.global	general
 2659              		.global	detection_state
 2660              		.comm	ticks,4,4
 2661              		.section	.rodata
 2662              		.align	2
 2663              		.set	.LANCHOR2,. + 0
 2664              	.LC0:
 2665 0000 FF000000 		.word	255
 2666 0004 FF000000 		.word	255
 2667 0008 FF000000 		.word	255
 2668              		.section	.bss.detection_state,"aw",%nobits
 2669              		.set	.LANCHOR0,. + 0
 2672              	detection_state:
 2673 0000 00       		.space	1
 2674              		.section	.bss.general,"aw",%nobits
 2675              		.align	2
 2676              		.set	.LANCHOR1,. + 0
 2679              	general:
 2680 0000 00000000 		.space	440
 2680      00000000 
 2680      00000000 
 2680      00000000 
 2680      00000000 
 2681              		.section	.rodata.empty_general,"a"
 2682              		.align	2
 2685              	empty_general:
 2686 0000 00000000 		.space	440
 2686      00000000 
 2686      00000000 
 2686      00000000 
 2686      00000000 
 2687              		.text
 2688              	.Letext0:
 2689              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2690              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2691              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2692              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2693              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2694              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2695              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2696              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2697              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2698              		.file 11 "Core/Inc/main.h"
 2699              		.file 12 "Core/Inc/hall_detection.h"
 2700              		.file 13 "Core/Inc/usart.h"
 2701              		.file 14 "<built-in>"
ARM GAS  /tmp/cc3okDhi.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hall_detection.c
     /tmp/cc3okDhi.s:18     .text.Hall_start_detection:0000000000000000 $t
     /tmp/cc3okDhi.s:26     .text.Hall_start_detection:0000000000000000 Hall_start_detection
     /tmp/cc3okDhi.s:44     .text.Hall_start_detection:0000000000000008 $d
     /tmp/cc3okDhi.s:49     .text.Hall_is_detection_finished:0000000000000000 $t
     /tmp/cc3okDhi.s:56     .text.Hall_is_detection_finished:0000000000000000 Hall_is_detection_finished
     /tmp/cc3okDhi.s:80     .text.Hall_is_detection_finished:0000000000000010 $d
     /tmp/cc3okDhi.s:85     .text.resetVariables:0000000000000000 $t
     /tmp/cc3okDhi.s:92     .text.resetVariables:0000000000000000 resetVariables
     /tmp/cc3okDhi.s:117    .text.validation:0000000000000000 $t
     /tmp/cc3okDhi.s:124    .text.validation:0000000000000000 validation
     /tmp/cc3okDhi.s:422    .text.validation:0000000000000128 $d
                            *COM*:0000000000000004 ticks
     /tmp/cc3okDhi.s:428    .text.present_and_finish:0000000000000000 $t
     /tmp/cc3okDhi.s:435    .text.present_and_finish:0000000000000000 present_and_finish
     /tmp/cc3okDhi.s:602    .text.present_and_finish:00000000000000b4 $d
     /tmp/cc3okDhi.s:608    .text.fill_buffers:0000000000000000 $t
     /tmp/cc3okDhi.s:615    .text.fill_buffers:0000000000000000 fill_buffers
     /tmp/cc3okDhi.s:718    .text.detect_N_current_zerocrossings:0000000000000000 $t
     /tmp/cc3okDhi.s:725    .text.detect_N_current_zerocrossings:0000000000000000 detect_N_current_zerocrossings
     /tmp/cc3okDhi.s:856    .text.detect_N_hall_zerocrossings:0000000000000000 $t
     /tmp/cc3okDhi.s:863    .text.detect_N_hall_zerocrossings:0000000000000000 detect_N_hall_zerocrossings
     /tmp/cc3okDhi.s:942    .text.detect_N_zerocrossings:0000000000000000 $t
     /tmp/cc3okDhi.s:949    .text.detect_N_zerocrossings:0000000000000000 detect_N_zerocrossings
     /tmp/cc3okDhi.s:1106   .text.detect_N_zerocrossings:00000000000000bc $d
     /tmp/cc3okDhi.s:1112   .text.calculateElectricPeriod_inTicks:0000000000000000 $t
     /tmp/cc3okDhi.s:1119   .text.calculateElectricPeriod_inTicks:0000000000000000 calculateElectricPeriod_inTicks
     /tmp/cc3okDhi.s:1261   .text.calculateElectricPeriod_inTicks:00000000000000a0 $d
     /tmp/cc3okDhi.s:1266   .text.adquisition:0000000000000000 $t
     /tmp/cc3okDhi.s:1273   .text.adquisition:0000000000000000 adquisition
     /tmp/cc3okDhi.s:1368   .text.adquisition:0000000000000054 $d
     /tmp/cc3okDhi.s:1378   .text.is_deviation_from_period_acceptable:0000000000000000 $t
     /tmp/cc3okDhi.s:1385   .text.is_deviation_from_period_acceptable:0000000000000000 is_deviation_from_period_acceptable
     /tmp/cc3okDhi.s:1558   .text.is_deviation_from_period_acceptable:00000000000000a4 $d
     /tmp/cc3okDhi.s:1565   .text.are_all_periods_stable:0000000000000000 $t
     /tmp/cc3okDhi.s:1572   .text.are_all_periods_stable:0000000000000000 are_all_periods_stable
     /tmp/cc3okDhi.s:1606   .text.are_all_periods_stable:0000000000000018 $d
     /tmp/cc3okDhi.s:1611   .text.wait_for_the_current_stationary:0000000000000000 $t
     /tmp/cc3okDhi.s:1618   .text.wait_for_the_current_stationary:0000000000000000 wait_for_the_current_stationary
     /tmp/cc3okDhi.s:1734   .text.wait_for_the_current_stationary:0000000000000070 $d
     /tmp/cc3okDhi.s:1741   .text.absolute:0000000000000000 $t
     /tmp/cc3okDhi.s:1748   .text.absolute:0000000000000000 absolute
     /tmp/cc3okDhi.s:1769   .text.assign_closest_phase_to_hall:0000000000000000 $t
     /tmp/cc3okDhi.s:1776   .text.assign_closest_phase_to_hall:0000000000000000 assign_closest_phase_to_hall
     /tmp/cc3okDhi.s:2197   .text.assign_closest_phase_to_hall:0000000000000278 $d
     /tmp/cc3okDhi.s:2205   .text.assign_polarity:0000000000000000 $t
     /tmp/cc3okDhi.s:2212   .text.assign_polarity:0000000000000000 assign_polarity
     /tmp/cc3okDhi.s:2364   .text.interpretation:0000000000000000 $t
     /tmp/cc3okDhi.s:2371   .text.interpretation:0000000000000000 interpretation
     /tmp/cc3okDhi.s:2432   .text.interpretation:0000000000000034 $d
     /tmp/cc3okDhi.s:2438   .text.Hall_Identification_Test_measurement:0000000000000000 $t
     /tmp/cc3okDhi.s:2445   .text.Hall_Identification_Test_measurement:0000000000000000 Hall_Identification_Test_measurement
     /tmp/cc3okDhi.s:2470   .text.Hall_Identification_Test_measurement:0000000000000012 $d
     /tmp/cc3okDhi.s:2476   .text.Hall_Identification_Test_measurement:0000000000000018 $t
     /tmp/cc3okDhi.s:2651   .text.Hall_Identification_Test_measurement:00000000000000b4 $d
     /tmp/cc3okDhi.s:2685   .rodata.empty_general:0000000000000000 empty_general
ARM GAS  /tmp/cc3okDhi.s 			page 69


     /tmp/cc3okDhi.s:2679   .bss.general:0000000000000000 general
     /tmp/cc3okDhi.s:2672   .bss.detection_state:0000000000000000 detection_state
     /tmp/cc3okDhi.s:2662   .rodata:0000000000000000 $d
     /tmp/cc3okDhi.s:2673   .bss.detection_state:0000000000000000 $d
     /tmp/cc3okDhi.s:2675   .bss.general:0000000000000000 $d
     /tmp/cc3okDhi.s:2682   .rodata.empty_general:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_UART_Transmit
huart2
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_d2iz
