#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri May 24 15:09:18 2019
# Process ID: 21442
# Current directory: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1
# Command line: vivado -log design_1_sobel_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_0_1.tcl
# Log file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/design_1_sobel_0_1.vds
# Journal file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_sobel_0_1.tcl -notrace
Command: synth_design -top design_1_sobel_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21471 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.254 ; gain = 93.809 ; free physical = 261 ; free virtual = 6604
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sobel_0_1' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/synth/design_1_sobel_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'sobel' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state27 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state28 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state29 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state30 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state31 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state32 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state33 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 124'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 124'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 124'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 124'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 124'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 124'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 124'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 124'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 124'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 124'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 124'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 124'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 124'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 124'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 124'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 124'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 124'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 124'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 124'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 124'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 124'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 124'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 124'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 124'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 124'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 124'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 124'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 124'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 124'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 124'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 124'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 124'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 124'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 124'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 124'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 124'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 124'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 124'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 124'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 124'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 124'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 124'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 124'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 124'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 124'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 124'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 124'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 124'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 124'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 124'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 124'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 124'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 124'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 124'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 124'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 124'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 124'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 124'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 124'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 124'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 124'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_73 bound to: 115 - type: integer 
	Parameter ap_const_lv32_76 bound to: 118 - type: integer 
	Parameter ap_const_lv32_7B bound to: 123 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter ap_const_lv32_74 bound to: 116 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_75 bound to: 117 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv10_2 bound to: 10'b0000000010 
	Parameter ap_const_lv10_3 bound to: 10'b0000000011 
	Parameter ap_const_lv10_4 bound to: 10'b0000000100 
	Parameter ap_const_lv10_5 bound to: 10'b0000000101 
	Parameter ap_const_lv10_6 bound to: 10'b0000000110 
	Parameter ap_const_lv10_7 bound to: 10'b0000000111 
	Parameter ap_const_lv10_8 bound to: 10'b0000001000 
	Parameter ap_const_lv10_9 bound to: 10'b0000001001 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_41 bound to: 65 - type: integer 
	Parameter ap_const_lv11_B bound to: 11'b00000001011 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv11_C bound to: 11'b00000001100 
	Parameter ap_const_lv11_D bound to: 11'b00000001101 
	Parameter ap_const_lv11_E bound to: 11'b00000001110 
	Parameter ap_const_lv11_F bound to: 11'b00000001111 
	Parameter ap_const_lv11_10 bound to: 11'b00000010000 
	Parameter ap_const_lv11_11 bound to: 11'b00000010001 
	Parameter ap_const_lv11_12 bound to: 11'b00000010010 
	Parameter ap_const_lv11_13 bound to: 11'b00000010011 
	Parameter ap_const_lv11_14 bound to: 11'b00000010100 
	Parameter ap_const_lv11_A bound to: 11'b00000001010 
	Parameter ap_const_lv12_15 bound to: 12'b000000010101 
	Parameter ap_const_lv12_16 bound to: 12'b000000010110 
	Parameter ap_const_lv12_17 bound to: 12'b000000010111 
	Parameter ap_const_lv12_18 bound to: 12'b000000011000 
	Parameter ap_const_lv12_19 bound to: 12'b000000011001 
	Parameter ap_const_lv12_1A bound to: 12'b000000011010 
	Parameter ap_const_lv12_1B bound to: 12'b000000011011 
	Parameter ap_const_lv12_1C bound to: 12'b000000011100 
	Parameter ap_const_lv12_1D bound to: 12'b000000011101 
	Parameter ap_const_lv12_1E bound to: 12'b000000011110 
	Parameter ap_const_lv32_42 bound to: 66 - type: integer 
	Parameter ap_const_lv32_43 bound to: 67 - type: integer 
	Parameter ap_const_lv32_44 bound to: 68 - type: integer 
	Parameter ap_const_lv32_45 bound to: 69 - type: integer 
	Parameter ap_const_lv32_46 bound to: 70 - type: integer 
	Parameter ap_const_lv32_47 bound to: 71 - type: integer 
	Parameter ap_const_lv32_48 bound to: 72 - type: integer 
	Parameter ap_const_lv32_49 bound to: 73 - type: integer 
	Parameter ap_const_lv32_4A bound to: 74 - type: integer 
	Parameter ap_const_lv32_4B bound to: 75 - type: integer 
	Parameter ap_const_lv32_4C bound to: 76 - type: integer 
	Parameter ap_const_lv32_4D bound to: 77 - type: integer 
	Parameter ap_const_lv32_4E bound to: 78 - type: integer 
	Parameter ap_const_lv32_4F bound to: 79 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_71 bound to: 113 - type: integer 
	Parameter ap_const_lv32_72 bound to: 114 - type: integer 
	Parameter ap_const_lv32_77 bound to: 119 - type: integer 
	Parameter ap_const_lv32_70 bound to: 112 - type: integer 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv64_40 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv64_41 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
	Parameter ap_const_lv64_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_const_lv64_42 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000010 
	Parameter ap_const_lv64_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_const_lv64_43 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000011 
	Parameter ap_const_lv64_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter ap_const_lv64_44 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000100 
	Parameter ap_const_lv64_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_const_lv64_45 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000101 
	Parameter ap_const_lv64_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter ap_const_lv64_46 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000110 
	Parameter ap_const_lv64_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000110 
	Parameter ap_const_lv64_47 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000111 
	Parameter ap_const_lv64_7 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000111 
	Parameter ap_const_lv64_48 bound to: 64'b0000000000000000000000000000000000000000000000000000000001001000 
	Parameter ap_const_lv64_8 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_const_lv64_49 bound to: 64'b0000000000000000000000000000000000000000000000000000000001001001 
	Parameter ap_const_lv64_9 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001001 
	Parameter ap_const_lv64_4A bound to: 64'b0000000000000000000000000000000000000000000000000000000001001010 
	Parameter ap_const_lv64_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000001010 
	Parameter ap_const_lv64_4B bound to: 64'b0000000000000000000000000000000000000000000000000000000001001011 
	Parameter ap_const_lv64_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000001011 
	Parameter ap_const_lv64_4C bound to: 64'b0000000000000000000000000000000000000000000000000000000001001100 
	Parameter ap_const_lv64_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter ap_const_lv64_4D bound to: 64'b0000000000000000000000000000000000000000000000000000000001001101 
	Parameter ap_const_lv64_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000001101 
	Parameter ap_const_lv64_4E bound to: 64'b0000000000000000000000000000000000000000000000000000000001001110 
	Parameter ap_const_lv64_E bound to: 64'b0000000000000000000000000000000000000000000000000000000000001110 
	Parameter ap_const_lv64_4F bound to: 64'b0000000000000000000000000000000000000000000000000000000001001111 
	Parameter ap_const_lv64_F bound to: 64'b0000000000000000000000000000000000000000000000000000000000001111 
	Parameter ap_const_lv64_50 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010000 
	Parameter ap_const_lv64_10 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_const_lv64_51 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010001 
	Parameter ap_const_lv64_11 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010001 
	Parameter ap_const_lv64_52 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010010 
	Parameter ap_const_lv64_12 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010010 
	Parameter ap_const_lv64_53 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010011 
	Parameter ap_const_lv64_13 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010011 
	Parameter ap_const_lv64_54 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010100 
	Parameter ap_const_lv64_14 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010100 
	Parameter ap_const_lv64_55 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010101 
	Parameter ap_const_lv64_15 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010101 
	Parameter ap_const_lv64_56 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010110 
	Parameter ap_const_lv64_16 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010110 
	Parameter ap_const_lv64_57 bound to: 64'b0000000000000000000000000000000000000000000000000000000001010111 
	Parameter ap_const_lv64_17 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010111 
	Parameter ap_const_lv64_58 bound to: 64'b0000000000000000000000000000000000000000000000000000000001011000 
	Parameter ap_const_lv64_18 bound to: 64'b0000000000000000000000000000000000000000000000000000000000011000 
	Parameter ap_const_lv64_59 bound to: 64'b0000000000000000000000000000000000000000000000000000000001011001 
	Parameter ap_const_lv64_19 bound to: 64'b0000000000000000000000000000000000000000000000000000000000011001 
	Parameter ap_const_lv64_5A bound to: 64'b0000000000000000000000000000000000000000000000000000000001011010 
	Parameter ap_const_lv64_1A bound to: 64'b0000000000000000000000000000000000000000000000000000000000011010 
	Parameter ap_const_lv64_5B bound to: 64'b0000000000000000000000000000000000000000000000000000000001011011 
	Parameter ap_const_lv64_1B bound to: 64'b0000000000000000000000000000000000000000000000000000000000011011 
	Parameter ap_const_lv64_5C bound to: 64'b0000000000000000000000000000000000000000000000000000000001011100 
	Parameter ap_const_lv64_1C bound to: 64'b0000000000000000000000000000000000000000000000000000000000011100 
	Parameter ap_const_lv64_5D bound to: 64'b0000000000000000000000000000000000000000000000000000000001011101 
	Parameter ap_const_lv64_1D bound to: 64'b0000000000000000000000000000000000000000000000000000000000011101 
	Parameter ap_const_lv64_5E bound to: 64'b0000000000000000000000000000000000000000000000000000000001011110 
	Parameter ap_const_lv64_1E bound to: 64'b0000000000000000000000000000000000000000000000000000000000011110 
	Parameter ap_const_lv64_5F bound to: 64'b0000000000000000000000000000000000000000000000000000000001011111 
	Parameter ap_const_lv64_1F bound to: 64'b0000000000000000000000000000000000000000000000000000000000011111 
	Parameter ap_const_lv64_20 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_const_lv64_21 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100001 
	Parameter ap_const_lv64_22 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100010 
	Parameter ap_const_lv64_23 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100011 
	Parameter ap_const_lv64_24 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100100 
	Parameter ap_const_lv64_25 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100101 
	Parameter ap_const_lv64_26 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100110 
	Parameter ap_const_lv64_27 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100111 
	Parameter ap_const_lv64_28 bound to: 64'b0000000000000000000000000000000000000000000000000000000000101000 
	Parameter ap_const_lv64_29 bound to: 64'b0000000000000000000000000000000000000000000000000000000000101001 
	Parameter ap_const_lv64_2A bound to: 64'b0000000000000000000000000000000000000000000000000000000000101010 
	Parameter ap_const_lv64_2B bound to: 64'b0000000000000000000000000000000000000000000000000000000000101011 
	Parameter ap_const_lv64_2C bound to: 64'b0000000000000000000000000000000000000000000000000000000000101100 
	Parameter ap_const_lv64_2D bound to: 64'b0000000000000000000000000000000000000000000000000000000000101101 
	Parameter ap_const_lv64_2E bound to: 64'b0000000000000000000000000000000000000000000000000000000000101110 
	Parameter ap_const_lv64_2F bound to: 64'b0000000000000000000000000000000000000000000000000000000000101111 
	Parameter ap_const_lv64_30 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110000 
	Parameter ap_const_lv64_31 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110001 
	Parameter ap_const_lv64_32 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110010 
	Parameter ap_const_lv64_33 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110011 
	Parameter ap_const_lv64_34 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110100 
	Parameter ap_const_lv64_35 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110101 
	Parameter ap_const_lv64_36 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110110 
	Parameter ap_const_lv64_37 bound to: 64'b0000000000000000000000000000000000000000000000000000000000110111 
	Parameter ap_const_lv64_38 bound to: 64'b0000000000000000000000000000000000000000000000000000000000111000 
	Parameter ap_const_lv64_39 bound to: 64'b0000000000000000000000000000000000000000000000000000000000111001 
	Parameter ap_const_lv64_3A bound to: 64'b0000000000000000000000000000000000000000000000000000000000111010 
	Parameter ap_const_lv64_3B bound to: 64'b0000000000000000000000000000000000000000000000000000000000111011 
	Parameter ap_const_lv64_3C bound to: 64'b0000000000000000000000000000000000000000000000000000000000111100 
	Parameter ap_const_lv64_3D bound to: 64'b0000000000000000000000000000000000000000000000000000000000111101 
	Parameter ap_const_lv64_3E bound to: 64'b0000000000000000000000000000000000000000000000000000000000111110 
	Parameter ap_const_lv64_3F bound to: 64'b0000000000000000000000000000000000000000000000000000000000111111 
	Parameter ap_const_lv32_800 bound to: 2048 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_FF800 bound to: 1046528 - type: integer 
	Parameter ap_const_lv32_3FE bound to: 1022 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv12_14 bound to: 12'b000000010100 
	Parameter ap_const_lv32_51 bound to: 81 - type: integer 
	Parameter ap_const_lv32_52 bound to: 82 - type: integer 
	Parameter ap_const_lv32_53 bound to: 83 - type: integer 
	Parameter ap_const_lv32_54 bound to: 84 - type: integer 
	Parameter ap_const_lv32_55 bound to: 85 - type: integer 
	Parameter ap_const_lv32_56 bound to: 86 - type: integer 
	Parameter ap_const_lv32_57 bound to: 87 - type: integer 
	Parameter ap_const_lv32_58 bound to: 88 - type: integer 
	Parameter ap_const_lv32_59 bound to: 89 - type: integer 
	Parameter ap_const_lv32_5A bound to: 90 - type: integer 
	Parameter ap_const_lv32_5B bound to: 91 - type: integer 
	Parameter ap_const_lv32_5C bound to: 92 - type: integer 
	Parameter ap_const_lv32_5D bound to: 93 - type: integer 
	Parameter ap_const_lv32_5E bound to: 94 - type: integer 
	Parameter ap_const_lv32_5F bound to: 95 - type: integer 
	Parameter ap_const_lv32_60 bound to: 96 - type: integer 
	Parameter ap_const_lv32_61 bound to: 97 - type: integer 
	Parameter ap_const_lv32_62 bound to: 98 - type: integer 
	Parameter ap_const_lv32_63 bound to: 99 - type: integer 
	Parameter ap_const_lv32_64 bound to: 100 - type: integer 
	Parameter ap_const_lv32_65 bound to: 101 - type: integer 
	Parameter ap_const_lv32_66 bound to: 102 - type: integer 
	Parameter ap_const_lv32_67 bound to: 103 - type: integer 
	Parameter ap_const_lv32_68 bound to: 104 - type: integer 
	Parameter ap_const_lv32_69 bound to: 105 - type: integer 
	Parameter ap_const_lv32_6A bound to: 106 - type: integer 
	Parameter ap_const_lv32_6B bound to: 107 - type: integer 
	Parameter ap_const_lv32_6C bound to: 108 - type: integer 
	Parameter ap_const_lv32_6D bound to: 109 - type: integer 
	Parameter ap_const_lv32_6E bound to: 110 - type: integer 
	Parameter ap_const_lv32_6F bound to: 111 - type: integer 
	Parameter ap_const_lv12_13 bound to: 12'b000000010011 
	Parameter ap_const_lv12_12 bound to: 12'b000000010010 
	Parameter ap_const_lv12_11 bound to: 12'b000000010001 
	Parameter ap_const_lv12_10 bound to: 12'b000000010000 
	Parameter ap_const_lv12_F bound to: 12'b000000001111 
	Parameter ap_const_lv12_E bound to: 12'b000000001110 
	Parameter ap_const_lv12_D bound to: 12'b000000001101 
	Parameter ap_const_lv12_C bound to: 12'b000000001100 
	Parameter ap_const_lv12_B bound to: 12'b000000001011 
	Parameter ap_const_lv12_A bound to: 12'b000000001010 
	Parameter ap_const_lv12_800 bound to: 12'b100000000000 
	Parameter ap_const_lv12_1 bound to: 12'b000000000001 
	Parameter ap_const_lv12_400 bound to: 12'b010000000000 
	Parameter ap_const_lv12_60 bound to: 12'b000001100000 
	Parameter ap_const_lv33_800 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_const_lv10_3FF bound to: 10'b1111111111 
	Parameter ap_const_lv11_400 bound to: 11'b10000000000 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_const_lv12_7FF bound to: 12'b011111111111 
	Parameter ap_const_lv12_801 bound to: 12'b100000000001 
	Parameter ap_const_lv10_60 bound to: 10'b0001100000 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv11_3FF bound to: 11'b01111111111 
	Parameter ap_const_lv11_401 bound to: 11'b10000000001 
	Parameter ap_const_lv11_60 bound to: 11'b00001100000 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv26_1556 bound to: 26'b00000000000001010101010110 
	Parameter ap_const_lv22_556 bound to: 22'b0000000000010101010110 
	Parameter ap_const_lv24_AAB bound to: 24'b000000000000101010101011 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_XSOBEL_INPUT_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_XSOBEL_OUTPUT_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:677]
INFO: [Synth 8-6157] synthesizing module 'sobel_AXILiteS_s_axi' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_INPUT_R_DATA_0 bound to: 5'b10000 
	Parameter ADDR_INPUT_R_CTRL bound to: 5'b10100 
	Parameter ADDR_OUTPUT_R_DATA_0 bound to: 5'b11000 
	Parameter ADDR_OUTPUT_R_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_AXILiteS_s_axi.v:201]
INFO: [Synth 8-6155] done synthesizing module 'sobel_AXILiteS_s_axi' (1#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_throttl' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_throttl' (2#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:687]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_write' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:1491]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo' (3#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_decoder' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:671]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_decoder' (4#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:671]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized0' (4#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_buffer' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_buffer' (5#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:506]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized1' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized1' (5#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized2' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized2' (5#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity sobel_XSOBEL_INPUT_BUS_m_axi_write does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity sobel_XSOBEL_INPUT_BUS_m_axi_write does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity sobel_XSOBEL_INPUT_BUS_m_axi_write does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:1532]
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_write' (6#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:1491]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_read' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_buffer__parameterized0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_buffer__parameterized0' (6#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:506]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:293]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice' (7#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:293]
WARNING: [Synth 8-3848] Net ARREGION in module/entity sobel_XSOBEL_INPUT_BUS_m_axi_read does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:770]
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi_read' (8#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:739]
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_INPUT_BUS_m_axi' (9#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_throttl' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_throttl' (10#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:687]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_write' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:1491]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo' (11#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_decoder' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:671]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_decoder' (12#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:671]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized0' (12#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer' (13#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:506]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized1' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized1' (13#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized2' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized2' (13#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity sobel_XSOBEL_OUTPUT_BUS_m_axi_write does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity sobel_XSOBEL_OUTPUT_BUS_m_axi_write does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity sobel_XSOBEL_OUTPUT_BUS_m_axi_write does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:1532]
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_write' (14#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:1491]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_read' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer__parameterized0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer__parameterized0' (14#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:506]
INFO: [Synth 8-6157] synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:293]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice' (15#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:293]
WARNING: [Synth 8-3848] Net ARREGION in module/entity sobel_XSOBEL_OUTPUT_BUS_m_axi_read does not have driver. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:770]
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_read' (16#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:739]
INFO: [Synth 8-6155] done synthesizing module 'sobel_XSOBEL_OUTPUT_BUS_m_axi' (17#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'sobel_input_buffebkb' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_input_buffebkb_ram' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sobel_input_buffebkb_ram' (18#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_input_buffebkb' (19#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v:66]
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_12ns_8Hfu' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_12ns_8Hfu_div' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:70]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_12ns_8Hfu_div_u' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:10]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
	Parameter cal_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[11].divisor_tmp_reg[12] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_12ns_8Hfu_div_u' (20#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_12ns_8Hfu_div' (21#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:70]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_12ns_8Hfu' (22#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:131]
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_10ns_8IfE' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_10ns_8IfE_div' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_10ns_8IfE_div_u' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_10ns_8IfE_div_u' (23#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_10ns_8IfE_div' (24#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:70]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_10ns_8IfE' (25#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:131]
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_11ns_8JfO' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_11ns_8JfO_div' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_urem_11ns_8JfO_div_u' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_11ns_8JfO_div_u' (26#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_11ns_8JfO_div' (27#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:70]
INFO: [Synth 8-6155] done synthesizing module 'sobel_urem_11ns_8JfO' (28#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:131]
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_12nKfY' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_12nKfY_DSP48_0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_12nKfY_DSP48_0' (29#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_12nKfY' (30#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:35]
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_10nLf8' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_10nLf8_DSP48_1' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_10nLf8_DSP48_1' (31#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_10nLf8' (32#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:35]
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_11nMgi' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_11nMgi_DSP48_2' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_11nMgi_DSP48_2' (33#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_11nMgi' (34#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:16785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:16789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:17301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:17305]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (35#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sobel_0_1' (36#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/synth/design_1_sobel_0_1.v:60]
WARNING: [Synth 8-3331] design sobel_urem_11ns_8JfO_div_u has unconnected port reset
WARNING: [Synth 8-3331] design sobel_urem_10ns_8IfE_div_u has unconnected port reset
WARNING: [Synth 8-3331] design sobel_urem_12ns_8Hfu_div_u has unconnected port reset
WARNING: [Synth 8-3331] design sobel_input_buffebkb has unconnected port reset
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_OUTPUT_BUS_m_axi has unconnected port I_ARREGION[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_XSOBEL_INPUT_BUS_m_axi has unconnected port I_AWLOCK[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.879 ; gain = 233.434 ; free physical = 185 ; free virtual = 6179
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.879 ; gain = 233.434 ; free physical = 191 ; free virtual = 6185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.879 ; gain = 233.434 ; free physical = 191 ; free virtual = 6185
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/constraints/sobel_ooc.xdc] for cell 'inst'
Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1773.863 ; gain = 4.000 ; free physical = 119 ; free virtual = 5132
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:27 . Memory (MB): peak = 1773.863 ; gain = 598.418 ; free physical = 196 ; free virtual = 5205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:27 . Memory (MB): peak = 1773.863 ; gain = 598.418 ; free physical = 196 ; free virtual = 5205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:27 . Memory (MB): peak = 1773.863 ; gain = 598.418 ; free physical = 198 ; free virtual = 5207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v:589]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v:589]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '12' to '11' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:20]
INFO: [Synth 8-4471] merging register 'tmp_31_reg_44722_reg[3:0]' into 'tmp_30_reg_44717_reg[3:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:6288]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_44722_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:6288]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex6_reg_44150_reg' and it is trimmed from '11' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4913]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex5_reg_44140_reg' and it is trimmed from '11' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4912]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_reg_44003_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4936]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex8_reg_44170_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4915]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex7_reg_44160_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4914]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex3_reg_43918_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:5980]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter6_newIndex_reg_44022_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4874]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_44022_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4937]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter5_newIndex9_reg_43913_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4894]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex9_reg_43913_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4901]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex2_reg_43827_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4843]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex1_reg_25201_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v:4823]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_24399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_24320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_24405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_24489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_24399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_24320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_24405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_24489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "XSOBEL_INPUT_BUS_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_buffer_0_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_buffer_11_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'sobel_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:47 . Memory (MB): peak = 1773.863 ; gain = 598.418 ; free physical = 125 ; free virtual = 4929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sobel__GB0    |           1|     43339|
|2     |sobel__GB1    |           1|      6351|
|3     |sobel__GB2    |           1|     28908|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     20 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 60    
	   2 Input     12 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 22    
	   2 Input     11 Bit       Adders := 5     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 30    
	   2 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               35 Bit    Registers := 6     
	               32 Bit    Registers := 35    
	               26 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               12 Bit    Registers := 139   
	               11 Bit    Registers := 108   
	               10 Bit    Registers := 108   
	                9 Bit    Registers := 35    
	                8 Bit    Registers := 1038  
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 167   
+---RAMs : 
	               8K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
	              768 Bit         RAMs := 32    
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	 125 Input    124 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   3 Input    120 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   3 Input    115 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 23    
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 59    
	   2 Input     10 Bit        Muxes := 41    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 29    
	   2 Input      8 Bit        Muxes := 98    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 44    
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 217   
	  10 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sobel_input_buffebkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_input_buffebkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module sobel_urem_12ns_8Hfu_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
Module sobel_urem_12ns_8Hfu_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_12ns_8Hfu_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
Module sobel_urem_12ns_8Hfu_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_11ns_8JfO_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module sobel_urem_11ns_8JfO_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_11ns_8JfO_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module sobel_urem_11ns_8JfO_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_mul_mul_12nKfY_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module sobel_mul_mul_12nKfY_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module sobel_mul_mul_10nLf8_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sobel_mul_mul_10nLf8_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sobel_mul_mul_10nLf8_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sobel_mul_mul_11nMgi_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module sobel_mul_mul_11nMgi_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module sobel_mul_mul_12nKfY_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module sobel_mul_mul_12nKfY_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module sobel_mul_mul_12nKfY_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module sobel_urem_10ns_8IfE_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module sobel_urem_10ns_8IfE_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_12ns_8Hfu_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
Module sobel_urem_12ns_8Hfu_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_12ns_8Hfu_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
Module sobel_urem_12ns_8Hfu_div__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_10ns_8IfE_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module sobel_urem_10ns_8IfE_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_12ns_8Hfu_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
Module sobel_urem_12ns_8Hfu_div 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_urem_10ns_8IfE_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module sobel_urem_10ns_8IfE_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_OUTPUT_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module sobel_XSOBEL_INPUT_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_XSOBEL_INPUT_BUS_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_XSOBEL_INPUT_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module sobel_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 5     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               12 Bit    Registers := 40    
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 826   
	                7 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	 125 Input    124 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   3 Input    120 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   3 Input    115 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 80    
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 74    
	  10 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].dividend_tmp_reg[12] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].dividend_tmp_reg[12] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_11ns_8JfO_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_11ns_8JfO_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v:121]
INFO: [Synth 8-4471] merging register 'sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg[11:0]' into 'sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg[11:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:20]
INFO: [Synth 8-4471] merging register 'sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg[11:0]' into 'sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg[11:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:20]
INFO: [Synth 8-4471] merging register 'sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/b_reg_reg[12:0]' into 'sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/b_reg_reg[12:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:20]
INFO: [Synth 8-5546] ROM "exitcond_fu_24489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_24399_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:21]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:19]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:20]
WARNING: [Synth 8-6014] Unused sequential element sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/a_reg_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v:19]
DSP Report: Generating DSP mul2_reg_44008_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/a_reg_reg is absorbed into DSP mul2_reg_44008_reg.
DSP Report: register sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/b_reg_reg is absorbed into DSP mul2_reg_44008_reg.
DSP Report: register mul2_reg_44008_reg is absorbed into DSP mul2_reg_44008_reg.
DSP Report: register sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/p_reg_reg is absorbed into DSP mul2_reg_44008_reg.
DSP Report: operator sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/p_reg0 is absorbed into DSP mul2_reg_44008_reg.
DSP Report: Generating DSP mul3_reg_44145_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/a_reg_reg is absorbed into DSP mul3_reg_44145_reg.
DSP Report: register sobel_mul_mul_11nMgi_U16/sobel_mul_mul_11nMgi_DSP48_2_U/b_reg_reg is absorbed into DSP mul3_reg_44145_reg.
DSP Report: register mul3_reg_44145_reg is absorbed into DSP mul3_reg_44145_reg.
DSP Report: register sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/p_reg_reg is absorbed into DSP mul3_reg_44145_reg.
DSP Report: operator sobel_mul_mul_11nMgi_U17/sobel_mul_mul_11nMgi_DSP48_2_U/p_reg0 is absorbed into DSP mul3_reg_44145_reg.
DSP Report: Generating DSP mul9_reg_43889_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/a_reg_reg is absorbed into DSP mul9_reg_43889_reg.
DSP Report: register sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg is absorbed into DSP mul9_reg_43889_reg.
DSP Report: register mul9_reg_43889_reg is absorbed into DSP mul9_reg_43889_reg.
DSP Report: register sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg_reg is absorbed into DSP mul9_reg_43889_reg.
DSP Report: operator sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg0 is absorbed into DSP mul9_reg_43889_reg.
DSP Report: Generating DSP mul1_reg_43998_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/a_reg_reg is absorbed into DSP mul1_reg_43998_reg.
DSP Report: register sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg is absorbed into DSP mul1_reg_43998_reg.
DSP Report: register mul1_reg_43998_reg is absorbed into DSP mul1_reg_43998_reg.
DSP Report: register sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg_reg is absorbed into DSP mul1_reg_43998_reg.
DSP Report: operator sobel_mul_mul_10nLf8_U15/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg0 is absorbed into DSP mul1_reg_43998_reg.
DSP Report: Generating DSP mul7_reg_43938_reg, operation Mode is: ((A:0x556)'*B2)'.
DSP Report: register sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/a_reg_reg is absorbed into DSP mul7_reg_43938_reg.
DSP Report: register sobel_mul_mul_10nLf8_U13/sobel_mul_mul_10nLf8_DSP48_1_U/b_reg_reg is absorbed into DSP mul7_reg_43938_reg.
DSP Report: register mul7_reg_43938_reg is absorbed into DSP mul7_reg_43938_reg.
DSP Report: register sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg_reg is absorbed into DSP mul7_reg_43938_reg.
DSP Report: operator sobel_mul_mul_10nLf8_U14/sobel_mul_mul_10nLf8_DSP48_1_U/p_reg0 is absorbed into DSP mul7_reg_43938_reg.
DSP Report: Generating DSP mul8_reg_44522_reg, operation Mode is: ((A:0x1556)'*B2)'.
DSP Report: register sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg is absorbed into DSP mul8_reg_44522_reg.
DSP Report: register sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg is absorbed into DSP mul8_reg_44522_reg.
DSP Report: register mul8_reg_44522_reg is absorbed into DSP mul8_reg_44522_reg.
DSP Report: register sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg is absorbed into DSP mul8_reg_44522_reg.
DSP Report: operator sobel_mul_mul_12nKfY_U20/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg0 is absorbed into DSP mul8_reg_44522_reg.
DSP Report: Generating DSP mul_reg_25192_reg, operation Mode is: ((A:0x1556)'*B2)'.
DSP Report: register sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg is absorbed into DSP mul_reg_25192_reg.
DSP Report: register sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg is absorbed into DSP mul_reg_25192_reg.
DSP Report: register mul_reg_25192_reg is absorbed into DSP mul_reg_25192_reg.
DSP Report: register sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg is absorbed into DSP mul_reg_25192_reg.
DSP Report: operator sobel_mul_mul_12nKfY_U11/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg0 is absorbed into DSP mul_reg_25192_reg.
DSP Report: Generating DSP mul6_reg_43818_reg, operation Mode is: ((A:0x1556)'*B2)'.
DSP Report: register sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg is absorbed into DSP mul6_reg_43818_reg.
DSP Report: register sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg is absorbed into DSP mul6_reg_43818_reg.
DSP Report: register mul6_reg_43818_reg is absorbed into DSP mul6_reg_43818_reg.
DSP Report: register sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg is absorbed into DSP mul6_reg_43818_reg.
DSP Report: operator sobel_mul_mul_12nKfY_U12/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg0 is absorbed into DSP mul6_reg_43818_reg.
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:108]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][11:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][11:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:36]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:108]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/remd_tmp_reg[0][9:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/remd_tmp_reg[0][9:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:36]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:108]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][11:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][11:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:36]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:108]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/remd_tmp_reg[0][9:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/remd_tmp_reg[0][9:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:36]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/divisor0_reg[7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:108]
INFO: [Synth 8-4471] merging register 'sobel_mul_mul_12nKfY_U18/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg[13:0]' into 'sobel_mul_mul_12nKfY_U19/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg[13:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v:20]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:43]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:43]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:43]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:43]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:43]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
INFO: [Synth 8-4471] merging register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' into 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].divisor_tmp_reg[9] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[9].dividend_tmp_reg[10] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:43]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].divisor_tmp_reg[3] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].divisor_tmp_reg[4] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].divisor_tmp_reg[5] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].divisor_tmp_reg[6] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].divisor_tmp_reg[7] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].divisor_tmp_reg[8] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].dividend_tmp_reg[12] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/divisor0_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:108]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:43]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].divisor_tmp_reg[3] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].divisor_tmp_reg[4] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].divisor_tmp_reg[5] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].divisor_tmp_reg[6] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].divisor_tmp_reg[7] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].divisor_tmp_reg[8] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].divisor_tmp_reg[10] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].divisor_tmp_reg[11] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:36]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].dividend_tmp_reg[12] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/divisor0_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:108]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/divisor_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:43]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[0].divisor_tmp_reg[1] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[1].divisor_tmp_reg[2] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[2].divisor_tmp_reg[3] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[3].divisor_tmp_reg[4] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[4].divisor_tmp_reg[5] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].divisor_tmp_reg[6] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].divisor_tmp_reg[7] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].divisor_tmp_reg[8] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].divisor_tmp_reg[9] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/remd_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:36]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[9].dividend_tmp_reg[10] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/quot_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:121]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/divisor0_reg was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:108]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:43]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].divisor_tmp_reg[3] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].divisor_tmp_reg[4] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].divisor_tmp_reg[5] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].divisor_tmp_reg[6] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].divisor_tmp_reg[7] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].divisor_tmp_reg[8] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].divisor_tmp_reg[9] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].divisor_tmp_reg[10] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].divisor_tmp_reg[11] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:54]
WARNING: [Synth 8-6014] Unused sequential element sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0] was removed.  [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:36]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/remd_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/remd_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_12ns_8Hfu_U4/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12]' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/remd_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12]' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/remd_reg' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12]' and it is trimmed from '12' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/remd_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/remd_reg' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '7' bits. [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v:53]
DSP Report: Generating DSP mul5_reg_44165_reg, operation Mode is: ((A:0x1556)'*B2)'.
DSP Report: register sobel_mul_mul_12nKfY_U19/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg is absorbed into DSP mul5_reg_44165_reg.
DSP Report: register sobel_mul_mul_12nKfY_U19/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg is absorbed into DSP mul5_reg_44165_reg.
DSP Report: register mul5_reg_44165_reg is absorbed into DSP mul5_reg_44165_reg.
DSP Report: register sobel_mul_mul_12nKfY_U19/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg is absorbed into DSP mul5_reg_44165_reg.
DSP Report: operator sobel_mul_mul_12nKfY_U19/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg0 is absorbed into DSP mul5_reg_44165_reg.
DSP Report: Generating DSP mul4_reg_44155_reg, operation Mode is: ((A:0x1556)'*B2)'.
DSP Report: register sobel_mul_mul_12nKfY_U18/sobel_mul_mul_12nKfY_DSP48_0_U/a_reg_reg is absorbed into DSP mul4_reg_44155_reg.
DSP Report: register sobel_mul_mul_12nKfY_U19/sobel_mul_mul_12nKfY_DSP48_0_U/b_reg_reg is absorbed into DSP mul4_reg_44155_reg.
DSP Report: register mul4_reg_44155_reg is absorbed into DSP mul4_reg_44155_reg.
DSP Report: register sobel_mul_mul_12nKfY_U18/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg_reg is absorbed into DSP mul4_reg_44155_reg.
DSP Report: operator sobel_mul_mul_12nKfY_U18/sobel_mul_mul_12nKfY_DSP48_0_U/p_reg0 is absorbed into DSP mul4_reg_44155_reg.
INFO: [Synth 8-3971] The signal input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_2_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_3_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_4_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_5_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_6_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_7_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_8_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_9_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_26_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_30_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/dividend0_reg[11]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[1]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[2]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[3]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[4]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[5]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[0]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[1]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[2]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[3]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[4]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[5]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[0]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/dividend_tmp_reg[0][11]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][7]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[1]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[2]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[3]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[4]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[5]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/divisor_tmp_reg[0][7]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[1]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[2]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[3]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[4]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[5]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][5]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/divisor_tmp_reg[0][7]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][5]' (FDE) to 'inst/i_2_0/sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/i_2_0/sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\res_1_cast_reg_44527_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\ap_pipeline_reg_pp2_iter4_tmp_18_reg_43859_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\ap_pipeline_reg_pp2_iter4_tmp_18_reg_43859_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].remd_tmp_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].remd_tmp_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[3].remd_tmp_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[3].remd_tmp_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].remd_tmp_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].remd_tmp_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[4].remd_tmp_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[4].remd_tmp_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].remd_tmp_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].remd_tmp_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[5].remd_tmp_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[5].remd_tmp_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].remd_tmp_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].remd_tmp_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[6].remd_tmp_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[6].remd_tmp_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].remd_tmp_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].remd_tmp_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[7].remd_tmp_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[7].remd_tmp_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].remd_tmp_reg[9][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].remd_tmp_reg[9][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[8].remd_tmp_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U10/\sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[8].remd_tmp_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U2/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].remd_tmp_reg[10][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/sobel_urem_12ns_8Hfu_U1/\sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].remd_tmp_reg[10][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/sobel_urem_11ns_8JfO_U9/\sobel_urem_11ns_8JfO_div_U/divisor0_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][9]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][8]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][7]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][6]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][10]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][9]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][8]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][7]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][6]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12][11]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12][10]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12][9]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12][8]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[11].remd_tmp_reg[12][7]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/remd_reg[11]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/remd_reg[10]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/remd_reg[9]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/remd_reg[8]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/remd_reg[7]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/divisor0_reg[6]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].remd_tmp_reg[10][10]) is unused and will be removed from module sobel_urem_12ns_8Hfu__1.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
WARNING: [Synth 8-3332] Sequential element (sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module sobel_urem_12ns_8Hfu__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:03:04 . Memory (MB): peak = 1782.863 ; gain = 607.418 ; free physical = 2211 ; free virtual = 7352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer:                | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|sobel_XSOBEL_INPUT_BUS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_mul_mul_11nMgi_DSP48_2 | ((A:0xaab)'*B2)'  | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_11nMgi_DSP48_2 | ((A:0xaab)'*B2)'  | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_10nLf8_DSP48_1 | ((A:0x556)'*B2)'  | 10     | 12     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_10nLf8_DSP48_1 | ((A:0x556)'*B2)'  | 10     | 12     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_10nLf8_DSP48_1 | ((A:0x556)'*B2)'  | 10     | 12     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_12nKfY_DSP48_0 | ((A:0x1556)'*B2)' | 12     | 14     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_12nKfY_DSP48_0 | ((A:0x1556)'*B2)' | 12     | 14     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_12nKfY_DSP48_0 | ((A:0x1556)'*B2)' | 12     | 14     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_12nKfY_DSP48_0 | ((A:0x1556)'*B2)' | 12     | 14     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|sobel_mul_mul_12nKfY_DSP48_0 | ((A:0x1556)'*B2)' | 12     | 14     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_0/input_buffer_0_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_1/input_buffer_1_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_2/input_buffer_2_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_3/input_buffer_3_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_4/input_buffer_4_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_5/input_buffer_5_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_7/input_buffer_6_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_8/input_buffer_7_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_9/input_buffer_8_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_10/input_buffer_9_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_11/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_11/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_12/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_12/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_13/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_13/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_15/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_15/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_16/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_16/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_17/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_17/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_18/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_18/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_19/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_19/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_21/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_21/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_22/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_22/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_24/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_24/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_25/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_25/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_26/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_26/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_27/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_27/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_28/input_buffer_26_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_28/input_buffer_26_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_29/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_29/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_30/input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_30/input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_31/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_31/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_32/input_buffer_30_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_32/input_buffer_30_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_33/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_33/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/sobel_XSOBEL_INPUT_BUS_m_axi_U/i_2_7/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sobel__GB0    |           1|     18670|
|2     |sobel__GB1    |           1|      1497|
|3     |sobel__GB2    |           1|     22120|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:03:19 . Memory (MB): peak = 1782.863 ; gain = 607.418 ; free physical = 1950 ; free virtual = 7093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:58 . Memory (MB): peak = 2003.910 ; gain = 828.465 ; free physical = 2246 ; free virtual = 7384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer:                | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_XSOBEL_INPUT_BUS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_input_buffebkb_ram:                            | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sobel_GT0     |           1|     32825|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_12_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_13_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_15_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_16_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_18_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_19_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_10_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_11_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_14_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_17_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_20_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_21_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_22_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_23_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_24_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_25_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_26_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_26_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_27_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_28_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_29_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_30_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_30_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_buffer_31_U/sobel_input_buffebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:07 ; elapsed = 00:05:11 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3065 ; free virtual = 8202
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:09 ; elapsed = 00:05:12 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3065 ; free virtual = 8202
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:09 ; elapsed = 00:05:13 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3065 ; free virtual = 8202
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:13 ; elapsed = 00:05:16 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3056 ; free virtual = 8210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:13 ; elapsed = 00:05:16 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3056 ; free virtual = 8210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:13 ; elapsed = 00:05:17 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3062 ; free virtual = 8210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:13 ; elapsed = 00:05:17 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3062 ; free virtual = 8210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel       | sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].remd_tmp_reg[6][0]        | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].remd_tmp_reg[6][0]        | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U3/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U5/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U9/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter3_exitcond_reg_43837_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter3_tmp_8_reg_43872_reg[0]                                                                  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter3_tmp_16_reg_43853_reg[0]                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U1/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U2/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U6/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].remd_tmp_reg[6][5]        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[5].remd_tmp_reg[6][5]        | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_10ns_8IfE_U8/sobel_urem_10ns_8IfE_div_U/sobel_urem_10ns_8IfE_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | sobel_urem_12ns_8Hfu_U7/sobel_urem_12ns_8Hfu_div_U/sobel_urem_12ns_8Hfu_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter3_posx2_reg_43865_reg[9]                                                                  | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter4_tmp_12_reg_43878_reg[10]                                                                | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter4_tmp_15_reg_43847_reg[11]                                                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter4_tmp_16_reg_43853_reg[10]                                                                | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter4_tmp_18_reg_43859_reg[9]                                                                 | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter3_posx_assign_reg_23232_reg[9]                                                            | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sobel       | ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[10]                                                             | 13     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | ap_pipeline_reg_pp1_iter15_arrayNo2_reg_43823_reg[7]                                                              | 13     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sobel       | ap_pipeline_reg_pp2_iter3_tmp_15_reg_43847_reg[1]                                                                 | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sobel       | sobel_urem_11ns_8JfO_U10/sobel_urem_11ns_8JfO_div_U/sobel_urem_11ns_8JfO_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel       | ap_enable_reg_pp2_iter5_reg                                                                                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   256|
|2     |DSP48E1    |    10|
|3     |LUT1       |   408|
|4     |LUT2       |   401|
|5     |LUT3       |  1220|
|6     |LUT4       |   495|
|7     |LUT5       |  1337|
|8     |LUT6       |  3409|
|9     |MUXF7      |     7|
|10    |RAMB18E1   |    22|
|11    |RAMB18E1_1 |     1|
|12    |RAMB18E1_2 |     1|
|13    |RAMB18E1_3 |    10|
|14    |SRL16E     |   275|
|15    |FDRE       |  8983|
|16    |FDSE       |    13|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------------------------------+------+
|      |Instance                             |Module                                               |Cells |
+------+-------------------------------------+-----------------------------------------------------+------+
|1     |top                                  |                                                     | 16848|
|2     |  inst                               |sobel                                                | 16848|
|3     |    input_buffer_0_U                 |sobel_input_buffebkb                                 |   261|
|4     |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_82                          |   261|
|5     |    input_buffer_10_U                |sobel_input_buffebkb_0                               |   329|
|6     |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_81                          |   329|
|7     |    input_buffer_11_U                |sobel_input_buffebkb_1                               |   468|
|8     |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_80                          |   468|
|9     |    input_buffer_12_U                |sobel_input_buffebkb_2                               |   305|
|10    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_79                          |   305|
|11    |    input_buffer_13_U                |sobel_input_buffebkb_3                               |   298|
|12    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_78                          |   298|
|13    |    input_buffer_14_U                |sobel_input_buffebkb_4                               |   308|
|14    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_77                          |   308|
|15    |    input_buffer_15_U                |sobel_input_buffebkb_5                               |   305|
|16    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_76                          |   305|
|17    |    input_buffer_16_U                |sobel_input_buffebkb_6                               |   302|
|18    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_75                          |   302|
|19    |    input_buffer_17_U                |sobel_input_buffebkb_7                               |   303|
|20    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_74                          |   303|
|21    |    input_buffer_18_U                |sobel_input_buffebkb_8                               |   307|
|22    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_73                          |   307|
|23    |    input_buffer_19_U                |sobel_input_buffebkb_9                               |   309|
|24    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_72                          |   309|
|25    |    input_buffer_1_U                 |sobel_input_buffebkb_10                              |    26|
|26    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_71                          |    26|
|27    |    input_buffer_20_U                |sobel_input_buffebkb_11                              |   389|
|28    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_70                          |   389|
|29    |    input_buffer_21_U                |sobel_input_buffebkb_12                              |   134|
|30    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_69                          |   134|
|31    |    input_buffer_22_U                |sobel_input_buffebkb_13                              |    25|
|32    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_68                          |    25|
|33    |    input_buffer_23_U                |sobel_input_buffebkb_14                              |    26|
|34    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_67                          |    26|
|35    |    input_buffer_24_U                |sobel_input_buffebkb_15                              |    25|
|36    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_66                          |    25|
|37    |    input_buffer_25_U                |sobel_input_buffebkb_16                              |    26|
|38    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_65                          |    26|
|39    |    input_buffer_26_U                |sobel_input_buffebkb_17                              |    25|
|40    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_64                          |    25|
|41    |    input_buffer_27_U                |sobel_input_buffebkb_18                              |    25|
|42    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_63                          |    25|
|43    |    input_buffer_28_U                |sobel_input_buffebkb_19                              |    25|
|44    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_62                          |    25|
|45    |    input_buffer_29_U                |sobel_input_buffebkb_20                              |    26|
|46    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_61                          |    26|
|47    |    input_buffer_2_U                 |sobel_input_buffebkb_21                              |    20|
|48    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_60                          |    20|
|49    |    input_buffer_30_U                |sobel_input_buffebkb_22                              |    26|
|50    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_59                          |    26|
|51    |    input_buffer_31_U                |sobel_input_buffebkb_23                              |   134|
|52    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_58                          |   134|
|53    |    input_buffer_3_U                 |sobel_input_buffebkb_24                              |    20|
|54    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_57                          |    20|
|55    |    input_buffer_4_U                 |sobel_input_buffebkb_25                              |    19|
|56    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_56                          |    19|
|57    |    input_buffer_5_U                 |sobel_input_buffebkb_26                              |    18|
|58    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_55                          |    18|
|59    |    input_buffer_6_U                 |sobel_input_buffebkb_27                              |    21|
|60    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_54                          |    21|
|61    |    input_buffer_7_U                 |sobel_input_buffebkb_28                              |    20|
|62    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_53                          |    20|
|63    |    input_buffer_8_U                 |sobel_input_buffebkb_29                              |    28|
|64    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram_52                          |    28|
|65    |    input_buffer_9_U                 |sobel_input_buffebkb_30                              |    20|
|66    |      sobel_input_buffebkb_ram_U     |sobel_input_buffebkb_ram                             |    20|
|67    |    sobel_AXILiteS_s_axi_U           |sobel_AXILiteS_s_axi                                 |   248|
|68    |    sobel_XSOBEL_INPUT_BUS_m_axi_U   |sobel_XSOBEL_INPUT_BUS_m_axi                         |  1026|
|69    |      bus_read                       |sobel_XSOBEL_INPUT_BUS_m_axi_read                    |  1026|
|70    |        buff_rdata                   |sobel_XSOBEL_INPUT_BUS_m_axi_buffer__parameterized0  |   222|
|71    |        \bus_wide_gen.fifo_burst     |sobel_XSOBEL_INPUT_BUS_m_axi_fifo                    |    82|
|72    |        fifo_rctl                    |sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized1    |    19|
|73    |        fifo_rreq                    |sobel_XSOBEL_INPUT_BUS_m_axi_fifo__parameterized0    |   176|
|74    |        rs_rdata                     |sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice               |   100|
|75    |    sobel_XSOBEL_OUTPUT_BUS_m_axi_U  |sobel_XSOBEL_OUTPUT_BUS_m_axi                        |   958|
|76    |      bus_read                       |sobel_XSOBEL_OUTPUT_BUS_m_axi_read                   |    43|
|77    |        buff_rdata                   |sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer__parameterized0 |    32|
|78    |        rs_rdata                     |sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice              |     6|
|79    |      bus_write                      |sobel_XSOBEL_OUTPUT_BUS_m_axi_write                  |   897|
|80    |        buff_wdata                   |sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer                 |   158|
|81    |        \bus_wide_gen.fifo_burst     |sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo                   |    85|
|82    |        fifo_resp                    |sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized1   |    55|
|83    |        fifo_resp_to_user            |sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized2   |    20|
|84    |        fifo_wreq                    |sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo__parameterized0   |   126|
|85    |      wreq_throttl                   |sobel_XSOBEL_OUTPUT_BUS_m_axi_throttl                |    18|
|86    |    sobel_urem_10ns_8IfE_U3          |sobel_urem_10ns_8IfE                                 |   136|
|87    |      sobel_urem_10ns_8IfE_div_U     |sobel_urem_10ns_8IfE_div_50                          |   136|
|88    |        sobel_urem_10ns_8IfE_div_u_0 |sobel_urem_10ns_8IfE_div_u_51                        |   129|
|89    |    sobel_urem_10ns_8IfE_U5          |sobel_urem_10ns_8IfE_31                              |   131|
|90    |      sobel_urem_10ns_8IfE_div_U     |sobel_urem_10ns_8IfE_div_48                          |   131|
|91    |        sobel_urem_10ns_8IfE_div_u_0 |sobel_urem_10ns_8IfE_div_u_49                        |   124|
|92    |    sobel_urem_10ns_8IfE_U8          |sobel_urem_10ns_8IfE_32                              |   126|
|93    |      sobel_urem_10ns_8IfE_div_U     |sobel_urem_10ns_8IfE_div                             |   126|
|94    |        sobel_urem_10ns_8IfE_div_u_0 |sobel_urem_10ns_8IfE_div_u                           |   119|
|95    |    sobel_urem_11ns_8JfO_U10         |sobel_urem_11ns_8JfO                                 |   161|
|96    |      sobel_urem_11ns_8JfO_div_U     |sobel_urem_11ns_8JfO_div_46                          |   161|
|97    |        sobel_urem_11ns_8JfO_div_u_0 |sobel_urem_11ns_8JfO_div_u_47                        |   154|
|98    |    sobel_urem_11ns_8JfO_U9          |sobel_urem_11ns_8JfO_33                              |   157|
|99    |      sobel_urem_11ns_8JfO_div_U     |sobel_urem_11ns_8JfO_div                             |   157|
|100   |        sobel_urem_11ns_8JfO_div_u_0 |sobel_urem_11ns_8JfO_div_u                           |   150|
|101   |    sobel_urem_12ns_8Hfu_U1          |sobel_urem_12ns_8Hfu                                 |   198|
|102   |      sobel_urem_12ns_8Hfu_div_U     |sobel_urem_12ns_8Hfu_div_44                          |   198|
|103   |        sobel_urem_12ns_8Hfu_div_u_0 |sobel_urem_12ns_8Hfu_div_u_45                        |   191|
|104   |    sobel_urem_12ns_8Hfu_U2          |sobel_urem_12ns_8Hfu_34                              |   195|
|105   |      sobel_urem_12ns_8Hfu_div_U     |sobel_urem_12ns_8Hfu_div_42                          |   195|
|106   |        sobel_urem_12ns_8Hfu_div_u_0 |sobel_urem_12ns_8Hfu_div_u_43                        |   188|
|107   |    sobel_urem_12ns_8Hfu_U4          |sobel_urem_12ns_8Hfu_35                              |   145|
|108   |      sobel_urem_12ns_8Hfu_div_U     |sobel_urem_12ns_8Hfu_div_40                          |   145|
|109   |        sobel_urem_12ns_8Hfu_div_u_0 |sobel_urem_12ns_8Hfu_div_u_41                        |   138|
|110   |    sobel_urem_12ns_8Hfu_U6          |sobel_urem_12ns_8Hfu_36                              |   182|
|111   |      sobel_urem_12ns_8Hfu_div_U     |sobel_urem_12ns_8Hfu_div_38                          |   182|
|112   |        sobel_urem_12ns_8Hfu_div_u_0 |sobel_urem_12ns_8Hfu_div_u_39                        |   175|
|113   |    sobel_urem_12ns_8Hfu_U7          |sobel_urem_12ns_8Hfu_37                              |   192|
|114   |      sobel_urem_12ns_8Hfu_div_U     |sobel_urem_12ns_8Hfu_div                             |   192|
|115   |        sobel_urem_12ns_8Hfu_div_u_0 |sobel_urem_12ns_8Hfu_div_u                           |   185|
+------+-------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:13 ; elapsed = 00:05:17 . Memory (MB): peak = 2061.926 ; gain = 886.480 ; free physical = 3062 ; free virtual = 8210
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1223 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:49 ; elapsed = 00:04:21 . Memory (MB): peak = 2061.926 ; gain = 521.496 ; free physical = 3134 ; free virtual = 8282
Synthesis Optimization Complete : Time (s): cpu = 00:04:13 ; elapsed = 00:05:17 . Memory (MB): peak = 2061.934 ; gain = 886.480 ; free physical = 3134 ; free virtual = 8282
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
556 Infos, 366 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:05:22 . Memory (MB): peak = 2061.934 ; gain = 898.133 ; free physical = 3158 ; free virtual = 8309
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/design_1_sobel_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2085.938 ; gain = 24.004 ; free physical = 3152 ; free virtual = 8307
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_1/design_1_sobel_0_1.xci
INFO: [Coretcl 2-1174] Renamed 114 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_5/ce435_5/HW/sobel_proj_gold/sobel_proj_gold.runs/design_1_sobel_0_1_synth_1/design_1_sobel_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.938 ; gain = 0.000 ; free physical = 2720 ; free virtual = 8110
INFO: [runtcl-4] Executing : report_utilization -file design_1_sobel_0_1_utilization_synth.rpt -pb design_1_sobel_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2085.938 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8043
INFO: [Common 17-206] Exiting Vivado at Fri May 24 15:15:25 2019...
