// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _yuv_filter_HH_
#define _yuv_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "yuv_filter_rgb2yuv.h"
#include "yuv_filter_yuv2rgb.h"
#include "yuv_filter_mul_mul_16ns_16ns_32_1.h"
#include "yuv_filter_p_yuv_channels_ch1.h"

namespace ap_rtl {

struct yuv_filter : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<22> > in_channels_ch1_address0;
    sc_out< sc_logic > in_channels_ch1_ce0;
    sc_in< sc_lv<8> > in_channels_ch1_q0;
    sc_out< sc_lv<22> > in_channels_ch2_address0;
    sc_out< sc_logic > in_channels_ch2_ce0;
    sc_in< sc_lv<8> > in_channels_ch2_q0;
    sc_out< sc_lv<22> > in_channels_ch3_address0;
    sc_out< sc_logic > in_channels_ch3_ce0;
    sc_in< sc_lv<8> > in_channels_ch3_q0;
    sc_in< sc_lv<16> > in_width;
    sc_in< sc_lv<16> > in_height;
    sc_out< sc_lv<22> > out_channels_ch1_address0;
    sc_out< sc_logic > out_channels_ch1_ce0;
    sc_out< sc_logic > out_channels_ch1_we0;
    sc_out< sc_lv<8> > out_channels_ch1_d0;
    sc_out< sc_lv<22> > out_channels_ch2_address0;
    sc_out< sc_logic > out_channels_ch2_ce0;
    sc_out< sc_logic > out_channels_ch2_we0;
    sc_out< sc_lv<8> > out_channels_ch2_d0;
    sc_out< sc_lv<22> > out_channels_ch3_address0;
    sc_out< sc_logic > out_channels_ch3_ce0;
    sc_out< sc_logic > out_channels_ch3_we0;
    sc_out< sc_lv<8> > out_channels_ch3_d0;
    sc_out< sc_lv<16> > out_width;
    sc_out< sc_logic > out_width_ap_vld;
    sc_out< sc_lv<16> > out_height;
    sc_out< sc_logic > out_height_ap_vld;
    sc_in< sc_lv<8> > Y_scale;
    sc_in< sc_lv<8> > U_scale;
    sc_in< sc_lv<8> > V_scale;


    // Module declarations
    yuv_filter(sc_module_name name);
    SC_HAS_PROCESS(yuv_filter);

    ~yuv_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    yuv_filter_p_yuv_channels_ch1* p_yuv_channels_ch1_U;
    yuv_filter_p_yuv_channels_ch1* p_yuv_channels_ch2_U;
    yuv_filter_p_yuv_channels_ch1* p_yuv_channels_ch3_U;
    yuv_filter_p_yuv_channels_ch1* p_scale_channels_ch1_U;
    yuv_filter_p_yuv_channels_ch1* p_scale_channels_ch2_U;
    yuv_filter_p_yuv_channels_ch1* p_scale_channels_ch3_U;
    yuv_filter_rgb2yuv* grp_yuv_filter_rgb2yuv_fu_259;
    yuv_filter_yuv2rgb* grp_yuv_filter_yuv2rgb_fu_279;
    yuv_filter_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* yuv_filter_mul_mul_16ns_16ns_32_1_U24;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_20;
    sc_signal< sc_lv<32> > indvar_flatten_reg_226;
    sc_signal< sc_lv<16> > x_i_reg_237;
    sc_signal< sc_lv<16> > y_i_reg_248;
    sc_signal< sc_lv<16> > p_yuv_width_reg_492;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_95;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_ap_done;
    sc_signal< sc_lv<16> > p_yuv_height_reg_497;
    sc_signal< sc_lv<15> > tmp_i_cast_fu_302_p1;
    sc_signal< sc_lv<15> > tmp_i_cast_reg_503;
    sc_signal< sc_lv<15> > tmp_1_i_cast_fu_306_p1;
    sc_signal< sc_lv<15> > tmp_1_i_cast_reg_508;
    sc_signal< sc_lv<15> > tmp_2_i_cast_fu_310_p1;
    sc_signal< sc_lv<15> > tmp_2_i_cast_reg_513;
    sc_signal< sc_lv<32> > bound_fu_476_p2;
    sc_signal< sc_lv<32> > bound_reg_518;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_322_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_523;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_118;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_523_pp0_iter5;
    sc_signal< sc_lv<32> > indvar_flatten_next_fu_327_p2;
    sc_signal< sc_lv<16> > tmp_3_i_mid2_v_fu_352_p3;
    sc_signal< sc_lv<16> > tmp_3_i_mid2_v_reg_532;
    sc_signal< sc_lv<23> > tmp_3_fu_394_p2;
    sc_signal< sc_lv<23> > tmp_3_reg_537;
    sc_signal< sc_lv<16> > y_fu_400_p2;
    sc_signal< sc_lv<64> > tmp_3_cast_fu_406_p1;
    sc_signal< sc_lv<64> > tmp_3_cast_reg_547;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_3_cast_reg_547_pp0_iter5;
    sc_signal< sc_lv<8> > p_yuv_channels_ch1_q0;
    sc_signal< sc_lv<8> > Y_reg_569;
    sc_signal< sc_lv<8> > p_yuv_channels_ch2_q0;
    sc_signal< sc_lv<8> > U_reg_574;
    sc_signal< sc_lv<8> > p_yuv_channels_ch3_q0;
    sc_signal< sc_lv<8> > V_reg_579;
    sc_signal< sc_lv<8> > tmp_10_i_reg_584;
    sc_signal< sc_lv<8> > tmp_11_i_reg_589;
    sc_signal< sc_lv<8> > tmp_12_i_reg_594;
    sc_signal< sc_lv<22> > p_yuv_channels_ch1_address0;
    sc_signal< sc_logic > p_yuv_channels_ch1_ce0;
    sc_signal< sc_logic > p_yuv_channels_ch1_we0;
    sc_signal< sc_lv<22> > p_yuv_channels_ch2_address0;
    sc_signal< sc_logic > p_yuv_channels_ch2_ce0;
    sc_signal< sc_logic > p_yuv_channels_ch2_we0;
    sc_signal< sc_lv<22> > p_yuv_channels_ch3_address0;
    sc_signal< sc_logic > p_yuv_channels_ch3_ce0;
    sc_signal< sc_logic > p_yuv_channels_ch3_we0;
    sc_signal< sc_lv<22> > p_scale_channels_ch1_address0;
    sc_signal< sc_logic > p_scale_channels_ch1_ce0;
    sc_signal< sc_logic > p_scale_channels_ch1_we0;
    sc_signal< sc_lv<8> > p_scale_channels_ch1_q0;
    sc_signal< sc_lv<22> > p_scale_channels_ch2_address0;
    sc_signal< sc_logic > p_scale_channels_ch2_ce0;
    sc_signal< sc_logic > p_scale_channels_ch2_we0;
    sc_signal< sc_lv<8> > p_scale_channels_ch2_q0;
    sc_signal< sc_lv<22> > p_scale_channels_ch3_address0;
    sc_signal< sc_logic > p_scale_channels_ch3_ce0;
    sc_signal< sc_logic > p_scale_channels_ch3_we0;
    sc_signal< sc_lv<8> > p_scale_channels_ch3_q0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_ap_start;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_ap_idle;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_ap_ready;
    sc_signal< sc_lv<22> > grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_address0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch1_ce0;
    sc_signal< sc_lv<22> > grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_address0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch2_ce0;
    sc_signal< sc_lv<22> > grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_address0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_in_channels_ch3_ce0;
    sc_signal< sc_lv<22> > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_address0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_ce0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_we0;
    sc_signal< sc_lv<8> > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch1_d0;
    sc_signal< sc_lv<22> > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_address0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_ce0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_we0;
    sc_signal< sc_lv<8> > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch2_d0;
    sc_signal< sc_lv<22> > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_address0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_ce0;
    sc_signal< sc_logic > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_we0;
    sc_signal< sc_lv<8> > grp_yuv_filter_rgb2yuv_fu_259_out_channels_ch3_d0;
    sc_signal< sc_lv<16> > grp_yuv_filter_rgb2yuv_fu_259_ap_return_0;
    sc_signal< sc_lv<16> > grp_yuv_filter_rgb2yuv_fu_259_ap_return_1;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_ap_start;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_ap_done;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_ap_idle;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_ap_ready;
    sc_signal< sc_lv<22> > grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_address0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch1_ce0;
    sc_signal< sc_lv<22> > grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_address0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch2_ce0;
    sc_signal< sc_lv<22> > grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_address0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_in_channels_ch3_ce0;
    sc_signal< sc_lv<22> > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_address0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_ce0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_we0;
    sc_signal< sc_lv<8> > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch1_d0;
    sc_signal< sc_lv<22> > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_address0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_ce0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_we0;
    sc_signal< sc_lv<8> > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch2_d0;
    sc_signal< sc_lv<22> > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_address0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_ce0;
    sc_signal< sc_logic > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_we0;
    sc_signal< sc_lv<8> > grp_yuv_filter_yuv2rgb_fu_279_out_channels_ch3_d0;
    sc_signal< sc_lv<16> > grp_yuv_filter_yuv2rgb_fu_279_ap_return_0;
    sc_signal< sc_lv<16> > grp_yuv_filter_yuv2rgb_fu_279_ap_return_1;
    sc_signal< sc_lv<16> > x_i_phi_fu_241_p4;
    sc_signal< sc_logic > ap_reg_grp_yuv_filter_rgb2yuv_fu_259_ap_start;
    sc_signal< sc_logic > ap_reg_grp_yuv_filter_yuv2rgb_fu_279_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_3;
    sc_signal< bool > ap_sig_338;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_4;
    sc_signal< bool > ap_sig_345;
    sc_signal< sc_lv<1> > exitcond_i5_fu_339_p2;
    sc_signal< sc_lv<16> > x_fu_333_p2;
    sc_signal< sc_lv<13> > tmp_fu_360_p1;
    sc_signal< sc_lv<15> > tmp_1_fu_372_p1;
    sc_signal< sc_lv<23> > p_shl_cast_fu_364_p3;
    sc_signal< sc_lv<23> > p_shl3_cast_fu_376_p3;
    sc_signal< sc_lv<16> > y_i_mid2_fu_344_p3;
    sc_signal< sc_lv<23> > tmp_5_i_cast_fu_390_p1;
    sc_signal< sc_lv<23> > tmp_2_fu_384_p2;
    sc_signal< sc_lv<8> > tmp_7_i_fu_415_p0;
    sc_signal< sc_lv<8> > tmp_7_i_fu_415_p1;
    sc_signal< sc_lv<8> > tmp_i_fu_423_p0;
    sc_signal< sc_lv<8> > tmp_i_fu_423_p1;
    sc_signal< sc_lv<8> > tmp_8_i_fu_431_p0;
    sc_signal< sc_lv<8> > tmp_8_i_fu_431_p1;
    sc_signal< sc_lv<15> > tmp_7_i_fu_415_p2;
    sc_signal< sc_lv<15> > tmp_i_fu_423_p2;
    sc_signal< sc_lv<15> > tmp_8_i_fu_431_p2;
    sc_signal< sc_lv<16> > bound_fu_476_p0;
    sc_signal< sc_lv<16> > bound_fu_476_p1;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_lv<32> > bound_fu_476_p00;
    sc_signal< sc_lv<32> > bound_fu_476_p10;
    sc_signal< sc_lv<15> > tmp_7_i_fu_415_p00;
    sc_signal< sc_lv<15> > tmp_8_i_fu_431_p00;
    sc_signal< sc_lv<15> > tmp_i_fu_423_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_st1_fsm_0;
    static const sc_lv<5> ap_ST_st2_fsm_1;
    static const sc_lv<5> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<5> ap_ST_st11_fsm_3;
    static const sc_lv<5> ap_ST_st12_fsm_4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_118();
    void thread_ap_sig_20();
    void thread_ap_sig_338();
    void thread_ap_sig_345();
    void thread_ap_sig_95();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st11_fsm_3();
    void thread_ap_sig_cseq_ST_st12_fsm_4();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_bound_fu_476_p0();
    void thread_bound_fu_476_p00();
    void thread_bound_fu_476_p1();
    void thread_bound_fu_476_p10();
    void thread_exitcond_flatten_fu_322_p2();
    void thread_exitcond_i5_fu_339_p2();
    void thread_grp_yuv_filter_rgb2yuv_fu_259_ap_start();
    void thread_grp_yuv_filter_yuv2rgb_fu_279_ap_start();
    void thread_in_channels_ch1_address0();
    void thread_in_channels_ch1_ce0();
    void thread_in_channels_ch2_address0();
    void thread_in_channels_ch2_ce0();
    void thread_in_channels_ch3_address0();
    void thread_in_channels_ch3_ce0();
    void thread_indvar_flatten_next_fu_327_p2();
    void thread_out_channels_ch1_address0();
    void thread_out_channels_ch1_ce0();
    void thread_out_channels_ch1_d0();
    void thread_out_channels_ch1_we0();
    void thread_out_channels_ch2_address0();
    void thread_out_channels_ch2_ce0();
    void thread_out_channels_ch2_d0();
    void thread_out_channels_ch2_we0();
    void thread_out_channels_ch3_address0();
    void thread_out_channels_ch3_ce0();
    void thread_out_channels_ch3_d0();
    void thread_out_channels_ch3_we0();
    void thread_out_height();
    void thread_out_height_ap_vld();
    void thread_out_width();
    void thread_out_width_ap_vld();
    void thread_p_scale_channels_ch1_address0();
    void thread_p_scale_channels_ch1_ce0();
    void thread_p_scale_channels_ch1_we0();
    void thread_p_scale_channels_ch2_address0();
    void thread_p_scale_channels_ch2_ce0();
    void thread_p_scale_channels_ch2_we0();
    void thread_p_scale_channels_ch3_address0();
    void thread_p_scale_channels_ch3_ce0();
    void thread_p_scale_channels_ch3_we0();
    void thread_p_shl3_cast_fu_376_p3();
    void thread_p_shl_cast_fu_364_p3();
    void thread_p_yuv_channels_ch1_address0();
    void thread_p_yuv_channels_ch1_ce0();
    void thread_p_yuv_channels_ch1_we0();
    void thread_p_yuv_channels_ch2_address0();
    void thread_p_yuv_channels_ch2_ce0();
    void thread_p_yuv_channels_ch2_we0();
    void thread_p_yuv_channels_ch3_address0();
    void thread_p_yuv_channels_ch3_ce0();
    void thread_p_yuv_channels_ch3_we0();
    void thread_tmp_1_fu_372_p1();
    void thread_tmp_1_i_cast_fu_306_p1();
    void thread_tmp_2_fu_384_p2();
    void thread_tmp_2_i_cast_fu_310_p1();
    void thread_tmp_3_cast_fu_406_p1();
    void thread_tmp_3_fu_394_p2();
    void thread_tmp_3_i_mid2_v_fu_352_p3();
    void thread_tmp_5_i_cast_fu_390_p1();
    void thread_tmp_7_i_fu_415_p0();
    void thread_tmp_7_i_fu_415_p00();
    void thread_tmp_7_i_fu_415_p1();
    void thread_tmp_7_i_fu_415_p2();
    void thread_tmp_8_i_fu_431_p0();
    void thread_tmp_8_i_fu_431_p00();
    void thread_tmp_8_i_fu_431_p1();
    void thread_tmp_8_i_fu_431_p2();
    void thread_tmp_fu_360_p1();
    void thread_tmp_i_cast_fu_302_p1();
    void thread_tmp_i_fu_423_p0();
    void thread_tmp_i_fu_423_p00();
    void thread_tmp_i_fu_423_p1();
    void thread_tmp_i_fu_423_p2();
    void thread_x_fu_333_p2();
    void thread_x_i_phi_fu_241_p4();
    void thread_y_fu_400_p2();
    void thread_y_i_mid2_fu_344_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
