<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetOpcodes.def source code [llvm/llvm/include/llvm/Support/TargetOpcodes.def] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/Support/TargetOpcodes.def'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>Support</a>/<a href='TargetOpcodes.def.html'>TargetOpcodes.def</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/Support/TargetOpcodes.def - Target Indep Opcodes ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the target independent instruction opcodes.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td><i></i></td></tr>
<tr><th id="13">13</th><td><i>// NOTE: NO INCLUDE GUARD DESIRED!</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>/// HANDLE_TARGET_OPCODE defines an opcode and its associated enum value.</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a></u></td></tr>
<tr><th id="18">18</th><td><u>#define HANDLE_TARGET_OPCODE(OPC, NUM)</u></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="17">endif</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i class="doc">/// HANDLE_TARGET_OPCODE_MARKER defines an alternative identifier for an opcode.</i></td></tr>
<tr><th id="22">22</th><td><i class="doc">///</i></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifndef</span> <a class="macro" href="../CodeGen/TargetOpcodes.h.html#23" data-ref="_M/HANDLE_TARGET_OPCODE_MARKER">HANDLE_TARGET_OPCODE_MARKER</a></u></td></tr>
<tr><th id="24">24</th><td><u>#define HANDLE_TARGET_OPCODE_MARKER(IDENT, OPC)</u></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="23">endif</span></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i class="doc">/// Every instruction defined here must also appear in Target.td.</i></td></tr>
<tr><th id="28">28</th><td><i class="doc">///</i></td></tr>
<tr><th id="29">29</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PHI," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PHI" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</dfn>)</td></tr>
<tr><th id="30">30</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="INLINEASM," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::INLINEASM" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</dfn>)</td></tr>
<tr><th id="31">31</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="INLINEASM_BR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::INLINEASM_BR" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</dfn>)</td></tr>
<tr><th id="32">32</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="CFI_INSTRUCTION," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::CFI_INSTRUCTION" title='llvm::TargetOpcode::CFI_INSTRUCTION' data-ref="llvm::TargetOpcode::CFI_INSTRUCTION">CFI_INSTRUCTION</dfn>)</td></tr>
<tr><th id="33">33</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="EH_LABEL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::EH_LABEL" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL">EH_LABEL</dfn>)</td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="GC_LABEL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::GC_LABEL" title='llvm::TargetOpcode::GC_LABEL' data-ref="llvm::TargetOpcode::GC_LABEL">GC_LABEL</dfn>)</td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="ANNOTATION_LABEL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::ANNOTATION_LABEL" title='llvm::TargetOpcode::ANNOTATION_LABEL' data-ref="llvm::TargetOpcode::ANNOTATION_LABEL">ANNOTATION_LABEL</dfn>)</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// KILL - This instruction is a noop that is used only to adjust the</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// liveness of registers. This can be useful when dealing with</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// sub-registers.</i></td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="KILL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::KILL" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL">KILL</dfn>)</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// EXTRACT_SUBREG - This instruction takes two operands: a register</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// that has subregisters, and a subregister index. It returns the</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// extracted subregister value. This is commonly used to implement</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// truncation operations on target architectures which support it.</i></td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="EXTRACT_SUBREG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::EXTRACT_SUBREG" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</dfn>)</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i class="doc">/// INSERT_SUBREG - This instruction takes three operands: a register that</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">/// has subregisters, a register providing an insert value, and a</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// subregister index. It returns the value of the first register with the</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// value of the second register inserted. The first register is often</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">/// defined by an IMPLICIT_DEF, because it is commonly used to implement</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// anyext operations on target architectures which support it.</i></td></tr>
<tr><th id="54">54</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="INSERT_SUBREG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::INSERT_SUBREG" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</dfn>)</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i class="doc">/// IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef.</i></td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="IMPLICIT_DEF," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::IMPLICIT_DEF" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</dfn>)</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// SUBREG_TO_REG - Assert the value of bits in a super register.</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// The result of this instruction is the value of the second operand inserted</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// into the subregister specified by the third operand. All other bits are</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// assumed to be equal to the bits in the immediate integer constant in the</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// first operand. This instruction just communicates information; No code</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// should be generated.</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// This is typically used after an instruction where the write to a subregister</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// implicitly cleared the bits in the super registers.</i></td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="SUBREG_TO_REG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::SUBREG_TO_REG" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</dfn>)</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i class="doc">/// COPY_TO_REGCLASS - This instruction is a placeholder for a plain</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">/// register-to-register copy into a specific register class. This is only</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">/// used between instruction selection and MachineInstr creation, before</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// virtual registers have been created for all the instructions, and it's</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// only needed in cases where the register classes implied by the</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// instructions are insufficient. It is emitted as a COPY MachineInstr.</i></td></tr>
<tr><th id="75">75</th><td>  <a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="COPY_TO_REGCLASS," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::COPY_TO_REGCLASS" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS">COPY_TO_REGCLASS</dfn>)</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// DBG_VALUE - a mapping of the llvm.dbg.value intrinsic</i></td></tr>
<tr><th id="78">78</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="DBG_VALUE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::DBG_VALUE" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</dfn>)</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// DBG_LABEL - a mapping of the llvm.dbg.label intrinsic</i></td></tr>
<tr><th id="81">81</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="DBG_LABEL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::DBG_LABEL" title='llvm::TargetOpcode::DBG_LABEL' data-ref="llvm::TargetOpcode::DBG_LABEL">DBG_LABEL</dfn>)</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// REG_SEQUENCE - This variadic instruction is used to form a register that</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">/// represents a consecutive sequence of sub-registers. It's used as a</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">/// register coalescing / allocation aid and must be eliminated before code</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">/// emission.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">// In SDNode form, the first operand encodes the register class created by</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">// the REG_SEQUENCE, while each subsequent pair names a vreg + subreg index</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">// pair.  Once it has been lowered to a MachineInstr, the regclass operand</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">// is no longer present.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// e.g. v1027 = REG_SEQUENCE v1024, 3, v1025, 4, v1026, 5</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">/// After register coalescing references of v1024 should be replace with</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// v1027:3, v1025 with v1027:4, etc.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="REG_SEQUENCE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::REG_SEQUENCE" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</dfn>)</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// COPY - Target-independent register copy. This instruction can also be</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">/// used to copy between subregisters of virtual registers.</i></td></tr>
<tr><th id="98">98</th><td>  <a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="COPY," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::COPY" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</dfn>)</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i class="doc">/// BUNDLE - This instruction represents an instruction bundle. Instructions</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// which immediately follow a BUNDLE instruction which are marked with</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">/// 'InsideBundle' flag are inside the bundle.</i></td></tr>
<tr><th id="103">103</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="BUNDLE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::BUNDLE" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE">BUNDLE</dfn>)</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i class="doc">/// Lifetime markers.</i></td></tr>
<tr><th id="106">106</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="LIFETIME_START," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::LIFETIME_START" title='llvm::TargetOpcode::LIFETIME_START' data-ref="llvm::TargetOpcode::LIFETIME_START">LIFETIME_START</dfn>)</td></tr>
<tr><th id="107">107</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="LIFETIME_END," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::LIFETIME_END" title='llvm::TargetOpcode::LIFETIME_END' data-ref="llvm::TargetOpcode::LIFETIME_END">LIFETIME_END</dfn>)</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i class="doc">/// A Stackmap instruction captures the location of live variables at its</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">/// position in the instruction stream. It is followed by a shadow of bytes</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">/// that must lie within the function and not contain another stackmap.</i></td></tr>
<tr><th id="112">112</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="STACKMAP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::STACKMAP" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</dfn>)</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i class="doc">/// FEntry all - This is a marker instruction which gets translated into a raw fentry call.</i></td></tr>
<tr><th id="115">115</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="FENTRY_CALL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::FENTRY_CALL" title='llvm::TargetOpcode::FENTRY_CALL' data-ref="llvm::TargetOpcode::FENTRY_CALL">FENTRY_CALL</dfn>)</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i class="doc">/// Patchable call instruction - this instruction represents a call to a</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">/// constant address, followed by a series of NOPs. It is intended to</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// support optimizations for dynamic languages (such as javascript) that</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">/// rewrite calls to runtimes with more efficient code sequences.</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// This also implies a stack map.</i></td></tr>
<tr><th id="122">122</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHPOINT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHPOINT" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</dfn>)</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// This pseudo-instruction loads the stack guard value. Targets which need</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">/// to prevent the stack guard value or address from being spilled to the</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">/// stack should override TargetLowering::emitLoadStackGuardNode and</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">/// additionally expand this pseudo after register allocation.</i></td></tr>
<tr><th id="128">128</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="LOAD_STACK_GUARD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::LOAD_STACK_GUARD" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</dfn>)</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc">/// Call instruction with associated vm state for deoptimization and list</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// of live pointers for relocation by the garbage collector.  It is</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">/// intended to support garbage collection with fully precise relocating</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">/// collectors and deoptimizations in either the callee or caller.</i></td></tr>
<tr><th id="134">134</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="STATEPOINT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::STATEPOINT" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT">STATEPOINT</dfn>)</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// Instruction that records the offset of a local stack allocation passed to</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// llvm.localescape. It has two arguments: the symbol for the label and the</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">/// frame index of the local stack allocation.</i></td></tr>
<tr><th id="139">139</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="LOCAL_ESCAPE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::LOCAL_ESCAPE" title='llvm::TargetOpcode::LOCAL_ESCAPE' data-ref="llvm::TargetOpcode::LOCAL_ESCAPE">LOCAL_ESCAPE</dfn>)</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i class="doc">/// Wraps a machine instruction which can fault, bundled with associated</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">/// information on how to handle such a fault.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">/// For example loading instruction that may page fault, bundled with associated</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">/// information on how to handle such a page fault.  It is intended to support</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">/// "zero cost" null checks in managed languages by allowing LLVM to fold</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">/// comparisons into existing memory operations.</i></td></tr>
<tr><th id="147">147</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="FAULTING_OP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::FAULTING_OP" title='llvm::TargetOpcode::FAULTING_OP' data-ref="llvm::TargetOpcode::FAULTING_OP">FAULTING_OP</dfn>)</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i class="doc">/// Wraps a machine instruction to add patchability constraints.  An</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">/// instruction wrapped in PATCHABLE_OP has to either have a minimum</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">/// size or be preceded with a nop of that size.  The first operand is</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">/// an immediate denoting the minimum size of the instruction, the</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">/// second operand is an immediate denoting the opcode of the original</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">/// instruction.  The rest of the operands are the operands of the</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">/// original instruction.</i></td></tr>
<tr><th id="156">156</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_OP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_OP" title='llvm::TargetOpcode::PATCHABLE_OP' data-ref="llvm::TargetOpcode::PATCHABLE_OP">PATCHABLE_OP</dfn>)</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i class="doc">/// This is a marker instruction which gets translated into a nop sled, useful</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">/// for inserting instrumentation instructions at runtime.</i></td></tr>
<tr><th id="160">160</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_FUNCTION_ENTER," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER" title='llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER' data-ref="llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER">PATCHABLE_FUNCTION_ENTER</dfn>)</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i class="doc">/// Wraps a return instruction and its operands to enable adding nop sleds</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">/// either before or after the return. The nop sleds are useful for inserting</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">/// instrumentation instructions at runtime.</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">/// The patch here replaces the return instruction.</i></td></tr>
<tr><th id="166">166</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_RET," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_RET" title='llvm::TargetOpcode::PATCHABLE_RET' data-ref="llvm::TargetOpcode::PATCHABLE_RET">PATCHABLE_RET</dfn>)</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i class="doc">/// This is a marker instruction which gets translated into a nop sled, useful</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">/// for inserting instrumentation instructions at runtime.</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">/// The patch here prepends the return instruction.</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">/// The same thing as in x86_64 is not possible for ARM because it has multiple</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">/// return instructions. Furthermore, CPU allows parametrized and even</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">/// conditional return instructions. In the current ARM implementation we are</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">/// making use of the fact that currently LLVM doesn't seem to generate</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">/// conditional return instructions.</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">/// On ARM, the same instruction can be used for popping multiple registers</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">/// from the stack and returning (it just pops pc register too), and LLVM</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">/// generates it sometimes. So we can't insert the sled between this stack</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">/// adjustment and the return without splitting the original instruction into 2</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">/// instructions. So on ARM, rather than jumping into the exit trampoline, we</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">/// call it, it does the tracing, preserves the stack and returns.</i></td></tr>
<tr><th id="182">182</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_FUNCTION_EXIT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_FUNCTION_EXIT" title='llvm::TargetOpcode::PATCHABLE_FUNCTION_EXIT' data-ref="llvm::TargetOpcode::PATCHABLE_FUNCTION_EXIT">PATCHABLE_FUNCTION_EXIT</dfn>)</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i class="doc">/// Wraps a tail call instruction and its operands to enable adding nop sleds</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">/// either before or after the tail exit. We use this as a disambiguation from</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">/// PATCHABLE_RET which specifically only works for return instructions.</i></td></tr>
<tr><th id="187">187</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_TAIL_CALL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_TAIL_CALL" title='llvm::TargetOpcode::PATCHABLE_TAIL_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TAIL_CALL">PATCHABLE_TAIL_CALL</dfn>)</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i class="doc">/// Wraps a logging call and its arguments with nop sleds. At runtime, this can</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">/// be patched to insert instrumentation instructions.</i></td></tr>
<tr><th id="191">191</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_EVENT_CALL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_EVENT_CALL" title='llvm::TargetOpcode::PATCHABLE_EVENT_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_EVENT_CALL">PATCHABLE_EVENT_CALL</dfn>)</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i class="doc">/// Wraps a typed logging call and its argument with nop sleds. At runtime, this</i></td></tr>
<tr><th id="194">194</th><td><i class="doc">/// can be patched to insert instrumentation instructions.</i></td></tr>
<tr><th id="195">195</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="PATCHABLE_TYPED_EVENT_CALL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL" title='llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL">PATCHABLE_TYPED_EVENT_CALL</dfn>)</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="ICALL_BRANCH_FUNNEL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::ICALL_BRANCH_FUNNEL" title='llvm::TargetOpcode::ICALL_BRANCH_FUNNEL' data-ref="llvm::TargetOpcode::ICALL_BRANCH_FUNNEL">ICALL_BRANCH_FUNNEL</dfn>)</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i class="doc">/// The following generic opcodes are not supposed to appear after ISel.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">/// This is something we might want to relax, but for now, this is convenient</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// to produce diagnostics.</i></td></tr>
<tr><th id="202">202</th><td><i class="doc"></i></td></tr>
<tr><th id="203">203</th><td><i class="doc">/// Generic ADD instruction. This is an integer add.</i></td></tr>
<tr><th id="204">204</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ADD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ADD" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</dfn>)</td></tr>
<tr><th id="205">205</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#23" title="PRE_ISEL_GENERIC_OPCODE_START = G_ADD," data-ref="_M/HANDLE_TARGET_OPCODE_MARKER">HANDLE_TARGET_OPCODE_MARKER</a>(<dfn class="enum" id="llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_START" title='llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_START' data-ref="llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_START">PRE_ISEL_GENERIC_OPCODE_START</dfn>, <a class="enum" href="#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>)</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i class="doc">/// Generic SUB instruction. This is an integer sub.</i></td></tr>
<tr><th id="208">208</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SUB," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SUB" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</dfn>)</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>// Generic multiply instruction.</i></td></tr>
<tr><th id="211">211</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_MUL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_MUL" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</dfn>)</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>// Generic signed division instruction.</i></td></tr>
<tr><th id="214">214</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SDIV," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SDIV" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</dfn>)</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>// Generic unsigned division instruction.</i></td></tr>
<tr><th id="217">217</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UDIV," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UDIV" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</dfn>)</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>// Generic signed remainder instruction.</i></td></tr>
<tr><th id="220">220</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SREM," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SREM" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</dfn>)</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>// Generic unsigned remainder instruction.</i></td></tr>
<tr><th id="223">223</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UREM," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UREM" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</dfn>)</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i class="doc">/// Generic bitwise and instruction.</i></td></tr>
<tr><th id="226">226</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_AND," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_AND" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</dfn>)</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i class="doc">/// Generic bitwise or instruction.</i></td></tr>
<tr><th id="229">229</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_OR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_OR" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</dfn>)</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i class="doc">/// Generic bitwise exclusive-or instruction.</i></td></tr>
<tr><th id="232">232</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_XOR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_XOR" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</dfn>)</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_IMPLICIT_DEF," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_IMPLICIT_DEF" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</dfn>)</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i class="doc">/// Generic PHI instruction with types.</i></td></tr>
<tr><th id="238">238</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_PHI," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_PHI" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</dfn>)</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i class="doc">/// Generic instruction to materialize the address of an alloca or other</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">/// stack-based object.</i></td></tr>
<tr><th id="242">242</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FRAME_INDEX," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FRAME_INDEX" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</dfn>)</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i class="doc">/// Generic reference to global value.</i></td></tr>
<tr><th id="245">245</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_GLOBAL_VALUE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_GLOBAL_VALUE" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</dfn>)</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i class="doc">/// Generic instruction to extract blocks of bits from the register given</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">/// (typically a sub-register COPY after instruction selection).</i></td></tr>
<tr><th id="249">249</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_EXTRACT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_EXTRACT" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</dfn>)</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UNMERGE_VALUES," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UNMERGE_VALUES" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</dfn>)</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i class="doc">/// Generic instruction to insert blocks of bits from the registers given into</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">/// the source.</i></td></tr>
<tr><th id="255">255</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INSERT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INSERT" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</dfn>)</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i class="doc">/// Generic instruction to paste a variable number of components together into a</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">/// larger register.</i></td></tr>
<tr><th id="259">259</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_MERGE_VALUES," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_MERGE_VALUES" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</dfn>)</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i class="doc">/// Generic instruction to create a vector value from a number of scalar</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">/// components.</i></td></tr>
<tr><th id="263">263</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BUILD_VECTOR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BUILD_VECTOR" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</dfn>)</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i class="doc">/// Generic instruction to create a vector value from a number of scalar</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">/// components, which have types larger than the result vector elt type.</i></td></tr>
<tr><th id="267">267</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BUILD_VECTOR_TRUNC," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</dfn>)</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i class="doc">/// Generic instruction to create a vector by concatenating multiple vectors.</i></td></tr>
<tr><th id="270">270</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CONCAT_VECTORS," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CONCAT_VECTORS" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</dfn>)</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i class="doc">/// Generic pointer to int conversion.</i></td></tr>
<tr><th id="273">273</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_PTRTOINT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_PTRTOINT" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</dfn>)</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i class="doc">/// Generic int to pointer conversion.</i></td></tr>
<tr><th id="276">276</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INTTOPTR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INTTOPTR" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</dfn>)</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i class="doc">/// Generic bitcast. The source and destination types must be different, or a</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">/// COPY is the relevant instruction.</i></td></tr>
<tr><th id="280">280</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BITCAST," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BITCAST" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</dfn>)</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i class="doc">/// INTRINSIC trunc intrinsic.</i></td></tr>
<tr><th id="283">283</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INTRINSIC_TRUNC," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INTRINSIC_TRUNC" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</dfn>)</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i class="doc">/// INTRINSIC round intrinsic.</i></td></tr>
<tr><th id="286">286</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INTRINSIC_ROUND," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INTRINSIC_ROUND" title='llvm::TargetOpcode::G_INTRINSIC_ROUND' data-ref="llvm::TargetOpcode::G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</dfn>)</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i class="doc">/// Generic load (including anyext load)</i></td></tr>
<tr><th id="289">289</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_LOAD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_LOAD" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</dfn>)</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i class="doc">/// Generic signext load</i></td></tr>
<tr><th id="292">292</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SEXTLOAD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SEXTLOAD" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD">G_SEXTLOAD</dfn>)</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i class="doc">/// Generic zeroext load</i></td></tr>
<tr><th id="295">295</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ZEXTLOAD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ZEXTLOAD" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD">G_ZEXTLOAD</dfn>)</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i class="doc">/// Generic store.</i></td></tr>
<tr><th id="298">298</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_STORE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_STORE" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</dfn>)</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i class="doc">/// Generic atomic cmpxchg with internal success check.</i></td></tr>
<tr><th id="301">301</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMIC_CMPXCHG_WITH_SUCCESS," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS">G_ATOMIC_CMPXCHG_WITH_SUCCESS</dfn>)</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i class="doc">/// Generic atomic cmpxchg.</i></td></tr>
<tr><th id="304">304</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMIC_CMPXCHG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMIC_CMPXCHG" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</dfn>)</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i class="doc">/// Generic atomicrmw.</i></td></tr>
<tr><th id="307">307</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_XCHG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_XCHG" title='llvm::TargetOpcode::G_ATOMICRMW_XCHG' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</dfn>)</td></tr>
<tr><th id="308">308</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_ADD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_ADD" title='llvm::TargetOpcode::G_ATOMICRMW_ADD' data-ref="llvm::TargetOpcode::G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</dfn>)</td></tr>
<tr><th id="309">309</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_SUB," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_SUB" title='llvm::TargetOpcode::G_ATOMICRMW_SUB' data-ref="llvm::TargetOpcode::G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</dfn>)</td></tr>
<tr><th id="310">310</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_AND," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_AND" title='llvm::TargetOpcode::G_ATOMICRMW_AND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_AND">G_ATOMICRMW_AND</dfn>)</td></tr>
<tr><th id="311">311</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_NAND," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_NAND" title='llvm::TargetOpcode::G_ATOMICRMW_NAND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_NAND">G_ATOMICRMW_NAND</dfn>)</td></tr>
<tr><th id="312">312</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_OR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_OR" title='llvm::TargetOpcode::G_ATOMICRMW_OR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_OR">G_ATOMICRMW_OR</dfn>)</td></tr>
<tr><th id="313">313</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_XOR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_XOR" title='llvm::TargetOpcode::G_ATOMICRMW_XOR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</dfn>)</td></tr>
<tr><th id="314">314</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_MAX," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_MAX" title='llvm::TargetOpcode::G_ATOMICRMW_MAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</dfn>)</td></tr>
<tr><th id="315">315</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_MIN," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_MIN" title='llvm::TargetOpcode::G_ATOMICRMW_MIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</dfn>)</td></tr>
<tr><th id="316">316</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_UMAX," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_UMAX" title='llvm::TargetOpcode::G_ATOMICRMW_UMAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</dfn>)</td></tr>
<tr><th id="317">317</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ATOMICRMW_UMIN," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ATOMICRMW_UMIN" title='llvm::TargetOpcode::G_ATOMICRMW_UMIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</dfn>)</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i class="doc">/// Generic conditional branch instruction.</i></td></tr>
<tr><th id="320">320</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BRCOND," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BRCOND" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</dfn>)</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i class="doc">/// Generic indirect branch instruction.</i></td></tr>
<tr><th id="323">323</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BRINDIRECT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BRINDIRECT" title='llvm::TargetOpcode::G_BRINDIRECT' data-ref="llvm::TargetOpcode::G_BRINDIRECT">G_BRINDIRECT</dfn>)</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// Generic intrinsic use (without side effects).</i></td></tr>
<tr><th id="326">326</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INTRINSIC," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INTRINSIC" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC">G_INTRINSIC</dfn>)</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i class="doc">/// Generic intrinsic use (with side effects).</i></td></tr>
<tr><th id="329">329</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INTRINSIC_W_SIDE_EFFECTS," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</dfn>)</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i class="doc">/// Generic extension allowing rubbish in high bits.</i></td></tr>
<tr><th id="332">332</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ANYEXT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ANYEXT" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</dfn>)</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i class="doc">/// Generic instruction to discard the high bits of a register. This differs</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">/// from (G_EXTRACT val, 0) on its action on vectors: G_TRUNC will truncate</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">/// each element individually, G_EXTRACT will typically discard the high</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">/// elements of the vector.</i></td></tr>
<tr><th id="338">338</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_TRUNC," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_TRUNC" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</dfn>)</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i class="doc">/// Generic integer constant.</i></td></tr>
<tr><th id="341">341</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CONSTANT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CONSTANT" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</dfn>)</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i class="doc">/// Generic floating constant.</i></td></tr>
<tr><th id="344">344</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FCONSTANT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FCONSTANT" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</dfn>)</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i class="doc">/// Generic va_start instruction. Stores to its one pointer operand.</i></td></tr>
<tr><th id="347">347</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_VASTART," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_VASTART" title='llvm::TargetOpcode::G_VASTART' data-ref="llvm::TargetOpcode::G_VASTART">G_VASTART</dfn>)</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i class="doc">/// Generic va_start instruction. Stores to its one pointer operand.</i></td></tr>
<tr><th id="350">350</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_VAARG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_VAARG" title='llvm::TargetOpcode::G_VAARG' data-ref="llvm::TargetOpcode::G_VAARG">G_VAARG</dfn>)</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>// Generic sign extend</i></td></tr>
<tr><th id="353">353</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SEXT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SEXT" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</dfn>)</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>// Generic zero extend</i></td></tr>
<tr><th id="356">356</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ZEXT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ZEXT" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</dfn>)</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>// Generic left-shift</i></td></tr>
<tr><th id="359">359</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SHL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SHL" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</dfn>)</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>// Generic logical right-shift</i></td></tr>
<tr><th id="362">362</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_LSHR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_LSHR" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</dfn>)</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>// Generic arithmetic right-shift</i></td></tr>
<tr><th id="365">365</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ASHR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ASHR" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</dfn>)</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i class="doc">/// Generic integer-base comparison, also applicable to vectors of integers.</i></td></tr>
<tr><th id="368">368</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ICMP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ICMP" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</dfn>)</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i class="doc">/// Generic floating-point comparison, also applicable to vectors.</i></td></tr>
<tr><th id="371">371</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FCMP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FCMP" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</dfn>)</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i class="doc">/// Generic select.</i></td></tr>
<tr><th id="374">374</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SELECT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SELECT" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</dfn>)</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i class="doc">/// Generic unsigned add instruction, consuming the normal operands and</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">/// producing the result and a carry flag.</i></td></tr>
<tr><th id="378">378</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UADDO," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UADDO" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO">G_UADDO</dfn>)</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i class="doc">/// Generic unsigned add instruction, consuming the normal operands plus a carry</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">/// flag, and similarly producing the result and a carry flag.</i></td></tr>
<tr><th id="382">382</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UADDE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UADDE" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</dfn>)</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i class="doc">/// Generic unsigned sub instruction, consuming the normal operands and</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">/// producing the result and a carry flag.</i></td></tr>
<tr><th id="386">386</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_USUBO," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_USUBO" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO">G_USUBO</dfn>)</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i class="doc">/// Generic unsigned subtract instruction, consuming the normal operands plus a</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">/// carry flag, and similarly producing the result and a carry flag.</i></td></tr>
<tr><th id="390">390</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_USUBE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_USUBE" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE">G_USUBE</dfn>)</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i class="doc">/// Generic signed add instruction, producing the result and a signed overflow</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">/// flag.</i></td></tr>
<tr><th id="394">394</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SADDO," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SADDO" title='llvm::TargetOpcode::G_SADDO' data-ref="llvm::TargetOpcode::G_SADDO">G_SADDO</dfn>)</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i class="doc">/// Generic signed add instruction, consuming the normal operands plus a carry</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">/// flag, and similarly producing the result and a carry flag.</i></td></tr>
<tr><th id="398">398</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SADDE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SADDE" title='llvm::TargetOpcode::G_SADDE' data-ref="llvm::TargetOpcode::G_SADDE">G_SADDE</dfn>)</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i class="doc">/// Generic signed subtract instruction, producing the result and a signed</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">/// overflow flag.</i></td></tr>
<tr><th id="402">402</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SSUBO," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SSUBO" title='llvm::TargetOpcode::G_SSUBO' data-ref="llvm::TargetOpcode::G_SSUBO">G_SSUBO</dfn>)</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i class="doc">/// Generic signed sub instruction, consuming the normal operands plus a carry</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">/// flag, and similarly producing the result and a carry flag.</i></td></tr>
<tr><th id="406">406</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SSUBE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SSUBE" title='llvm::TargetOpcode::G_SSUBE' data-ref="llvm::TargetOpcode::G_SSUBE">G_SSUBE</dfn>)</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i class="doc">/// Generic unsigned multiply instruction, producing the result and a signed</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">/// overflow flag.</i></td></tr>
<tr><th id="410">410</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UMULO," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UMULO" title='llvm::TargetOpcode::G_UMULO' data-ref="llvm::TargetOpcode::G_UMULO">G_UMULO</dfn>)</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i class="doc">/// Generic signed multiply instruction, producing the result and a signed</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">/// overflow flag.</i></td></tr>
<tr><th id="414">414</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SMULO," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SMULO" title='llvm::TargetOpcode::G_SMULO' data-ref="llvm::TargetOpcode::G_SMULO">G_SMULO</dfn>)</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>// Multiply two numbers at twice the incoming bit width (unsigned) and return</i></td></tr>
<tr><th id="417">417</th><td><i>// the high half of the result.</i></td></tr>
<tr><th id="418">418</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UMULH," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UMULH" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH">G_UMULH</dfn>)</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><i>// Multiply two numbers at twice the incoming bit width (signed) and return</i></td></tr>
<tr><th id="421">421</th><td><i>// the high half of the result.</i></td></tr>
<tr><th id="422">422</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SMULH," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SMULH" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH">G_SMULH</dfn>)</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i class="doc">/// Generic FP addition.</i></td></tr>
<tr><th id="425">425</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FADD," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FADD" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</dfn>)</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i class="doc">/// Generic FP subtraction.</i></td></tr>
<tr><th id="428">428</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FSUB," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FSUB" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</dfn>)</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><i class="doc">/// Generic FP multiplication.</i></td></tr>
<tr><th id="431">431</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FMUL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FMUL" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL">G_FMUL</dfn>)</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><i class="doc">/// Generic FMA multiplication. Behaves like llvm fma intrinsic</i></td></tr>
<tr><th id="434">434</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FMA," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FMA" title='llvm::TargetOpcode::G_FMA' data-ref="llvm::TargetOpcode::G_FMA">G_FMA</dfn>)</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i class="doc">/// Generic FP division.</i></td></tr>
<tr><th id="437">437</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FDIV," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FDIV" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV">G_FDIV</dfn>)</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i class="doc">/// Generic FP remainder.</i></td></tr>
<tr><th id="440">440</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FREM," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FREM" title='llvm::TargetOpcode::G_FREM' data-ref="llvm::TargetOpcode::G_FREM">G_FREM</dfn>)</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i class="doc">/// Generic FP exponentiation.</i></td></tr>
<tr><th id="443">443</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FPOW," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FPOW" title='llvm::TargetOpcode::G_FPOW' data-ref="llvm::TargetOpcode::G_FPOW">G_FPOW</dfn>)</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i class="doc">/// Generic base-e exponential of a value.</i></td></tr>
<tr><th id="446">446</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FEXP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FEXP" title='llvm::TargetOpcode::G_FEXP' data-ref="llvm::TargetOpcode::G_FEXP">G_FEXP</dfn>)</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i class="doc">/// Generic base-2 exponential of a value.</i></td></tr>
<tr><th id="449">449</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FEXP2," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FEXP2" title='llvm::TargetOpcode::G_FEXP2' data-ref="llvm::TargetOpcode::G_FEXP2">G_FEXP2</dfn>)</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i class="doc">/// Floating point base-e logarithm of a value.</i></td></tr>
<tr><th id="452">452</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FLOG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FLOG" title='llvm::TargetOpcode::G_FLOG' data-ref="llvm::TargetOpcode::G_FLOG">G_FLOG</dfn>)</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><i class="doc">/// Floating point base-2 logarithm of a value.</i></td></tr>
<tr><th id="455">455</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FLOG2," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FLOG2" title='llvm::TargetOpcode::G_FLOG2' data-ref="llvm::TargetOpcode::G_FLOG2">G_FLOG2</dfn>)</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i class="doc">/// Floating point base-10 logarithm of a value.</i></td></tr>
<tr><th id="458">458</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FLOG10," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FLOG10" title='llvm::TargetOpcode::G_FLOG10' data-ref="llvm::TargetOpcode::G_FLOG10">G_FLOG10</dfn>)</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i class="doc">/// Generic FP negation.</i></td></tr>
<tr><th id="461">461</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FNEG," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FNEG" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG">G_FNEG</dfn>)</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i class="doc">/// Generic FP extension.</i></td></tr>
<tr><th id="464">464</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FPEXT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FPEXT" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT">G_FPEXT</dfn>)</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i class="doc">/// Generic float to signed-int conversion</i></td></tr>
<tr><th id="467">467</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FPTRUNC," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FPTRUNC" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</dfn>)</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><i class="doc">/// Generic float to signed-int conversion</i></td></tr>
<tr><th id="470">470</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FPTOSI," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FPTOSI" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</dfn>)</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i class="doc">/// Generic float to unsigned-int conversion</i></td></tr>
<tr><th id="473">473</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FPTOUI," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FPTOUI" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</dfn>)</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i class="doc">/// Generic signed-int to float conversion</i></td></tr>
<tr><th id="476">476</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SITOFP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SITOFP" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</dfn>)</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i class="doc">/// Generic unsigned-int to float conversion</i></td></tr>
<tr><th id="479">479</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UITOFP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UITOFP" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</dfn>)</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><i class="doc">/// Generic FP absolute value.</i></td></tr>
<tr><th id="482">482</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FABS," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FABS" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS">G_FABS</dfn>)</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><i class="doc">/// FCOPYSIGN(X, Y) - Return the value of X with the sign of Y.  NOTE: This does</i></td></tr>
<tr><th id="485">485</th><td><i class="doc">/// not require that X and Y have the same type, just that they are both</i></td></tr>
<tr><th id="486">486</th><td><i class="doc">/// floating point. X and the result must have the same type.  FCOPYSIGN(f32,</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">/// f64) is allowed.</i></td></tr>
<tr><th id="488">488</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FCOPYSIGN," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FCOPYSIGN" title='llvm::TargetOpcode::G_FCOPYSIGN' data-ref="llvm::TargetOpcode::G_FCOPYSIGN">G_FCOPYSIGN</dfn>)</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><i class="doc">/// Generic FP canonicalize value.</i></td></tr>
<tr><th id="491">491</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FCANONICALIZE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FCANONICALIZE" title='llvm::TargetOpcode::G_FCANONICALIZE' data-ref="llvm::TargetOpcode::G_FCANONICALIZE">G_FCANONICALIZE</dfn>)</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i class="doc">/// Generic pointer offset</i></td></tr>
<tr><th id="494">494</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_GEP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_GEP" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</dfn>)</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i class="doc">/// Clear the specified number of low bits in a pointer. This rounds the value</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">/// *down* to the given alignment.</i></td></tr>
<tr><th id="498">498</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_PTR_MASK," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_PTR_MASK" title='llvm::TargetOpcode::G_PTR_MASK' data-ref="llvm::TargetOpcode::G_PTR_MASK">G_PTR_MASK</dfn>)</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i class="doc">/// Generic signed integer minimum.</i></td></tr>
<tr><th id="501">501</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SMIN," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SMIN" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN">G_SMIN</dfn>)</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><i class="doc">/// Generic signed integer maximum.</i></td></tr>
<tr><th id="504">504</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SMAX," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SMAX" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX">G_SMAX</dfn>)</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><i class="doc">/// Generic unsigned integer maximum.</i></td></tr>
<tr><th id="507">507</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UMIN," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UMIN" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN">G_UMIN</dfn>)</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><i class="doc">/// Generic unsigned integer maximum.</i></td></tr>
<tr><th id="510">510</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_UMAX," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_UMAX" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX">G_UMAX</dfn>)</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><i class="doc">/// Generic BRANCH instruction. This is an unconditional branch.</i></td></tr>
<tr><th id="513">513</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BR" title='llvm::TargetOpcode::G_BR' data-ref="llvm::TargetOpcode::G_BR">G_BR</dfn>)</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i class="doc">/// Generic insertelement.</i></td></tr>
<tr><th id="516">516</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_INSERT_VECTOR_ELT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_INSERT_VECTOR_ELT" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</dfn>)</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><i class="doc">/// Generic extractelement.</i></td></tr>
<tr><th id="519">519</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_EXTRACT_VECTOR_ELT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</dfn>)</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i class="doc">/// Generic shufflevector.</i></td></tr>
<tr><th id="522">522</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_SHUFFLE_VECTOR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_SHUFFLE_VECTOR" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</dfn>)</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><i class="doc">/// Generic count trailing zeroes.</i></td></tr>
<tr><th id="525">525</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CTTZ," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CTTZ" title='llvm::TargetOpcode::G_CTTZ' data-ref="llvm::TargetOpcode::G_CTTZ">G_CTTZ</dfn>)</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i class="doc">/// Same as above, undefined for zero inputs.</i></td></tr>
<tr><th id="528">528</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CTTZ_ZERO_UNDEF," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF" title='llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</dfn>)</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i class="doc">/// Generic count leading zeroes.</i></td></tr>
<tr><th id="531">531</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CTLZ," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CTLZ" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ">G_CTLZ</dfn>)</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i class="doc">/// Same as above, undefined for zero inputs.</i></td></tr>
<tr><th id="534">534</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CTLZ_ZERO_UNDEF," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF" title='llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</dfn>)</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i class="doc">/// Generic count bits.</i></td></tr>
<tr><th id="537">537</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_CTPOP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_CTPOP" title='llvm::TargetOpcode::G_CTPOP' data-ref="llvm::TargetOpcode::G_CTPOP">G_CTPOP</dfn>)</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><i class="doc">/// Generic byte swap.</i></td></tr>
<tr><th id="540">540</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BSWAP," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BSWAP" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP">G_BSWAP</dfn>)</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><i class="doc">/// Floating point ceil.</i></td></tr>
<tr><th id="543">543</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FCEIL," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FCEIL" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL">G_FCEIL</dfn>)</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i class="doc">/// Floating point cosine.</i></td></tr>
<tr><th id="546">546</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FCOS," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FCOS" title='llvm::TargetOpcode::G_FCOS' data-ref="llvm::TargetOpcode::G_FCOS">G_FCOS</dfn>)</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><i class="doc">/// Floating point sine.</i></td></tr>
<tr><th id="549">549</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FSIN," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FSIN" title='llvm::TargetOpcode::G_FSIN' data-ref="llvm::TargetOpcode::G_FSIN">G_FSIN</dfn>)</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i class="doc">/// Floating point square root.</i></td></tr>
<tr><th id="552">552</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FSQRT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FSQRT" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT">G_FSQRT</dfn>)</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><i class="doc">/// Floating point floor.</i></td></tr>
<tr><th id="555">555</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FFLOOR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FFLOOR" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR">G_FFLOOR</dfn>)</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i class="doc">/// Floating point round to next integer.</i></td></tr>
<tr><th id="558">558</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FRINT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FRINT" title='llvm::TargetOpcode::G_FRINT' data-ref="llvm::TargetOpcode::G_FRINT">G_FRINT</dfn>)</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><i class="doc">/// Floating point round to nearest integer.</i></td></tr>
<tr><th id="561">561</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_FNEARBYINT," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_FNEARBYINT" title='llvm::TargetOpcode::G_FNEARBYINT' data-ref="llvm::TargetOpcode::G_FNEARBYINT">G_FNEARBYINT</dfn>)</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i class="doc">/// Generic AddressSpaceCast.</i></td></tr>
<tr><th id="564">564</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_ADDRSPACE_CAST," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_ADDRSPACE_CAST" title='llvm::TargetOpcode::G_ADDRSPACE_CAST' data-ref="llvm::TargetOpcode::G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</dfn>)</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i class="doc">/// Generic block address</i></td></tr>
<tr><th id="567">567</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_BLOCK_ADDR," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_BLOCK_ADDR" title='llvm::TargetOpcode::G_BLOCK_ADDR' data-ref="llvm::TargetOpcode::G_BLOCK_ADDR">G_BLOCK_ADDR</dfn>)</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i class="doc">/// Generic jump table address</i></td></tr>
<tr><th id="570">570</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#22" title="G_JUMP_TABLE," data-ref="_M/HANDLE_TARGET_OPCODE">HANDLE_TARGET_OPCODE</a>(<dfn class="enum" id="llvm::TargetOpcode::G_JUMP_TABLE" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE">G_JUMP_TABLE</dfn>)</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i>// TODO: Add more generic opcodes as we move along.</i></td></tr>
<tr><th id="573">573</th><td><i></i></td></tr>
<tr><th id="574">574</th><td><i>/// Marker for the end of the generic opcode.</i></td></tr>
<tr><th id="575">575</th><td><i>/// This is used to check if an opcode is in the range of the</i></td></tr>
<tr><th id="576">576</th><td><i>/// generic opcodes.</i></td></tr>
<tr><th id="577">577</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#23" title="PRE_ISEL_GENERIC_OPCODE_END = G_JUMP_TABLE," data-ref="_M/HANDLE_TARGET_OPCODE_MARKER">HANDLE_TARGET_OPCODE_MARKER</a>(<dfn class="enum" id="llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END" title='llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END' data-ref="llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END">PRE_ISEL_GENERIC_OPCODE_END</dfn>, <a class="enum" href="#570" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE">G_JUMP_TABLE</a>)</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i class="doc">/// BUILTIN_OP_END - This must be the last enum value in this list.</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">/// The target-specific post-isel opcode values start here.</i></td></tr>
<tr><th id="581">581</th><td><a class="macro" href="../CodeGen/TargetOpcodes.h.html#23" title="GENERIC_OP_END = PRE_ISEL_GENERIC_OPCODE_END," data-ref="_M/HANDLE_TARGET_OPCODE_MARKER">HANDLE_TARGET_OPCODE_MARKER</a>(<dfn class="enum" id="llvm::TargetOpcode::GENERIC_OP_END" title='llvm::TargetOpcode::GENERIC_OP_END' data-ref="llvm::TargetOpcode::GENERIC_OP_END">GENERIC_OP_END</dfn>, <a class="enum" href="#577" title='llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END' data-ref="llvm::TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END">PRE_ISEL_GENERIC_OPCODE_END</a>)</td></tr>
<tr><th id="582">582</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/CodeGenAction.cpp.html'>llvm/clang/lib/CodeGen/CodeGenAction.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
