0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/16bit_extend_sim.v,1591831818,verilog,,,,bit16_extend_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/cpuclk_sim.v,1591321211,verilog,,,,cpuclk_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/mycpu_tb.v,1591844718,verilog,,,,mycpu_tb,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/ram_sim.v,1591835162,verilog,,,,ram_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,1591237175,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v,,cpuclk,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1591237175,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v,1591234066,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ALU_mux.v,,prgrom,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/ram/sim/ram.v,1591266545,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,ram,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ALU_mux.v,1591699483,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/control32.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,ALU_mux,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/control32.v,1591796769,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/cpuclk.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,control32,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/cpuclk.v,1591833761,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/dmemory32.v,,cpuclk0,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/dmemory32.v,1591278122,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/executs32.v,,dmemory32,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/executs32.v,1591696855,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/extend.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,executs32,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/extend.v,1591791726,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/idecode32.v,,extend,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/idecode32.v,1591845127,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ifetc32.v,,NPC,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ifetc32.v,1591266786,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/minisys.v,,ifetc32,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/minisys.v,1591844308,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/reg_mux.v,,minisys,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,1591789103,verilog,,,,,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/reg_mux.v,1591844994,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/regfile.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,reg_mux,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/regfile.v,1591796874,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/mycpu_tb.v,,regfile,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
