
[options]
isa rv32ic

[depth]
insn            20
reg       15    30
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define DEBUGNETS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_defines.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_alu.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_compressed_decoder.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_controller.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_core.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_cs_registers.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_debug_unit.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_decoder.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_ex_block.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_fetch_fifo.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_id_stage.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_if_stage.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_int_controller.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_load_store_unit.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_multdiv_fast.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_multdiv_slow.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_prefetch_buffer.sv
read_verilog -sv @basedir@/cores/@core@/src/rtl/ibex_register_file_ff.sv
read_verilog -sv @basedir@/cores/@core@/src/dv/uvm/tb/prim_clock_gating.sv
