
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _675_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _675_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _676_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _676_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _676_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _677_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _677_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _677_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _678_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _678_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _678_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _679_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _679_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _679_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _680_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _680_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _680_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _681_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _681_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _681_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.874407    0.169108    4.289985 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _187_ (net)
                      0.874407    0.000000    4.289985 v _439_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.617755    0.355413    4.645397 ^ _439_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _052_ (net)
                      0.617755    0.000000    4.645397 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.645397   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.375925   19.374077   library setup time
                                             19.374077   data required time
---------------------------------------------------------------------------------------------
                                             19.374077   data required time
                                             -4.645397   data arrival time
---------------------------------------------------------------------------------------------
                                             14.728679   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.230649    0.000000    4.573136 ^ _673_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.230649    0.000000    4.573136 ^ _674_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.230649    0.000000    4.573136 ^ _675_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.233641    0.200490    4.567438 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.233641    0.000000    4.567438 ^ _671_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567438   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.314175   19.435825   library setup time
                                             19.435825   data required time
---------------------------------------------------------------------------------------------
                                             19.435825   data required time
                                             -4.567438   data arrival time
---------------------------------------------------------------------------------------------
                                             14.868388   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.172902    0.445055    4.565932 ^ _380_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.172902    0.000000    4.565932 ^ _672_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.565932   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301021   19.448980   library setup time
                                             19.448980   data required time
---------------------------------------------------------------------------------------------
                                             19.448980   data required time
                                             -4.565932   data arrival time
---------------------------------------------------------------------------------------------
                                             14.883048   slack (MET)



