$date
	Thu Mar 31 15:34:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var reg 1 % x $end
$var reg 1 & y $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 " c $end
$var wire 1 ! d $end
$var wire 1 % x $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#5
1$
0#
0"
0!
0&
0%
#10
0$
1#
1&
#15
1"
0#
0&
1%
#20
0"
1!
1&
#25
