
LAB_03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080066b0  080066b0  000076b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800670c  0800670c  000081a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800670c  0800670c  0000770c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006714  08006714  000081a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006714  08006714  00007714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006718  08006718  00007718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800671c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000064  08006780  00008064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000104  08006820  00008104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000008d4  200001a4  080068c0  000081a4  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000a78  080068c0  00008a78  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000081a4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00017f2b  00000000  00000000  000081d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002df1  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001390  00000000  00000000  00022ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f46  00000000  00000000  00024280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029cb3  00000000  00000000  000251c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000174af  00000000  00000000  0004ee79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010433a  00000000  00000000  00066328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0016a662  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000058b4  00000000  00000000  0016a6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000081  00000000  00000000  0016ff5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001a4 	.word	0x200001a4
 800021c:	00000000 	.word	0x00000000
 8000220:	08006698 	.word	0x08006698

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a8 	.word	0x200001a8
 800023c:	08006698 	.word	0x08006698

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <HAL_GPIO_EXTI_Callback>:
uint32_t current_period_us;

uint32_t pulse_duration_ms = 200;
uint32_t pulse_arr_value;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == USER_Btn_Pin) {
 8000626:	88fb      	ldrh	r3, [r7, #6]
 8000628:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800062c:	d123      	bne.n	8000676 <HAL_GPIO_EXTI_Callback+0x5a>
		uint32_t now = HAL_GetTick();
 800062e:	f000 fe97 	bl	8001360 <HAL_GetTick>
 8000632:	60f8      	str	r0, [r7, #12]
		if (now - last_button_time < DEBOUNCE_TIME_MS)
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <HAL_GPIO_EXTI_Callback+0x60>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	68fa      	ldr	r2, [r7, #12]
 800063a:	1ad3      	subs	r3, r2, r3
 800063c:	22c8      	movs	r2, #200	@ 0xc8
 800063e:	4293      	cmp	r3, r2
 8000640:	d318      	bcc.n	8000674 <HAL_GPIO_EXTI_Callback+0x58>
			return;
		last_button_time = now;
 8000642:	4a0e      	ldr	r2, [pc, #56]	@ (800067c <HAL_GPIO_EXTI_Callback+0x60>)
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	6013      	str	r3, [r2, #0]

		HAL_TIM_Base_Stop_IT(&htim2);
 8000648:	480d      	ldr	r0, [pc, #52]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x64>)
 800064a:	f003 f907 	bl	800385c <HAL_TIM_Base_Stop_IT>

		__HAL_TIM_SET_COUNTER(&htim2, 0);
 800064e:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x64>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2200      	movs	r2, #0
 8000654:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_SET_AUTORELOAD(&htim2, current_period_us - 1);
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x68>)
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x64>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	3a01      	subs	r2, #1
 8000660:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x68>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	3b01      	subs	r3, #1
 8000668:	4a05      	ldr	r2, [pc, #20]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x64>)
 800066a:	60d3      	str	r3, [r2, #12]

		HAL_TIM_Base_Start_IT(&htim2);
 800066c:	4804      	ldr	r0, [pc, #16]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x64>)
 800066e:	f003 f87d 	bl	800376c <HAL_TIM_Base_Start_IT>
 8000672:	e000      	b.n	8000676 <HAL_GPIO_EXTI_Callback+0x5a>
			return;
 8000674:	bf00      	nop
	}
}
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	200008a8 	.word	0x200008a8
 8000680:	200002a8 	.word	0x200002a8
 8000684:	200008b0 	.word	0x200008b0

08000688 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000698:	d11a      	bne.n	80006d0 <HAL_TIM_PeriodElapsedCallback+0x48>
		HAL_TIM_Base_Stop_IT(&htim2);
 800069a:	4819      	ldr	r0, [pc, #100]	@ (8000700 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800069c:	f003 f8de 	bl	800385c <HAL_TIM_Base_Stop_IT>

		HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	2180      	movs	r1, #128	@ 0x80
 80006a4:	4817      	ldr	r0, [pc, #92]	@ (8000704 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80006a6:	f001 fd41 	bl	800212c <HAL_GPIO_WritePin>
		pulse_active = 1;
 80006aa:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	701a      	strb	r2, [r3, #0]

		__HAL_TIM_SET_COUNTER(&htim3, 0);
 80006b0:	4b16      	ldr	r3, [pc, #88]	@ (800070c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2200      	movs	r2, #0
 80006b6:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_SET_AUTORELOAD(&htim3, pulse_arr_value);
 80006b8:	4b14      	ldr	r3, [pc, #80]	@ (800070c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a14      	ldr	r2, [pc, #80]	@ (8000710 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80006be:	6812      	ldr	r2, [r2, #0]
 80006c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006c2:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a11      	ldr	r2, [pc, #68]	@ (800070c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006c8:	60d3      	str	r3, [r2, #12]
		HAL_TIM_Base_Start_IT(&htim3);
 80006ca:	4810      	ldr	r0, [pc, #64]	@ (800070c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006cc:	f003 f84e 	bl	800376c <HAL_TIM_Base_Start_IT>
	}

	if (htim->Instance == TIM3 && pulse_active) {
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000714 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d10e      	bne.n	80006f8 <HAL_TIM_PeriodElapsedCallback+0x70>
 80006da:	4b0b      	ldr	r3, [pc, #44]	@ (8000708 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d00a      	beq.n	80006f8 <HAL_TIM_PeriodElapsedCallback+0x70>
		HAL_TIM_Base_Stop_IT(&htim3);
 80006e2:	480a      	ldr	r0, [pc, #40]	@ (800070c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006e4:	f003 f8ba 	bl	800385c <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2180      	movs	r1, #128	@ 0x80
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80006ee:	f001 fd1d 	bl	800212c <HAL_GPIO_WritePin>
		pulse_active = 0;
 80006f2:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
	}
}
 80006f8:	bf00      	nop
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200002a8 	.word	0x200002a8
 8000704:	40020400 	.word	0x40020400
 8000708:	200008ac 	.word	0x200008ac
 800070c:	200002f4 	.word	0x200002f4
 8000710:	200008b4 	.word	0x200008b4
 8000714:	40000400 	.word	0x40000400

08000718 <HAL_UART_RxCpltCallback>:

const uint32_t MIN_PERIOD_US = 200000;      // 200 ms
const uint32_t MAX_PERIOD_US = 2000000;     // 2 s
const uint32_t STEP_PERIOD_US = 200000;     // 0,2 s

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a25      	ldr	r2, [pc, #148]	@ (80007bc <HAL_UART_RxCpltCallback+0xa4>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d144      	bne.n	80007b4 <HAL_UART_RxCpltCallback+0x9c>
		if (rxBuffer[0] == '+') {
 800072a:	4b25      	ldr	r3, [pc, #148]	@ (80007c0 <HAL_UART_RxCpltCallback+0xa8>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b2b      	cmp	r3, #43	@ 0x2b
 8000730:	d10d      	bne.n	800074e <HAL_UART_RxCpltCallback+0x36>
			if (current_period_us + STEP_PERIOD_US <= MAX_PERIOD_US)
 8000732:	4b24      	ldr	r3, [pc, #144]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a24      	ldr	r2, [pc, #144]	@ (80007c8 <HAL_UART_RxCpltCallback+0xb0>)
 8000738:	4413      	add	r3, r2
 800073a:	4a24      	ldr	r2, [pc, #144]	@ (80007cc <HAL_UART_RxCpltCallback+0xb4>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d817      	bhi.n	8000770 <HAL_UART_RxCpltCallback+0x58>
				current_period_us += STEP_PERIOD_US;
 8000740:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a20      	ldr	r2, [pc, #128]	@ (80007c8 <HAL_UART_RxCpltCallback+0xb0>)
 8000746:	4413      	add	r3, r2
 8000748:	4a1e      	ldr	r2, [pc, #120]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 800074a:	6013      	str	r3, [r2, #0]
 800074c:	e010      	b.n	8000770 <HAL_UART_RxCpltCallback+0x58>
		} else if (rxBuffer[0] == '-') {
 800074e:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <HAL_UART_RxCpltCallback+0xa8>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	2b2d      	cmp	r3, #45	@ 0x2d
 8000754:	d10c      	bne.n	8000770 <HAL_UART_RxCpltCallback+0x58>
			if (current_period_us >= MIN_PERIOD_US + STEP_PERIOD_US)
 8000756:	4a1c      	ldr	r2, [pc, #112]	@ (80007c8 <HAL_UART_RxCpltCallback+0xb0>)
 8000758:	4b1b      	ldr	r3, [pc, #108]	@ (80007c8 <HAL_UART_RxCpltCallback+0xb0>)
 800075a:	441a      	add	r2, r3
 800075c:	4b19      	ldr	r3, [pc, #100]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	429a      	cmp	r2, r3
 8000762:	d805      	bhi.n	8000770 <HAL_UART_RxCpltCallback+0x58>
				current_period_us -= STEP_PERIOD_US;
 8000764:	4b17      	ldr	r3, [pc, #92]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a17      	ldr	r2, [pc, #92]	@ (80007c8 <HAL_UART_RxCpltCallback+0xb0>)
 800076a:	1a9b      	subs	r3, r3, r2
 800076c:	4a15      	ldr	r2, [pc, #84]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 800076e:	6013      	str	r3, [r2, #0]
		}

		uint32_t period_ms = current_period_us / 1000;
 8000770:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <HAL_UART_RxCpltCallback+0xac>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a16      	ldr	r2, [pc, #88]	@ (80007d0 <HAL_UART_RxCpltCallback+0xb8>)
 8000776:	fba2 2303 	umull	r2, r3, r2, r3
 800077a:	099b      	lsrs	r3, r3, #6
 800077c:	60fb      	str	r3, [r7, #12]
		GPIO_PinState led_state = HAL_GPIO_ReadPin(GPIOB, LD2_Pin);
 800077e:	2180      	movs	r1, #128	@ 0x80
 8000780:	4814      	ldr	r0, [pc, #80]	@ (80007d4 <HAL_UART_RxCpltCallback+0xbc>)
 8000782:	f001 fcbb 	bl	80020fc <HAL_GPIO_ReadPin>
 8000786:	4603      	mov	r3, r0
 8000788:	72fb      	strb	r3, [r7, #11]

		sprintf(txBuffer, "Okres: %lu ms\r\n", period_ms);
 800078a:	68fa      	ldr	r2, [r7, #12]
 800078c:	4912      	ldr	r1, [pc, #72]	@ (80007d8 <HAL_UART_RxCpltCallback+0xc0>)
 800078e:	4813      	ldr	r0, [pc, #76]	@ (80007dc <HAL_UART_RxCpltCallback+0xc4>)
 8000790:	f005 fae2 	bl	8005d58 <siprintf>

		HAL_UART_Transmit(&huart3, (uint8_t*) txBuffer, strlen(txBuffer), HAL_MAX_DELAY);
 8000794:	4811      	ldr	r0, [pc, #68]	@ (80007dc <HAL_UART_RxCpltCallback+0xc4>)
 8000796:	f7ff fd53 	bl	8000240 <strlen>
 800079a:	4603      	mov	r3, r0
 800079c:	b29a      	uxth	r2, r3
 800079e:	f04f 33ff 	mov.w	r3, #4294967295
 80007a2:	490e      	ldr	r1, [pc, #56]	@ (80007dc <HAL_UART_RxCpltCallback+0xc4>)
 80007a4:	480e      	ldr	r0, [pc, #56]	@ (80007e0 <HAL_UART_RxCpltCallback+0xc8>)
 80007a6:	f003 fcbd 	bl	8004124 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart3, rxBuffer, 1);
 80007aa:	2201      	movs	r2, #1
 80007ac:	4904      	ldr	r1, [pc, #16]	@ (80007c0 <HAL_UART_RxCpltCallback+0xa8>)
 80007ae:	480c      	ldr	r0, [pc, #48]	@ (80007e0 <HAL_UART_RxCpltCallback+0xc8>)
 80007b0:	f003 fd41 	bl	8004236 <HAL_UART_Receive_IT>
	}
}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40004800 	.word	0x40004800
 80007c0:	200008b8 	.word	0x200008b8
 80007c4:	200008b0 	.word	0x200008b0
 80007c8:	00030d40 	.word	0x00030d40
 80007cc:	001e8480 	.word	0x001e8480
 80007d0:	10624dd3 	.word	0x10624dd3
 80007d4:	40020400 	.word	0x40020400
 80007d8:	080066b0 	.word	0x080066b0
 80007dc:	200008ec 	.word	0x200008ec
 80007e0:	20000340 	.word	0x20000340

080007e4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */

	current_period_us = current_period_ms * 1000;
 80007e8:	4b15      	ldr	r3, [pc, #84]	@ (8000840 <main+0x5c>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007f0:	fb02 f303 	mul.w	r3, r2, r3
 80007f4:	4a13      	ldr	r2, [pc, #76]	@ (8000844 <main+0x60>)
 80007f6:	6013      	str	r3, [r2, #0]
	pulse_arr_value = (pulse_duration_ms * 10) - 1;
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <main+0x64>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4613      	mov	r3, r2
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	4413      	add	r3, r2
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	3b01      	subs	r3, #1
 8000806:	4a11      	ldr	r2, [pc, #68]	@ (800084c <main+0x68>)
 8000808:	6013      	str	r3, [r2, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800080a:	f000 fd58 	bl	80012be <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800080e:	f000 f825 	bl	800085c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000812:	f000 f9df 	bl	8000bd4 <MX_GPIO_Init>
	MX_ETH_Init();
 8000816:	f000 f893 	bl	8000940 <MX_ETH_Init>
	MX_USART3_UART_Init();
 800081a:	f000 f97d 	bl	8000b18 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 800081e:	f000 f9ab 	bl	8000b78 <MX_USB_OTG_FS_PCD_Init>
	MX_TIM3_Init();
 8000822:	f000 f929 	bl	8000a78 <MX_TIM3_Init>
	MX_TIM2_Init();
 8000826:	f000 f8d9 	bl	80009dc <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

//	HAL_TIM_Base_Start(&htim2); // zad1
	HAL_TIM_Base_Start_IT(&htim2);
 800082a:	4809      	ldr	r0, [pc, #36]	@ (8000850 <main+0x6c>)
 800082c:	f002 ff9e 	bl	800376c <HAL_TIM_Base_Start_IT>
//	HAL_TIM_Base_Start_IT(&htim3);
	HAL_UART_Receive_IT(&huart3, rxBuffer, 1);
 8000830:	2201      	movs	r2, #1
 8000832:	4908      	ldr	r1, [pc, #32]	@ (8000854 <main+0x70>)
 8000834:	4808      	ldr	r0, [pc, #32]	@ (8000858 <main+0x74>)
 8000836:	f003 fcfe 	bl	8004236 <HAL_UART_Receive_IT>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800083a:	bf00      	nop
 800083c:	e7fd      	b.n	800083a <main+0x56>
 800083e:	bf00      	nop
 8000840:	20000000 	.word	0x20000000
 8000844:	200008b0 	.word	0x200008b0
 8000848:	20000004 	.word	0x20000004
 800084c:	200008b4 	.word	0x200008b4
 8000850:	200002a8 	.word	0x200002a8
 8000854:	200008b8 	.word	0x200008b8
 8000858:	20000340 	.word	0x20000340

0800085c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b094      	sub	sp, #80	@ 0x50
 8000860:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	2234      	movs	r2, #52	@ 0x34
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f005 fa96 	bl	8005d9c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000870:	f107 0308 	add.w	r3, r7, #8
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8000880:	f001 fdc0 	bl	8002404 <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000884:	4b2c      	ldr	r3, [pc, #176]	@ (8000938 <SystemClock_Config+0xdc>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	4a2b      	ldr	r2, [pc, #172]	@ (8000938 <SystemClock_Config+0xdc>)
 800088a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800088e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000890:	4b29      	ldr	r3, [pc, #164]	@ (8000938 <SystemClock_Config+0xdc>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800089c:	4b27      	ldr	r3, [pc, #156]	@ (800093c <SystemClock_Config+0xe0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008a4:	4a25      	ldr	r2, [pc, #148]	@ (800093c <SystemClock_Config+0xe0>)
 80008a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008aa:	6013      	str	r3, [r2, #0]
 80008ac:	4b23      	ldr	r3, [pc, #140]	@ (800093c <SystemClock_Config+0xe0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008b4:	603b      	str	r3, [r7, #0]
 80008b6:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008bc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008c0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c2:	2302      	movs	r3, #2
 80008c4:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008ca:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 80008cc:	2304      	movs	r3, #4
 80008ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 96;
 80008d0:	2360      	movs	r3, #96	@ 0x60
 80008d2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80008d8:	2304      	movs	r3, #4
 80008da:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80008dc:	2302      	movs	r3, #2
 80008de:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4618      	mov	r0, r3
 80008e6:	f001 fded 	bl	80024c4 <HAL_RCC_OscConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0x98>
		Error_Handler();
 80008f0:	f000 fa1a 	bl	8000d28 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80008f4:	f001 fd96 	bl	8002424 <HAL_PWREx_EnableOverDrive>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0xa6>
		Error_Handler();
 80008fe:	f000 fa13 	bl	8000d28 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000902:	230f      	movs	r3, #15
 8000904:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000906:	2302      	movs	r3, #2
 8000908:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800090e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000912:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8000918:	f107 0308 	add.w	r3, r7, #8
 800091c:	2103      	movs	r1, #3
 800091e:	4618      	mov	r0, r3
 8000920:	f002 f87e 	bl	8002a20 <HAL_RCC_ClockConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0xd2>
		Error_Handler();
 800092a:	f000 f9fd 	bl	8000d28 <Error_Handler>
	}
}
 800092e:	bf00      	nop
 8000930:	3750      	adds	r7, #80	@ 0x50
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800
 800093c:	40007000 	.word	0x40007000

08000940 <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 8000944:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <MX_ETH_Init+0x84>)
 8000946:	4a20      	ldr	r2, [pc, #128]	@ (80009c8 <MX_ETH_Init+0x88>)
 8000948:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 800094a:	4b20      	ldr	r3, [pc, #128]	@ (80009cc <MX_ETH_Init+0x8c>)
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 8000950:	4b1e      	ldr	r3, [pc, #120]	@ (80009cc <MX_ETH_Init+0x8c>)
 8000952:	2280      	movs	r2, #128	@ 0x80
 8000954:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 8000956:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <MX_ETH_Init+0x8c>)
 8000958:	22e1      	movs	r2, #225	@ 0xe1
 800095a:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 800095c:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <MX_ETH_Init+0x8c>)
 800095e:	2200      	movs	r2, #0
 8000960:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 8000962:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_ETH_Init+0x8c>)
 8000964:	2200      	movs	r2, #0
 8000966:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8000968:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <MX_ETH_Init+0x8c>)
 800096a:	2200      	movs	r2, #0
 800096c:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <MX_ETH_Init+0x84>)
 8000970:	4a16      	ldr	r2, [pc, #88]	@ (80009cc <MX_ETH_Init+0x8c>)
 8000972:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000974:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <MX_ETH_Init+0x84>)
 8000976:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800097a:	609a      	str	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 800097c:	4b11      	ldr	r3, [pc, #68]	@ (80009c4 <MX_ETH_Init+0x84>)
 800097e:	4a14      	ldr	r2, [pc, #80]	@ (80009d0 <MX_ETH_Init+0x90>)
 8000980:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 8000982:	4b10      	ldr	r3, [pc, #64]	@ (80009c4 <MX_ETH_Init+0x84>)
 8000984:	4a13      	ldr	r2, [pc, #76]	@ (80009d4 <MX_ETH_Init+0x94>)
 8000986:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8000988:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <MX_ETH_Init+0x84>)
 800098a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800098e:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 8000990:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <MX_ETH_Init+0x84>)
 8000992:	f000 feb9 	bl	8001708 <HAL_ETH_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_ETH_Init+0x60>
		Error_Handler();
 800099c:	f000 f9c4 	bl	8000d28 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 80009a0:	2238      	movs	r2, #56	@ 0x38
 80009a2:	2100      	movs	r1, #0
 80009a4:	480c      	ldr	r0, [pc, #48]	@ (80009d8 <MX_ETH_Init+0x98>)
 80009a6:	f005 f9f9 	bl	8005d9c <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009aa:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <MX_ETH_Init+0x98>)
 80009ac:	2221      	movs	r2, #33	@ 0x21
 80009ae:	601a      	str	r2, [r3, #0]
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009b0:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <MX_ETH_Init+0x98>)
 80009b2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009b6:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009b8:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <MX_ETH_Init+0x98>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200001f8 	.word	0x200001f8
 80009c8:	40028000 	.word	0x40028000
 80009cc:	20000920 	.word	0x20000920
 80009d0:	20000104 	.word	0x20000104
 80009d4:	20000064 	.word	0x20000064
 80009d8:	200001c0 	.word	0x200001c0

080009dc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b088      	sub	sp, #32
 80009e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80009e2:	f107 0310 	add.w	r3, r7, #16
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]
 80009f8:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80009fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000a74 <MX_TIM2_Init+0x98>)
 80009fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a00:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 95;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a04:	225f      	movs	r2, #95	@ 0x5f
 8000a06:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a08:	4b1a      	ldr	r3, [pc, #104]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8000a0e:	4b19      	ldr	r3, [pc, #100]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a14:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a16:	4b17      	ldr	r3, [pc, #92]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a24:	f002 fe4a 	bl	80036bc <HAL_TIM_Base_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM2_Init+0x56>
		Error_Handler();
 8000a2e:	f000 f97b 	bl	8000d28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a36:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000a38:	f107 0310 	add.w	r3, r7, #16
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	480d      	ldr	r0, [pc, #52]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a40:	f003 f844 	bl	8003acc <HAL_TIM_ConfigClockSource>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM2_Init+0x72>
		Error_Handler();
 8000a4a:	f000 f96d 	bl	8000d28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4806      	ldr	r0, [pc, #24]	@ (8000a74 <MX_TIM2_Init+0x98>)
 8000a5c:	f003 fa68 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM2_Init+0x8e>
		Error_Handler();
 8000a66:	f000 f95f 	bl	8000d28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	3720      	adds	r7, #32
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200002a8 	.word	0x200002a8

08000a78 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000a96:	4b1e      	ldr	r3, [pc, #120]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000a98:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <MX_TIM3_Init+0x9c>)
 8000a9a:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 9599;
 8000a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000a9e:	f242 527f 	movw	r2, #9599	@ 0x257f
 8000aa2:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1999;
 8000aaa:	4b19      	ldr	r3, [pc, #100]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000aac:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000ab0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000abe:	4814      	ldr	r0, [pc, #80]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000ac0:	f002 fdfc 	bl	80036bc <HAL_TIM_Base_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_TIM3_Init+0x56>
		Error_Handler();
 8000aca:	f000 f92d 	bl	8000d28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ace:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad2:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480d      	ldr	r0, [pc, #52]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000adc:	f002 fff6 	bl	8003acc <HAL_TIM_ConfigClockSource>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM3_Init+0x72>
		Error_Handler();
 8000ae6:	f000 f91f 	bl	8000d28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aea:	2300      	movs	r3, #0
 8000aec:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	4619      	mov	r1, r3
 8000af6:	4806      	ldr	r0, [pc, #24]	@ (8000b10 <MX_TIM3_Init+0x98>)
 8000af8:	f003 fa1a 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM3_Init+0x8e>
		Error_Handler();
 8000b02:	f000 f911 	bl	8000d28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	3720      	adds	r7, #32
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200002f4 	.word	0x200002f4
 8000b14:	40000400 	.word	0x40000400

08000b18 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000b1c:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b1e:	4a15      	ldr	r2, [pc, #84]	@ (8000b74 <MX_USART3_UART_Init+0x5c>)
 8000b20:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8000b22:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b24:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000b28:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2a:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b3e:	220c      	movs	r2, #12
 8000b40:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b48:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b4e:	4b08      	ldr	r3, [pc, #32]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <MX_USART3_UART_Init+0x58>)
 8000b5c:	f003 fa94 	bl	8004088 <HAL_UART_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8000b66:	f000 f8df 	bl	8000d28 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000340 	.word	0x20000340
 8000b74:	40004800 	.word	0x40004800

08000b78 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b7c:	4b14      	ldr	r3, [pc, #80]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b7e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b82:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b84:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b86:	2206      	movs	r2, #6
 8000b88:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b8a:	4b11      	ldr	r3, [pc, #68]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b96:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b98:	2202      	movs	r2, #2
 8000b9a:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ba8:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bae:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000bba:	4805      	ldr	r0, [pc, #20]	@ (8000bd0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bbc:	f001 fae8 	bl	8002190 <HAL_PCD_Init>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000bc6:	f000 f8af 	bl	8000d28 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200003c8 	.word	0x200003c8

08000bd4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08c      	sub	sp, #48	@ 0x30
 8000bd8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000bea:	4b4b      	ldr	r3, [pc, #300]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a4a      	ldr	r2, [pc, #296]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b48      	ldr	r3, [pc, #288]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	61bb      	str	r3, [r7, #24]
 8000c00:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000c02:	4b45      	ldr	r3, [pc, #276]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	4a44      	ldr	r2, [pc, #272]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0e:	4b42      	ldr	r3, [pc, #264]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a3e      	ldr	r2, [pc, #248]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b3c      	ldr	r3, [pc, #240]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	4b39      	ldr	r3, [pc, #228]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	4a38      	ldr	r2, [pc, #224]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3e:	4b36      	ldr	r3, [pc, #216]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c4a:	4b33      	ldr	r3, [pc, #204]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	4a32      	ldr	r2, [pc, #200]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c50:	f043 0308 	orr.w	r3, r3, #8
 8000c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c56:	4b30      	ldr	r3, [pc, #192]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	f003 0308 	and.w	r3, r3, #8
 8000c5e:	60bb      	str	r3, [r7, #8]
 8000c60:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000c62:	4b2d      	ldr	r3, [pc, #180]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	4a2c      	ldr	r2, [pc, #176]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d18 <MX_GPIO_Init+0x144>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c76:	607b      	str	r3, [r7, #4]
 8000c78:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LD4_Pin_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f244 0183 	movw	r1, #16515	@ 0x4083
 8000c80:	4826      	ldr	r0, [pc, #152]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c82:	f001 fa53 	bl	800212c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	2140      	movs	r1, #64	@ 0x40
 8000c8a:	4825      	ldr	r0, [pc, #148]	@ (8000d20 <MX_GPIO_Init+0x14c>)
 8000c8c:	f001 fa4e 	bl	800212c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c94:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c9a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	481f      	ldr	r0, [pc, #124]	@ (8000d24 <MX_GPIO_Init+0x150>)
 8000ca8:	f001 f87c 	bl	8001da4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 LD4_Pin_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | LD4_Pin_Pin | LD3_Pin | LD2_Pin;
 8000cac:	f244 0383 	movw	r3, #16515	@ 0x4083
 8000cb0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbe:	f107 031c 	add.w	r3, r7, #28
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4815      	ldr	r0, [pc, #84]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000cc6:	f001 f86d 	bl	8001da4 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000cca:	2340      	movs	r3, #64	@ 0x40
 8000ccc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f107 031c 	add.w	r3, r7, #28
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480f      	ldr	r0, [pc, #60]	@ (8000d20 <MX_GPIO_Init+0x14c>)
 8000ce2:	f001 f85f 	bl	8001da4 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ce6:	2380      	movs	r3, #128	@ 0x80
 8000ce8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cea:	2300      	movs	r3, #0
 8000cec:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4809      	ldr	r0, [pc, #36]	@ (8000d20 <MX_GPIO_Init+0x14c>)
 8000cfa:	f001 f853 	bl	8001da4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2100      	movs	r1, #0
 8000d02:	2028      	movs	r0, #40	@ 0x28
 8000d04:	f000 fc37 	bl	8001576 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d08:	2028      	movs	r0, #40	@ 0x28
 8000d0a:	f000 fc50 	bl	80015ae <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000d0e:	bf00      	nop
 8000d10:	3730      	adds	r7, #48	@ 0x30
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40020400 	.word	0x40020400
 8000d20:	40021800 	.word	0x40021800
 8000d24:	40020800 	.word	0x40020800

08000d28 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <Error_Handler+0x8>

08000d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d52:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d56:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40023800 	.word	0x40023800

08000d7c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08e      	sub	sp, #56	@ 0x38
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a4e      	ldr	r2, [pc, #312]	@ (8000ed4 <HAL_ETH_MspInit+0x158>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	f040 8096 	bne.w	8000ecc <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000da0:	4b4d      	ldr	r3, [pc, #308]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da4:	4a4c      	ldr	r2, [pc, #304]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000da6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dac:	4b4a      	ldr	r3, [pc, #296]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000db4:	623b      	str	r3, [r7, #32]
 8000db6:	6a3b      	ldr	r3, [r7, #32]
 8000db8:	4b47      	ldr	r3, [pc, #284]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbc:	4a46      	ldr	r2, [pc, #280]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dbe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000dc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc4:	4b44      	ldr	r3, [pc, #272]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000dcc:	61fb      	str	r3, [r7, #28]
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	4b41      	ldr	r3, [pc, #260]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd4:	4a40      	ldr	r2, [pc, #256]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000dda:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ddc:	4b3e      	ldr	r3, [pc, #248]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000de4:	61bb      	str	r3, [r7, #24]
 8000de6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de8:	4b3b      	ldr	r3, [pc, #236]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dec:	4a3a      	ldr	r2, [pc, #232]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000dee:	f043 0304 	orr.w	r3, r3, #4
 8000df2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df4:	4b38      	ldr	r3, [pc, #224]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df8:	f003 0304 	and.w	r3, r3, #4
 8000dfc:	617b      	str	r3, [r7, #20]
 8000dfe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e00:	4b35      	ldr	r3, [pc, #212]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e04:	4a34      	ldr	r2, [pc, #208]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e06:	f043 0301 	orr.w	r3, r3, #1
 8000e0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0c:	4b32      	ldr	r3, [pc, #200]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e10:	f003 0301 	and.w	r3, r3, #1
 8000e14:	613b      	str	r3, [r7, #16]
 8000e16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e18:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1c:	4a2e      	ldr	r2, [pc, #184]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e1e:	f043 0302 	orr.w	r3, r3, #2
 8000e22:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e24:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e28:	f003 0302 	and.w	r3, r3, #2
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e30:	4b29      	ldr	r3, [pc, #164]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e34:	4a28      	ldr	r2, [pc, #160]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3c:	4b26      	ldr	r3, [pc, #152]	@ (8000ed8 <HAL_ETH_MspInit+0x15c>)
 8000e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e48:	2332      	movs	r3, #50	@ 0x32
 8000e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e58:	230b      	movs	r3, #11
 8000e5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e60:	4619      	mov	r1, r3
 8000e62:	481e      	ldr	r0, [pc, #120]	@ (8000edc <HAL_ETH_MspInit+0x160>)
 8000e64:	f000 ff9e 	bl	8001da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e68:	2386      	movs	r3, #134	@ 0x86
 8000e6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e74:	2303      	movs	r3, #3
 8000e76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e78:	230b      	movs	r3, #11
 8000e7a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4817      	ldr	r0, [pc, #92]	@ (8000ee0 <HAL_ETH_MspInit+0x164>)
 8000e84:	f000 ff8e 	bl	8001da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e96:	2303      	movs	r3, #3
 8000e98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e9a:	230b      	movs	r3, #11
 8000e9c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	480f      	ldr	r0, [pc, #60]	@ (8000ee4 <HAL_ETH_MspInit+0x168>)
 8000ea6:	f000 ff7d 	bl	8001da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000eaa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ebc:	230b      	movs	r3, #11
 8000ebe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4808      	ldr	r0, [pc, #32]	@ (8000ee8 <HAL_ETH_MspInit+0x16c>)
 8000ec8:	f000 ff6c 	bl	8001da4 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000ecc:	bf00      	nop
 8000ece:	3738      	adds	r7, #56	@ 0x38
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40028000 	.word	0x40028000
 8000ed8:	40023800 	.word	0x40023800
 8000edc:	40020800 	.word	0x40020800
 8000ee0:	40020000 	.word	0x40020000
 8000ee4:	40020400 	.word	0x40020400
 8000ee8:	40021800 	.word	0x40021800

08000eec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000efc:	d114      	bne.n	8000f28 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000efe:	4b19      	ldr	r3, [pc, #100]	@ (8000f64 <HAL_TIM_Base_MspInit+0x78>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	4a18      	ldr	r2, [pc, #96]	@ (8000f64 <HAL_TIM_Base_MspInit+0x78>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0a:	4b16      	ldr	r3, [pc, #88]	@ (8000f64 <HAL_TIM_Base_MspInit+0x78>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	201c      	movs	r0, #28
 8000f1c:	f000 fb2b 	bl	8001576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f20:	201c      	movs	r0, #28
 8000f22:	f000 fb44 	bl	80015ae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f26:	e018      	b.n	8000f5a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8000f68 <HAL_TIM_Base_MspInit+0x7c>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d113      	bne.n	8000f5a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f32:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <HAL_TIM_Base_MspInit+0x78>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f36:	4a0b      	ldr	r2, [pc, #44]	@ (8000f64 <HAL_TIM_Base_MspInit+0x78>)
 8000f38:	f043 0302 	orr.w	r3, r3, #2
 8000f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3e:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <HAL_TIM_Base_MspInit+0x78>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	201d      	movs	r0, #29
 8000f50:	f000 fb11 	bl	8001576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f54:	201d      	movs	r0, #29
 8000f56:	f000 fb2a 	bl	80015ae <HAL_NVIC_EnableIRQ>
}
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40023800 	.word	0x40023800
 8000f68:	40000400 	.word	0x40000400

08000f6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b0ae      	sub	sp, #184	@ 0xb8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	2290      	movs	r2, #144	@ 0x90
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f004 ff05 	bl	8005d9c <memset>
  if(huart->Instance==USART3)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a26      	ldr	r2, [pc, #152]	@ (8001030 <HAL_UART_MspInit+0xc4>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d144      	bne.n	8001026 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fa0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4618      	mov	r0, r3
 8000fac:	f001 ff5e 	bl	8002e6c <HAL_RCCEx_PeriphCLKConfig>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000fb6:	f7ff feb7 	bl	8000d28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fba:	4b1e      	ldr	r3, [pc, #120]	@ (8001034 <HAL_UART_MspInit+0xc8>)
 8000fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbe:	4a1d      	ldr	r2, [pc, #116]	@ (8001034 <HAL_UART_MspInit+0xc8>)
 8000fc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001034 <HAL_UART_MspInit+0xc8>)
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd2:	4b18      	ldr	r3, [pc, #96]	@ (8001034 <HAL_UART_MspInit+0xc8>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a17      	ldr	r2, [pc, #92]	@ (8001034 <HAL_UART_MspInit+0xc8>)
 8000fd8:	f043 0308 	orr.w	r3, r3, #8
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_UART_MspInit+0xc8>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0308 	and.w	r3, r3, #8
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000fea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffe:	2303      	movs	r3, #3
 8001000:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001004:	2307      	movs	r3, #7
 8001006:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800100a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800100e:	4619      	mov	r1, r3
 8001010:	4809      	ldr	r0, [pc, #36]	@ (8001038 <HAL_UART_MspInit+0xcc>)
 8001012:	f000 fec7 	bl	8001da4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2100      	movs	r1, #0
 800101a:	2027      	movs	r0, #39	@ 0x27
 800101c:	f000 faab 	bl	8001576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001020:	2027      	movs	r0, #39	@ 0x27
 8001022:	f000 fac4 	bl	80015ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001026:	bf00      	nop
 8001028:	37b8      	adds	r7, #184	@ 0xb8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40004800 	.word	0x40004800
 8001034:	40023800 	.word	0x40023800
 8001038:	40020c00 	.word	0x40020c00

0800103c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b0ae      	sub	sp, #184	@ 0xb8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	2290      	movs	r2, #144	@ 0x90
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f004 fe9d 	bl	8005d9c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800106a:	d159      	bne.n	8001120 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800106c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001070:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4618      	mov	r0, r3
 800107e:	f001 fef5 	bl	8002e6c <HAL_RCCEx_PeriphCLKConfig>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001088:	f7ff fe4e 	bl	8000d28 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108c:	4b26      	ldr	r3, [pc, #152]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 800108e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001090:	4a25      	ldr	r2, [pc, #148]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6313      	str	r3, [r2, #48]	@ 0x30
 8001098:	4b23      	ldr	r3, [pc, #140]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 800109a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80010a4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80010a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b8:	2303      	movs	r3, #3
 80010ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010be:	230a      	movs	r3, #10
 80010c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010c8:	4619      	mov	r1, r3
 80010ca:	4818      	ldr	r0, [pc, #96]	@ (800112c <HAL_PCD_MspInit+0xf0>)
 80010cc:	f000 fe6a 	bl	8001da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80010d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d8:	2300      	movs	r3, #0
 80010da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80010e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010e8:	4619      	mov	r1, r3
 80010ea:	4810      	ldr	r0, [pc, #64]	@ (800112c <HAL_PCD_MspInit+0xf0>)
 80010ec:	f000 fe5a 	bl	8001da4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 80010f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 80010f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010fa:	6353      	str	r3, [r2, #52]	@ 0x34
 80010fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 80010fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 800110a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110c:	4a06      	ldr	r2, [pc, #24]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 800110e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001112:	6453      	str	r3, [r2, #68]	@ 0x44
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <HAL_PCD_MspInit+0xec>)
 8001116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001118:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001120:	bf00      	nop
 8001122:	37b8      	adds	r7, #184	@ 0xb8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40023800 	.word	0x40023800
 800112c:	40020000 	.word	0x40020000

08001130 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001134:	bf00      	nop
 8001136:	e7fd      	b.n	8001134 <NMI_Handler+0x4>

08001138 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <HardFault_Handler+0x4>

08001140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <MemManage_Handler+0x4>

08001148 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <BusFault_Handler+0x4>

08001150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <UsageFault_Handler+0x4>

08001158 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001186:	f000 f8d7 	bl	8001338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001194:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <TIM2_IRQHandler+0x10>)
 8001196:	f002 fb91 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200002a8 	.word	0x200002a8

080011a4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011a8:	4802      	ldr	r0, [pc, #8]	@ (80011b4 <TIM3_IRQHandler+0x10>)
 80011aa:	f002 fb87 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200002f4 	.word	0x200002f4

080011b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <USART3_IRQHandler+0x10>)
 80011be:	f003 f87f 	bl	80042c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000340 	.word	0x20000340

080011cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80011d0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80011d4:	f000 ffc4 	bl	8002160 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}

080011dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e4:	4a14      	ldr	r2, [pc, #80]	@ (8001238 <_sbrk+0x5c>)
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <_sbrk+0x60>)
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f0:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d102      	bne.n	80011fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f8:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <_sbrk+0x64>)
 80011fa:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <_sbrk+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fe:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	429a      	cmp	r2, r3
 800120a:	d207      	bcs.n	800121c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800120c:	f004 fdce 	bl	8005dac <__errno>
 8001210:	4603      	mov	r3, r0
 8001212:	220c      	movs	r2, #12
 8001214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001216:	f04f 33ff 	mov.w	r3, #4294967295
 800121a:	e009      	b.n	8001230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	4a05      	ldr	r2, [pc, #20]	@ (8001240 <_sbrk+0x64>)
 800122c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20080000 	.word	0x20080000
 800123c:	00000400 	.word	0x00000400
 8001240:	20000928 	.word	0x20000928
 8001244:	20000a78 	.word	0x20000a78

08001248 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800124c:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <SystemInit+0x20>)
 800124e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001252:	4a05      	ldr	r2, [pc, #20]	@ (8001268 <SystemInit+0x20>)
 8001254:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001258:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800126c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001270:	f7ff ffea 	bl	8001248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001274:	480c      	ldr	r0, [pc, #48]	@ (80012a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001276:	490d      	ldr	r1, [pc, #52]	@ (80012ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001278:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800127c:	e002      	b.n	8001284 <LoopCopyDataInit>

0800127e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001282:	3304      	adds	r3, #4

08001284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001288:	d3f9      	bcc.n	800127e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128a:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800128c:	4c0a      	ldr	r4, [pc, #40]	@ (80012b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001290:	e001      	b.n	8001296 <LoopFillZerobss>

08001292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001294:	3204      	adds	r2, #4

08001296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001298:	d3fb      	bcc.n	8001292 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800129a:	f004 fd8d 	bl	8005db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800129e:	f7ff faa1 	bl	80007e4 <main>
  bx  lr    
 80012a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012a4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80012a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012ac:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80012b0:	0800671c 	.word	0x0800671c
  ldr r2, =_sbss
 80012b4:	200001a4 	.word	0x200001a4
  ldr r4, =_ebss
 80012b8:	20000a78 	.word	0x20000a78

080012bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012bc:	e7fe      	b.n	80012bc <ADC_IRQHandler>

080012be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c2:	2003      	movs	r0, #3
 80012c4:	f000 f94c 	bl	8001560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012c8:	2000      	movs	r0, #0
 80012ca:	f000 f805 	bl	80012d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ce:	f7ff fd31 	bl	8000d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012e0:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_InitTick+0x54>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <HAL_InitTick+0x58>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4619      	mov	r1, r3
 80012ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80012f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f967 	bl	80015ca <HAL_SYSTICK_Config>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e00e      	b.n	8001324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b0f      	cmp	r3, #15
 800130a:	d80a      	bhi.n	8001322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800130c:	2200      	movs	r2, #0
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	f04f 30ff 	mov.w	r0, #4294967295
 8001314:	f000 f92f 	bl	8001576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001318:	4a06      	ldr	r2, [pc, #24]	@ (8001334 <HAL_InitTick+0x5c>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
 8001320:	e000      	b.n	8001324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20000008 	.word	0x20000008
 8001330:	20000010 	.word	0x20000010
 8001334:	2000000c 	.word	0x2000000c

08001338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800133c:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_IncTick+0x20>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <HAL_IncTick+0x24>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4413      	add	r3, r2
 8001348:	4a04      	ldr	r2, [pc, #16]	@ (800135c <HAL_IncTick+0x24>)
 800134a:	6013      	str	r3, [r2, #0]
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	20000010 	.word	0x20000010
 800135c:	2000092c 	.word	0x2000092c

08001360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return uwTick;
 8001364:	4b03      	ldr	r3, [pc, #12]	@ (8001374 <HAL_GetTick+0x14>)
 8001366:	681b      	ldr	r3, [r3, #0]
}
 8001368:	4618      	mov	r0, r3
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	2000092c 	.word	0x2000092c

08001378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001380:	f7ff ffee 	bl	8001360 <HAL_GetTick>
 8001384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001390:	d005      	beq.n	800139e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001392:	4b0a      	ldr	r3, [pc, #40]	@ (80013bc <HAL_Delay+0x44>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	461a      	mov	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4413      	add	r3, r2
 800139c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800139e:	bf00      	nop
 80013a0:	f7ff ffde 	bl	8001360 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d8f7      	bhi.n	80013a0 <HAL_Delay+0x28>
  {
  }
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000010 	.word	0x20000010

080013c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <__NVIC_SetPriorityGrouping+0x40>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013dc:	4013      	ands	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013e8:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ee:	4a04      	ldr	r2, [pc, #16]	@ (8001400 <__NVIC_SetPriorityGrouping+0x40>)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	60d3      	str	r3, [r2, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000ed00 	.word	0xe000ed00
 8001404:	05fa0000 	.word	0x05fa0000

08001408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4907      	ldr	r1, [pc, #28]	@ (800145c <__NVIC_EnableIRQ+0x38>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	@ (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	@ (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	@ 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
         );
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	@ 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800152c:	d301      	bcc.n	8001532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152e:	2301      	movs	r3, #1
 8001530:	e00f      	b.n	8001552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001532:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <SysTick_Config+0x40>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800153a:	210f      	movs	r1, #15
 800153c:	f04f 30ff 	mov.w	r0, #4294967295
 8001540:	f7ff ff8e 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001544:	4b05      	ldr	r3, [pc, #20]	@ (800155c <SysTick_Config+0x40>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154a:	4b04      	ldr	r3, [pc, #16]	@ (800155c <SysTick_Config+0x40>)
 800154c:	2207      	movs	r2, #7
 800154e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff ff29 	bl	80013c0 <__NVIC_SetPriorityGrouping>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001588:	f7ff ff3e 	bl	8001408 <__NVIC_GetPriorityGrouping>
 800158c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	6978      	ldr	r0, [r7, #20]
 8001594:	f7ff ff8e 	bl	80014b4 <NVIC_EncodePriority>
 8001598:	4602      	mov	r2, r0
 800159a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159e:	4611      	mov	r1, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff5d 	bl	8001460 <__NVIC_SetPriority>
}
 80015a6:	bf00      	nop
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff ff31 	bl	8001424 <__NVIC_EnableIRQ>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ffa2 	bl	800151c <SysTick_Config>
 80015d8:	4603      	mov	r3, r0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b084      	sub	sp, #16
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015f0:	f7ff feb6 	bl	8001360 <HAL_GetTick>
 80015f4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d008      	beq.n	8001614 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2280      	movs	r2, #128	@ 0x80
 8001606:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e052      	b.n	80016ba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 0216 	bic.w	r2, r2, #22
 8001622:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	695a      	ldr	r2, [r3, #20]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001632:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001638:	2b00      	cmp	r3, #0
 800163a:	d103      	bne.n	8001644 <HAL_DMA_Abort+0x62>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001640:	2b00      	cmp	r3, #0
 8001642:	d007      	beq.n	8001654 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 0208 	bic.w	r2, r2, #8
 8001652:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0201 	bic.w	r2, r2, #1
 8001662:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001664:	e013      	b.n	800168e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001666:	f7ff fe7b 	bl	8001360 <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	2b05      	cmp	r3, #5
 8001672:	d90c      	bls.n	800168e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2220      	movs	r2, #32
 8001678:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2203      	movs	r2, #3
 800167e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e015      	b.n	80016ba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0301 	and.w	r3, r3, #1
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1e4      	bne.n	8001666 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a0:	223f      	movs	r2, #63	@ 0x3f
 80016a2:	409a      	lsls	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2201      	movs	r2, #1
 80016ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2200      	movs	r2, #0
 80016b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d004      	beq.n	80016e0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2280      	movs	r2, #128	@ 0x80
 80016da:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e00c      	b.n	80016fa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2205      	movs	r2, #5
 80016e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f022 0201 	bic.w	r2, r2, #1
 80016f6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e086      	b.n	8001828 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001720:	2b00      	cmp	r3, #0
 8001722:	d106      	bne.n	8001732 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2220      	movs	r2, #32
 8001728:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7ff fb25 	bl	8000d7c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001732:	4b3f      	ldr	r3, [pc, #252]	@ (8001830 <HAL_ETH_Init+0x128>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001736:	4a3e      	ldr	r2, [pc, #248]	@ (8001830 <HAL_ETH_Init+0x128>)
 8001738:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800173c:	6453      	str	r3, [r2, #68]	@ 0x44
 800173e:	4b3c      	ldr	r3, [pc, #240]	@ (8001830 <HAL_ETH_Init+0x128>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001742:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800174a:	4b3a      	ldr	r3, [pc, #232]	@ (8001834 <HAL_ETH_Init+0x12c>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	4a39      	ldr	r2, [pc, #228]	@ (8001834 <HAL_ETH_Init+0x12c>)
 8001750:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001754:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001756:	4b37      	ldr	r3, [pc, #220]	@ (8001834 <HAL_ETH_Init+0x12c>)
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	4935      	ldr	r1, [pc, #212]	@ (8001834 <HAL_ETH_Init+0x12c>)
 8001760:	4313      	orrs	r3, r2
 8001762:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001764:	4b33      	ldr	r3, [pc, #204]	@ (8001834 <HAL_ETH_Init+0x12c>)
 8001766:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	f043 0301 	orr.w	r3, r3, #1
 800177a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800177e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001780:	f7ff fdee 	bl	8001360 <HAL_GetTick>
 8001784:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001786:	e011      	b.n	80017ac <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001788:	f7ff fdea 	bl	8001360 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001796:	d909      	bls.n	80017ac <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2204      	movs	r2, #4
 800179c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	22e0      	movs	r2, #224	@ 0xe0
 80017a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e03d      	b.n	8001828 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1e4      	bne.n	8001788 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 f97a 	bl	8001ab8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 fa25 	bl	8001c14 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 fa7b 	bl	8001cc6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	461a      	mov	r2, r3
 80017d6:	2100      	movs	r1, #0
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f000 f9e3 	bl	8001ba4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80017ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_ETH_Init+0x130>)
 80017fc:	430b      	orrs	r3, r1
 80017fe:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001812:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2210      	movs	r2, #16
 8001822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40023800 	.word	0x40023800
 8001834:	40013800 	.word	0x40013800
 8001838:	00020060 	.word	0x00020060

0800183c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	4b53      	ldr	r3, [pc, #332]	@ (80019a0 <ETH_SetMACConfig+0x164>)
 8001852:	4013      	ands	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	7b9b      	ldrb	r3, [r3, #14]
 800185a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	7c12      	ldrb	r2, [r2, #16]
 8001860:	2a00      	cmp	r2, #0
 8001862:	d102      	bne.n	800186a <ETH_SetMACConfig+0x2e>
 8001864:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001868:	e000      	b.n	800186c <ETH_SetMACConfig+0x30>
 800186a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800186c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	7c52      	ldrb	r2, [r2, #17]
 8001872:	2a00      	cmp	r2, #0
 8001874:	d102      	bne.n	800187c <ETH_SetMACConfig+0x40>
 8001876:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800187a:	e000      	b.n	800187e <ETH_SetMACConfig+0x42>
 800187c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800187e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001884:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	7fdb      	ldrb	r3, [r3, #31]
 800188a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800188c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001892:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	7f92      	ldrb	r2, [r2, #30]
 8001898:	2a00      	cmp	r2, #0
 800189a:	d102      	bne.n	80018a2 <ETH_SetMACConfig+0x66>
 800189c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018a0:	e000      	b.n	80018a4 <ETH_SetMACConfig+0x68>
 80018a2:	2200      	movs	r2, #0
                        macconf->Speed |
 80018a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	7f1b      	ldrb	r3, [r3, #28]
 80018aa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80018ac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80018b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	791b      	ldrb	r3, [r3, #4]
 80018b8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80018ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	f892 2020 	ldrb.w	r2, [r2, #32]
 80018c2:	2a00      	cmp	r2, #0
 80018c4:	d102      	bne.n	80018cc <ETH_SetMACConfig+0x90>
 80018c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ca:	e000      	b.n	80018ce <ETH_SetMACConfig+0x92>
 80018cc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80018ce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	7bdb      	ldrb	r3, [r3, #15]
 80018d4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80018d6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80018dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80018e4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80018e6:	4313      	orrs	r3, r2
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80018fe:	2001      	movs	r0, #1
 8001900:	f7ff fd3a 	bl	8001378 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800191a:	4013      	ands	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001922:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800192a:	2a00      	cmp	r2, #0
 800192c:	d101      	bne.n	8001932 <ETH_SetMACConfig+0xf6>
 800192e:	2280      	movs	r2, #128	@ 0x80
 8001930:	e000      	b.n	8001934 <ETH_SetMACConfig+0xf8>
 8001932:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001934:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800193a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800193c:	683a      	ldr	r2, [r7, #0]
 800193e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001942:	2a01      	cmp	r2, #1
 8001944:	d101      	bne.n	800194a <ETH_SetMACConfig+0x10e>
 8001946:	2208      	movs	r2, #8
 8001948:	e000      	b.n	800194c <ETH_SetMACConfig+0x110>
 800194a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800194c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001954:	2a01      	cmp	r2, #1
 8001956:	d101      	bne.n	800195c <ETH_SetMACConfig+0x120>
 8001958:	2204      	movs	r2, #4
 800195a:	e000      	b.n	800195e <ETH_SetMACConfig+0x122>
 800195c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800195e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001966:	2a01      	cmp	r2, #1
 8001968:	d101      	bne.n	800196e <ETH_SetMACConfig+0x132>
 800196a:	2202      	movs	r2, #2
 800196c:	e000      	b.n	8001970 <ETH_SetMACConfig+0x134>
 800196e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001970:	4313      	orrs	r3, r2
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4313      	orrs	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff fcf5 	bl	8001378 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	619a      	str	r2, [r3, #24]
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	fd20810f 	.word	0xfd20810f

080019a4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ab4 <ETH_SetDMAConfig+0x110>)
 80019be:	4013      	ands	r3, r2
 80019c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	7b1b      	ldrb	r3, [r3, #12]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d102      	bne.n	80019d0 <ETH_SetDMAConfig+0x2c>
 80019ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80019ce:	e000      	b.n	80019d2 <ETH_SetDMAConfig+0x2e>
 80019d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	7b5b      	ldrb	r3, [r3, #13]
 80019d6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80019d8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	7f52      	ldrb	r2, [r2, #29]
 80019de:	2a00      	cmp	r2, #0
 80019e0:	d102      	bne.n	80019e8 <ETH_SetDMAConfig+0x44>
 80019e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80019e6:	e000      	b.n	80019ea <ETH_SetDMAConfig+0x46>
 80019e8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80019ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	7b9b      	ldrb	r3, [r3, #14]
 80019f0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80019f2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80019f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	7f1b      	ldrb	r3, [r3, #28]
 80019fe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001a00:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	7f9b      	ldrb	r3, [r3, #30]
 8001a06:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001a08:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001a0e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a16:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a28:	461a      	mov	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f7ff fc9c 	bl	8001378 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a48:	461a      	mov	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	791b      	ldrb	r3, [r3, #4]
 8001a52:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001a58:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001a5e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001a64:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a6c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001a6e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a74:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001a76:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001a7c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a86:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a8a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a98:	2001      	movs	r0, #1
 8001a9a:	f7ff fc6d 	bl	8001378 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6013      	str	r3, [r2, #0]
}
 8001aac:	bf00      	nop
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	f8de3f23 	.word	0xf8de3f23

08001ab8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b0a6      	sub	sp, #152	@ 0x98
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001acc:	2300      	movs	r3, #0
 8001ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001afa:	2300      	movs	r3, #0
 8001afc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001b04:	2300      	movs	r3, #0
 8001b06:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001b20:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b24:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001b26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001b32:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001b36:	4619      	mov	r1, r3
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff fe7f 	bl	800183c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001b42:	2301      	movs	r3, #1
 8001b44:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001b46:	2301      	movs	r3, #1
 8001b48:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001b60:	2300      	movs	r3, #0
 8001b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001b64:	2301      	movs	r3, #1
 8001b66:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001b6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b72:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001b74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b78:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001b7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b7e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001b80:	2301      	movs	r3, #1
 8001b82:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001b8e:	f107 0308 	add.w	r3, r7, #8
 8001b92:	4619      	mov	r1, r3
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f7ff ff05 	bl	80019a4 <ETH_SetDMAConfig>
}
 8001b9a:	bf00      	nop
 8001b9c:	3798      	adds	r7, #152	@ 0x98
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b087      	sub	sp, #28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3305      	adds	r3, #5
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	021b      	lsls	r3, r3, #8
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	3204      	adds	r2, #4
 8001bbc:	7812      	ldrb	r2, [r2, #0]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <ETH_MACAddressConfig+0x68>)
 8001bc6:	4413      	add	r3, r2
 8001bc8:	461a      	mov	r2, r3
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3303      	adds	r3, #3
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	061a      	lsls	r2, r3, #24
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3302      	adds	r3, #2
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	041b      	lsls	r3, r3, #16
 8001bde:	431a      	orrs	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3301      	adds	r3, #1
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	021b      	lsls	r3, r3, #8
 8001be8:	4313      	orrs	r3, r2
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	7812      	ldrb	r2, [r2, #0]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <ETH_MACAddressConfig+0x6c>)
 8001bf6:	4413      	add	r3, r2
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	6013      	str	r3, [r2, #0]
}
 8001bfe:	bf00      	nop
 8001c00:	371c      	adds	r7, #28
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40028040 	.word	0x40028040
 8001c10:	40028044 	.word	0x40028044

08001c14 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	e03e      	b.n	8001ca0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68d9      	ldr	r1, [r3, #12]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	440b      	add	r3, r1
 8001c32:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001c4c:	68b9      	ldr	r1, [r7, #8]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	3206      	adds	r2, #6
 8001c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d80c      	bhi.n	8001c84 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68d9      	ldr	r1, [r3, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	1c5a      	adds	r2, r3, #1
 8001c72:	4613      	mov	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	4413      	add	r3, r2
 8001c78:	00db      	lsls	r3, r3, #3
 8001c7a:	440b      	add	r3, r1
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	e004      	b.n	8001c8e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	d9bd      	bls.n	8001c22 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cb8:	611a      	str	r2, [r3, #16]
}
 8001cba:	bf00      	nop
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b085      	sub	sp, #20
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60fb      	str	r3, [r7, #12]
 8001cd2:	e048      	b.n	8001d66 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6919      	ldr	r1, [r3, #16]
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	440b      	add	r3, r1
 8001ce4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	2200      	movs	r2, #0
 8001d02:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	2200      	movs	r2, #0
 8001d08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001d10:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001d2a:	68b9      	ldr	r1, [r7, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	3212      	adds	r2, #18
 8001d32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d80c      	bhi.n	8001d56 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6919      	ldr	r1, [r3, #16]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	4613      	mov	r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4413      	add	r3, r2
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	440b      	add	r3, r1
 8001d4e:	461a      	mov	r2, r3
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	60da      	str	r2, [r3, #12]
 8001d54:	e004      	b.n	8001d60 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	3301      	adds	r3, #1
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d9b3      	bls.n	8001cd4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d96:	60da      	str	r2, [r3, #12]
}
 8001d98:	bf00      	nop
 8001d9a:	3714      	adds	r7, #20
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b089      	sub	sp, #36	@ 0x24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
 8001dc2:	e175      	b.n	80020b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	f040 8164 	bne.w	80020aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d005      	beq.n	8001dfa <HAL_GPIO_Init+0x56>
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d130      	bne.n	8001e5c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	2203      	movs	r2, #3
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	68da      	ldr	r2, [r3, #12]
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e30:	2201      	movs	r2, #1
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	091b      	lsrs	r3, r3, #4
 8001e46:	f003 0201 	and.w	r2, r3, #1
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 0303 	and.w	r3, r3, #3
 8001e64:	2b03      	cmp	r3, #3
 8001e66:	d017      	beq.n	8001e98 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	2203      	movs	r2, #3
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d123      	bne.n	8001eec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	08da      	lsrs	r2, r3, #3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3208      	adds	r2, #8
 8001eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	f003 0307 	and.w	r3, r3, #7
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	220f      	movs	r2, #15
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	691a      	ldr	r2, [r3, #16]
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	08da      	lsrs	r2, r3, #3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	3208      	adds	r2, #8
 8001ee6:	69b9      	ldr	r1, [r7, #24]
 8001ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	2203      	movs	r2, #3
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	4013      	ands	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0203 	and.w	r2, r3, #3
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f000 80be 	beq.w	80020aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2e:	4b66      	ldr	r3, [pc, #408]	@ (80020c8 <HAL_GPIO_Init+0x324>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	4a65      	ldr	r2, [pc, #404]	@ (80020c8 <HAL_GPIO_Init+0x324>)
 8001f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f3a:	4b63      	ldr	r3, [pc, #396]	@ (80020c8 <HAL_GPIO_Init+0x324>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f46:	4a61      	ldr	r2, [pc, #388]	@ (80020cc <HAL_GPIO_Init+0x328>)
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	089b      	lsrs	r3, r3, #2
 8001f4c:	3302      	adds	r3, #2
 8001f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	220f      	movs	r2, #15
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	43db      	mvns	r3, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4013      	ands	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a58      	ldr	r2, [pc, #352]	@ (80020d0 <HAL_GPIO_Init+0x32c>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d037      	beq.n	8001fe2 <HAL_GPIO_Init+0x23e>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a57      	ldr	r2, [pc, #348]	@ (80020d4 <HAL_GPIO_Init+0x330>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d031      	beq.n	8001fde <HAL_GPIO_Init+0x23a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a56      	ldr	r2, [pc, #344]	@ (80020d8 <HAL_GPIO_Init+0x334>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d02b      	beq.n	8001fda <HAL_GPIO_Init+0x236>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a55      	ldr	r2, [pc, #340]	@ (80020dc <HAL_GPIO_Init+0x338>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d025      	beq.n	8001fd6 <HAL_GPIO_Init+0x232>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a54      	ldr	r2, [pc, #336]	@ (80020e0 <HAL_GPIO_Init+0x33c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d01f      	beq.n	8001fd2 <HAL_GPIO_Init+0x22e>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a53      	ldr	r2, [pc, #332]	@ (80020e4 <HAL_GPIO_Init+0x340>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d019      	beq.n	8001fce <HAL_GPIO_Init+0x22a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a52      	ldr	r2, [pc, #328]	@ (80020e8 <HAL_GPIO_Init+0x344>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_GPIO_Init+0x226>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a51      	ldr	r2, [pc, #324]	@ (80020ec <HAL_GPIO_Init+0x348>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d00d      	beq.n	8001fc6 <HAL_GPIO_Init+0x222>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a50      	ldr	r2, [pc, #320]	@ (80020f0 <HAL_GPIO_Init+0x34c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d007      	beq.n	8001fc2 <HAL_GPIO_Init+0x21e>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a4f      	ldr	r2, [pc, #316]	@ (80020f4 <HAL_GPIO_Init+0x350>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d101      	bne.n	8001fbe <HAL_GPIO_Init+0x21a>
 8001fba:	2309      	movs	r3, #9
 8001fbc:	e012      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fbe:	230a      	movs	r3, #10
 8001fc0:	e010      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fc2:	2308      	movs	r3, #8
 8001fc4:	e00e      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fc6:	2307      	movs	r3, #7
 8001fc8:	e00c      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fca:	2306      	movs	r3, #6
 8001fcc:	e00a      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fce:	2305      	movs	r3, #5
 8001fd0:	e008      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	e006      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e004      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e002      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_GPIO_Init+0x240>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	69fa      	ldr	r2, [r7, #28]
 8001fe6:	f002 0203 	and.w	r2, r2, #3
 8001fea:	0092      	lsls	r2, r2, #2
 8001fec:	4093      	lsls	r3, r2
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ff4:	4935      	ldr	r1, [pc, #212]	@ (80020cc <HAL_GPIO_Init+0x328>)
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	089b      	lsrs	r3, r3, #2
 8001ffa:	3302      	adds	r3, #2
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002002:	4b3d      	ldr	r3, [pc, #244]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	43db      	mvns	r3, r3
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	4013      	ands	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002026:	4a34      	ldr	r2, [pc, #208]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800202c:	4b32      	ldr	r3, [pc, #200]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	43db      	mvns	r3, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4013      	ands	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d003      	beq.n	8002050 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002050:	4a29      	ldr	r2, [pc, #164]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002056:	4b28      	ldr	r3, [pc, #160]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	43db      	mvns	r3, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4013      	ands	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800207a:	4a1f      	ldr	r2, [pc, #124]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002080:	4b1d      	ldr	r3, [pc, #116]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020a4:	4a14      	ldr	r2, [pc, #80]	@ (80020f8 <HAL_GPIO_Init+0x354>)
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	3301      	adds	r3, #1
 80020ae:	61fb      	str	r3, [r7, #28]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	2b0f      	cmp	r3, #15
 80020b4:	f67f ae86 	bls.w	8001dc4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80020b8:	bf00      	nop
 80020ba:	bf00      	nop
 80020bc:	3724      	adds	r7, #36	@ 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40013800 	.word	0x40013800
 80020d0:	40020000 	.word	0x40020000
 80020d4:	40020400 	.word	0x40020400
 80020d8:	40020800 	.word	0x40020800
 80020dc:	40020c00 	.word	0x40020c00
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40021400 	.word	0x40021400
 80020e8:	40021800 	.word	0x40021800
 80020ec:	40021c00 	.word	0x40021c00
 80020f0:	40022000 	.word	0x40022000
 80020f4:	40022400 	.word	0x40022400
 80020f8:	40013c00 	.word	0x40013c00

080020fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	460b      	mov	r3, r1
 8002106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	887b      	ldrh	r3, [r7, #2]
 800210e:	4013      	ands	r3, r2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	e001      	b.n	800211e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800211a:	2300      	movs	r3, #0
 800211c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800211e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002120:	4618      	mov	r0, r3
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	807b      	strh	r3, [r7, #2]
 8002138:	4613      	mov	r3, r2
 800213a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800213c:	787b      	ldrb	r3, [r7, #1]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002142:	887a      	ldrh	r2, [r7, #2]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002148:	e003      	b.n	8002152 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800214a:	887b      	ldrh	r3, [r7, #2]
 800214c:	041a      	lsls	r2, r3, #16
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	619a      	str	r2, [r3, #24]
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
	...

08002160 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800216a:	4b08      	ldr	r3, [pc, #32]	@ (800218c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800216c:	695a      	ldr	r2, [r3, #20]
 800216e:	88fb      	ldrh	r3, [r7, #6]
 8002170:	4013      	ands	r3, r2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d006      	beq.n	8002184 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002176:	4a05      	ldr	r2, [pc, #20]	@ (800218c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800217c:	88fb      	ldrh	r3, [r7, #6]
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fa4c 	bl	800061c <HAL_GPIO_EXTI_Callback>
  }
}
 8002184:	bf00      	nop
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40013c00 	.word	0x40013c00

08002190 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af02      	add	r7, sp, #8
 8002196:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e108      	b.n	80023b4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d106      	bne.n	80021c2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7fe ff3d 	bl	800103c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2203      	movs	r2, #3
 80021c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021d0:	d102      	bne.n	80021d8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f003 fb1f 	bl	8005820 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6818      	ldr	r0, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	7c1a      	ldrb	r2, [r3, #16]
 80021ea:	f88d 2000 	strb.w	r2, [sp]
 80021ee:	3304      	adds	r3, #4
 80021f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021f2:	f003 fabb 	bl	800576c <USB_CoreInit>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d005      	beq.n	8002208 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e0d5      	b.n	80023b4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2100      	movs	r1, #0
 800220e:	4618      	mov	r0, r3
 8002210:	f003 fb17 	bl	8005842 <USB_SetCurrentMode>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d005      	beq.n	8002226 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2202      	movs	r2, #2
 800221e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e0c6      	b.n	80023b4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002226:	2300      	movs	r3, #0
 8002228:	73fb      	strb	r3, [r7, #15]
 800222a:	e04a      	b.n	80022c2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800222c:	7bfa      	ldrb	r2, [r7, #15]
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	4613      	mov	r3, r2
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	4413      	add	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	440b      	add	r3, r1
 800223a:	3315      	adds	r3, #21
 800223c:	2201      	movs	r2, #1
 800223e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002240:	7bfa      	ldrb	r2, [r7, #15]
 8002242:	6879      	ldr	r1, [r7, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	4413      	add	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	3314      	adds	r3, #20
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002254:	7bfa      	ldrb	r2, [r7, #15]
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	b298      	uxth	r0, r3
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	4413      	add	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	332e      	adds	r3, #46	@ 0x2e
 8002268:	4602      	mov	r2, r0
 800226a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800226c:	7bfa      	ldrb	r2, [r7, #15]
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4413      	add	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	3318      	adds	r3, #24
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002280:	7bfa      	ldrb	r2, [r7, #15]
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	4413      	add	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	331c      	adds	r3, #28
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	4413      	add	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	3320      	adds	r3, #32
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022a8:	7bfa      	ldrb	r2, [r7, #15]
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	4413      	add	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	3324      	adds	r3, #36	@ 0x24
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	3301      	adds	r3, #1
 80022c0:	73fb      	strb	r3, [r7, #15]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	791b      	ldrb	r3, [r3, #4]
 80022c6:	7bfa      	ldrb	r2, [r7, #15]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d3af      	bcc.n	800222c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]
 80022d0:	e044      	b.n	800235c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022e8:	7bfa      	ldrb	r2, [r7, #15]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4413      	add	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80022fa:	7bfa      	ldrb	r2, [r7, #15]
 80022fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022fe:	7bfa      	ldrb	r2, [r7, #15]
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4413      	add	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002314:	7bfa      	ldrb	r2, [r7, #15]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4413      	add	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800232a:	7bfa      	ldrb	r2, [r7, #15]
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	00db      	lsls	r3, r3, #3
 8002332:	4413      	add	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	440b      	add	r3, r1
 8002338:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002340:	7bfa      	ldrb	r2, [r7, #15]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	4413      	add	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	3301      	adds	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	791b      	ldrb	r3, [r3, #4]
 8002360:	7bfa      	ldrb	r2, [r7, #15]
 8002362:	429a      	cmp	r2, r3
 8002364:	d3b5      	bcc.n	80022d2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6818      	ldr	r0, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	7c1a      	ldrb	r2, [r3, #16]
 800236e:	f88d 2000 	strb.w	r2, [sp]
 8002372:	3304      	adds	r3, #4
 8002374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002376:	f003 fab1 	bl	80058dc <USB_DevInit>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d005      	beq.n	800238c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e013      	b.n	80023b4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	7b1b      	ldrb	r3, [r3, #12]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d102      	bne.n	80023a8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 f80a 	bl	80023bc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f003 fc6c 	bl	8005c8a <USB_DevDisconnect>

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023ea:	4b05      	ldr	r3, [pc, #20]	@ (8002400 <HAL_PCDEx_ActivateLPM+0x44>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	10000003 	.word	0x10000003

08002404 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002408:	4b05      	ldr	r3, [pc, #20]	@ (8002420 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800240e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002412:	6013      	str	r3, [r2, #0]
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40007000 	.word	0x40007000

08002424 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	4b23      	ldr	r3, [pc, #140]	@ (80024bc <HAL_PWREx_EnableOverDrive+0x98>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	4a22      	ldr	r2, [pc, #136]	@ (80024bc <HAL_PWREx_EnableOverDrive+0x98>)
 8002434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002438:	6413      	str	r3, [r2, #64]	@ 0x40
 800243a:	4b20      	ldr	r3, [pc, #128]	@ (80024bc <HAL_PWREx_EnableOverDrive+0x98>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002442:	603b      	str	r3, [r7, #0]
 8002444:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002446:	4b1e      	ldr	r3, [pc, #120]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1d      	ldr	r2, [pc, #116]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800244c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002450:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002452:	f7fe ff85 	bl	8001360 <HAL_GetTick>
 8002456:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002458:	e009      	b.n	800246e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800245a:	f7fe ff81 	bl	8001360 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002468:	d901      	bls.n	800246e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e022      	b.n	80024b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800246e:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800247a:	d1ee      	bne.n	800245a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800247c:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a0f      	ldr	r2, [pc, #60]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002486:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002488:	f7fe ff6a 	bl	8001360 <HAL_GetTick>
 800248c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800248e:	e009      	b.n	80024a4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002490:	f7fe ff66 	bl	8001360 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800249e:	d901      	bls.n	80024a4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e007      	b.n	80024b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80024a4:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80024b0:	d1ee      	bne.n	8002490 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40007000 	.word	0x40007000

080024c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80024cc:	2300      	movs	r3, #0
 80024ce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e29b      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 8087 	beq.w	80025f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024e8:	4b96      	ldr	r3, [pc, #600]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 030c 	and.w	r3, r3, #12
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d00c      	beq.n	800250e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f4:	4b93      	ldr	r3, [pc, #588]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 030c 	and.w	r3, r3, #12
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d112      	bne.n	8002526 <HAL_RCC_OscConfig+0x62>
 8002500:	4b90      	ldr	r3, [pc, #576]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002508:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800250c:	d10b      	bne.n	8002526 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250e:	4b8d      	ldr	r3, [pc, #564]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d06c      	beq.n	80025f4 <HAL_RCC_OscConfig+0x130>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d168      	bne.n	80025f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e275      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800252e:	d106      	bne.n	800253e <HAL_RCC_OscConfig+0x7a>
 8002530:	4b84      	ldr	r3, [pc, #528]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a83      	ldr	r2, [pc, #524]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002536:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	e02e      	b.n	800259c <HAL_RCC_OscConfig+0xd8>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10c      	bne.n	8002560 <HAL_RCC_OscConfig+0x9c>
 8002546:	4b7f      	ldr	r3, [pc, #508]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a7e      	ldr	r2, [pc, #504]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800254c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002550:	6013      	str	r3, [r2, #0]
 8002552:	4b7c      	ldr	r3, [pc, #496]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7b      	ldr	r2, [pc, #492]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002558:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	e01d      	b.n	800259c <HAL_RCC_OscConfig+0xd8>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002568:	d10c      	bne.n	8002584 <HAL_RCC_OscConfig+0xc0>
 800256a:	4b76      	ldr	r3, [pc, #472]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a75      	ldr	r2, [pc, #468]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002570:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002574:	6013      	str	r3, [r2, #0]
 8002576:	4b73      	ldr	r3, [pc, #460]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a72      	ldr	r2, [pc, #456]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800257c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	e00b      	b.n	800259c <HAL_RCC_OscConfig+0xd8>
 8002584:	4b6f      	ldr	r3, [pc, #444]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a6e      	ldr	r2, [pc, #440]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800258a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800258e:	6013      	str	r3, [r2, #0]
 8002590:	4b6c      	ldr	r3, [pc, #432]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a6b      	ldr	r2, [pc, #428]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002596:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800259a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d013      	beq.n	80025cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a4:	f7fe fedc 	bl	8001360 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025ac:	f7fe fed8 	bl	8001360 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b64      	cmp	r3, #100	@ 0x64
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e229      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025be:	4b61      	ldr	r3, [pc, #388]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d0f0      	beq.n	80025ac <HAL_RCC_OscConfig+0xe8>
 80025ca:	e014      	b.n	80025f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025cc:	f7fe fec8 	bl	8001360 <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025d4:	f7fe fec4 	bl	8001360 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b64      	cmp	r3, #100	@ 0x64
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e215      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e6:	4b57      	ldr	r3, [pc, #348]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1f0      	bne.n	80025d4 <HAL_RCC_OscConfig+0x110>
 80025f2:	e000      	b.n	80025f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d069      	beq.n	80026d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002602:	4b50      	ldr	r3, [pc, #320]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 030c 	and.w	r3, r3, #12
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00b      	beq.n	8002626 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800260e:	4b4d      	ldr	r3, [pc, #308]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 030c 	and.w	r3, r3, #12
 8002616:	2b08      	cmp	r3, #8
 8002618:	d11c      	bne.n	8002654 <HAL_RCC_OscConfig+0x190>
 800261a:	4b4a      	ldr	r3, [pc, #296]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d116      	bne.n	8002654 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002626:	4b47      	ldr	r3, [pc, #284]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d005      	beq.n	800263e <HAL_RCC_OscConfig+0x17a>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d001      	beq.n	800263e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e1e9      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263e:	4b41      	ldr	r3, [pc, #260]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	493d      	ldr	r1, [pc, #244]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800264e:	4313      	orrs	r3, r2
 8002650:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002652:	e040      	b.n	80026d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d023      	beq.n	80026a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800265c:	4b39      	ldr	r3, [pc, #228]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a38      	ldr	r2, [pc, #224]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7fe fe7a 	bl	8001360 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002670:	f7fe fe76 	bl	8001360 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e1c7      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002682:	4b30      	ldr	r3, [pc, #192]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268e:	4b2d      	ldr	r3, [pc, #180]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4929      	ldr	r1, [pc, #164]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	600b      	str	r3, [r1, #0]
 80026a2:	e018      	b.n	80026d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026a4:	4b27      	ldr	r3, [pc, #156]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a26      	ldr	r2, [pc, #152]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026aa:	f023 0301 	bic.w	r3, r3, #1
 80026ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7fe fe56 	bl	8001360 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b8:	f7fe fe52 	bl	8001360 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e1a3      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d038      	beq.n	8002754 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d019      	beq.n	800271e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ea:	4b16      	ldr	r3, [pc, #88]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ee:	4a15      	ldr	r2, [pc, #84]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f6:	f7fe fe33 	bl	8001360 <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026fe:	f7fe fe2f 	bl	8001360 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e180      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002710:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x23a>
 800271c:	e01a      	b.n	8002754 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002722:	4a08      	ldr	r2, [pc, #32]	@ (8002744 <HAL_RCC_OscConfig+0x280>)
 8002724:	f023 0301 	bic.w	r3, r3, #1
 8002728:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272a:	f7fe fe19 	bl	8001360 <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002730:	e00a      	b.n	8002748 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002732:	f7fe fe15 	bl	8001360 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d903      	bls.n	8002748 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e166      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
 8002744:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002748:	4b92      	ldr	r3, [pc, #584]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800274a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1ee      	bne.n	8002732 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 80a4 	beq.w	80028aa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002762:	4b8c      	ldr	r3, [pc, #560]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10d      	bne.n	800278a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800276e:	4b89      	ldr	r3, [pc, #548]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	4a88      	ldr	r2, [pc, #544]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002778:	6413      	str	r3, [r2, #64]	@ 0x40
 800277a:	4b86      	ldr	r3, [pc, #536]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002786:	2301      	movs	r3, #1
 8002788:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800278a:	4b83      	ldr	r3, [pc, #524]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d118      	bne.n	80027c8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002796:	4b80      	ldr	r3, [pc, #512]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a7f      	ldr	r2, [pc, #508]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 800279c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027a2:	f7fe fddd 	bl	8001360 <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027aa:	f7fe fdd9 	bl	8001360 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b64      	cmp	r3, #100	@ 0x64
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e12a      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027bc:	4b76      	ldr	r3, [pc, #472]	@ (8002998 <HAL_RCC_OscConfig+0x4d4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0f0      	beq.n	80027aa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d106      	bne.n	80027de <HAL_RCC_OscConfig+0x31a>
 80027d0:	4b70      	ldr	r3, [pc, #448]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d4:	4a6f      	ldr	r2, [pc, #444]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	6713      	str	r3, [r2, #112]	@ 0x70
 80027dc:	e02d      	b.n	800283a <HAL_RCC_OscConfig+0x376>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10c      	bne.n	8002800 <HAL_RCC_OscConfig+0x33c>
 80027e6:	4b6b      	ldr	r3, [pc, #428]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ea:	4a6a      	ldr	r2, [pc, #424]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027ec:	f023 0301 	bic.w	r3, r3, #1
 80027f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f2:	4b68      	ldr	r3, [pc, #416]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f6:	4a67      	ldr	r2, [pc, #412]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80027f8:	f023 0304 	bic.w	r3, r3, #4
 80027fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027fe:	e01c      	b.n	800283a <HAL_RCC_OscConfig+0x376>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2b05      	cmp	r3, #5
 8002806:	d10c      	bne.n	8002822 <HAL_RCC_OscConfig+0x35e>
 8002808:	4b62      	ldr	r3, [pc, #392]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800280a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280c:	4a61      	ldr	r2, [pc, #388]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800280e:	f043 0304 	orr.w	r3, r3, #4
 8002812:	6713      	str	r3, [r2, #112]	@ 0x70
 8002814:	4b5f      	ldr	r3, [pc, #380]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002818:	4a5e      	ldr	r2, [pc, #376]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800281a:	f043 0301 	orr.w	r3, r3, #1
 800281e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002820:	e00b      	b.n	800283a <HAL_RCC_OscConfig+0x376>
 8002822:	4b5c      	ldr	r3, [pc, #368]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002826:	4a5b      	ldr	r2, [pc, #364]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002828:	f023 0301 	bic.w	r3, r3, #1
 800282c:	6713      	str	r3, [r2, #112]	@ 0x70
 800282e:	4b59      	ldr	r3, [pc, #356]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002832:	4a58      	ldr	r2, [pc, #352]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002834:	f023 0304 	bic.w	r3, r3, #4
 8002838:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d015      	beq.n	800286e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002842:	f7fe fd8d 	bl	8001360 <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002848:	e00a      	b.n	8002860 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800284a:	f7fe fd89 	bl	8001360 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002858:	4293      	cmp	r3, r2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e0d8      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002860:	4b4c      	ldr	r3, [pc, #304]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0ee      	beq.n	800284a <HAL_RCC_OscConfig+0x386>
 800286c:	e014      	b.n	8002898 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800286e:	f7fe fd77 	bl	8001360 <HAL_GetTick>
 8002872:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002874:	e00a      	b.n	800288c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002876:	f7fe fd73 	bl	8001360 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002884:	4293      	cmp	r3, r2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e0c2      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800288c:	4b41      	ldr	r3, [pc, #260]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800288e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1ee      	bne.n	8002876 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002898:	7dfb      	ldrb	r3, [r7, #23]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d105      	bne.n	80028aa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800289e:	4b3d      	ldr	r3, [pc, #244]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	4a3c      	ldr	r2, [pc, #240]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028a8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 80ae 	beq.w	8002a10 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028b4:	4b37      	ldr	r3, [pc, #220]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 030c 	and.w	r3, r3, #12
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d06d      	beq.n	800299c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d14b      	bne.n	8002960 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c8:	4b32      	ldr	r3, [pc, #200]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a31      	ldr	r2, [pc, #196]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d4:	f7fe fd44 	bl	8001360 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7fe fd40 	bl	8001360 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e091      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ee:	4b29      	ldr	r3, [pc, #164]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69da      	ldr	r2, [r3, #28]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	019b      	lsls	r3, r3, #6
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002910:	085b      	lsrs	r3, r3, #1
 8002912:	3b01      	subs	r3, #1
 8002914:	041b      	lsls	r3, r3, #16
 8002916:	431a      	orrs	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291c:	061b      	lsls	r3, r3, #24
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	071b      	lsls	r3, r3, #28
 8002926:	491b      	ldr	r1, [pc, #108]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800292c:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a18      	ldr	r2, [pc, #96]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002936:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002938:	f7fe fd12 	bl	8001360 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002940:	f7fe fd0e 	bl	8001360 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e05f      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002952:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0f0      	beq.n	8002940 <HAL_RCC_OscConfig+0x47c>
 800295e:	e057      	b.n	8002a10 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a0b      	ldr	r2, [pc, #44]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002966:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800296a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296c:	f7fe fcf8 	bl	8001360 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002974:	f7fe fcf4 	bl	8001360 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e045      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002986:	4b03      	ldr	r3, [pc, #12]	@ (8002994 <HAL_RCC_OscConfig+0x4d0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1f0      	bne.n	8002974 <HAL_RCC_OscConfig+0x4b0>
 8002992:	e03d      	b.n	8002a10 <HAL_RCC_OscConfig+0x54c>
 8002994:	40023800 	.word	0x40023800
 8002998:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800299c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a1c <HAL_RCC_OscConfig+0x558>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d030      	beq.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d129      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d122      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029cc:	4013      	ands	r3, r2
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029d2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d119      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	085b      	lsrs	r3, r3, #1
 80029e4:	3b01      	subs	r3, #1
 80029e6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d10f      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d107      	bne.n	8002a0c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023800 	.word	0x40023800

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0d0      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a38:	4b6a      	ldr	r3, [pc, #424]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d910      	bls.n	8002a68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b67      	ldr	r3, [pc, #412]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 020f 	bic.w	r2, r3, #15
 8002a4e:	4965      	ldr	r1, [pc, #404]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b63      	ldr	r3, [pc, #396]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0b8      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d020      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a80:	4b59      	ldr	r3, [pc, #356]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	4a58      	ldr	r2, [pc, #352]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a98:	4b53      	ldr	r3, [pc, #332]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	4a52      	ldr	r2, [pc, #328]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002aa2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa4:	4b50      	ldr	r3, [pc, #320]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	494d      	ldr	r1, [pc, #308]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d040      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d107      	bne.n	8002ada <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aca:	4b47      	ldr	r3, [pc, #284]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d115      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e07f      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae2:	4b41      	ldr	r3, [pc, #260]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e073      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	4b3d      	ldr	r3, [pc, #244]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e06b      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b02:	4b39      	ldr	r3, [pc, #228]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f023 0203 	bic.w	r2, r3, #3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4936      	ldr	r1, [pc, #216]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b14:	f7fe fc24 	bl	8001360 <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b1c:	f7fe fc20 	bl	8001360 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e053      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 020c 	and.w	r2, r3, #12
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d1eb      	bne.n	8002b1c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b44:	4b27      	ldr	r3, [pc, #156]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 030f 	and.w	r3, r3, #15
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d210      	bcs.n	8002b74 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b24      	ldr	r3, [pc, #144]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 020f 	bic.w	r2, r3, #15
 8002b5a:	4922      	ldr	r1, [pc, #136]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e032      	b.n	8002bda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b80:	4b19      	ldr	r3, [pc, #100]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4916      	ldr	r1, [pc, #88]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d009      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b9e:	4b12      	ldr	r3, [pc, #72]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	490e      	ldr	r1, [pc, #56]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bb2:	f000 f821 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	490a      	ldr	r1, [pc, #40]	@ (8002bec <HAL_RCC_ClockConfig+0x1cc>)
 8002bc4:	5ccb      	ldrb	r3, [r1, r3]
 8002bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bca:	4a09      	ldr	r2, [pc, #36]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1d0>)
 8002bcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bce:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1d4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe fb80 	bl	80012d8 <HAL_InitTick>

  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40023c00 	.word	0x40023c00
 8002be8:	40023800 	.word	0x40023800
 8002bec:	080066c0 	.word	0x080066c0
 8002bf0:	20000008 	.word	0x20000008
 8002bf4:	2000000c 	.word	0x2000000c

08002bf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bfc:	b094      	sub	sp, #80	@ 0x50
 8002bfe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c04:	2300      	movs	r3, #0
 8002c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c08:	2300      	movs	r3, #0
 8002c0a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c10:	4b79      	ldr	r3, [pc, #484]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 030c 	and.w	r3, r3, #12
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d00d      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x40>
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	f200 80e1 	bhi.w	8002de4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d002      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x34>
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d003      	beq.n	8002c32 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c2a:	e0db      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c2c:	4b73      	ldr	r3, [pc, #460]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x204>)
 8002c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c30:	e0db      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c32:	4b73      	ldr	r3, [pc, #460]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x208>)
 8002c34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c36:	e0d8      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c38:	4b6f      	ldr	r3, [pc, #444]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c42:	4b6d      	ldr	r3, [pc, #436]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d063      	beq.n	8002d16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c4e:	4b6a      	ldr	r3, [pc, #424]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	099b      	lsrs	r3, r3, #6
 8002c54:	2200      	movs	r2, #0
 8002c56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c58:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c60:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c62:	2300      	movs	r3, #0
 8002c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c6a:	4622      	mov	r2, r4
 8002c6c:	462b      	mov	r3, r5
 8002c6e:	f04f 0000 	mov.w	r0, #0
 8002c72:	f04f 0100 	mov.w	r1, #0
 8002c76:	0159      	lsls	r1, r3, #5
 8002c78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c7c:	0150      	lsls	r0, r2, #5
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	4621      	mov	r1, r4
 8002c84:	1a51      	subs	r1, r2, r1
 8002c86:	6139      	str	r1, [r7, #16]
 8002c88:	4629      	mov	r1, r5
 8002c8a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c8e:	617b      	str	r3, [r7, #20]
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	f04f 0300 	mov.w	r3, #0
 8002c98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c9c:	4659      	mov	r1, fp
 8002c9e:	018b      	lsls	r3, r1, #6
 8002ca0:	4651      	mov	r1, sl
 8002ca2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ca6:	4651      	mov	r1, sl
 8002ca8:	018a      	lsls	r2, r1, #6
 8002caa:	4651      	mov	r1, sl
 8002cac:	ebb2 0801 	subs.w	r8, r2, r1
 8002cb0:	4659      	mov	r1, fp
 8002cb2:	eb63 0901 	sbc.w	r9, r3, r1
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	f04f 0300 	mov.w	r3, #0
 8002cbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cca:	4690      	mov	r8, r2
 8002ccc:	4699      	mov	r9, r3
 8002cce:	4623      	mov	r3, r4
 8002cd0:	eb18 0303 	adds.w	r3, r8, r3
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	462b      	mov	r3, r5
 8002cd8:	eb49 0303 	adc.w	r3, r9, r3
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cea:	4629      	mov	r1, r5
 8002cec:	024b      	lsls	r3, r1, #9
 8002cee:	4621      	mov	r1, r4
 8002cf0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cf4:	4621      	mov	r1, r4
 8002cf6:	024a      	lsls	r2, r1, #9
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cfe:	2200      	movs	r2, #0
 8002d00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d08:	f7fd faf2 	bl	80002f0 <__aeabi_uldivmod>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4613      	mov	r3, r2
 8002d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d14:	e058      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d16:	4b38      	ldr	r3, [pc, #224]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	099b      	lsrs	r3, r3, #6
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	4611      	mov	r1, r2
 8002d22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d26:	623b      	str	r3, [r7, #32]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d30:	4642      	mov	r2, r8
 8002d32:	464b      	mov	r3, r9
 8002d34:	f04f 0000 	mov.w	r0, #0
 8002d38:	f04f 0100 	mov.w	r1, #0
 8002d3c:	0159      	lsls	r1, r3, #5
 8002d3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d42:	0150      	lsls	r0, r2, #5
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	4641      	mov	r1, r8
 8002d4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d4e:	4649      	mov	r1, r9
 8002d50:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	f04f 0300 	mov.w	r3, #0
 8002d5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d68:	ebb2 040a 	subs.w	r4, r2, sl
 8002d6c:	eb63 050b 	sbc.w	r5, r3, fp
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	00eb      	lsls	r3, r5, #3
 8002d7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d7e:	00e2      	lsls	r2, r4, #3
 8002d80:	4614      	mov	r4, r2
 8002d82:	461d      	mov	r5, r3
 8002d84:	4643      	mov	r3, r8
 8002d86:	18e3      	adds	r3, r4, r3
 8002d88:	603b      	str	r3, [r7, #0]
 8002d8a:	464b      	mov	r3, r9
 8002d8c:	eb45 0303 	adc.w	r3, r5, r3
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	f04f 0200 	mov.w	r2, #0
 8002d96:	f04f 0300 	mov.w	r3, #0
 8002d9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d9e:	4629      	mov	r1, r5
 8002da0:	028b      	lsls	r3, r1, #10
 8002da2:	4621      	mov	r1, r4
 8002da4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002da8:	4621      	mov	r1, r4
 8002daa:	028a      	lsls	r2, r1, #10
 8002dac:	4610      	mov	r0, r2
 8002dae:	4619      	mov	r1, r3
 8002db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002db2:	2200      	movs	r2, #0
 8002db4:	61bb      	str	r3, [r7, #24]
 8002db6:	61fa      	str	r2, [r7, #28]
 8002db8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dbc:	f7fd fa98 	bl	80002f0 <__aeabi_uldivmod>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	0c1b      	lsrs	r3, r3, #16
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002dd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002de2:	e002      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002de4:	4b05      	ldr	r3, [pc, #20]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x204>)
 8002de6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002de8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3750      	adds	r7, #80	@ 0x50
 8002df0:	46bd      	mov	sp, r7
 8002df2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	00f42400 	.word	0x00f42400
 8002e00:	007a1200 	.word	0x007a1200

08002e04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e08:	4b03      	ldr	r3, [pc, #12]	@ (8002e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20000008 	.word	0x20000008

08002e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e20:	f7ff fff0 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	4b05      	ldr	r3, [pc, #20]	@ (8002e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	0a9b      	lsrs	r3, r3, #10
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	4903      	ldr	r1, [pc, #12]	@ (8002e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e32:	5ccb      	ldrb	r3, [r1, r3]
 8002e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	080066d0 	.word	0x080066d0

08002e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e48:	f7ff ffdc 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	0b5b      	lsrs	r3, r3, #13
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	4903      	ldr	r1, [pc, #12]	@ (8002e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e5a:	5ccb      	ldrb	r3, [r1, r3]
 8002e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40023800 	.word	0x40023800
 8002e68:	080066d0 	.word	0x080066d0

08002e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b088      	sub	sp, #32
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d012      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e94:	4b69      	ldr	r3, [pc, #420]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	4a68      	ldr	r2, [pc, #416]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e9e:	6093      	str	r3, [r2, #8]
 8002ea0:	4b66      	ldr	r3, [pc, #408]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea8:	4964      	ldr	r1, [pc, #400]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d017      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ecc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed4:	4959      	ldr	r1, [pc, #356]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ee4:	d101      	bne.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d017      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f02:	4b4e      	ldr	r3, [pc, #312]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f08:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	494a      	ldr	r1, [pc, #296]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f20:	d101      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002f22:	2301      	movs	r3, #1
 8002f24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0320 	and.w	r3, r3, #32
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 808b 	beq.w	8003066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f50:	4b3a      	ldr	r3, [pc, #232]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f54:	4a39      	ldr	r2, [pc, #228]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f5c:	4b37      	ldr	r3, [pc, #220]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f68:	4b35      	ldr	r3, [pc, #212]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a34      	ldr	r2, [pc, #208]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f74:	f7fe f9f4 	bl	8001360 <HAL_GetTick>
 8002f78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7c:	f7fe f9f0 	bl	8001360 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e38f      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f9a:	4b28      	ldr	r3, [pc, #160]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d035      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d02e      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fb8:	4b20      	ldr	r3, [pc, #128]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fc0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fcc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fce:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002fda:	4a18      	ldr	r2, [pc, #96]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002fe0:	4b16      	ldr	r3, [pc, #88]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d114      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe f9b8 	bl	8001360 <HAL_GetTick>
 8002ff0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff2:	e00a      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7fe f9b4 	bl	8001360 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e351      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300a:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800300c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0ee      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003022:	d111      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003024:	4b05      	ldr	r3, [pc, #20]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003030:	4b04      	ldr	r3, [pc, #16]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003032:	400b      	ands	r3, r1
 8003034:	4901      	ldr	r1, [pc, #4]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
 800303a:	e00b      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800303c:	40023800 	.word	0x40023800
 8003040:	40007000 	.word	0x40007000
 8003044:	0ffffcff 	.word	0x0ffffcff
 8003048:	4bac      	ldr	r3, [pc, #688]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	4aab      	ldr	r2, [pc, #684]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800304e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003052:	6093      	str	r3, [r2, #8]
 8003054:	4ba9      	ldr	r3, [pc, #676]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003056:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003060:	49a6      	ldr	r1, [pc, #664]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003062:	4313      	orrs	r3, r2
 8003064:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d010      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003072:	4ba2      	ldr	r3, [pc, #648]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003078:	4aa0      	ldr	r2, [pc, #640]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800307a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800307e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003082:	4b9e      	ldr	r3, [pc, #632]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003084:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800308c:	499b      	ldr	r1, [pc, #620]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00a      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030a0:	4b96      	ldr	r3, [pc, #600]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030ae:	4993      	ldr	r1, [pc, #588]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00a      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030c2:	4b8e      	ldr	r3, [pc, #568]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030d0:	498a      	ldr	r1, [pc, #552]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00a      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030e4:	4b85      	ldr	r3, [pc, #532]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030f2:	4982      	ldr	r1, [pc, #520]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00a      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003106:	4b7d      	ldr	r3, [pc, #500]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800310c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	4979      	ldr	r1, [pc, #484]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003116:	4313      	orrs	r3, r2
 8003118:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00a      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003128:	4b74      	ldr	r3, [pc, #464]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800312a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312e:	f023 0203 	bic.w	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003136:	4971      	ldr	r1, [pc, #452]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800314a:	4b6c      	ldr	r3, [pc, #432]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800314c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003150:	f023 020c 	bic.w	r2, r3, #12
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003158:	4968      	ldr	r1, [pc, #416]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800315a:	4313      	orrs	r3, r2
 800315c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00a      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800316c:	4b63      	ldr	r3, [pc, #396]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800316e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003172:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800317a:	4960      	ldr	r1, [pc, #384]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800317c:	4313      	orrs	r3, r2
 800317e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00a      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800318e:	4b5b      	ldr	r3, [pc, #364]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003194:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800319c:	4957      	ldr	r1, [pc, #348]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00a      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031b0:	4b52      	ldr	r3, [pc, #328]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031be:	494f      	ldr	r1, [pc, #316]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00a      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80031d2:	4b4a      	ldr	r3, [pc, #296]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e0:	4946      	ldr	r1, [pc, #280]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00a      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80031f4:	4b41      	ldr	r3, [pc, #260]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003202:	493e      	ldr	r1, [pc, #248]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003204:	4313      	orrs	r3, r2
 8003206:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00a      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003216:	4b39      	ldr	r3, [pc, #228]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800321c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003224:	4935      	ldr	r1, [pc, #212]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003226:	4313      	orrs	r3, r2
 8003228:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00a      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003238:	4b30      	ldr	r3, [pc, #192]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800323a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003246:	492d      	ldr	r1, [pc, #180]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d011      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800325a:	4b28      	ldr	r3, [pc, #160]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800325c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003260:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003268:	4924      	ldr	r1, [pc, #144]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800326a:	4313      	orrs	r3, r2
 800326c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003278:	d101      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800327a:	2301      	movs	r3, #1
 800327c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0308 	and.w	r3, r3, #8
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800328a:	2301      	movs	r3, #1
 800328c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800329a:	4b18      	ldr	r3, [pc, #96]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800329c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a8:	4914      	ldr	r1, [pc, #80]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00b      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032bc:	4b0f      	ldr	r3, [pc, #60]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032c2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032cc:	490b      	ldr	r1, [pc, #44]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00f      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032f0:	4902      	ldr	r1, [pc, #8]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032f8:	e002      	b.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80032fa:	bf00      	nop
 80032fc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00b      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800330c:	4b8a      	ldr	r3, [pc, #552]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800330e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003312:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331c:	4986      	ldr	r1, [pc, #536]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00b      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003330:	4b81      	ldr	r3, [pc, #516]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003332:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003336:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003340:	497d      	ldr	r1, [pc, #500]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003342:	4313      	orrs	r3, r2
 8003344:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d006      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 80d6 	beq.w	8003508 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800335c:	4b76      	ldr	r3, [pc, #472]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a75      	ldr	r2, [pc, #468]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003368:	f7fd fffa 	bl	8001360 <HAL_GetTick>
 800336c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003370:	f7fd fff6 	bl	8001360 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b64      	cmp	r3, #100	@ 0x64
 800337c:	d901      	bls.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e195      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003382:	4b6d      	ldr	r3, [pc, #436]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d021      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d11d      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033a2:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033a8:	0c1b      	lsrs	r3, r3, #16
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033b0:	4b61      	ldr	r3, [pc, #388]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033b6:	0e1b      	lsrs	r3, r3, #24
 80033b8:	f003 030f 	and.w	r3, r3, #15
 80033bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	019a      	lsls	r2, r3, #6
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	041b      	lsls	r3, r3, #16
 80033c8:	431a      	orrs	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	061b      	lsls	r3, r3, #24
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	071b      	lsls	r3, r3, #28
 80033d6:	4958      	ldr	r1, [pc, #352]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d004      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033f2:	d00a      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d02e      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003404:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003408:	d129      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800340a:	4b4b      	ldr	r3, [pc, #300]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800340c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003410:	0c1b      	lsrs	r3, r3, #16
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003418:	4b47      	ldr	r3, [pc, #284]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800341a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800341e:	0f1b      	lsrs	r3, r3, #28
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	019a      	lsls	r2, r3, #6
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	041b      	lsls	r3, r3, #16
 8003430:	431a      	orrs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	061b      	lsls	r3, r3, #24
 8003438:	431a      	orrs	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	071b      	lsls	r3, r3, #28
 800343e:	493e      	ldr	r1, [pc, #248]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003446:	4b3c      	ldr	r3, [pc, #240]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800344c:	f023 021f 	bic.w	r2, r3, #31
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	3b01      	subs	r3, #1
 8003456:	4938      	ldr	r1, [pc, #224]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003458:	4313      	orrs	r3, r2
 800345a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d01d      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800346a:	4b33      	ldr	r3, [pc, #204]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800346c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003470:	0e1b      	lsrs	r3, r3, #24
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003478:	4b2f      	ldr	r3, [pc, #188]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800347a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800347e:	0f1b      	lsrs	r3, r3, #28
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	019a      	lsls	r2, r3, #6
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	041b      	lsls	r3, r3, #16
 8003492:	431a      	orrs	r2, r3
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	061b      	lsls	r3, r3, #24
 8003498:	431a      	orrs	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	071b      	lsls	r3, r3, #28
 800349e:	4926      	ldr	r1, [pc, #152]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d011      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	019a      	lsls	r2, r3, #6
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	041b      	lsls	r3, r3, #16
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	061b      	lsls	r3, r3, #24
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	071b      	lsls	r3, r3, #28
 80034ce:	491a      	ldr	r1, [pc, #104]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80034d6:	4b18      	ldr	r3, [pc, #96]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a17      	ldr	r2, [pc, #92]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80034e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034e2:	f7fd ff3d 	bl	8001360 <HAL_GetTick>
 80034e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e8:	e008      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034ea:	f7fd ff39 	bl	8001360 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b64      	cmp	r3, #100	@ 0x64
 80034f6:	d901      	bls.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e0d8      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0f0      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	2b01      	cmp	r3, #1
 800350c:	f040 80ce 	bne.w	80036ac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003510:	4b09      	ldr	r3, [pc, #36]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a08      	ldr	r2, [pc, #32]	@ (8003538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003516:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800351a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800351c:	f7fd ff20 	bl	8001360 <HAL_GetTick>
 8003520:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003522:	e00b      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003524:	f7fd ff1c 	bl	8001360 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	@ 0x64
 8003530:	d904      	bls.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e0bb      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003536:	bf00      	nop
 8003538:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800353c:	4b5e      	ldr	r3, [pc, #376]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003544:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003548:	d0ec      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355a:	2b00      	cmp	r3, #0
 800355c:	d009      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003566:	2b00      	cmp	r3, #0
 8003568:	d02e      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	d12a      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003572:	4b51      	ldr	r3, [pc, #324]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003578:	0c1b      	lsrs	r3, r3, #16
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003580:	4b4d      	ldr	r3, [pc, #308]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003586:	0f1b      	lsrs	r3, r3, #28
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	019a      	lsls	r2, r3, #6
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	041b      	lsls	r3, r3, #16
 8003598:	431a      	orrs	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	061b      	lsls	r3, r3, #24
 80035a0:	431a      	orrs	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	071b      	lsls	r3, r3, #28
 80035a6:	4944      	ldr	r1, [pc, #272]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035ae:	4b42      	ldr	r3, [pc, #264]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035bc:	3b01      	subs	r3, #1
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	493d      	ldr	r1, [pc, #244]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d022      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035dc:	d11d      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035de:	4b36      	ldr	r3, [pc, #216]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e4:	0e1b      	lsrs	r3, r3, #24
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035ec:	4b32      	ldr	r3, [pc, #200]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f2:	0f1b      	lsrs	r3, r3, #28
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	019a      	lsls	r2, r3, #6
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	041b      	lsls	r3, r3, #16
 8003606:	431a      	orrs	r2, r3
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	061b      	lsls	r3, r3, #24
 800360c:	431a      	orrs	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	071b      	lsls	r3, r3, #28
 8003612:	4929      	ldr	r1, [pc, #164]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d028      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003626:	4b24      	ldr	r3, [pc, #144]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362c:	0e1b      	lsrs	r3, r3, #24
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003634:	4b20      	ldr	r3, [pc, #128]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363a:	0c1b      	lsrs	r3, r3, #16
 800363c:	f003 0303 	and.w	r3, r3, #3
 8003640:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	019a      	lsls	r2, r3, #6
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	041b      	lsls	r3, r3, #16
 800364c:	431a      	orrs	r2, r3
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	061b      	lsls	r3, r3, #24
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	071b      	lsls	r3, r3, #28
 800365a:	4917      	ldr	r1, [pc, #92]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003668:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003670:	4911      	ldr	r1, [pc, #68]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003678:	4b0f      	ldr	r3, [pc, #60]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a0e      	ldr	r2, [pc, #56]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800367e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003682:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003684:	f7fd fe6c 	bl	8001360 <HAL_GetTick>
 8003688:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800368a:	e008      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800368c:	f7fd fe68 	bl	8001360 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	@ 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e007      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800369e:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036aa:	d1ef      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	40023800 	.word	0x40023800

080036bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e049      	b.n	8003762 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d106      	bne.n	80036e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7fd fc02 	bl	8000eec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2202      	movs	r2, #2
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3304      	adds	r3, #4
 80036f8:	4619      	mov	r1, r3
 80036fa:	4610      	mov	r0, r2
 80036fc:	f000 fad8 	bl	8003cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b01      	cmp	r3, #1
 800377e:	d001      	beq.n	8003784 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e054      	b.n	800382e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a26      	ldr	r2, [pc, #152]	@ (800383c <HAL_TIM_Base_Start_IT+0xd0>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d022      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ae:	d01d      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a22      	ldr	r2, [pc, #136]	@ (8003840 <HAL_TIM_Base_Start_IT+0xd4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d018      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a21      	ldr	r2, [pc, #132]	@ (8003844 <HAL_TIM_Base_Start_IT+0xd8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d013      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003848 <HAL_TIM_Base_Start_IT+0xdc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00e      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a1e      	ldr	r2, [pc, #120]	@ (800384c <HAL_TIM_Base_Start_IT+0xe0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d009      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003850 <HAL_TIM_Base_Start_IT+0xe4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d004      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x80>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a1b      	ldr	r2, [pc, #108]	@ (8003854 <HAL_TIM_Base_Start_IT+0xe8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d115      	bne.n	8003818 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	4b19      	ldr	r3, [pc, #100]	@ (8003858 <HAL_TIM_Base_Start_IT+0xec>)
 80037f4:	4013      	ands	r3, r2
 80037f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b06      	cmp	r3, #6
 80037fc:	d015      	beq.n	800382a <HAL_TIM_Base_Start_IT+0xbe>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003804:	d011      	beq.n	800382a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f042 0201 	orr.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003816:	e008      	b.n	800382a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	e000      	b.n	800382c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800382a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40010000 	.word	0x40010000
 8003840:	40000400 	.word	0x40000400
 8003844:	40000800 	.word	0x40000800
 8003848:	40000c00 	.word	0x40000c00
 800384c:	40010400 	.word	0x40010400
 8003850:	40014000 	.word	0x40014000
 8003854:	40001800 	.word	0x40001800
 8003858:	00010007 	.word	0x00010007

0800385c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a1a      	ldr	r2, [r3, #32]
 800387a:	4b0f      	ldr	r3, [pc, #60]	@ (80038b8 <HAL_TIM_Base_Stop_IT+0x5c>)
 800387c:	4013      	ands	r3, r2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10f      	bne.n	80038a2 <HAL_TIM_Base_Stop_IT+0x46>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6a1a      	ldr	r2, [r3, #32]
 8003888:	f240 4344 	movw	r3, #1092	@ 0x444
 800388c:	4013      	ands	r3, r2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d107      	bne.n	80038a2 <HAL_TIM_Base_Stop_IT+0x46>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0201 	bic.w	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	00111111 	.word	0x00111111

080038bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d020      	beq.n	8003920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01b      	beq.n	8003920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f06f 0202 	mvn.w	r2, #2
 80038f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f9b4 	bl	8003c74 <HAL_TIM_IC_CaptureCallback>
 800390c:	e005      	b.n	800391a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f9a6 	bl	8003c60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f9b7 	bl	8003c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f003 0304 	and.w	r3, r3, #4
 8003926:	2b00      	cmp	r3, #0
 8003928:	d020      	beq.n	800396c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b00      	cmp	r3, #0
 8003932:	d01b      	beq.n	800396c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0204 	mvn.w	r2, #4
 800393c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2202      	movs	r2, #2
 8003942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f98e 	bl	8003c74 <HAL_TIM_IC_CaptureCallback>
 8003958:	e005      	b.n	8003966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f980 	bl	8003c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 f991 	bl	8003c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d020      	beq.n	80039b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f003 0308 	and.w	r3, r3, #8
 800397c:	2b00      	cmp	r3, #0
 800397e:	d01b      	beq.n	80039b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0208 	mvn.w	r2, #8
 8003988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2204      	movs	r2, #4
 800398e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f968 	bl	8003c74 <HAL_TIM_IC_CaptureCallback>
 80039a4:	e005      	b.n	80039b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 f95a 	bl	8003c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 f96b 	bl	8003c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f003 0310 	and.w	r3, r3, #16
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d020      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f003 0310 	and.w	r3, r3, #16
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d01b      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f06f 0210 	mvn.w	r2, #16
 80039d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2208      	movs	r2, #8
 80039da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f942 	bl	8003c74 <HAL_TIM_IC_CaptureCallback>
 80039f0:	e005      	b.n	80039fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f934 	bl	8003c60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f000 f945 	bl	8003c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00c      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0201 	mvn.w	r2, #1
 8003a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7fc fe30 	bl	8000688 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d104      	bne.n	8003a3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00c      	beq.n	8003a56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d007      	beq.n	8003a56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fb05 	bl	8004060 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00c      	beq.n	8003a7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d007      	beq.n	8003a7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 fafd 	bl	8004074 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d00c      	beq.n	8003a9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d007      	beq.n	8003a9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 f8ff 	bl	8003c9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 0320 	and.w	r3, r3, #32
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00c      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f003 0320 	and.w	r3, r3, #32
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f06f 0220 	mvn.w	r2, #32
 8003aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 fac5 	bl	800404c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d101      	bne.n	8003ae8 <HAL_TIM_ConfigClockSource+0x1c>
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	e0b4      	b.n	8003c52 <HAL_TIM_ConfigClockSource+0x186>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	4b56      	ldr	r3, [pc, #344]	@ (8003c5c <HAL_TIM_ConfigClockSource+0x190>)
 8003b04:	4013      	ands	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b20:	d03e      	beq.n	8003ba0 <HAL_TIM_ConfigClockSource+0xd4>
 8003b22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b26:	f200 8087 	bhi.w	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b2e:	f000 8086 	beq.w	8003c3e <HAL_TIM_ConfigClockSource+0x172>
 8003b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b36:	d87f      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b38:	2b70      	cmp	r3, #112	@ 0x70
 8003b3a:	d01a      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0xa6>
 8003b3c:	2b70      	cmp	r3, #112	@ 0x70
 8003b3e:	d87b      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b40:	2b60      	cmp	r3, #96	@ 0x60
 8003b42:	d050      	beq.n	8003be6 <HAL_TIM_ConfigClockSource+0x11a>
 8003b44:	2b60      	cmp	r3, #96	@ 0x60
 8003b46:	d877      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b48:	2b50      	cmp	r3, #80	@ 0x50
 8003b4a:	d03c      	beq.n	8003bc6 <HAL_TIM_ConfigClockSource+0xfa>
 8003b4c:	2b50      	cmp	r3, #80	@ 0x50
 8003b4e:	d873      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b50:	2b40      	cmp	r3, #64	@ 0x40
 8003b52:	d058      	beq.n	8003c06 <HAL_TIM_ConfigClockSource+0x13a>
 8003b54:	2b40      	cmp	r3, #64	@ 0x40
 8003b56:	d86f      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b58:	2b30      	cmp	r3, #48	@ 0x30
 8003b5a:	d064      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b5c:	2b30      	cmp	r3, #48	@ 0x30
 8003b5e:	d86b      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d060      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d867      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d05c      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d05a      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b70:	e062      	b.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b82:	f000 f9b5 	bl	8003ef0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	609a      	str	r2, [r3, #8]
      break;
 8003b9e:	e04f      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bb0:	f000 f99e 	bl	8003ef0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bc2:	609a      	str	r2, [r3, #8]
      break;
 8003bc4:	e03c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f000 f912 	bl	8003dfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2150      	movs	r1, #80	@ 0x50
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 f96b 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003be4:	e02c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f000 f931 	bl	8003e5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2160      	movs	r1, #96	@ 0x60
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 f95b 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c04:	e01c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c12:	461a      	mov	r2, r3
 8003c14:	f000 f8f2 	bl	8003dfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2140      	movs	r1, #64	@ 0x40
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 f94b 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c24:	e00c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4610      	mov	r0, r2
 8003c32:	f000 f942 	bl	8003eba <TIM_ITRx_SetConfig>
      break;
 8003c36:	e003      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c3c:	e000      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	fffeff88 	.word	0xfffeff88

08003c60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a43      	ldr	r2, [pc, #268]	@ (8003dd0 <TIM_Base_SetConfig+0x120>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d013      	beq.n	8003cf0 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cce:	d00f      	beq.n	8003cf0 <TIM_Base_SetConfig+0x40>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a40      	ldr	r2, [pc, #256]	@ (8003dd4 <TIM_Base_SetConfig+0x124>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d00b      	beq.n	8003cf0 <TIM_Base_SetConfig+0x40>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a3f      	ldr	r2, [pc, #252]	@ (8003dd8 <TIM_Base_SetConfig+0x128>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d007      	beq.n	8003cf0 <TIM_Base_SetConfig+0x40>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a3e      	ldr	r2, [pc, #248]	@ (8003ddc <TIM_Base_SetConfig+0x12c>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d003      	beq.n	8003cf0 <TIM_Base_SetConfig+0x40>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a3d      	ldr	r2, [pc, #244]	@ (8003de0 <TIM_Base_SetConfig+0x130>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d108      	bne.n	8003d02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a32      	ldr	r2, [pc, #200]	@ (8003dd0 <TIM_Base_SetConfig+0x120>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d02b      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d10:	d027      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a2f      	ldr	r2, [pc, #188]	@ (8003dd4 <TIM_Base_SetConfig+0x124>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d023      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8003dd8 <TIM_Base_SetConfig+0x128>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d01f      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a2d      	ldr	r2, [pc, #180]	@ (8003ddc <TIM_Base_SetConfig+0x12c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d01b      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a2c      	ldr	r2, [pc, #176]	@ (8003de0 <TIM_Base_SetConfig+0x130>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d017      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a2b      	ldr	r2, [pc, #172]	@ (8003de4 <TIM_Base_SetConfig+0x134>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d013      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a2a      	ldr	r2, [pc, #168]	@ (8003de8 <TIM_Base_SetConfig+0x138>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d00f      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a29      	ldr	r2, [pc, #164]	@ (8003dec <TIM_Base_SetConfig+0x13c>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d00b      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a28      	ldr	r2, [pc, #160]	@ (8003df0 <TIM_Base_SetConfig+0x140>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d007      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a27      	ldr	r2, [pc, #156]	@ (8003df4 <TIM_Base_SetConfig+0x144>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d003      	beq.n	8003d62 <TIM_Base_SetConfig+0xb2>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a26      	ldr	r2, [pc, #152]	@ (8003df8 <TIM_Base_SetConfig+0x148>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d108      	bne.n	8003d74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a0e      	ldr	r2, [pc, #56]	@ (8003dd0 <TIM_Base_SetConfig+0x120>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d003      	beq.n	8003da2 <TIM_Base_SetConfig+0xf2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a10      	ldr	r2, [pc, #64]	@ (8003de0 <TIM_Base_SetConfig+0x130>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d103      	bne.n	8003daa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	691a      	ldr	r2, [r3, #16]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f043 0204 	orr.w	r2, r3, #4
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	601a      	str	r2, [r3, #0]
}
 8003dc2:	bf00      	nop
 8003dc4:	3714      	adds	r7, #20
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	40010000 	.word	0x40010000
 8003dd4:	40000400 	.word	0x40000400
 8003dd8:	40000800 	.word	0x40000800
 8003ddc:	40000c00 	.word	0x40000c00
 8003de0:	40010400 	.word	0x40010400
 8003de4:	40014000 	.word	0x40014000
 8003de8:	40014400 	.word	0x40014400
 8003dec:	40014800 	.word	0x40014800
 8003df0:	40001800 	.word	0x40001800
 8003df4:	40001c00 	.word	0x40001c00
 8003df8:	40002000 	.word	0x40002000

08003dfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b087      	sub	sp, #28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	f023 0201 	bic.w	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	011b      	lsls	r3, r3, #4
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f023 030a 	bic.w	r3, r3, #10
 8003e38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	621a      	str	r2, [r3, #32]
}
 8003e4e:	bf00      	nop
 8003e50:	371c      	adds	r7, #28
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b087      	sub	sp, #28
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	60f8      	str	r0, [r7, #12]
 8003e62:	60b9      	str	r1, [r7, #8]
 8003e64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f023 0210 	bic.w	r2, r3, #16
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	031b      	lsls	r3, r3, #12
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	621a      	str	r2, [r3, #32]
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b085      	sub	sp, #20
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	f043 0307 	orr.w	r3, r3, #7
 8003edc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	609a      	str	r2, [r3, #8]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	021a      	lsls	r2, r3, #8
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	609a      	str	r2, [r3, #8]
}
 8003f24:	bf00      	nop
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e06d      	b.n	8004024 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a30      	ldr	r2, [pc, #192]	@ (8004030 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d004      	beq.n	8003f7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a2f      	ldr	r2, [pc, #188]	@ (8004034 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d108      	bne.n	8003f8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003f82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a20      	ldr	r2, [pc, #128]	@ (8004030 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d022      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fba:	d01d      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004038 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d018      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a1c      	ldr	r2, [pc, #112]	@ (800403c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d013      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a1a      	ldr	r2, [pc, #104]	@ (8004040 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00e      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a15      	ldr	r2, [pc, #84]	@ (8004034 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d009      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d004      	beq.n	8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a15      	ldr	r2, [pc, #84]	@ (8004048 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d10c      	bne.n	8004012 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ffe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	4313      	orrs	r3, r2
 8004008:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	40010000 	.word	0x40010000
 8004034:	40010400 	.word	0x40010400
 8004038:	40000400 	.word	0x40000400
 800403c:	40000800 	.word	0x40000800
 8004040:	40000c00 	.word	0x40000c00
 8004044:	40014000 	.word	0x40014000
 8004048:	40001800 	.word	0x40001800

0800404c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e040      	b.n	800411c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fc ff5e 	bl	8000f6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2224      	movs	r2, #36	@ 0x24
 80040b4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0201 	bic.w	r2, r2, #1
 80040c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fe86 	bl	8004de0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fc1f 	bl	8004918 <UART_SetConfig>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d101      	bne.n	80040e4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e01b      	b.n	800411c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004102:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 ff05 	bl	8004f24 <UART_CheckIdleState>
 800411a:	4603      	mov	r3, r0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b08a      	sub	sp, #40	@ 0x28
 8004128:	af02      	add	r7, sp, #8
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	4613      	mov	r3, r2
 8004132:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004138:	2b20      	cmp	r3, #32
 800413a:	d177      	bne.n	800422c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_UART_Transmit+0x24>
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e070      	b.n	800422e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2221      	movs	r2, #33	@ 0x21
 8004158:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800415a:	f7fd f901 	bl	8001360 <HAL_GetTick>
 800415e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	88fa      	ldrh	r2, [r7, #6]
 8004164:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	88fa      	ldrh	r2, [r7, #6]
 800416c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004178:	d108      	bne.n	800418c <HAL_UART_Transmit+0x68>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d104      	bne.n	800418c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	61bb      	str	r3, [r7, #24]
 800418a:	e003      	b.n	8004194 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004190:	2300      	movs	r3, #0
 8004192:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004194:	e02f      	b.n	80041f6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	2200      	movs	r2, #0
 800419e:	2180      	movs	r1, #128	@ 0x80
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 ff67 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d004      	beq.n	80041b6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2220      	movs	r2, #32
 80041b0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e03b      	b.n	800422e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10b      	bne.n	80041d4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	461a      	mov	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	3302      	adds	r3, #2
 80041d0:	61bb      	str	r3, [r7, #24]
 80041d2:	e007      	b.n	80041e4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	781a      	ldrb	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	3301      	adds	r3, #1
 80041e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1c9      	bne.n	8004196 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	2200      	movs	r2, #0
 800420a:	2140      	movs	r1, #64	@ 0x40
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 ff31 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d004      	beq.n	8004222 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2220      	movs	r2, #32
 800421c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e005      	b.n	800422e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2220      	movs	r2, #32
 8004226:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	e000      	b.n	800422e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800422c:	2302      	movs	r3, #2
  }
}
 800422e:	4618      	mov	r0, r3
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b08a      	sub	sp, #40	@ 0x28
 800423a:	af00      	add	r7, sp, #0
 800423c:	60f8      	str	r0, [r7, #12]
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	4613      	mov	r3, r2
 8004242:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800424a:	2b20      	cmp	r3, #32
 800424c:	d132      	bne.n	80042b4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <HAL_UART_Receive_IT+0x24>
 8004254:	88fb      	ldrh	r3, [r7, #6]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e02b      	b.n	80042b6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d018      	beq.n	80042a4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	e853 3f00 	ldrex	r3, [r3]
 800427e:	613b      	str	r3, [r7, #16]
   return(result);
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	461a      	mov	r2, r3
 800428e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004290:	623b      	str	r3, [r7, #32]
 8004292:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004294:	69f9      	ldr	r1, [r7, #28]
 8004296:	6a3a      	ldr	r2, [r7, #32]
 8004298:	e841 2300 	strex	r3, r2, [r1]
 800429c:	61bb      	str	r3, [r7, #24]
   return(result);
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1e6      	bne.n	8004272 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80042a4:	88fb      	ldrh	r3, [r7, #6]
 80042a6:	461a      	mov	r2, r3
 80042a8:	68b9      	ldr	r1, [r7, #8]
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f000 ff50 	bl	8005150 <UART_Start_Receive_IT>
 80042b0:	4603      	mov	r3, r0
 80042b2:	e000      	b.n	80042b6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80042b4:	2302      	movs	r3, #2
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3728      	adds	r7, #40	@ 0x28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
	...

080042c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b0ba      	sub	sp, #232	@ 0xe8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80042e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80042ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 80042ee:	4013      	ands	r3, r2
 80042f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80042f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d115      	bne.n	8004328 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80042fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00f      	beq.n	8004328 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800430c:	f003 0320 	and.w	r3, r3, #32
 8004310:	2b00      	cmp	r3, #0
 8004312:	d009      	beq.n	8004328 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 82c6 	beq.w	80048aa <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
      }
      return;
 8004326:	e2c0      	b.n	80048aa <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004328:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 8117 	beq.w	8004560 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d106      	bne.n	800434c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800433e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004342:	4b85      	ldr	r3, [pc, #532]	@ (8004558 <HAL_UART_IRQHandler+0x298>)
 8004344:	4013      	ands	r3, r2
 8004346:	2b00      	cmp	r3, #0
 8004348:	f000 810a 	beq.w	8004560 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800434c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	2b00      	cmp	r3, #0
 8004356:	d011      	beq.n	800437c <HAL_UART_IRQHandler+0xbc>
 8004358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800435c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00b      	beq.n	800437c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2201      	movs	r2, #1
 800436a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004372:	f043 0201 	orr.w	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800437c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d011      	beq.n	80043ac <HAL_UART_IRQHandler+0xec>
 8004388:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00b      	beq.n	80043ac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2202      	movs	r2, #2
 800439a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043a2:	f043 0204 	orr.w	r2, r3, #4
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80043ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b0:	f003 0304 	and.w	r3, r3, #4
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d011      	beq.n	80043dc <HAL_UART_IRQHandler+0x11c>
 80043b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00b      	beq.n	80043dc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2204      	movs	r2, #4
 80043ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043d2:	f043 0202 	orr.w	r2, r3, #2
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80043dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043e0:	f003 0308 	and.w	r3, r3, #8
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d017      	beq.n	8004418 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ec:	f003 0320 	and.w	r3, r3, #32
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d105      	bne.n	8004400 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80043f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00b      	beq.n	8004418 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2208      	movs	r2, #8
 8004406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800440e:	f043 0208 	orr.w	r2, r3, #8
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800441c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004420:	2b00      	cmp	r3, #0
 8004422:	d012      	beq.n	800444a <HAL_UART_IRQHandler+0x18a>
 8004424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004428:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00c      	beq.n	800444a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004438:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004440:	f043 0220 	orr.w	r2, r3, #32
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 822c 	beq.w	80048ae <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800445a:	f003 0320 	and.w	r3, r3, #32
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00d      	beq.n	800447e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004466:	f003 0320 	and.w	r3, r3, #32
 800446a:	2b00      	cmp	r3, #0
 800446c:	d007      	beq.n	800447e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004484:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004492:	2b40      	cmp	r3, #64	@ 0x40
 8004494:	d005      	beq.n	80044a2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004496:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800449a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d04f      	beq.n	8004542 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 ff1a 	bl	80052dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b2:	2b40      	cmp	r3, #64	@ 0x40
 80044b4:	d141      	bne.n	800453a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3308      	adds	r3, #8
 80044bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80044cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80044d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	3308      	adds	r3, #8
 80044de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80044e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80044e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80044ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80044fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1d9      	bne.n	80044b6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004506:	2b00      	cmp	r3, #0
 8004508:	d013      	beq.n	8004532 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450e:	4a13      	ldr	r2, [pc, #76]	@ (800455c <HAL_UART_IRQHandler+0x29c>)
 8004510:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004516:	4618      	mov	r0, r3
 8004518:	f7fd f8d3 	bl	80016c2 <HAL_DMA_Abort_IT>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d017      	beq.n	8004552 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800452c:	4610      	mov	r0, r2
 800452e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004530:	e00f      	b.n	8004552 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f9d0 	bl	80048d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004538:	e00b      	b.n	8004552 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f9cc 	bl	80048d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004540:	e007      	b.n	8004552 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f9c8 	bl	80048d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004550:	e1ad      	b.n	80048ae <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004552:	bf00      	nop
    return;
 8004554:	e1ab      	b.n	80048ae <HAL_UART_IRQHandler+0x5ee>
 8004556:	bf00      	nop
 8004558:	04000120 	.word	0x04000120
 800455c:	080053a5 	.word	0x080053a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004564:	2b01      	cmp	r3, #1
 8004566:	f040 8166 	bne.w	8004836 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800456a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800456e:	f003 0310 	and.w	r3, r3, #16
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 815f 	beq.w	8004836 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800457c:	f003 0310 	and.w	r3, r3, #16
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 8158 	beq.w	8004836 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2210      	movs	r2, #16
 800458c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004598:	2b40      	cmp	r3, #64	@ 0x40
 800459a:	f040 80d0 	bne.w	800473e <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80045aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 80ab 	beq.w	800470a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80045ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045be:	429a      	cmp	r2, r3
 80045c0:	f080 80a3 	bcs.w	800470a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045d8:	f000 8086 	beq.w	80046e8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045e8:	e853 3f00 	ldrex	r3, [r3]
 80045ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80045f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	461a      	mov	r2, r3
 8004602:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004606:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800460a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004612:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004616:	e841 2300 	strex	r3, r2, [r1]
 800461a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800461e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1da      	bne.n	80045dc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	3308      	adds	r3, #8
 800462c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004630:	e853 3f00 	ldrex	r3, [r3]
 8004634:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004636:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004638:	f023 0301 	bic.w	r3, r3, #1
 800463c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3308      	adds	r3, #8
 8004646:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800464a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800464e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004650:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004652:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004656:	e841 2300 	strex	r3, r2, [r1]
 800465a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800465c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1e1      	bne.n	8004626 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	3308      	adds	r3, #8
 8004668:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800466c:	e853 3f00 	ldrex	r3, [r3]
 8004670:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004672:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004674:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004678:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	3308      	adds	r3, #8
 8004682:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004686:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004688:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800468c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800468e:	e841 2300 	strex	r3, r2, [r1]
 8004692:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1e3      	bne.n	8004662 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2220      	movs	r2, #32
 800469e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046b0:	e853 3f00 	ldrex	r3, [r3]
 80046b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80046b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046b8:	f023 0310 	bic.w	r3, r3, #16
 80046bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80046d2:	e841 2300 	strex	r3, r2, [r1]
 80046d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80046d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1e4      	bne.n	80046a8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fc ff7d 	bl	80015e2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	b29b      	uxth	r3, r3
 8004700:	4619      	mov	r1, r3
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f8f2 	bl	80048ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004708:	e0d3      	b.n	80048b2 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004710:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004714:	429a      	cmp	r2, r3
 8004716:	f040 80cc 	bne.w	80048b2 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800471e:	69db      	ldr	r3, [r3, #28]
 8004720:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004724:	f040 80c5 	bne.w	80048b2 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004734:	4619      	mov	r1, r3
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f8d8 	bl	80048ec <HAL_UARTEx_RxEventCallback>
      return;
 800473c:	e0b9      	b.n	80048b2 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800474a:	b29b      	uxth	r3, r3
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 80ab 	beq.w	80048b6 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8004760:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80a6 	beq.w	80048b6 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004772:	e853 3f00 	ldrex	r3, [r3]
 8004776:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800477a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800477e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800478c:	647b      	str	r3, [r7, #68]	@ 0x44
 800478e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004790:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004794:	e841 2300 	strex	r3, r2, [r1]
 8004798:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800479a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1e4      	bne.n	800476a <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3308      	adds	r3, #8
 80047a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047aa:	e853 3f00 	ldrex	r3, [r3]
 80047ae:	623b      	str	r3, [r7, #32]
   return(result);
 80047b0:	6a3b      	ldr	r3, [r7, #32]
 80047b2:	f023 0301 	bic.w	r3, r3, #1
 80047b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3308      	adds	r3, #8
 80047c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80047c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80047c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047cc:	e841 2300 	strex	r3, r2, [r1]
 80047d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1e3      	bne.n	80047a0 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	e853 3f00 	ldrex	r3, [r3]
 80047f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f023 0310 	bic.w	r3, r3, #16
 8004800:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	461a      	mov	r2, r3
 800480a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800480e:	61fb      	str	r3, [r7, #28]
 8004810:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	69b9      	ldr	r1, [r7, #24]
 8004814:	69fa      	ldr	r2, [r7, #28]
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	617b      	str	r3, [r7, #20]
   return(result);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e4      	bne.n	80047ec <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2202      	movs	r2, #2
 8004826:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004828:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800482c:	4619      	mov	r1, r3
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f85c 	bl	80048ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004834:	e03f      	b.n	80048b6 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800483a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00e      	beq.n	8004860 <HAL_UART_IRQHandler+0x5a0>
 8004842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d008      	beq.n	8004860 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004856:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f853 	bl	8004904 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800485e:	e02d      	b.n	80048bc <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00e      	beq.n	800488a <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800486c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004874:	2b00      	cmp	r3, #0
 8004876:	d008      	beq.n	800488a <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800487c:	2b00      	cmp	r3, #0
 800487e:	d01c      	beq.n	80048ba <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	4798      	blx	r3
    }
    return;
 8004888:	e017      	b.n	80048ba <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800488a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004892:	2b00      	cmp	r3, #0
 8004894:	d012      	beq.n	80048bc <HAL_UART_IRQHandler+0x5fc>
 8004896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800489a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00c      	beq.n	80048bc <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fd90 	bl	80053c8 <UART_EndTransmit_IT>
    return;
 80048a8:	e008      	b.n	80048bc <HAL_UART_IRQHandler+0x5fc>
      return;
 80048aa:	bf00      	nop
 80048ac:	e006      	b.n	80048bc <HAL_UART_IRQHandler+0x5fc>
    return;
 80048ae:	bf00      	nop
 80048b0:	e004      	b.n	80048bc <HAL_UART_IRQHandler+0x5fc>
      return;
 80048b2:	bf00      	nop
 80048b4:	e002      	b.n	80048bc <HAL_UART_IRQHandler+0x5fc>
      return;
 80048b6:	bf00      	nop
 80048b8:	e000      	b.n	80048bc <HAL_UART_IRQHandler+0x5fc>
    return;
 80048ba:	bf00      	nop
  }

}
 80048bc:	37e8      	adds	r7, #232	@ 0xe8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop

080048c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b088      	sub	sp, #32
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004920:	2300      	movs	r3, #0
 8004922:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	4313      	orrs	r3, r2
 800493a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	4ba6      	ldr	r3, [pc, #664]	@ (8004bdc <UART_SetConfig+0x2c4>)
 8004944:	4013      	ands	r3, r2
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	6812      	ldr	r2, [r2, #0]
 800494a:	6979      	ldr	r1, [r7, #20]
 800494c:	430b      	orrs	r3, r1
 800494e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	430a      	orrs	r2, r1
 8004988:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a94      	ldr	r2, [pc, #592]	@ (8004be0 <UART_SetConfig+0x2c8>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d120      	bne.n	80049d6 <UART_SetConfig+0xbe>
 8004994:	4b93      	ldr	r3, [pc, #588]	@ (8004be4 <UART_SetConfig+0x2cc>)
 8004996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499a:	f003 0303 	and.w	r3, r3, #3
 800499e:	2b03      	cmp	r3, #3
 80049a0:	d816      	bhi.n	80049d0 <UART_SetConfig+0xb8>
 80049a2:	a201      	add	r2, pc, #4	@ (adr r2, 80049a8 <UART_SetConfig+0x90>)
 80049a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a8:	080049b9 	.word	0x080049b9
 80049ac:	080049c5 	.word	0x080049c5
 80049b0:	080049bf 	.word	0x080049bf
 80049b4:	080049cb 	.word	0x080049cb
 80049b8:	2301      	movs	r3, #1
 80049ba:	77fb      	strb	r3, [r7, #31]
 80049bc:	e150      	b.n	8004c60 <UART_SetConfig+0x348>
 80049be:	2302      	movs	r3, #2
 80049c0:	77fb      	strb	r3, [r7, #31]
 80049c2:	e14d      	b.n	8004c60 <UART_SetConfig+0x348>
 80049c4:	2304      	movs	r3, #4
 80049c6:	77fb      	strb	r3, [r7, #31]
 80049c8:	e14a      	b.n	8004c60 <UART_SetConfig+0x348>
 80049ca:	2308      	movs	r3, #8
 80049cc:	77fb      	strb	r3, [r7, #31]
 80049ce:	e147      	b.n	8004c60 <UART_SetConfig+0x348>
 80049d0:	2310      	movs	r3, #16
 80049d2:	77fb      	strb	r3, [r7, #31]
 80049d4:	e144      	b.n	8004c60 <UART_SetConfig+0x348>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a83      	ldr	r2, [pc, #524]	@ (8004be8 <UART_SetConfig+0x2d0>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d132      	bne.n	8004a46 <UART_SetConfig+0x12e>
 80049e0:	4b80      	ldr	r3, [pc, #512]	@ (8004be4 <UART_SetConfig+0x2cc>)
 80049e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e6:	f003 030c 	and.w	r3, r3, #12
 80049ea:	2b0c      	cmp	r3, #12
 80049ec:	d828      	bhi.n	8004a40 <UART_SetConfig+0x128>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <UART_SetConfig+0xdc>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a29 	.word	0x08004a29
 80049f8:	08004a41 	.word	0x08004a41
 80049fc:	08004a41 	.word	0x08004a41
 8004a00:	08004a41 	.word	0x08004a41
 8004a04:	08004a35 	.word	0x08004a35
 8004a08:	08004a41 	.word	0x08004a41
 8004a0c:	08004a41 	.word	0x08004a41
 8004a10:	08004a41 	.word	0x08004a41
 8004a14:	08004a2f 	.word	0x08004a2f
 8004a18:	08004a41 	.word	0x08004a41
 8004a1c:	08004a41 	.word	0x08004a41
 8004a20:	08004a41 	.word	0x08004a41
 8004a24:	08004a3b 	.word	0x08004a3b
 8004a28:	2300      	movs	r3, #0
 8004a2a:	77fb      	strb	r3, [r7, #31]
 8004a2c:	e118      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a2e:	2302      	movs	r3, #2
 8004a30:	77fb      	strb	r3, [r7, #31]
 8004a32:	e115      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a34:	2304      	movs	r3, #4
 8004a36:	77fb      	strb	r3, [r7, #31]
 8004a38:	e112      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a3a:	2308      	movs	r3, #8
 8004a3c:	77fb      	strb	r3, [r7, #31]
 8004a3e:	e10f      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a40:	2310      	movs	r3, #16
 8004a42:	77fb      	strb	r3, [r7, #31]
 8004a44:	e10c      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a68      	ldr	r2, [pc, #416]	@ (8004bec <UART_SetConfig+0x2d4>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d120      	bne.n	8004a92 <UART_SetConfig+0x17a>
 8004a50:	4b64      	ldr	r3, [pc, #400]	@ (8004be4 <UART_SetConfig+0x2cc>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a56:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a5a:	2b30      	cmp	r3, #48	@ 0x30
 8004a5c:	d013      	beq.n	8004a86 <UART_SetConfig+0x16e>
 8004a5e:	2b30      	cmp	r3, #48	@ 0x30
 8004a60:	d814      	bhi.n	8004a8c <UART_SetConfig+0x174>
 8004a62:	2b20      	cmp	r3, #32
 8004a64:	d009      	beq.n	8004a7a <UART_SetConfig+0x162>
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d810      	bhi.n	8004a8c <UART_SetConfig+0x174>
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d002      	beq.n	8004a74 <UART_SetConfig+0x15c>
 8004a6e:	2b10      	cmp	r3, #16
 8004a70:	d006      	beq.n	8004a80 <UART_SetConfig+0x168>
 8004a72:	e00b      	b.n	8004a8c <UART_SetConfig+0x174>
 8004a74:	2300      	movs	r3, #0
 8004a76:	77fb      	strb	r3, [r7, #31]
 8004a78:	e0f2      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	77fb      	strb	r3, [r7, #31]
 8004a7e:	e0ef      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a80:	2304      	movs	r3, #4
 8004a82:	77fb      	strb	r3, [r7, #31]
 8004a84:	e0ec      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a86:	2308      	movs	r3, #8
 8004a88:	77fb      	strb	r3, [r7, #31]
 8004a8a:	e0e9      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a8c:	2310      	movs	r3, #16
 8004a8e:	77fb      	strb	r3, [r7, #31]
 8004a90:	e0e6      	b.n	8004c60 <UART_SetConfig+0x348>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a56      	ldr	r2, [pc, #344]	@ (8004bf0 <UART_SetConfig+0x2d8>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d120      	bne.n	8004ade <UART_SetConfig+0x1c6>
 8004a9c:	4b51      	ldr	r3, [pc, #324]	@ (8004be4 <UART_SetConfig+0x2cc>)
 8004a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004aa6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004aa8:	d013      	beq.n	8004ad2 <UART_SetConfig+0x1ba>
 8004aaa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004aac:	d814      	bhi.n	8004ad8 <UART_SetConfig+0x1c0>
 8004aae:	2b80      	cmp	r3, #128	@ 0x80
 8004ab0:	d009      	beq.n	8004ac6 <UART_SetConfig+0x1ae>
 8004ab2:	2b80      	cmp	r3, #128	@ 0x80
 8004ab4:	d810      	bhi.n	8004ad8 <UART_SetConfig+0x1c0>
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <UART_SetConfig+0x1a8>
 8004aba:	2b40      	cmp	r3, #64	@ 0x40
 8004abc:	d006      	beq.n	8004acc <UART_SetConfig+0x1b4>
 8004abe:	e00b      	b.n	8004ad8 <UART_SetConfig+0x1c0>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	77fb      	strb	r3, [r7, #31]
 8004ac4:	e0cc      	b.n	8004c60 <UART_SetConfig+0x348>
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	77fb      	strb	r3, [r7, #31]
 8004aca:	e0c9      	b.n	8004c60 <UART_SetConfig+0x348>
 8004acc:	2304      	movs	r3, #4
 8004ace:	77fb      	strb	r3, [r7, #31]
 8004ad0:	e0c6      	b.n	8004c60 <UART_SetConfig+0x348>
 8004ad2:	2308      	movs	r3, #8
 8004ad4:	77fb      	strb	r3, [r7, #31]
 8004ad6:	e0c3      	b.n	8004c60 <UART_SetConfig+0x348>
 8004ad8:	2310      	movs	r3, #16
 8004ada:	77fb      	strb	r3, [r7, #31]
 8004adc:	e0c0      	b.n	8004c60 <UART_SetConfig+0x348>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a44      	ldr	r2, [pc, #272]	@ (8004bf4 <UART_SetConfig+0x2dc>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d125      	bne.n	8004b34 <UART_SetConfig+0x21c>
 8004ae8:	4b3e      	ldr	r3, [pc, #248]	@ (8004be4 <UART_SetConfig+0x2cc>)
 8004aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004af2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004af6:	d017      	beq.n	8004b28 <UART_SetConfig+0x210>
 8004af8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004afc:	d817      	bhi.n	8004b2e <UART_SetConfig+0x216>
 8004afe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b02:	d00b      	beq.n	8004b1c <UART_SetConfig+0x204>
 8004b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b08:	d811      	bhi.n	8004b2e <UART_SetConfig+0x216>
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <UART_SetConfig+0x1fe>
 8004b0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b12:	d006      	beq.n	8004b22 <UART_SetConfig+0x20a>
 8004b14:	e00b      	b.n	8004b2e <UART_SetConfig+0x216>
 8004b16:	2300      	movs	r3, #0
 8004b18:	77fb      	strb	r3, [r7, #31]
 8004b1a:	e0a1      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	77fb      	strb	r3, [r7, #31]
 8004b20:	e09e      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b22:	2304      	movs	r3, #4
 8004b24:	77fb      	strb	r3, [r7, #31]
 8004b26:	e09b      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b28:	2308      	movs	r3, #8
 8004b2a:	77fb      	strb	r3, [r7, #31]
 8004b2c:	e098      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b2e:	2310      	movs	r3, #16
 8004b30:	77fb      	strb	r3, [r7, #31]
 8004b32:	e095      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a2f      	ldr	r2, [pc, #188]	@ (8004bf8 <UART_SetConfig+0x2e0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d125      	bne.n	8004b8a <UART_SetConfig+0x272>
 8004b3e:	4b29      	ldr	r3, [pc, #164]	@ (8004be4 <UART_SetConfig+0x2cc>)
 8004b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b44:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b4c:	d017      	beq.n	8004b7e <UART_SetConfig+0x266>
 8004b4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b52:	d817      	bhi.n	8004b84 <UART_SetConfig+0x26c>
 8004b54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b58:	d00b      	beq.n	8004b72 <UART_SetConfig+0x25a>
 8004b5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b5e:	d811      	bhi.n	8004b84 <UART_SetConfig+0x26c>
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d003      	beq.n	8004b6c <UART_SetConfig+0x254>
 8004b64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b68:	d006      	beq.n	8004b78 <UART_SetConfig+0x260>
 8004b6a:	e00b      	b.n	8004b84 <UART_SetConfig+0x26c>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	77fb      	strb	r3, [r7, #31]
 8004b70:	e076      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b72:	2302      	movs	r3, #2
 8004b74:	77fb      	strb	r3, [r7, #31]
 8004b76:	e073      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b78:	2304      	movs	r3, #4
 8004b7a:	77fb      	strb	r3, [r7, #31]
 8004b7c:	e070      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b7e:	2308      	movs	r3, #8
 8004b80:	77fb      	strb	r3, [r7, #31]
 8004b82:	e06d      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b84:	2310      	movs	r3, #16
 8004b86:	77fb      	strb	r3, [r7, #31]
 8004b88:	e06a      	b.n	8004c60 <UART_SetConfig+0x348>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8004bfc <UART_SetConfig+0x2e4>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d138      	bne.n	8004c06 <UART_SetConfig+0x2ee>
 8004b94:	4b13      	ldr	r3, [pc, #76]	@ (8004be4 <UART_SetConfig+0x2cc>)
 8004b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004b9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004ba2:	d017      	beq.n	8004bd4 <UART_SetConfig+0x2bc>
 8004ba4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004ba8:	d82a      	bhi.n	8004c00 <UART_SetConfig+0x2e8>
 8004baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bae:	d00b      	beq.n	8004bc8 <UART_SetConfig+0x2b0>
 8004bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bb4:	d824      	bhi.n	8004c00 <UART_SetConfig+0x2e8>
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <UART_SetConfig+0x2aa>
 8004bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bbe:	d006      	beq.n	8004bce <UART_SetConfig+0x2b6>
 8004bc0:	e01e      	b.n	8004c00 <UART_SetConfig+0x2e8>
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	77fb      	strb	r3, [r7, #31]
 8004bc6:	e04b      	b.n	8004c60 <UART_SetConfig+0x348>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	77fb      	strb	r3, [r7, #31]
 8004bcc:	e048      	b.n	8004c60 <UART_SetConfig+0x348>
 8004bce:	2304      	movs	r3, #4
 8004bd0:	77fb      	strb	r3, [r7, #31]
 8004bd2:	e045      	b.n	8004c60 <UART_SetConfig+0x348>
 8004bd4:	2308      	movs	r3, #8
 8004bd6:	77fb      	strb	r3, [r7, #31]
 8004bd8:	e042      	b.n	8004c60 <UART_SetConfig+0x348>
 8004bda:	bf00      	nop
 8004bdc:	efff69f3 	.word	0xefff69f3
 8004be0:	40011000 	.word	0x40011000
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40004400 	.word	0x40004400
 8004bec:	40004800 	.word	0x40004800
 8004bf0:	40004c00 	.word	0x40004c00
 8004bf4:	40005000 	.word	0x40005000
 8004bf8:	40011400 	.word	0x40011400
 8004bfc:	40007800 	.word	0x40007800
 8004c00:	2310      	movs	r3, #16
 8004c02:	77fb      	strb	r3, [r7, #31]
 8004c04:	e02c      	b.n	8004c60 <UART_SetConfig+0x348>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a72      	ldr	r2, [pc, #456]	@ (8004dd4 <UART_SetConfig+0x4bc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d125      	bne.n	8004c5c <UART_SetConfig+0x344>
 8004c10:	4b71      	ldr	r3, [pc, #452]	@ (8004dd8 <UART_SetConfig+0x4c0>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c16:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c1a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004c1e:	d017      	beq.n	8004c50 <UART_SetConfig+0x338>
 8004c20:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004c24:	d817      	bhi.n	8004c56 <UART_SetConfig+0x33e>
 8004c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c2a:	d00b      	beq.n	8004c44 <UART_SetConfig+0x32c>
 8004c2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c30:	d811      	bhi.n	8004c56 <UART_SetConfig+0x33e>
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <UART_SetConfig+0x326>
 8004c36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c3a:	d006      	beq.n	8004c4a <UART_SetConfig+0x332>
 8004c3c:	e00b      	b.n	8004c56 <UART_SetConfig+0x33e>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	77fb      	strb	r3, [r7, #31]
 8004c42:	e00d      	b.n	8004c60 <UART_SetConfig+0x348>
 8004c44:	2302      	movs	r3, #2
 8004c46:	77fb      	strb	r3, [r7, #31]
 8004c48:	e00a      	b.n	8004c60 <UART_SetConfig+0x348>
 8004c4a:	2304      	movs	r3, #4
 8004c4c:	77fb      	strb	r3, [r7, #31]
 8004c4e:	e007      	b.n	8004c60 <UART_SetConfig+0x348>
 8004c50:	2308      	movs	r3, #8
 8004c52:	77fb      	strb	r3, [r7, #31]
 8004c54:	e004      	b.n	8004c60 <UART_SetConfig+0x348>
 8004c56:	2310      	movs	r3, #16
 8004c58:	77fb      	strb	r3, [r7, #31]
 8004c5a:	e001      	b.n	8004c60 <UART_SetConfig+0x348>
 8004c5c:	2310      	movs	r3, #16
 8004c5e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c68:	d15b      	bne.n	8004d22 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004c6a:	7ffb      	ldrb	r3, [r7, #31]
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d828      	bhi.n	8004cc2 <UART_SetConfig+0x3aa>
 8004c70:	a201      	add	r2, pc, #4	@ (adr r2, 8004c78 <UART_SetConfig+0x360>)
 8004c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c76:	bf00      	nop
 8004c78:	08004c9d 	.word	0x08004c9d
 8004c7c:	08004ca5 	.word	0x08004ca5
 8004c80:	08004cad 	.word	0x08004cad
 8004c84:	08004cc3 	.word	0x08004cc3
 8004c88:	08004cb3 	.word	0x08004cb3
 8004c8c:	08004cc3 	.word	0x08004cc3
 8004c90:	08004cc3 	.word	0x08004cc3
 8004c94:	08004cc3 	.word	0x08004cc3
 8004c98:	08004cbb 	.word	0x08004cbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c9c:	f7fe f8be 	bl	8002e1c <HAL_RCC_GetPCLK1Freq>
 8004ca0:	61b8      	str	r0, [r7, #24]
        break;
 8004ca2:	e013      	b.n	8004ccc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ca4:	f7fe f8ce 	bl	8002e44 <HAL_RCC_GetPCLK2Freq>
 8004ca8:	61b8      	str	r0, [r7, #24]
        break;
 8004caa:	e00f      	b.n	8004ccc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cac:	4b4b      	ldr	r3, [pc, #300]	@ (8004ddc <UART_SetConfig+0x4c4>)
 8004cae:	61bb      	str	r3, [r7, #24]
        break;
 8004cb0:	e00c      	b.n	8004ccc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb2:	f7fd ffa1 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8004cb6:	61b8      	str	r0, [r7, #24]
        break;
 8004cb8:	e008      	b.n	8004ccc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cbe:	61bb      	str	r3, [r7, #24]
        break;
 8004cc0:	e004      	b.n	8004ccc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	77bb      	strb	r3, [r7, #30]
        break;
 8004cca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d074      	beq.n	8004dbc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	005a      	lsls	r2, r3, #1
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	085b      	lsrs	r3, r3, #1
 8004cdc:	441a      	add	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	2b0f      	cmp	r3, #15
 8004cec:	d916      	bls.n	8004d1c <UART_SetConfig+0x404>
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cf4:	d212      	bcs.n	8004d1c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	f023 030f 	bic.w	r3, r3, #15
 8004cfe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	085b      	lsrs	r3, r3, #1
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	89fb      	ldrh	r3, [r7, #14]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	89fa      	ldrh	r2, [r7, #14]
 8004d18:	60da      	str	r2, [r3, #12]
 8004d1a:	e04f      	b.n	8004dbc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	77bb      	strb	r3, [r7, #30]
 8004d20:	e04c      	b.n	8004dbc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d22:	7ffb      	ldrb	r3, [r7, #31]
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	d828      	bhi.n	8004d7a <UART_SetConfig+0x462>
 8004d28:	a201      	add	r2, pc, #4	@ (adr r2, 8004d30 <UART_SetConfig+0x418>)
 8004d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2e:	bf00      	nop
 8004d30:	08004d55 	.word	0x08004d55
 8004d34:	08004d5d 	.word	0x08004d5d
 8004d38:	08004d65 	.word	0x08004d65
 8004d3c:	08004d7b 	.word	0x08004d7b
 8004d40:	08004d6b 	.word	0x08004d6b
 8004d44:	08004d7b 	.word	0x08004d7b
 8004d48:	08004d7b 	.word	0x08004d7b
 8004d4c:	08004d7b 	.word	0x08004d7b
 8004d50:	08004d73 	.word	0x08004d73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d54:	f7fe f862 	bl	8002e1c <HAL_RCC_GetPCLK1Freq>
 8004d58:	61b8      	str	r0, [r7, #24]
        break;
 8004d5a:	e013      	b.n	8004d84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d5c:	f7fe f872 	bl	8002e44 <HAL_RCC_GetPCLK2Freq>
 8004d60:	61b8      	str	r0, [r7, #24]
        break;
 8004d62:	e00f      	b.n	8004d84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d64:	4b1d      	ldr	r3, [pc, #116]	@ (8004ddc <UART_SetConfig+0x4c4>)
 8004d66:	61bb      	str	r3, [r7, #24]
        break;
 8004d68:	e00c      	b.n	8004d84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d6a:	f7fd ff45 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8004d6e:	61b8      	str	r0, [r7, #24]
        break;
 8004d70:	e008      	b.n	8004d84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d76:	61bb      	str	r3, [r7, #24]
        break;
 8004d78:	e004      	b.n	8004d84 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	77bb      	strb	r3, [r7, #30]
        break;
 8004d82:	bf00      	nop
    }

    if (pclk != 0U)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d018      	beq.n	8004dbc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	085a      	lsrs	r2, r3, #1
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	441a      	add	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	2b0f      	cmp	r3, #15
 8004da2:	d909      	bls.n	8004db8 <UART_SetConfig+0x4a0>
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004daa:	d205      	bcs.n	8004db8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	60da      	str	r2, [r3, #12]
 8004db6:	e001      	b.n	8004dbc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004dc8:	7fbb      	ldrb	r3, [r7, #30]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3720      	adds	r7, #32
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40007c00 	.word	0x40007c00
 8004dd8:	40023800 	.word	0x40023800
 8004ddc:	00f42400 	.word	0x00f42400

08004de0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dec:	f003 0308 	and.w	r3, r3, #8
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00a      	beq.n	8004e0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	430a      	orrs	r2, r1
 8004e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00a      	beq.n	8004e4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	f003 0310 	and.w	r3, r3, #16
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	f003 0320 	and.w	r3, r3, #32
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d01a      	beq.n	8004ef6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ede:	d10a      	bne.n	8004ef6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00a      	beq.n	8004f18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	605a      	str	r2, [r3, #4]
  }
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b098      	sub	sp, #96	@ 0x60
 8004f28:	af02      	add	r7, sp, #8
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f34:	f7fc fa14 	bl	8001360 <HAL_GetTick>
 8004f38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0308 	and.w	r3, r3, #8
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d12e      	bne.n	8004fa6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f50:	2200      	movs	r2, #0
 8004f52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f88c 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d021      	beq.n	8004fa6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6a:	e853 3f00 	ldrex	r3, [r3]
 8004f6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f76:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f88:	e841 2300 	strex	r3, r2, [r1]
 8004f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e6      	bne.n	8004f62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2220      	movs	r2, #32
 8004f98:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e062      	b.n	800506c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d149      	bne.n	8005048 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f856 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d03c      	beq.n	8005048 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	e853 3f00 	ldrex	r3, [r3]
 8004fda:	623b      	str	r3, [r7, #32]
   return(result);
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
 8004fde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fec:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ff2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff4:	e841 2300 	strex	r3, r2, [r1]
 8004ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1e6      	bne.n	8004fce <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	3308      	adds	r3, #8
 8005006:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	e853 3f00 	ldrex	r3, [r3]
 800500e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0301 	bic.w	r3, r3, #1
 8005016:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3308      	adds	r3, #8
 800501e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005020:	61fa      	str	r2, [r7, #28]
 8005022:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005024:	69b9      	ldr	r1, [r7, #24]
 8005026:	69fa      	ldr	r2, [r7, #28]
 8005028:	e841 2300 	strex	r3, r2, [r1]
 800502c:	617b      	str	r3, [r7, #20]
   return(result);
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1e5      	bne.n	8005000 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2220      	movs	r2, #32
 8005038:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e011      	b.n	800506c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3758      	adds	r7, #88	@ 0x58
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005084:	e04f      	b.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508c:	d04b      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508e:	f7fc f967 	bl	8001360 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	429a      	cmp	r2, r3
 800509c:	d302      	bcc.n	80050a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e04e      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d037      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	2b80      	cmp	r3, #128	@ 0x80
 80050ba:	d034      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	2b40      	cmp	r3, #64	@ 0x40
 80050c0:	d031      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69db      	ldr	r3, [r3, #28]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d110      	bne.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2208      	movs	r2, #8
 80050d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 f8ff 	bl	80052dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2208      	movs	r2, #8
 80050e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e029      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005100:	d111      	bne.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800510a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f8e5 	bl	80052dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e00f      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4013      	ands	r3, r2
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	429a      	cmp	r2, r3
 8005134:	bf0c      	ite	eq
 8005136:	2301      	moveq	r3, #1
 8005138:	2300      	movne	r3, #0
 800513a:	b2db      	uxtb	r3, r3
 800513c:	461a      	mov	r2, r3
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	429a      	cmp	r2, r3
 8005142:	d0a0      	beq.n	8005086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005150:	b480      	push	{r7}
 8005152:	b097      	sub	sp, #92	@ 0x5c
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	4613      	mov	r3, r2
 800515c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	88fa      	ldrh	r2, [r7, #6]
 8005168:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	88fa      	ldrh	r2, [r7, #6]
 8005170:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005182:	d10e      	bne.n	80051a2 <UART_Start_Receive_IT+0x52>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d105      	bne.n	8005198 <UART_Start_Receive_IT+0x48>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005192:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005196:	e02d      	b.n	80051f4 <UART_Start_Receive_IT+0xa4>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	22ff      	movs	r2, #255	@ 0xff
 800519c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051a0:	e028      	b.n	80051f4 <UART_Start_Receive_IT+0xa4>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d10d      	bne.n	80051c6 <UART_Start_Receive_IT+0x76>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d104      	bne.n	80051bc <UART_Start_Receive_IT+0x6c>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	22ff      	movs	r2, #255	@ 0xff
 80051b6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051ba:	e01b      	b.n	80051f4 <UART_Start_Receive_IT+0xa4>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	227f      	movs	r2, #127	@ 0x7f
 80051c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051c4:	e016      	b.n	80051f4 <UART_Start_Receive_IT+0xa4>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051ce:	d10d      	bne.n	80051ec <UART_Start_Receive_IT+0x9c>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d104      	bne.n	80051e2 <UART_Start_Receive_IT+0x92>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	227f      	movs	r2, #127	@ 0x7f
 80051dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051e0:	e008      	b.n	80051f4 <UART_Start_Receive_IT+0xa4>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	223f      	movs	r2, #63	@ 0x3f
 80051e6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051ea:	e003      	b.n	80051f4 <UART_Start_Receive_IT+0xa4>
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2222      	movs	r2, #34	@ 0x22
 8005200:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	3308      	adds	r3, #8
 800520a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800520e:	e853 3f00 	ldrex	r3, [r3]
 8005212:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005216:	f043 0301 	orr.w	r3, r3, #1
 800521a:	657b      	str	r3, [r7, #84]	@ 0x54
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	3308      	adds	r3, #8
 8005222:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005224:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005226:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005228:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800522a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800522c:	e841 2300 	strex	r3, r2, [r1]
 8005230:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1e5      	bne.n	8005204 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005240:	d107      	bne.n	8005252 <UART_Start_Receive_IT+0x102>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d103      	bne.n	8005252 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4a21      	ldr	r2, [pc, #132]	@ (80052d4 <UART_Start_Receive_IT+0x184>)
 800524e:	669a      	str	r2, [r3, #104]	@ 0x68
 8005250:	e002      	b.n	8005258 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	4a20      	ldr	r2, [pc, #128]	@ (80052d8 <UART_Start_Receive_IT+0x188>)
 8005256:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d019      	beq.n	8005294 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005268:	e853 3f00 	ldrex	r3, [r3]
 800526c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005274:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	461a      	mov	r2, r3
 800527c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800527e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005280:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005282:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005284:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005286:	e841 2300 	strex	r3, r2, [r1]
 800528a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800528c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e6      	bne.n	8005260 <UART_Start_Receive_IT+0x110>
 8005292:	e018      	b.n	80052c6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	e853 3f00 	ldrex	r3, [r3]
 80052a0:	613b      	str	r3, [r7, #16]
   return(result);
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f043 0320 	orr.w	r3, r3, #32
 80052a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052b2:	623b      	str	r3, [r7, #32]
 80052b4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b6:	69f9      	ldr	r1, [r7, #28]
 80052b8:	6a3a      	ldr	r2, [r7, #32]
 80052ba:	e841 2300 	strex	r3, r2, [r1]
 80052be:	61bb      	str	r3, [r7, #24]
   return(result);
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1e6      	bne.n	8005294 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	375c      	adds	r7, #92	@ 0x5c
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	080055c5 	.word	0x080055c5
 80052d8:	0800541d 	.word	0x0800541d

080052dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052dc:	b480      	push	{r7}
 80052de:	b095      	sub	sp, #84	@ 0x54
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ec:	e853 3f00 	ldrex	r3, [r3]
 80052f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005302:	643b      	str	r3, [r7, #64]	@ 0x40
 8005304:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005308:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800530a:	e841 2300 	strex	r3, r2, [r1]
 800530e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e6      	bne.n	80052e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3308      	adds	r3, #8
 800531c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531e:	6a3b      	ldr	r3, [r7, #32]
 8005320:	e853 3f00 	ldrex	r3, [r3]
 8005324:	61fb      	str	r3, [r7, #28]
   return(result);
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f023 0301 	bic.w	r3, r3, #1
 800532c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3308      	adds	r3, #8
 8005334:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005336:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005338:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800533c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800533e:	e841 2300 	strex	r3, r2, [r1]
 8005342:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1e5      	bne.n	8005316 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800534e:	2b01      	cmp	r3, #1
 8005350:	d118      	bne.n	8005384 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	e853 3f00 	ldrex	r3, [r3]
 800535e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f023 0310 	bic.w	r3, r3, #16
 8005366:	647b      	str	r3, [r7, #68]	@ 0x44
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	461a      	mov	r2, r3
 800536e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005370:	61bb      	str	r3, [r7, #24]
 8005372:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005374:	6979      	ldr	r1, [r7, #20]
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	e841 2300 	strex	r3, r2, [r1]
 800537c:	613b      	str	r3, [r7, #16]
   return(result);
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1e6      	bne.n	8005352 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2220      	movs	r2, #32
 8005388:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005398:	bf00      	nop
 800539a:	3754      	adds	r7, #84	@ 0x54
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7ff fa8c 	bl	80048d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053c0:	bf00      	nop
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b088      	sub	sp, #32
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	e853 3f00 	ldrex	r3, [r3]
 80053dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053e4:	61fb      	str	r3, [r7, #28]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	461a      	mov	r2, r3
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	61bb      	str	r3, [r7, #24]
 80053f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f2:	6979      	ldr	r1, [r7, #20]
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	e841 2300 	strex	r3, r2, [r1]
 80053fa:	613b      	str	r3, [r7, #16]
   return(result);
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1e6      	bne.n	80053d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2220      	movs	r2, #32
 8005406:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f7ff fa58 	bl	80048c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005414:	bf00      	nop
 8005416:	3720      	adds	r7, #32
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b09c      	sub	sp, #112	@ 0x70
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800542a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005434:	2b22      	cmp	r3, #34	@ 0x22
 8005436:	f040 80b9 	bne.w	80055ac <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005444:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005448:	b2d9      	uxtb	r1, r3
 800544a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800544e:	b2da      	uxtb	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005454:	400a      	ands	r2, r1
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800546a:	b29b      	uxth	r3, r3
 800546c:	3b01      	subs	r3, #1
 800546e:	b29a      	uxth	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800547c:	b29b      	uxth	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	f040 809c 	bne.w	80055bc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800548c:	e853 3f00 	ldrex	r3, [r3]
 8005490:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005494:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005498:	66bb      	str	r3, [r7, #104]	@ 0x68
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054aa:	e841 2300 	strex	r3, r2, [r1]
 80054ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1e6      	bne.n	8005484 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	3308      	adds	r3, #8
 80054bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c0:	e853 3f00 	ldrex	r3, [r3]
 80054c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c8:	f023 0301 	bic.w	r3, r3, #1
 80054cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3308      	adds	r3, #8
 80054d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80054d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80054d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054de:	e841 2300 	strex	r3, r2, [r1]
 80054e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1e5      	bne.n	80054b6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d018      	beq.n	800553e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	e853 3f00 	ldrex	r3, [r3]
 8005518:	623b      	str	r3, [r7, #32]
   return(result);
 800551a:	6a3b      	ldr	r3, [r7, #32]
 800551c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005520:	663b      	str	r3, [r7, #96]	@ 0x60
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	461a      	mov	r2, r3
 8005528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800552a:	633b      	str	r3, [r7, #48]	@ 0x30
 800552c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005532:	e841 2300 	strex	r3, r2, [r1]
 8005536:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1e6      	bne.n	800550c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005542:	2b01      	cmp	r3, #1
 8005544:	d12e      	bne.n	80055a4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	60fb      	str	r3, [r7, #12]
   return(result);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f023 0310 	bic.w	r3, r3, #16
 8005560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	461a      	mov	r2, r3
 8005568:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800556a:	61fb      	str	r3, [r7, #28]
 800556c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556e:	69b9      	ldr	r1, [r7, #24]
 8005570:	69fa      	ldr	r2, [r7, #28]
 8005572:	e841 2300 	strex	r3, r2, [r1]
 8005576:	617b      	str	r3, [r7, #20]
   return(result);
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1e6      	bne.n	800554c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	f003 0310 	and.w	r3, r3, #16
 8005588:	2b10      	cmp	r3, #16
 800558a:	d103      	bne.n	8005594 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2210      	movs	r2, #16
 8005592:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800559a:	4619      	mov	r1, r3
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7ff f9a5 	bl	80048ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80055a2:	e00b      	b.n	80055bc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7fb f8b7 	bl	8000718 <HAL_UART_RxCpltCallback>
}
 80055aa:	e007      	b.n	80055bc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699a      	ldr	r2, [r3, #24]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0208 	orr.w	r2, r2, #8
 80055ba:	619a      	str	r2, [r3, #24]
}
 80055bc:	bf00      	nop
 80055be:	3770      	adds	r7, #112	@ 0x70
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b09c      	sub	sp, #112	@ 0x70
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80055d2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055dc:	2b22      	cmp	r3, #34	@ 0x22
 80055de:	f040 80b9 	bne.w	8005754 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80055f2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80055f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80055fa:	4013      	ands	r3, r2
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005600:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005606:	1c9a      	adds	r2, r3, #2
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005624:	b29b      	uxth	r3, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	f040 809c 	bne.w	8005764 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005634:	e853 3f00 	ldrex	r3, [r3]
 8005638:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800563a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800563c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005640:	667b      	str	r3, [r7, #100]	@ 0x64
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800564a:	657b      	str	r3, [r7, #84]	@ 0x54
 800564c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005650:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005652:	e841 2300 	strex	r3, r2, [r1]
 8005656:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1e6      	bne.n	800562c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	3308      	adds	r3, #8
 8005664:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005668:	e853 3f00 	ldrex	r3, [r3]
 800566c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800566e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005670:	f023 0301 	bic.w	r3, r3, #1
 8005674:	663b      	str	r3, [r7, #96]	@ 0x60
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3308      	adds	r3, #8
 800567c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800567e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005680:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005682:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005684:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005686:	e841 2300 	strex	r3, r2, [r1]
 800568a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800568c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1e5      	bne.n	800565e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2220      	movs	r2, #32
 8005696:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d018      	beq.n	80056e6 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ba:	6a3b      	ldr	r3, [r7, #32]
 80056bc:	e853 3f00 	ldrex	r3, [r3]
 80056c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056d4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1e6      	bne.n	80056b4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d12e      	bne.n	800574c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	e853 3f00 	ldrex	r3, [r3]
 8005700:	60bb      	str	r3, [r7, #8]
   return(result);
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f023 0310 	bic.w	r3, r3, #16
 8005708:	65bb      	str	r3, [r7, #88]	@ 0x58
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	461a      	mov	r2, r3
 8005710:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005712:	61bb      	str	r3, [r7, #24]
 8005714:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	6979      	ldr	r1, [r7, #20]
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	613b      	str	r3, [r7, #16]
   return(result);
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e6      	bne.n	80056f4 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	f003 0310 	and.w	r3, r3, #16
 8005730:	2b10      	cmp	r3, #16
 8005732:	d103      	bne.n	800573c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2210      	movs	r2, #16
 800573a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005742:	4619      	mov	r1, r3
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7ff f8d1 	bl	80048ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800574a:	e00b      	b.n	8005764 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7fa ffe3 	bl	8000718 <HAL_UART_RxCpltCallback>
}
 8005752:	e007      	b.n	8005764 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699a      	ldr	r2, [r3, #24]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f042 0208 	orr.w	r2, r2, #8
 8005762:	619a      	str	r2, [r3, #24]
}
 8005764:	bf00      	nop
 8005766:	3770      	adds	r7, #112	@ 0x70
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800576c:	b084      	sub	sp, #16
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
 8005776:	f107 001c 	add.w	r0, r7, #28
 800577a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800577e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005782:	2b01      	cmp	r3, #1
 8005784:	d121      	bne.n	80057ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	4b21      	ldr	r3, [pc, #132]	@ (800581c <USB_CoreInit+0xb0>)
 8005798:	4013      	ands	r3, r2
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80057aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d105      	bne.n	80057be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 fa92 	bl	8005ce8 <USB_CoreReset>
 80057c4:	4603      	mov	r3, r0
 80057c6:	73fb      	strb	r3, [r7, #15]
 80057c8:	e010      	b.n	80057ec <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fa86 	bl	8005ce8 <USB_CoreReset>
 80057dc:	4603      	mov	r3, r0
 80057de:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80057ec:	7fbb      	ldrb	r3, [r7, #30]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d10b      	bne.n	800580a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f043 0206 	orr.w	r2, r3, #6
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f043 0220 	orr.w	r2, r3, #32
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800580a:	7bfb      	ldrb	r3, [r7, #15]
}
 800580c:	4618      	mov	r0, r3
 800580e:	3710      	adds	r7, #16
 8005810:	46bd      	mov	sp, r7
 8005812:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005816:	b004      	add	sp, #16
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	ffbdffbf 	.word	0xffbdffbf

08005820 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f023 0201 	bic.w	r2, r3, #1
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b084      	sub	sp, #16
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
 800584a:	460b      	mov	r3, r1
 800584c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800584e:	2300      	movs	r3, #0
 8005850:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d115      	bne.n	8005890 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005870:	200a      	movs	r0, #10
 8005872:	f7fb fd81 	bl	8001378 <HAL_Delay>
      ms += 10U;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	330a      	adds	r3, #10
 800587a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 fa25 	bl	8005ccc <USB_GetMode>
 8005882:	4603      	mov	r3, r0
 8005884:	2b01      	cmp	r3, #1
 8005886:	d01e      	beq.n	80058c6 <USB_SetCurrentMode+0x84>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2bc7      	cmp	r3, #199	@ 0xc7
 800588c:	d9f0      	bls.n	8005870 <USB_SetCurrentMode+0x2e>
 800588e:	e01a      	b.n	80058c6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005890:	78fb      	ldrb	r3, [r7, #3]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d115      	bne.n	80058c2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80058a2:	200a      	movs	r0, #10
 80058a4:	f7fb fd68 	bl	8001378 <HAL_Delay>
      ms += 10U;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	330a      	adds	r3, #10
 80058ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fa0c 	bl	8005ccc <USB_GetMode>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <USB_SetCurrentMode+0x84>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80058be:	d9f0      	bls.n	80058a2 <USB_SetCurrentMode+0x60>
 80058c0:	e001      	b.n	80058c6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e005      	b.n	80058d2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2bc8      	cmp	r3, #200	@ 0xc8
 80058ca:	d101      	bne.n	80058d0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e000      	b.n	80058d2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058dc:	b084      	sub	sp, #16
 80058de:	b580      	push	{r7, lr}
 80058e0:	b086      	sub	sp, #24
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
 80058e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80058ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80058f6:	2300      	movs	r3, #0
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	e009      	b.n	8005910 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	3340      	adds	r3, #64	@ 0x40
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	2200      	movs	r2, #0
 8005908:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	3301      	adds	r3, #1
 800590e:	613b      	str	r3, [r7, #16]
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	2b0e      	cmp	r3, #14
 8005914:	d9f2      	bls.n	80058fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005916:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800591a:	2b00      	cmp	r3, #0
 800591c:	d11c      	bne.n	8005958 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800592c:	f043 0302 	orr.w	r3, r3, #2
 8005930:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005936:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	e005      	b.n	8005964 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800596a:	461a      	mov	r2, r3
 800596c:	2300      	movs	r3, #0
 800596e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005970:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005974:	2b01      	cmp	r3, #1
 8005976:	d10d      	bne.n	8005994 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800597c:	2b00      	cmp	r3, #0
 800597e:	d104      	bne.n	800598a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005980:	2100      	movs	r1, #0
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f968 	bl	8005c58 <USB_SetDevSpeed>
 8005988:	e008      	b.n	800599c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800598a:	2101      	movs	r1, #1
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f963 	bl	8005c58 <USB_SetDevSpeed>
 8005992:	e003      	b.n	800599c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005994:	2103      	movs	r1, #3
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f95e 	bl	8005c58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800599c:	2110      	movs	r1, #16
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f8fa 	bl	8005b98 <USB_FlushTxFifo>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f924 	bl	8005bfc <USB_FlushRxFifo>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c4:	461a      	mov	r2, r3
 80059c6:	2300      	movs	r3, #0
 80059c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d0:	461a      	mov	r2, r3
 80059d2:	2300      	movs	r3, #0
 80059d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059dc:	461a      	mov	r2, r3
 80059de:	2300      	movs	r3, #0
 80059e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059e2:	2300      	movs	r3, #0
 80059e4:	613b      	str	r3, [r7, #16]
 80059e6:	e043      	b.n	8005a70 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	015a      	lsls	r2, r3, #5
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059fe:	d118      	bne.n	8005a32 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10a      	bne.n	8005a1c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	015a      	lsls	r2, r3, #5
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	4413      	add	r3, r2
 8005a0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a12:	461a      	mov	r2, r3
 8005a14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	e013      	b.n	8005a44 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	015a      	lsls	r2, r3, #5
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	4413      	add	r3, r2
 8005a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a28:	461a      	mov	r2, r3
 8005a2a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a2e:	6013      	str	r3, [r2, #0]
 8005a30:	e008      	b.n	8005a44 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	015a      	lsls	r2, r3, #5
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4413      	add	r3, r2
 8005a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a3e:	461a      	mov	r2, r3
 8005a40:	2300      	movs	r3, #0
 8005a42:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a50:	461a      	mov	r2, r3
 8005a52:	2300      	movs	r3, #0
 8005a54:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	015a      	lsls	r2, r3, #5
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a62:	461a      	mov	r2, r3
 8005a64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	613b      	str	r3, [r7, #16]
 8005a70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a74:	461a      	mov	r2, r3
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d3b5      	bcc.n	80059e8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	613b      	str	r3, [r7, #16]
 8005a80:	e043      	b.n	8005b0a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	015a      	lsls	r2, r3, #5
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	4413      	add	r3, r2
 8005a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a98:	d118      	bne.n	8005acc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10a      	bne.n	8005ab6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aac:	461a      	mov	r2, r3
 8005aae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	e013      	b.n	8005ade <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	e008      	b.n	8005ade <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad8:	461a      	mov	r2, r3
 8005ada:	2300      	movs	r3, #0
 8005adc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	015a      	lsls	r2, r3, #5
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aea:	461a      	mov	r2, r3
 8005aec:	2300      	movs	r3, #0
 8005aee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005afc:	461a      	mov	r2, r3
 8005afe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005b02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	3301      	adds	r3, #1
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005b0e:	461a      	mov	r2, r3
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d3b5      	bcc.n	8005a82 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005b36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d105      	bne.n	8005b4c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	f043 0210 	orr.w	r2, r3, #16
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	699a      	ldr	r2, [r3, #24]
 8005b50:	4b0f      	ldr	r3, [pc, #60]	@ (8005b90 <USB_DevInit+0x2b4>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005b58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d005      	beq.n	8005b6c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	f043 0208 	orr.w	r2, r3, #8
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d105      	bne.n	8005b80 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699a      	ldr	r2, [r3, #24]
 8005b78:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <USB_DevInit+0x2b8>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3718      	adds	r7, #24
 8005b86:	46bd      	mov	sp, r7
 8005b88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b8c:	b004      	add	sp, #16
 8005b8e:	4770      	bx	lr
 8005b90:	803c3800 	.word	0x803c3800
 8005b94:	40000004 	.word	0x40000004

08005b98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bb2:	d901      	bls.n	8005bb8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e01b      	b.n	8005bf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	daf2      	bge.n	8005ba6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	019b      	lsls	r3, r3, #6
 8005bc8:	f043 0220 	orr.w	r2, r3, #32
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bdc:	d901      	bls.n	8005be2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e006      	b.n	8005bf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	f003 0320 	and.w	r3, r3, #32
 8005bea:	2b20      	cmp	r3, #32
 8005bec:	d0f0      	beq.n	8005bd0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c04:	2300      	movs	r3, #0
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c14:	d901      	bls.n	8005c1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e018      	b.n	8005c4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	daf2      	bge.n	8005c08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005c22:	2300      	movs	r3, #0
 8005c24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2210      	movs	r2, #16
 8005c2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	3301      	adds	r3, #1
 8005c30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c38:	d901      	bls.n	8005c3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e006      	b.n	8005c4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	f003 0310 	and.w	r3, r3, #16
 8005c46:	2b10      	cmp	r3, #16
 8005c48:	d0f0      	beq.n	8005c2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	460b      	mov	r3, r1
 8005c62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	78fb      	ldrb	r3, [r7, #3]
 8005c72:	68f9      	ldr	r1, [r7, #12]
 8005c74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr

08005c8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b085      	sub	sp, #20
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005ca4:	f023 0303 	bic.w	r3, r3, #3
 8005ca8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cb8:	f043 0302 	orr.w	r3, r3, #2
 8005cbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3714      	adds	r7, #20
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	f003 0301 	and.w	r3, r3, #1
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d00:	d901      	bls.n	8005d06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e022      	b.n	8005d4c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	daf2      	bge.n	8005cf4 <USB_CoreReset+0xc>

  count = 10U;
 8005d0e:	230a      	movs	r3, #10
 8005d10:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005d12:	e002      	b.n	8005d1a <USB_CoreReset+0x32>
  {
    count--;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d1f9      	bne.n	8005d14 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	f043 0201 	orr.w	r2, r3, #1
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	3301      	adds	r3, #1
 8005d30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d38:	d901      	bls.n	8005d3e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e006      	b.n	8005d4c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d0f0      	beq.n	8005d2c <USB_CoreReset+0x44>

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <siprintf>:
 8005d58:	b40e      	push	{r1, r2, r3}
 8005d5a:	b510      	push	{r4, lr}
 8005d5c:	b09d      	sub	sp, #116	@ 0x74
 8005d5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005d60:	9002      	str	r0, [sp, #8]
 8005d62:	9006      	str	r0, [sp, #24]
 8005d64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d68:	480a      	ldr	r0, [pc, #40]	@ (8005d94 <siprintf+0x3c>)
 8005d6a:	9107      	str	r1, [sp, #28]
 8005d6c:	9104      	str	r1, [sp, #16]
 8005d6e:	490a      	ldr	r1, [pc, #40]	@ (8005d98 <siprintf+0x40>)
 8005d70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d74:	9105      	str	r1, [sp, #20]
 8005d76:	2400      	movs	r4, #0
 8005d78:	a902      	add	r1, sp, #8
 8005d7a:	6800      	ldr	r0, [r0, #0]
 8005d7c:	9301      	str	r3, [sp, #4]
 8005d7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005d80:	f000 f994 	bl	80060ac <_svfiprintf_r>
 8005d84:	9b02      	ldr	r3, [sp, #8]
 8005d86:	701c      	strb	r4, [r3, #0]
 8005d88:	b01d      	add	sp, #116	@ 0x74
 8005d8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d8e:	b003      	add	sp, #12
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	20000014 	.word	0x20000014
 8005d98:	ffff0208 	.word	0xffff0208

08005d9c <memset>:
 8005d9c:	4402      	add	r2, r0
 8005d9e:	4603      	mov	r3, r0
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d100      	bne.n	8005da6 <memset+0xa>
 8005da4:	4770      	bx	lr
 8005da6:	f803 1b01 	strb.w	r1, [r3], #1
 8005daa:	e7f9      	b.n	8005da0 <memset+0x4>

08005dac <__errno>:
 8005dac:	4b01      	ldr	r3, [pc, #4]	@ (8005db4 <__errno+0x8>)
 8005dae:	6818      	ldr	r0, [r3, #0]
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	20000014 	.word	0x20000014

08005db8 <__libc_init_array>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	4d0d      	ldr	r5, [pc, #52]	@ (8005df0 <__libc_init_array+0x38>)
 8005dbc:	4c0d      	ldr	r4, [pc, #52]	@ (8005df4 <__libc_init_array+0x3c>)
 8005dbe:	1b64      	subs	r4, r4, r5
 8005dc0:	10a4      	asrs	r4, r4, #2
 8005dc2:	2600      	movs	r6, #0
 8005dc4:	42a6      	cmp	r6, r4
 8005dc6:	d109      	bne.n	8005ddc <__libc_init_array+0x24>
 8005dc8:	4d0b      	ldr	r5, [pc, #44]	@ (8005df8 <__libc_init_array+0x40>)
 8005dca:	4c0c      	ldr	r4, [pc, #48]	@ (8005dfc <__libc_init_array+0x44>)
 8005dcc:	f000 fc64 	bl	8006698 <_init>
 8005dd0:	1b64      	subs	r4, r4, r5
 8005dd2:	10a4      	asrs	r4, r4, #2
 8005dd4:	2600      	movs	r6, #0
 8005dd6:	42a6      	cmp	r6, r4
 8005dd8:	d105      	bne.n	8005de6 <__libc_init_array+0x2e>
 8005dda:	bd70      	pop	{r4, r5, r6, pc}
 8005ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005de0:	4798      	blx	r3
 8005de2:	3601      	adds	r6, #1
 8005de4:	e7ee      	b.n	8005dc4 <__libc_init_array+0xc>
 8005de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dea:	4798      	blx	r3
 8005dec:	3601      	adds	r6, #1
 8005dee:	e7f2      	b.n	8005dd6 <__libc_init_array+0x1e>
 8005df0:	08006714 	.word	0x08006714
 8005df4:	08006714 	.word	0x08006714
 8005df8:	08006714 	.word	0x08006714
 8005dfc:	08006718 	.word	0x08006718

08005e00 <__retarget_lock_acquire_recursive>:
 8005e00:	4770      	bx	lr

08005e02 <__retarget_lock_release_recursive>:
 8005e02:	4770      	bx	lr

08005e04 <_free_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	4605      	mov	r5, r0
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	d041      	beq.n	8005e90 <_free_r+0x8c>
 8005e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e10:	1f0c      	subs	r4, r1, #4
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bfb8      	it	lt
 8005e16:	18e4      	addlt	r4, r4, r3
 8005e18:	f000 f8e0 	bl	8005fdc <__malloc_lock>
 8005e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8005e94 <_free_r+0x90>)
 8005e1e:	6813      	ldr	r3, [r2, #0]
 8005e20:	b933      	cbnz	r3, 8005e30 <_free_r+0x2c>
 8005e22:	6063      	str	r3, [r4, #4]
 8005e24:	6014      	str	r4, [r2, #0]
 8005e26:	4628      	mov	r0, r5
 8005e28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e2c:	f000 b8dc 	b.w	8005fe8 <__malloc_unlock>
 8005e30:	42a3      	cmp	r3, r4
 8005e32:	d908      	bls.n	8005e46 <_free_r+0x42>
 8005e34:	6820      	ldr	r0, [r4, #0]
 8005e36:	1821      	adds	r1, r4, r0
 8005e38:	428b      	cmp	r3, r1
 8005e3a:	bf01      	itttt	eq
 8005e3c:	6819      	ldreq	r1, [r3, #0]
 8005e3e:	685b      	ldreq	r3, [r3, #4]
 8005e40:	1809      	addeq	r1, r1, r0
 8005e42:	6021      	streq	r1, [r4, #0]
 8005e44:	e7ed      	b.n	8005e22 <_free_r+0x1e>
 8005e46:	461a      	mov	r2, r3
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	b10b      	cbz	r3, 8005e50 <_free_r+0x4c>
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	d9fa      	bls.n	8005e46 <_free_r+0x42>
 8005e50:	6811      	ldr	r1, [r2, #0]
 8005e52:	1850      	adds	r0, r2, r1
 8005e54:	42a0      	cmp	r0, r4
 8005e56:	d10b      	bne.n	8005e70 <_free_r+0x6c>
 8005e58:	6820      	ldr	r0, [r4, #0]
 8005e5a:	4401      	add	r1, r0
 8005e5c:	1850      	adds	r0, r2, r1
 8005e5e:	4283      	cmp	r3, r0
 8005e60:	6011      	str	r1, [r2, #0]
 8005e62:	d1e0      	bne.n	8005e26 <_free_r+0x22>
 8005e64:	6818      	ldr	r0, [r3, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	6053      	str	r3, [r2, #4]
 8005e6a:	4408      	add	r0, r1
 8005e6c:	6010      	str	r0, [r2, #0]
 8005e6e:	e7da      	b.n	8005e26 <_free_r+0x22>
 8005e70:	d902      	bls.n	8005e78 <_free_r+0x74>
 8005e72:	230c      	movs	r3, #12
 8005e74:	602b      	str	r3, [r5, #0]
 8005e76:	e7d6      	b.n	8005e26 <_free_r+0x22>
 8005e78:	6820      	ldr	r0, [r4, #0]
 8005e7a:	1821      	adds	r1, r4, r0
 8005e7c:	428b      	cmp	r3, r1
 8005e7e:	bf04      	itt	eq
 8005e80:	6819      	ldreq	r1, [r3, #0]
 8005e82:	685b      	ldreq	r3, [r3, #4]
 8005e84:	6063      	str	r3, [r4, #4]
 8005e86:	bf04      	itt	eq
 8005e88:	1809      	addeq	r1, r1, r0
 8005e8a:	6021      	streq	r1, [r4, #0]
 8005e8c:	6054      	str	r4, [r2, #4]
 8005e8e:	e7ca      	b.n	8005e26 <_free_r+0x22>
 8005e90:	bd38      	pop	{r3, r4, r5, pc}
 8005e92:	bf00      	nop
 8005e94:	20000a74 	.word	0x20000a74

08005e98 <sbrk_aligned>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	4e0f      	ldr	r6, [pc, #60]	@ (8005ed8 <sbrk_aligned+0x40>)
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	6831      	ldr	r1, [r6, #0]
 8005ea0:	4605      	mov	r5, r0
 8005ea2:	b911      	cbnz	r1, 8005eaa <sbrk_aligned+0x12>
 8005ea4:	f000 fba4 	bl	80065f0 <_sbrk_r>
 8005ea8:	6030      	str	r0, [r6, #0]
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4628      	mov	r0, r5
 8005eae:	f000 fb9f 	bl	80065f0 <_sbrk_r>
 8005eb2:	1c43      	adds	r3, r0, #1
 8005eb4:	d103      	bne.n	8005ebe <sbrk_aligned+0x26>
 8005eb6:	f04f 34ff 	mov.w	r4, #4294967295
 8005eba:	4620      	mov	r0, r4
 8005ebc:	bd70      	pop	{r4, r5, r6, pc}
 8005ebe:	1cc4      	adds	r4, r0, #3
 8005ec0:	f024 0403 	bic.w	r4, r4, #3
 8005ec4:	42a0      	cmp	r0, r4
 8005ec6:	d0f8      	beq.n	8005eba <sbrk_aligned+0x22>
 8005ec8:	1a21      	subs	r1, r4, r0
 8005eca:	4628      	mov	r0, r5
 8005ecc:	f000 fb90 	bl	80065f0 <_sbrk_r>
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d1f2      	bne.n	8005eba <sbrk_aligned+0x22>
 8005ed4:	e7ef      	b.n	8005eb6 <sbrk_aligned+0x1e>
 8005ed6:	bf00      	nop
 8005ed8:	20000a70 	.word	0x20000a70

08005edc <_malloc_r>:
 8005edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ee0:	1ccd      	adds	r5, r1, #3
 8005ee2:	f025 0503 	bic.w	r5, r5, #3
 8005ee6:	3508      	adds	r5, #8
 8005ee8:	2d0c      	cmp	r5, #12
 8005eea:	bf38      	it	cc
 8005eec:	250c      	movcc	r5, #12
 8005eee:	2d00      	cmp	r5, #0
 8005ef0:	4606      	mov	r6, r0
 8005ef2:	db01      	blt.n	8005ef8 <_malloc_r+0x1c>
 8005ef4:	42a9      	cmp	r1, r5
 8005ef6:	d904      	bls.n	8005f02 <_malloc_r+0x26>
 8005ef8:	230c      	movs	r3, #12
 8005efa:	6033      	str	r3, [r6, #0]
 8005efc:	2000      	movs	r0, #0
 8005efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fd8 <_malloc_r+0xfc>
 8005f06:	f000 f869 	bl	8005fdc <__malloc_lock>
 8005f0a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f0e:	461c      	mov	r4, r3
 8005f10:	bb44      	cbnz	r4, 8005f64 <_malloc_r+0x88>
 8005f12:	4629      	mov	r1, r5
 8005f14:	4630      	mov	r0, r6
 8005f16:	f7ff ffbf 	bl	8005e98 <sbrk_aligned>
 8005f1a:	1c43      	adds	r3, r0, #1
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	d158      	bne.n	8005fd2 <_malloc_r+0xf6>
 8005f20:	f8d8 4000 	ldr.w	r4, [r8]
 8005f24:	4627      	mov	r7, r4
 8005f26:	2f00      	cmp	r7, #0
 8005f28:	d143      	bne.n	8005fb2 <_malloc_r+0xd6>
 8005f2a:	2c00      	cmp	r4, #0
 8005f2c:	d04b      	beq.n	8005fc6 <_malloc_r+0xea>
 8005f2e:	6823      	ldr	r3, [r4, #0]
 8005f30:	4639      	mov	r1, r7
 8005f32:	4630      	mov	r0, r6
 8005f34:	eb04 0903 	add.w	r9, r4, r3
 8005f38:	f000 fb5a 	bl	80065f0 <_sbrk_r>
 8005f3c:	4581      	cmp	r9, r0
 8005f3e:	d142      	bne.n	8005fc6 <_malloc_r+0xea>
 8005f40:	6821      	ldr	r1, [r4, #0]
 8005f42:	1a6d      	subs	r5, r5, r1
 8005f44:	4629      	mov	r1, r5
 8005f46:	4630      	mov	r0, r6
 8005f48:	f7ff ffa6 	bl	8005e98 <sbrk_aligned>
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	d03a      	beq.n	8005fc6 <_malloc_r+0xea>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	442b      	add	r3, r5
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	f8d8 3000 	ldr.w	r3, [r8]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	bb62      	cbnz	r2, 8005fb8 <_malloc_r+0xdc>
 8005f5e:	f8c8 7000 	str.w	r7, [r8]
 8005f62:	e00f      	b.n	8005f84 <_malloc_r+0xa8>
 8005f64:	6822      	ldr	r2, [r4, #0]
 8005f66:	1b52      	subs	r2, r2, r5
 8005f68:	d420      	bmi.n	8005fac <_malloc_r+0xd0>
 8005f6a:	2a0b      	cmp	r2, #11
 8005f6c:	d917      	bls.n	8005f9e <_malloc_r+0xc2>
 8005f6e:	1961      	adds	r1, r4, r5
 8005f70:	42a3      	cmp	r3, r4
 8005f72:	6025      	str	r5, [r4, #0]
 8005f74:	bf18      	it	ne
 8005f76:	6059      	strne	r1, [r3, #4]
 8005f78:	6863      	ldr	r3, [r4, #4]
 8005f7a:	bf08      	it	eq
 8005f7c:	f8c8 1000 	streq.w	r1, [r8]
 8005f80:	5162      	str	r2, [r4, r5]
 8005f82:	604b      	str	r3, [r1, #4]
 8005f84:	4630      	mov	r0, r6
 8005f86:	f000 f82f 	bl	8005fe8 <__malloc_unlock>
 8005f8a:	f104 000b 	add.w	r0, r4, #11
 8005f8e:	1d23      	adds	r3, r4, #4
 8005f90:	f020 0007 	bic.w	r0, r0, #7
 8005f94:	1ac2      	subs	r2, r0, r3
 8005f96:	bf1c      	itt	ne
 8005f98:	1a1b      	subne	r3, r3, r0
 8005f9a:	50a3      	strne	r3, [r4, r2]
 8005f9c:	e7af      	b.n	8005efe <_malloc_r+0x22>
 8005f9e:	6862      	ldr	r2, [r4, #4]
 8005fa0:	42a3      	cmp	r3, r4
 8005fa2:	bf0c      	ite	eq
 8005fa4:	f8c8 2000 	streq.w	r2, [r8]
 8005fa8:	605a      	strne	r2, [r3, #4]
 8005faa:	e7eb      	b.n	8005f84 <_malloc_r+0xa8>
 8005fac:	4623      	mov	r3, r4
 8005fae:	6864      	ldr	r4, [r4, #4]
 8005fb0:	e7ae      	b.n	8005f10 <_malloc_r+0x34>
 8005fb2:	463c      	mov	r4, r7
 8005fb4:	687f      	ldr	r7, [r7, #4]
 8005fb6:	e7b6      	b.n	8005f26 <_malloc_r+0x4a>
 8005fb8:	461a      	mov	r2, r3
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	42a3      	cmp	r3, r4
 8005fbe:	d1fb      	bne.n	8005fb8 <_malloc_r+0xdc>
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	6053      	str	r3, [r2, #4]
 8005fc4:	e7de      	b.n	8005f84 <_malloc_r+0xa8>
 8005fc6:	230c      	movs	r3, #12
 8005fc8:	6033      	str	r3, [r6, #0]
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f000 f80c 	bl	8005fe8 <__malloc_unlock>
 8005fd0:	e794      	b.n	8005efc <_malloc_r+0x20>
 8005fd2:	6005      	str	r5, [r0, #0]
 8005fd4:	e7d6      	b.n	8005f84 <_malloc_r+0xa8>
 8005fd6:	bf00      	nop
 8005fd8:	20000a74 	.word	0x20000a74

08005fdc <__malloc_lock>:
 8005fdc:	4801      	ldr	r0, [pc, #4]	@ (8005fe4 <__malloc_lock+0x8>)
 8005fde:	f7ff bf0f 	b.w	8005e00 <__retarget_lock_acquire_recursive>
 8005fe2:	bf00      	nop
 8005fe4:	20000a6c 	.word	0x20000a6c

08005fe8 <__malloc_unlock>:
 8005fe8:	4801      	ldr	r0, [pc, #4]	@ (8005ff0 <__malloc_unlock+0x8>)
 8005fea:	f7ff bf0a 	b.w	8005e02 <__retarget_lock_release_recursive>
 8005fee:	bf00      	nop
 8005ff0:	20000a6c 	.word	0x20000a6c

08005ff4 <__ssputs_r>:
 8005ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff8:	688e      	ldr	r6, [r1, #8]
 8005ffa:	461f      	mov	r7, r3
 8005ffc:	42be      	cmp	r6, r7
 8005ffe:	680b      	ldr	r3, [r1, #0]
 8006000:	4682      	mov	sl, r0
 8006002:	460c      	mov	r4, r1
 8006004:	4690      	mov	r8, r2
 8006006:	d82d      	bhi.n	8006064 <__ssputs_r+0x70>
 8006008:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800600c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006010:	d026      	beq.n	8006060 <__ssputs_r+0x6c>
 8006012:	6965      	ldr	r5, [r4, #20]
 8006014:	6909      	ldr	r1, [r1, #16]
 8006016:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800601a:	eba3 0901 	sub.w	r9, r3, r1
 800601e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006022:	1c7b      	adds	r3, r7, #1
 8006024:	444b      	add	r3, r9
 8006026:	106d      	asrs	r5, r5, #1
 8006028:	429d      	cmp	r5, r3
 800602a:	bf38      	it	cc
 800602c:	461d      	movcc	r5, r3
 800602e:	0553      	lsls	r3, r2, #21
 8006030:	d527      	bpl.n	8006082 <__ssputs_r+0x8e>
 8006032:	4629      	mov	r1, r5
 8006034:	f7ff ff52 	bl	8005edc <_malloc_r>
 8006038:	4606      	mov	r6, r0
 800603a:	b360      	cbz	r0, 8006096 <__ssputs_r+0xa2>
 800603c:	6921      	ldr	r1, [r4, #16]
 800603e:	464a      	mov	r2, r9
 8006040:	f000 fae6 	bl	8006610 <memcpy>
 8006044:	89a3      	ldrh	r3, [r4, #12]
 8006046:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800604a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800604e:	81a3      	strh	r3, [r4, #12]
 8006050:	6126      	str	r6, [r4, #16]
 8006052:	6165      	str	r5, [r4, #20]
 8006054:	444e      	add	r6, r9
 8006056:	eba5 0509 	sub.w	r5, r5, r9
 800605a:	6026      	str	r6, [r4, #0]
 800605c:	60a5      	str	r5, [r4, #8]
 800605e:	463e      	mov	r6, r7
 8006060:	42be      	cmp	r6, r7
 8006062:	d900      	bls.n	8006066 <__ssputs_r+0x72>
 8006064:	463e      	mov	r6, r7
 8006066:	6820      	ldr	r0, [r4, #0]
 8006068:	4632      	mov	r2, r6
 800606a:	4641      	mov	r1, r8
 800606c:	f000 faa6 	bl	80065bc <memmove>
 8006070:	68a3      	ldr	r3, [r4, #8]
 8006072:	1b9b      	subs	r3, r3, r6
 8006074:	60a3      	str	r3, [r4, #8]
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	4433      	add	r3, r6
 800607a:	6023      	str	r3, [r4, #0]
 800607c:	2000      	movs	r0, #0
 800607e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006082:	462a      	mov	r2, r5
 8006084:	f000 fad2 	bl	800662c <_realloc_r>
 8006088:	4606      	mov	r6, r0
 800608a:	2800      	cmp	r0, #0
 800608c:	d1e0      	bne.n	8006050 <__ssputs_r+0x5c>
 800608e:	6921      	ldr	r1, [r4, #16]
 8006090:	4650      	mov	r0, sl
 8006092:	f7ff feb7 	bl	8005e04 <_free_r>
 8006096:	230c      	movs	r3, #12
 8006098:	f8ca 3000 	str.w	r3, [sl]
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060a2:	81a3      	strh	r3, [r4, #12]
 80060a4:	f04f 30ff 	mov.w	r0, #4294967295
 80060a8:	e7e9      	b.n	800607e <__ssputs_r+0x8a>
	...

080060ac <_svfiprintf_r>:
 80060ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b0:	4698      	mov	r8, r3
 80060b2:	898b      	ldrh	r3, [r1, #12]
 80060b4:	061b      	lsls	r3, r3, #24
 80060b6:	b09d      	sub	sp, #116	@ 0x74
 80060b8:	4607      	mov	r7, r0
 80060ba:	460d      	mov	r5, r1
 80060bc:	4614      	mov	r4, r2
 80060be:	d510      	bpl.n	80060e2 <_svfiprintf_r+0x36>
 80060c0:	690b      	ldr	r3, [r1, #16]
 80060c2:	b973      	cbnz	r3, 80060e2 <_svfiprintf_r+0x36>
 80060c4:	2140      	movs	r1, #64	@ 0x40
 80060c6:	f7ff ff09 	bl	8005edc <_malloc_r>
 80060ca:	6028      	str	r0, [r5, #0]
 80060cc:	6128      	str	r0, [r5, #16]
 80060ce:	b930      	cbnz	r0, 80060de <_svfiprintf_r+0x32>
 80060d0:	230c      	movs	r3, #12
 80060d2:	603b      	str	r3, [r7, #0]
 80060d4:	f04f 30ff 	mov.w	r0, #4294967295
 80060d8:	b01d      	add	sp, #116	@ 0x74
 80060da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060de:	2340      	movs	r3, #64	@ 0x40
 80060e0:	616b      	str	r3, [r5, #20]
 80060e2:	2300      	movs	r3, #0
 80060e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80060e6:	2320      	movs	r3, #32
 80060e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80060f0:	2330      	movs	r3, #48	@ 0x30
 80060f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006290 <_svfiprintf_r+0x1e4>
 80060f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060fa:	f04f 0901 	mov.w	r9, #1
 80060fe:	4623      	mov	r3, r4
 8006100:	469a      	mov	sl, r3
 8006102:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006106:	b10a      	cbz	r2, 800610c <_svfiprintf_r+0x60>
 8006108:	2a25      	cmp	r2, #37	@ 0x25
 800610a:	d1f9      	bne.n	8006100 <_svfiprintf_r+0x54>
 800610c:	ebba 0b04 	subs.w	fp, sl, r4
 8006110:	d00b      	beq.n	800612a <_svfiprintf_r+0x7e>
 8006112:	465b      	mov	r3, fp
 8006114:	4622      	mov	r2, r4
 8006116:	4629      	mov	r1, r5
 8006118:	4638      	mov	r0, r7
 800611a:	f7ff ff6b 	bl	8005ff4 <__ssputs_r>
 800611e:	3001      	adds	r0, #1
 8006120:	f000 80a7 	beq.w	8006272 <_svfiprintf_r+0x1c6>
 8006124:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006126:	445a      	add	r2, fp
 8006128:	9209      	str	r2, [sp, #36]	@ 0x24
 800612a:	f89a 3000 	ldrb.w	r3, [sl]
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 809f 	beq.w	8006272 <_svfiprintf_r+0x1c6>
 8006134:	2300      	movs	r3, #0
 8006136:	f04f 32ff 	mov.w	r2, #4294967295
 800613a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800613e:	f10a 0a01 	add.w	sl, sl, #1
 8006142:	9304      	str	r3, [sp, #16]
 8006144:	9307      	str	r3, [sp, #28]
 8006146:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800614a:	931a      	str	r3, [sp, #104]	@ 0x68
 800614c:	4654      	mov	r4, sl
 800614e:	2205      	movs	r2, #5
 8006150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006154:	484e      	ldr	r0, [pc, #312]	@ (8006290 <_svfiprintf_r+0x1e4>)
 8006156:	f7fa f87b 	bl	8000250 <memchr>
 800615a:	9a04      	ldr	r2, [sp, #16]
 800615c:	b9d8      	cbnz	r0, 8006196 <_svfiprintf_r+0xea>
 800615e:	06d0      	lsls	r0, r2, #27
 8006160:	bf44      	itt	mi
 8006162:	2320      	movmi	r3, #32
 8006164:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006168:	0711      	lsls	r1, r2, #28
 800616a:	bf44      	itt	mi
 800616c:	232b      	movmi	r3, #43	@ 0x2b
 800616e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006172:	f89a 3000 	ldrb.w	r3, [sl]
 8006176:	2b2a      	cmp	r3, #42	@ 0x2a
 8006178:	d015      	beq.n	80061a6 <_svfiprintf_r+0xfa>
 800617a:	9a07      	ldr	r2, [sp, #28]
 800617c:	4654      	mov	r4, sl
 800617e:	2000      	movs	r0, #0
 8006180:	f04f 0c0a 	mov.w	ip, #10
 8006184:	4621      	mov	r1, r4
 8006186:	f811 3b01 	ldrb.w	r3, [r1], #1
 800618a:	3b30      	subs	r3, #48	@ 0x30
 800618c:	2b09      	cmp	r3, #9
 800618e:	d94b      	bls.n	8006228 <_svfiprintf_r+0x17c>
 8006190:	b1b0      	cbz	r0, 80061c0 <_svfiprintf_r+0x114>
 8006192:	9207      	str	r2, [sp, #28]
 8006194:	e014      	b.n	80061c0 <_svfiprintf_r+0x114>
 8006196:	eba0 0308 	sub.w	r3, r0, r8
 800619a:	fa09 f303 	lsl.w	r3, r9, r3
 800619e:	4313      	orrs	r3, r2
 80061a0:	9304      	str	r3, [sp, #16]
 80061a2:	46a2      	mov	sl, r4
 80061a4:	e7d2      	b.n	800614c <_svfiprintf_r+0xa0>
 80061a6:	9b03      	ldr	r3, [sp, #12]
 80061a8:	1d19      	adds	r1, r3, #4
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	9103      	str	r1, [sp, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	bfbb      	ittet	lt
 80061b2:	425b      	neglt	r3, r3
 80061b4:	f042 0202 	orrlt.w	r2, r2, #2
 80061b8:	9307      	strge	r3, [sp, #28]
 80061ba:	9307      	strlt	r3, [sp, #28]
 80061bc:	bfb8      	it	lt
 80061be:	9204      	strlt	r2, [sp, #16]
 80061c0:	7823      	ldrb	r3, [r4, #0]
 80061c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80061c4:	d10a      	bne.n	80061dc <_svfiprintf_r+0x130>
 80061c6:	7863      	ldrb	r3, [r4, #1]
 80061c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80061ca:	d132      	bne.n	8006232 <_svfiprintf_r+0x186>
 80061cc:	9b03      	ldr	r3, [sp, #12]
 80061ce:	1d1a      	adds	r2, r3, #4
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	9203      	str	r2, [sp, #12]
 80061d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061d8:	3402      	adds	r4, #2
 80061da:	9305      	str	r3, [sp, #20]
 80061dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062a0 <_svfiprintf_r+0x1f4>
 80061e0:	7821      	ldrb	r1, [r4, #0]
 80061e2:	2203      	movs	r2, #3
 80061e4:	4650      	mov	r0, sl
 80061e6:	f7fa f833 	bl	8000250 <memchr>
 80061ea:	b138      	cbz	r0, 80061fc <_svfiprintf_r+0x150>
 80061ec:	9b04      	ldr	r3, [sp, #16]
 80061ee:	eba0 000a 	sub.w	r0, r0, sl
 80061f2:	2240      	movs	r2, #64	@ 0x40
 80061f4:	4082      	lsls	r2, r0
 80061f6:	4313      	orrs	r3, r2
 80061f8:	3401      	adds	r4, #1
 80061fa:	9304      	str	r3, [sp, #16]
 80061fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006200:	4824      	ldr	r0, [pc, #144]	@ (8006294 <_svfiprintf_r+0x1e8>)
 8006202:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006206:	2206      	movs	r2, #6
 8006208:	f7fa f822 	bl	8000250 <memchr>
 800620c:	2800      	cmp	r0, #0
 800620e:	d036      	beq.n	800627e <_svfiprintf_r+0x1d2>
 8006210:	4b21      	ldr	r3, [pc, #132]	@ (8006298 <_svfiprintf_r+0x1ec>)
 8006212:	bb1b      	cbnz	r3, 800625c <_svfiprintf_r+0x1b0>
 8006214:	9b03      	ldr	r3, [sp, #12]
 8006216:	3307      	adds	r3, #7
 8006218:	f023 0307 	bic.w	r3, r3, #7
 800621c:	3308      	adds	r3, #8
 800621e:	9303      	str	r3, [sp, #12]
 8006220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006222:	4433      	add	r3, r6
 8006224:	9309      	str	r3, [sp, #36]	@ 0x24
 8006226:	e76a      	b.n	80060fe <_svfiprintf_r+0x52>
 8006228:	fb0c 3202 	mla	r2, ip, r2, r3
 800622c:	460c      	mov	r4, r1
 800622e:	2001      	movs	r0, #1
 8006230:	e7a8      	b.n	8006184 <_svfiprintf_r+0xd8>
 8006232:	2300      	movs	r3, #0
 8006234:	3401      	adds	r4, #1
 8006236:	9305      	str	r3, [sp, #20]
 8006238:	4619      	mov	r1, r3
 800623a:	f04f 0c0a 	mov.w	ip, #10
 800623e:	4620      	mov	r0, r4
 8006240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006244:	3a30      	subs	r2, #48	@ 0x30
 8006246:	2a09      	cmp	r2, #9
 8006248:	d903      	bls.n	8006252 <_svfiprintf_r+0x1a6>
 800624a:	2b00      	cmp	r3, #0
 800624c:	d0c6      	beq.n	80061dc <_svfiprintf_r+0x130>
 800624e:	9105      	str	r1, [sp, #20]
 8006250:	e7c4      	b.n	80061dc <_svfiprintf_r+0x130>
 8006252:	fb0c 2101 	mla	r1, ip, r1, r2
 8006256:	4604      	mov	r4, r0
 8006258:	2301      	movs	r3, #1
 800625a:	e7f0      	b.n	800623e <_svfiprintf_r+0x192>
 800625c:	ab03      	add	r3, sp, #12
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	462a      	mov	r2, r5
 8006262:	4b0e      	ldr	r3, [pc, #56]	@ (800629c <_svfiprintf_r+0x1f0>)
 8006264:	a904      	add	r1, sp, #16
 8006266:	4638      	mov	r0, r7
 8006268:	f3af 8000 	nop.w
 800626c:	1c42      	adds	r2, r0, #1
 800626e:	4606      	mov	r6, r0
 8006270:	d1d6      	bne.n	8006220 <_svfiprintf_r+0x174>
 8006272:	89ab      	ldrh	r3, [r5, #12]
 8006274:	065b      	lsls	r3, r3, #25
 8006276:	f53f af2d 	bmi.w	80060d4 <_svfiprintf_r+0x28>
 800627a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800627c:	e72c      	b.n	80060d8 <_svfiprintf_r+0x2c>
 800627e:	ab03      	add	r3, sp, #12
 8006280:	9300      	str	r3, [sp, #0]
 8006282:	462a      	mov	r2, r5
 8006284:	4b05      	ldr	r3, [pc, #20]	@ (800629c <_svfiprintf_r+0x1f0>)
 8006286:	a904      	add	r1, sp, #16
 8006288:	4638      	mov	r0, r7
 800628a:	f000 f879 	bl	8006380 <_printf_i>
 800628e:	e7ed      	b.n	800626c <_svfiprintf_r+0x1c0>
 8006290:	080066d8 	.word	0x080066d8
 8006294:	080066e2 	.word	0x080066e2
 8006298:	00000000 	.word	0x00000000
 800629c:	08005ff5 	.word	0x08005ff5
 80062a0:	080066de 	.word	0x080066de

080062a4 <_printf_common>:
 80062a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062a8:	4616      	mov	r6, r2
 80062aa:	4698      	mov	r8, r3
 80062ac:	688a      	ldr	r2, [r1, #8]
 80062ae:	690b      	ldr	r3, [r1, #16]
 80062b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062b4:	4293      	cmp	r3, r2
 80062b6:	bfb8      	it	lt
 80062b8:	4613      	movlt	r3, r2
 80062ba:	6033      	str	r3, [r6, #0]
 80062bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062c0:	4607      	mov	r7, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	b10a      	cbz	r2, 80062ca <_printf_common+0x26>
 80062c6:	3301      	adds	r3, #1
 80062c8:	6033      	str	r3, [r6, #0]
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	0699      	lsls	r1, r3, #26
 80062ce:	bf42      	ittt	mi
 80062d0:	6833      	ldrmi	r3, [r6, #0]
 80062d2:	3302      	addmi	r3, #2
 80062d4:	6033      	strmi	r3, [r6, #0]
 80062d6:	6825      	ldr	r5, [r4, #0]
 80062d8:	f015 0506 	ands.w	r5, r5, #6
 80062dc:	d106      	bne.n	80062ec <_printf_common+0x48>
 80062de:	f104 0a19 	add.w	sl, r4, #25
 80062e2:	68e3      	ldr	r3, [r4, #12]
 80062e4:	6832      	ldr	r2, [r6, #0]
 80062e6:	1a9b      	subs	r3, r3, r2
 80062e8:	42ab      	cmp	r3, r5
 80062ea:	dc26      	bgt.n	800633a <_printf_common+0x96>
 80062ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062f0:	6822      	ldr	r2, [r4, #0]
 80062f2:	3b00      	subs	r3, #0
 80062f4:	bf18      	it	ne
 80062f6:	2301      	movne	r3, #1
 80062f8:	0692      	lsls	r2, r2, #26
 80062fa:	d42b      	bmi.n	8006354 <_printf_common+0xb0>
 80062fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006300:	4641      	mov	r1, r8
 8006302:	4638      	mov	r0, r7
 8006304:	47c8      	blx	r9
 8006306:	3001      	adds	r0, #1
 8006308:	d01e      	beq.n	8006348 <_printf_common+0xa4>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	6922      	ldr	r2, [r4, #16]
 800630e:	f003 0306 	and.w	r3, r3, #6
 8006312:	2b04      	cmp	r3, #4
 8006314:	bf02      	ittt	eq
 8006316:	68e5      	ldreq	r5, [r4, #12]
 8006318:	6833      	ldreq	r3, [r6, #0]
 800631a:	1aed      	subeq	r5, r5, r3
 800631c:	68a3      	ldr	r3, [r4, #8]
 800631e:	bf0c      	ite	eq
 8006320:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006324:	2500      	movne	r5, #0
 8006326:	4293      	cmp	r3, r2
 8006328:	bfc4      	itt	gt
 800632a:	1a9b      	subgt	r3, r3, r2
 800632c:	18ed      	addgt	r5, r5, r3
 800632e:	2600      	movs	r6, #0
 8006330:	341a      	adds	r4, #26
 8006332:	42b5      	cmp	r5, r6
 8006334:	d11a      	bne.n	800636c <_printf_common+0xc8>
 8006336:	2000      	movs	r0, #0
 8006338:	e008      	b.n	800634c <_printf_common+0xa8>
 800633a:	2301      	movs	r3, #1
 800633c:	4652      	mov	r2, sl
 800633e:	4641      	mov	r1, r8
 8006340:	4638      	mov	r0, r7
 8006342:	47c8      	blx	r9
 8006344:	3001      	adds	r0, #1
 8006346:	d103      	bne.n	8006350 <_printf_common+0xac>
 8006348:	f04f 30ff 	mov.w	r0, #4294967295
 800634c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006350:	3501      	adds	r5, #1
 8006352:	e7c6      	b.n	80062e2 <_printf_common+0x3e>
 8006354:	18e1      	adds	r1, r4, r3
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	2030      	movs	r0, #48	@ 0x30
 800635a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800635e:	4422      	add	r2, r4
 8006360:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006364:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006368:	3302      	adds	r3, #2
 800636a:	e7c7      	b.n	80062fc <_printf_common+0x58>
 800636c:	2301      	movs	r3, #1
 800636e:	4622      	mov	r2, r4
 8006370:	4641      	mov	r1, r8
 8006372:	4638      	mov	r0, r7
 8006374:	47c8      	blx	r9
 8006376:	3001      	adds	r0, #1
 8006378:	d0e6      	beq.n	8006348 <_printf_common+0xa4>
 800637a:	3601      	adds	r6, #1
 800637c:	e7d9      	b.n	8006332 <_printf_common+0x8e>
	...

08006380 <_printf_i>:
 8006380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006384:	7e0f      	ldrb	r7, [r1, #24]
 8006386:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006388:	2f78      	cmp	r7, #120	@ 0x78
 800638a:	4691      	mov	r9, r2
 800638c:	4680      	mov	r8, r0
 800638e:	460c      	mov	r4, r1
 8006390:	469a      	mov	sl, r3
 8006392:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006396:	d807      	bhi.n	80063a8 <_printf_i+0x28>
 8006398:	2f62      	cmp	r7, #98	@ 0x62
 800639a:	d80a      	bhi.n	80063b2 <_printf_i+0x32>
 800639c:	2f00      	cmp	r7, #0
 800639e:	f000 80d1 	beq.w	8006544 <_printf_i+0x1c4>
 80063a2:	2f58      	cmp	r7, #88	@ 0x58
 80063a4:	f000 80b8 	beq.w	8006518 <_printf_i+0x198>
 80063a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063b0:	e03a      	b.n	8006428 <_printf_i+0xa8>
 80063b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063b6:	2b15      	cmp	r3, #21
 80063b8:	d8f6      	bhi.n	80063a8 <_printf_i+0x28>
 80063ba:	a101      	add	r1, pc, #4	@ (adr r1, 80063c0 <_printf_i+0x40>)
 80063bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063c0:	08006419 	.word	0x08006419
 80063c4:	0800642d 	.word	0x0800642d
 80063c8:	080063a9 	.word	0x080063a9
 80063cc:	080063a9 	.word	0x080063a9
 80063d0:	080063a9 	.word	0x080063a9
 80063d4:	080063a9 	.word	0x080063a9
 80063d8:	0800642d 	.word	0x0800642d
 80063dc:	080063a9 	.word	0x080063a9
 80063e0:	080063a9 	.word	0x080063a9
 80063e4:	080063a9 	.word	0x080063a9
 80063e8:	080063a9 	.word	0x080063a9
 80063ec:	0800652b 	.word	0x0800652b
 80063f0:	08006457 	.word	0x08006457
 80063f4:	080064e5 	.word	0x080064e5
 80063f8:	080063a9 	.word	0x080063a9
 80063fc:	080063a9 	.word	0x080063a9
 8006400:	0800654d 	.word	0x0800654d
 8006404:	080063a9 	.word	0x080063a9
 8006408:	08006457 	.word	0x08006457
 800640c:	080063a9 	.word	0x080063a9
 8006410:	080063a9 	.word	0x080063a9
 8006414:	080064ed 	.word	0x080064ed
 8006418:	6833      	ldr	r3, [r6, #0]
 800641a:	1d1a      	adds	r2, r3, #4
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6032      	str	r2, [r6, #0]
 8006420:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006424:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006428:	2301      	movs	r3, #1
 800642a:	e09c      	b.n	8006566 <_printf_i+0x1e6>
 800642c:	6833      	ldr	r3, [r6, #0]
 800642e:	6820      	ldr	r0, [r4, #0]
 8006430:	1d19      	adds	r1, r3, #4
 8006432:	6031      	str	r1, [r6, #0]
 8006434:	0606      	lsls	r6, r0, #24
 8006436:	d501      	bpl.n	800643c <_printf_i+0xbc>
 8006438:	681d      	ldr	r5, [r3, #0]
 800643a:	e003      	b.n	8006444 <_printf_i+0xc4>
 800643c:	0645      	lsls	r5, r0, #25
 800643e:	d5fb      	bpl.n	8006438 <_printf_i+0xb8>
 8006440:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006444:	2d00      	cmp	r5, #0
 8006446:	da03      	bge.n	8006450 <_printf_i+0xd0>
 8006448:	232d      	movs	r3, #45	@ 0x2d
 800644a:	426d      	negs	r5, r5
 800644c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006450:	4858      	ldr	r0, [pc, #352]	@ (80065b4 <_printf_i+0x234>)
 8006452:	230a      	movs	r3, #10
 8006454:	e011      	b.n	800647a <_printf_i+0xfa>
 8006456:	6821      	ldr	r1, [r4, #0]
 8006458:	6833      	ldr	r3, [r6, #0]
 800645a:	0608      	lsls	r0, r1, #24
 800645c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006460:	d402      	bmi.n	8006468 <_printf_i+0xe8>
 8006462:	0649      	lsls	r1, r1, #25
 8006464:	bf48      	it	mi
 8006466:	b2ad      	uxthmi	r5, r5
 8006468:	2f6f      	cmp	r7, #111	@ 0x6f
 800646a:	4852      	ldr	r0, [pc, #328]	@ (80065b4 <_printf_i+0x234>)
 800646c:	6033      	str	r3, [r6, #0]
 800646e:	bf14      	ite	ne
 8006470:	230a      	movne	r3, #10
 8006472:	2308      	moveq	r3, #8
 8006474:	2100      	movs	r1, #0
 8006476:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800647a:	6866      	ldr	r6, [r4, #4]
 800647c:	60a6      	str	r6, [r4, #8]
 800647e:	2e00      	cmp	r6, #0
 8006480:	db05      	blt.n	800648e <_printf_i+0x10e>
 8006482:	6821      	ldr	r1, [r4, #0]
 8006484:	432e      	orrs	r6, r5
 8006486:	f021 0104 	bic.w	r1, r1, #4
 800648a:	6021      	str	r1, [r4, #0]
 800648c:	d04b      	beq.n	8006526 <_printf_i+0x1a6>
 800648e:	4616      	mov	r6, r2
 8006490:	fbb5 f1f3 	udiv	r1, r5, r3
 8006494:	fb03 5711 	mls	r7, r3, r1, r5
 8006498:	5dc7      	ldrb	r7, [r0, r7]
 800649a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800649e:	462f      	mov	r7, r5
 80064a0:	42bb      	cmp	r3, r7
 80064a2:	460d      	mov	r5, r1
 80064a4:	d9f4      	bls.n	8006490 <_printf_i+0x110>
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d10b      	bne.n	80064c2 <_printf_i+0x142>
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	07df      	lsls	r7, r3, #31
 80064ae:	d508      	bpl.n	80064c2 <_printf_i+0x142>
 80064b0:	6923      	ldr	r3, [r4, #16]
 80064b2:	6861      	ldr	r1, [r4, #4]
 80064b4:	4299      	cmp	r1, r3
 80064b6:	bfde      	ittt	le
 80064b8:	2330      	movle	r3, #48	@ 0x30
 80064ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064c2:	1b92      	subs	r2, r2, r6
 80064c4:	6122      	str	r2, [r4, #16]
 80064c6:	f8cd a000 	str.w	sl, [sp]
 80064ca:	464b      	mov	r3, r9
 80064cc:	aa03      	add	r2, sp, #12
 80064ce:	4621      	mov	r1, r4
 80064d0:	4640      	mov	r0, r8
 80064d2:	f7ff fee7 	bl	80062a4 <_printf_common>
 80064d6:	3001      	adds	r0, #1
 80064d8:	d14a      	bne.n	8006570 <_printf_i+0x1f0>
 80064da:	f04f 30ff 	mov.w	r0, #4294967295
 80064de:	b004      	add	sp, #16
 80064e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	f043 0320 	orr.w	r3, r3, #32
 80064ea:	6023      	str	r3, [r4, #0]
 80064ec:	4832      	ldr	r0, [pc, #200]	@ (80065b8 <_printf_i+0x238>)
 80064ee:	2778      	movs	r7, #120	@ 0x78
 80064f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	6831      	ldr	r1, [r6, #0]
 80064f8:	061f      	lsls	r7, r3, #24
 80064fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80064fe:	d402      	bmi.n	8006506 <_printf_i+0x186>
 8006500:	065f      	lsls	r7, r3, #25
 8006502:	bf48      	it	mi
 8006504:	b2ad      	uxthmi	r5, r5
 8006506:	6031      	str	r1, [r6, #0]
 8006508:	07d9      	lsls	r1, r3, #31
 800650a:	bf44      	itt	mi
 800650c:	f043 0320 	orrmi.w	r3, r3, #32
 8006510:	6023      	strmi	r3, [r4, #0]
 8006512:	b11d      	cbz	r5, 800651c <_printf_i+0x19c>
 8006514:	2310      	movs	r3, #16
 8006516:	e7ad      	b.n	8006474 <_printf_i+0xf4>
 8006518:	4826      	ldr	r0, [pc, #152]	@ (80065b4 <_printf_i+0x234>)
 800651a:	e7e9      	b.n	80064f0 <_printf_i+0x170>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	f023 0320 	bic.w	r3, r3, #32
 8006522:	6023      	str	r3, [r4, #0]
 8006524:	e7f6      	b.n	8006514 <_printf_i+0x194>
 8006526:	4616      	mov	r6, r2
 8006528:	e7bd      	b.n	80064a6 <_printf_i+0x126>
 800652a:	6833      	ldr	r3, [r6, #0]
 800652c:	6825      	ldr	r5, [r4, #0]
 800652e:	6961      	ldr	r1, [r4, #20]
 8006530:	1d18      	adds	r0, r3, #4
 8006532:	6030      	str	r0, [r6, #0]
 8006534:	062e      	lsls	r6, r5, #24
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	d501      	bpl.n	800653e <_printf_i+0x1be>
 800653a:	6019      	str	r1, [r3, #0]
 800653c:	e002      	b.n	8006544 <_printf_i+0x1c4>
 800653e:	0668      	lsls	r0, r5, #25
 8006540:	d5fb      	bpl.n	800653a <_printf_i+0x1ba>
 8006542:	8019      	strh	r1, [r3, #0]
 8006544:	2300      	movs	r3, #0
 8006546:	6123      	str	r3, [r4, #16]
 8006548:	4616      	mov	r6, r2
 800654a:	e7bc      	b.n	80064c6 <_printf_i+0x146>
 800654c:	6833      	ldr	r3, [r6, #0]
 800654e:	1d1a      	adds	r2, r3, #4
 8006550:	6032      	str	r2, [r6, #0]
 8006552:	681e      	ldr	r6, [r3, #0]
 8006554:	6862      	ldr	r2, [r4, #4]
 8006556:	2100      	movs	r1, #0
 8006558:	4630      	mov	r0, r6
 800655a:	f7f9 fe79 	bl	8000250 <memchr>
 800655e:	b108      	cbz	r0, 8006564 <_printf_i+0x1e4>
 8006560:	1b80      	subs	r0, r0, r6
 8006562:	6060      	str	r0, [r4, #4]
 8006564:	6863      	ldr	r3, [r4, #4]
 8006566:	6123      	str	r3, [r4, #16]
 8006568:	2300      	movs	r3, #0
 800656a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800656e:	e7aa      	b.n	80064c6 <_printf_i+0x146>
 8006570:	6923      	ldr	r3, [r4, #16]
 8006572:	4632      	mov	r2, r6
 8006574:	4649      	mov	r1, r9
 8006576:	4640      	mov	r0, r8
 8006578:	47d0      	blx	sl
 800657a:	3001      	adds	r0, #1
 800657c:	d0ad      	beq.n	80064da <_printf_i+0x15a>
 800657e:	6823      	ldr	r3, [r4, #0]
 8006580:	079b      	lsls	r3, r3, #30
 8006582:	d413      	bmi.n	80065ac <_printf_i+0x22c>
 8006584:	68e0      	ldr	r0, [r4, #12]
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	4298      	cmp	r0, r3
 800658a:	bfb8      	it	lt
 800658c:	4618      	movlt	r0, r3
 800658e:	e7a6      	b.n	80064de <_printf_i+0x15e>
 8006590:	2301      	movs	r3, #1
 8006592:	4632      	mov	r2, r6
 8006594:	4649      	mov	r1, r9
 8006596:	4640      	mov	r0, r8
 8006598:	47d0      	blx	sl
 800659a:	3001      	adds	r0, #1
 800659c:	d09d      	beq.n	80064da <_printf_i+0x15a>
 800659e:	3501      	adds	r5, #1
 80065a0:	68e3      	ldr	r3, [r4, #12]
 80065a2:	9903      	ldr	r1, [sp, #12]
 80065a4:	1a5b      	subs	r3, r3, r1
 80065a6:	42ab      	cmp	r3, r5
 80065a8:	dcf2      	bgt.n	8006590 <_printf_i+0x210>
 80065aa:	e7eb      	b.n	8006584 <_printf_i+0x204>
 80065ac:	2500      	movs	r5, #0
 80065ae:	f104 0619 	add.w	r6, r4, #25
 80065b2:	e7f5      	b.n	80065a0 <_printf_i+0x220>
 80065b4:	080066e9 	.word	0x080066e9
 80065b8:	080066fa 	.word	0x080066fa

080065bc <memmove>:
 80065bc:	4288      	cmp	r0, r1
 80065be:	b510      	push	{r4, lr}
 80065c0:	eb01 0402 	add.w	r4, r1, r2
 80065c4:	d902      	bls.n	80065cc <memmove+0x10>
 80065c6:	4284      	cmp	r4, r0
 80065c8:	4623      	mov	r3, r4
 80065ca:	d807      	bhi.n	80065dc <memmove+0x20>
 80065cc:	1e43      	subs	r3, r0, #1
 80065ce:	42a1      	cmp	r1, r4
 80065d0:	d008      	beq.n	80065e4 <memmove+0x28>
 80065d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065da:	e7f8      	b.n	80065ce <memmove+0x12>
 80065dc:	4402      	add	r2, r0
 80065de:	4601      	mov	r1, r0
 80065e0:	428a      	cmp	r2, r1
 80065e2:	d100      	bne.n	80065e6 <memmove+0x2a>
 80065e4:	bd10      	pop	{r4, pc}
 80065e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065ee:	e7f7      	b.n	80065e0 <memmove+0x24>

080065f0 <_sbrk_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	4d06      	ldr	r5, [pc, #24]	@ (800660c <_sbrk_r+0x1c>)
 80065f4:	2300      	movs	r3, #0
 80065f6:	4604      	mov	r4, r0
 80065f8:	4608      	mov	r0, r1
 80065fa:	602b      	str	r3, [r5, #0]
 80065fc:	f7fa fdee 	bl	80011dc <_sbrk>
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	d102      	bne.n	800660a <_sbrk_r+0x1a>
 8006604:	682b      	ldr	r3, [r5, #0]
 8006606:	b103      	cbz	r3, 800660a <_sbrk_r+0x1a>
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	bd38      	pop	{r3, r4, r5, pc}
 800660c:	20000a68 	.word	0x20000a68

08006610 <memcpy>:
 8006610:	440a      	add	r2, r1
 8006612:	4291      	cmp	r1, r2
 8006614:	f100 33ff 	add.w	r3, r0, #4294967295
 8006618:	d100      	bne.n	800661c <memcpy+0xc>
 800661a:	4770      	bx	lr
 800661c:	b510      	push	{r4, lr}
 800661e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006622:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006626:	4291      	cmp	r1, r2
 8006628:	d1f9      	bne.n	800661e <memcpy+0xe>
 800662a:	bd10      	pop	{r4, pc}

0800662c <_realloc_r>:
 800662c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006630:	4607      	mov	r7, r0
 8006632:	4614      	mov	r4, r2
 8006634:	460d      	mov	r5, r1
 8006636:	b921      	cbnz	r1, 8006642 <_realloc_r+0x16>
 8006638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800663c:	4611      	mov	r1, r2
 800663e:	f7ff bc4d 	b.w	8005edc <_malloc_r>
 8006642:	b92a      	cbnz	r2, 8006650 <_realloc_r+0x24>
 8006644:	f7ff fbde 	bl	8005e04 <_free_r>
 8006648:	4625      	mov	r5, r4
 800664a:	4628      	mov	r0, r5
 800664c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006650:	f000 f81a 	bl	8006688 <_malloc_usable_size_r>
 8006654:	4284      	cmp	r4, r0
 8006656:	4606      	mov	r6, r0
 8006658:	d802      	bhi.n	8006660 <_realloc_r+0x34>
 800665a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800665e:	d8f4      	bhi.n	800664a <_realloc_r+0x1e>
 8006660:	4621      	mov	r1, r4
 8006662:	4638      	mov	r0, r7
 8006664:	f7ff fc3a 	bl	8005edc <_malloc_r>
 8006668:	4680      	mov	r8, r0
 800666a:	b908      	cbnz	r0, 8006670 <_realloc_r+0x44>
 800666c:	4645      	mov	r5, r8
 800666e:	e7ec      	b.n	800664a <_realloc_r+0x1e>
 8006670:	42b4      	cmp	r4, r6
 8006672:	4622      	mov	r2, r4
 8006674:	4629      	mov	r1, r5
 8006676:	bf28      	it	cs
 8006678:	4632      	movcs	r2, r6
 800667a:	f7ff ffc9 	bl	8006610 <memcpy>
 800667e:	4629      	mov	r1, r5
 8006680:	4638      	mov	r0, r7
 8006682:	f7ff fbbf 	bl	8005e04 <_free_r>
 8006686:	e7f1      	b.n	800666c <_realloc_r+0x40>

08006688 <_malloc_usable_size_r>:
 8006688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800668c:	1f18      	subs	r0, r3, #4
 800668e:	2b00      	cmp	r3, #0
 8006690:	bfbc      	itt	lt
 8006692:	580b      	ldrlt	r3, [r1, r0]
 8006694:	18c0      	addlt	r0, r0, r3
 8006696:	4770      	bx	lr

08006698 <_init>:
 8006698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669a:	bf00      	nop
 800669c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800669e:	bc08      	pop	{r3}
 80066a0:	469e      	mov	lr, r3
 80066a2:	4770      	bx	lr

080066a4 <_fini>:
 80066a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066a6:	bf00      	nop
 80066a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066aa:	bc08      	pop	{r3}
 80066ac:	469e      	mov	lr, r3
 80066ae:	4770      	bx	lr
