Source Block: hdl/library/util_cpack/util_cpack.v@126:136@HdlIdDef

  reg                               adc_valid_d = 'd0;
  reg     [((CH_MCNT*CH_DW)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(CH_MCNT-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;
  reg     [((CH_CNT*CH_DW)-1):0]    adc_data = 'd0;

  // internal signals

Diff Content:
- 131   reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_cpack/util_cpack.v@124:134

  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((CH_MCNT*CH_DW)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(CH_MCNT-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;
  reg     [((CH_CNT*CH_DW)-1):0]    adc_data = 'd0;

Clone Blocks 2:
hdl/library/util_cpack/util_cpack.v@122:132
  output                            adc_sync;
  output  [((CH_CNT*CH_DW)-1):0]    adc_data;

  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((CH_MCNT*CH_DW)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(CH_MCNT-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;

Clone Blocks 3:
hdl/library/util_cpack/util_cpack.v@125:135
  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((CH_MCNT*CH_DW)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(CH_MCNT-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;
  reg     [((CH_CNT*CH_DW)-1):0]    adc_data = 'd0;


Clone Blocks 4:
hdl/library/util_cpack/util_cpack.v@123:133
  output  [((CH_CNT*CH_DW)-1):0]    adc_data;

  // internal registers

  reg                               adc_valid_d = 'd0;
  reg     [((CH_MCNT*CH_DW)-1):0]   adc_data_d = 'd0;
  reg                               adc_mux_valid = 'd0;
  reg     [(CH_MCNT-1):0]           adc_mux_enable = 'd0;
  reg     [((CH_SCNT*16*79)-1):0]   adc_mux_data = 'd0;
  reg                               adc_valid = 'd0;
  reg                               adc_sync = 'd0;

