

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             500000000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 730.0:730.0:730.0:950.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 730000000.000000:730000000.000000:730000000.000000:950000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136986301370:0.00000000136986301370:0.00000000136986301370:0.00000000105263157895
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
bbcea000497abee1d9601b9b39cf9115  /home/z/Workspace/model_gpu_cache/build/mri-q_sim
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/z/Workspace/model_gpu_cache/build/mri-q_sim
Running md5sum using "md5sum /home/z/Workspace/model_gpu_cache/build/mri-q_sim "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/z/Workspace/model_gpu_cache/build/mri-q_sim > _cuobjdump_complete_output_g7eeQV"
Parsing file _cuobjdump_complete_output_g7eeQV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x403640, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:69) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:88) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'.
GPGPU-Sim PTX: allocating constant region for "ck" from 0x100 to 0x4100 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_f" from 0x4100 to 0x4118 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3216464" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_6016492" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ComputeQ_GPUiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ComputeQ_GPUiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ComputeQ_GPUiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ComputeQ_GPUiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ComputeQ_GPUiiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ComputeQ_GPUiiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12ComputeQ_GPUiiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x178 (_1.ptx:142) @%p1 bra $Lt_1_59650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd8 (_1.ptx:576) mov.u32 %r151, 1023;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e0 (_1.ptx:157) @!%p2 bra $Lt_1_59906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (_1.ptx:163) abs.f32 %f18, %f14;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x210 (_1.ptx:166) @!%p3 bra $Lt_1_60418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:321) add.s32 %r75, %r51, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2d0 (_1.ptx:198) @%p4 bra $Lt_1_61442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:200) mov.u64 %rd16, __cuda___cuda_result_3216464;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x358 (_1.ptx:218) @%p5 bra $Lt_1_61954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (_1.ptx:232) shr.u32 %r39, %r15, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x410 (_1.ptx:249) @%p7 bra $Lt_1_62466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x450 (_1.ptx:262) mov.s32 %r51, %r14;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4d0 (_1.ptx:282) @%p9 bra $Lt_1_62978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (_1.ptx:291) add.u32 %r65, %r15, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x548 (_1.ptx:301) bra.uni $LDWendi___internal_trig_reduction_kernel_181_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:321) add.s32 %r75, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f0 (_1.ptx:327) @%p10 bra $Lt_1_63746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (_1.ptx:350) neg.f32 %f47, %f40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:338) bra.uni $Lt_1_63490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (_1.ptx:350) neg.f32 %f47, %f40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6c0 (_1.ptx:361) @!%p2 bra $Lt_1_64002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (_1.ptx:367) abs.f32 %f51, %f49;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6f0 (_1.ptx:370) @!%p12 bra $Lt_1_64514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa90 (_1.ptx:523) mov.f32 %f63, %f53;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7a8 (_1.ptx:401) @%p13 bra $Lt_1_65538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:403) mov.u64 %rd22, __cuda___cuda_result_6016492;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x830 (_1.ptx:421) @%p14 bra $Lt_1_66050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:435) shr.u32 %r110, %r86, 30;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8e8 (_1.ptx:452) @%p16 bra $Lt_1_66562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:465) mov.s32 %r122, %r85;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9a8 (_1.ptx:485) @%p18 bra $Lt_1_67074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_1.ptx:494) add.u32 %r136, %r86, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xa20 (_1.ptx:504) bra.uni $LDWendi___internal_trig_reduction_kernel_181_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa90 (_1.ptx:523) mov.f32 %f63, %f53;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xab8 (_1.ptx:528) @%p19 bra $Lt_1_67842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb48 (_1.ptx:551) neg.f32 %f80, %f73;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xb08 (_1.ptx:539) bra.uni $Lt_1_67586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb48 (_1.ptx:551) neg.f32 %f80, %f73;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xb80 (_1.ptx:558) @!%p21 bra $Lt_1_68098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb98 (_1.ptx:564) fma.rn.f32 %f5, %f48, %f73, %f5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xbb0 (_1.ptx:568) bra.uni $Lt_1_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd8 (_1.ptx:576) mov.u32 %r151, 1023;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xbe8 (_1.ptx:578) @%p22 bra $Lt_1_86018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1428) st.global.f32 [%rd10+0], %f4;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xbf8 (_1.ptx:580) @%p23 bra $Lt_1_86018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1428) st.global.f32 [%rd10+0], %f4;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc80 (_1.ptx:599) @!%p24 bra $Lt_1_68610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc98 (_1.ptx:605) abs.f32 %f95, %f91;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xcb0 (_1.ptx:608) @!%p25 bra $Lt_1_69122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1040 (_1.ptx:759) add.s32 %r75, %r51, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd68 (_1.ptx:639) @%p26 bra $Lt_1_70146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:641) st.local.u32 [__cuda___cuda_result_3216464+24], %r15;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xde8 (_1.ptx:658) @%p27 bra $Lt_1_70658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:672) shr.u32 %r177, %r15, 30;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xea0 (_1.ptx:689) @%p29 bra $Lt_1_71170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee0 (_1.ptx:702) mov.s32 %r51, %r14;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf60 (_1.ptx:722) @%p31 bra $Lt_1_71682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf88 (_1.ptx:731) add.u32 %r200, %r15, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xfd8 (_1.ptx:741) bra.uni $LDWendi___internal_trig_reduction_kernel_181_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1040 (_1.ptx:759) add.s32 %r75, %r51, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1070 (_1.ptx:765) @%p32 bra $Lt_1_72450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_1.ptx:788) neg.f32 %f121, %f40;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x10c0 (_1.ptx:776) bra.uni $Lt_1_72194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_1.ptx:788) neg.f32 %f121, %f40;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1140 (_1.ptx:799) @!%p24 bra $Lt_1_72706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_1.ptx:805) abs.f32 %f124, %f49;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1170 (_1.ptx:808) @!%p34 bra $Lt_1_73218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (_1.ptx:959) mov.f32 %f132, %f53;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1228 (_1.ptx:839) @%p35 bra $Lt_1_74242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1230 (_1.ptx:841) st.local.u32 [__cuda___cuda_result_6016492+24], %r86;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x12a8 (_1.ptx:858) @%p36 bra $Lt_1_74754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:872) shr.u32 %r231, %r86, 30;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1360 (_1.ptx:889) @%p38 bra $Lt_1_75266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:902) mov.s32 %r122, %r85;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1420 (_1.ptx:922) @%p40 bra $Lt_1_75778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1448 (_1.ptx:931) add.u32 %r254, %r86, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1498 (_1.ptx:941) bra.uni $LDWendi___internal_trig_reduction_kernel_181_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (_1.ptx:959) mov.f32 %f132, %f53;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1528 (_1.ptx:964) @%p41 bra $Lt_1_76546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (_1.ptx:987) neg.f32 %f147, %f73;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1578 (_1.ptx:975) bra.uni $Lt_1_76290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (_1.ptx:987) neg.f32 %f147, %f73;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x15f0 (_1.ptx:994) @!%p43 bra $Lt_1_76802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (_1.ptx:1000) fma.rn.f32 %f5, %f122, %f73, %f5;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1670 (_1.ptx:1015) @!%p44 bra $Lt_1_77314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (_1.ptx:1021) abs.f32 %f162, %f158;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x16a0 (_1.ptx:1024) @!%p45 bra $Lt_1_77826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1175) add.s32 %r75, %r51, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1758 (_1.ptx:1055) @%p46 bra $Lt_1_78850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (_1.ptx:1057) st.local.u32 [__cuda___cuda_result_3216464+24], %r15;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1074) @%p47 bra $Lt_1_79362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1088) shr.u32 %r292, %r15, 30;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1890 (_1.ptx:1105) @%p49 bra $Lt_1_79874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d0 (_1.ptx:1118) mov.s32 %r51, %r14;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1950 (_1.ptx:1138) @%p51 bra $Lt_1_80386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1978 (_1.ptx:1147) add.u32 %r315, %r15, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1157) bra.uni $LDWendi___internal_trig_reduction_kernel_181_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1175) add.s32 %r75, %r51, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1181) @%p52 bra $Lt_1_81154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1204) neg.f32 %f188, %f40;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1ab0 (_1.ptx:1192) bra.uni $Lt_1_80898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1204) neg.f32 %f188, %f40;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1b30 (_1.ptx:1215) @!%p44 bra $Lt_1_81410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1221) abs.f32 %f191, %f49;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1224) @!%p54 bra $Lt_1_81922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef0 (_1.ptx:1375) mov.f32 %f199, %f53;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1c18 (_1.ptx:1255) @%p55 bra $Lt_1_82946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1257) st.local.u32 [__cuda___cuda_result_6016492+24], %r86;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1c98 (_1.ptx:1274) @%p56 bra $Lt_1_83458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce8 (_1.ptx:1288) shr.u32 %r346, %r86, 30;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1305) @%p58 bra $Lt_1_83970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d90 (_1.ptx:1318) mov.s32 %r122, %r85;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1e10 (_1.ptx:1338) @%p60 bra $Lt_1_84482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e38 (_1.ptx:1347) add.u32 %r369, %r86, 1;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1e88 (_1.ptx:1357) bra.uni $LDWendi___internal_trig_reduction_kernel_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef0 (_1.ptx:1375) mov.f32 %f199, %f53;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x1f18 (_1.ptx:1380) @%p61 bra $Lt_1_85250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1403) neg.f32 %f214, %f73;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x1f68 (_1.ptx:1391) bra.uni $Lt_1_84994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1403) neg.f32 %f214, %f73;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1fe0 (_1.ptx:1410) @!%p63 bra $Lt_1_85506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff8 (_1.ptx:1416) fma.rn.f32 %f5, %f189, %f73, %f5;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2020 (_1.ptx:1422) @%p64 bra $Lt_1_86018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1428) st.global.f32 [%rd10+0], %f4;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2030 (_1.ptx:1424) @%p65 bra $L_1_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1428) st.global.f32 [%rd10+0], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ComputeQ_GPUiiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ComputeQ_GPUiiPfS_S_S_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EeylmB"
Running: cat _ptx_EeylmB | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iWTuSg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iWTuSg --output-file  /dev/null 2> _ptx_EeylmBinfo"
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=26, lmem=4, smem=0, cmem=16532
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=16468
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EeylmB _ptx2_iWTuSg _ptx_EeylmBinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x4039f0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161e0; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering constant ck (16384 bytes) to name mapping
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x4039f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17ComputePhiMag_GPUPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
####  CUstream_st::push: Start pushing kernel: ComputePhiMag_GPU  ####
kernel '_Z17ComputePhiMag_GPUPfS_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1706,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1791,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1800,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17ComputePhiMag_GPUPfS_S_i' finished on shader 1.
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1801
gpu_sim_insn = 61440
gpu_ipc =      34.1144
gpu_tot_sim_cycle = 1801
gpu_tot_sim_insn = 61440
gpu_tot_ipc =      34.1144
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1702
gpu_total_sim_rate=61440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1248
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.1538
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[5]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 288
	L1D_total_cache_misses = 288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 50
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 384
	L1C_total_cache_misses = 96
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 64512
gpgpu_n_tot_w_icount = 2016
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 96
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 50
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:194	W0_Idle:10183	W0_Scoreboard:8809	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2016
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13056 {136:96,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432 {72:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26112 {136:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 768 {8:96,}
traffic_breakdown_memtocore[INST_ACC_R] = 1632 {136:12,}
maxmrqlatency = 163 
maxdqlatency = 0 
maxmflatency = 485 
max_icnt2mem_latency = 100 
max_icnt2sh_latency = 1800 
mrq_lat_table:59 	14 	20 	44 	24 	100 	102 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	114 	123 	35 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	56 	108 	23 	0 	0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       638         0         0         0       878       879       916       906         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0       880       880       912       911         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       882       873       899       910         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0       885       867       923       889         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       888       870       926       890         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       876       876       903       912         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 22.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000 10.000000 22.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 387/27 = 14.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        14        14         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        14        14         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        14        12         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        14        12         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        14        12         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        14        12         0         0         0         0         0         0         0         0 
total reads: 291
min_bank_accesses = 0!
chip skew: 51/48 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
total reads: 96
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        540    none      none      none         316       362       251       230    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         312       352       242       252    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         319       358       250       255    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         351       360       277       219    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         305       371       223       229    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         299       337       219       226    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        279         0         0         0       377       385       455       434         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       382       382       448       466         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       387       435       470       482         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       419       434       485       464         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       333       439       447       476         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       320       396       449       447         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2343 n_nop=2200 n_act=7 n_pre=2 n_req=67 n_rd=102 n_write=32 bw_util=0.1144
n_activity=709 dram_eff=0.378
bk0: 6a 2271i bk1: 0a 2341i bk2: 0a 2343i bk3: 0a 2344i bk4: 20a 2269i bk5: 20a 2207i bk6: 28a 1915i bk7: 28a 1888i bk8: 0a 2341i bk9: 0a 2341i bk10: 0a 2341i bk11: 0a 2343i bk12: 0a 2343i bk13: 0a 2343i bk14: 0a 2344i bk15: 0a 2344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.76099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2343 n_nop=2211 n_act=4 n_pre=0 n_req=64 n_rd=96 n_write=32 bw_util=0.1093
n_activity=558 dram_eff=0.4588
bk0: 0a 2343i bk1: 0a 2344i bk2: 0a 2344i bk3: 0a 2344i bk4: 20a 2275i bk5: 20a 2213i bk6: 28a 1927i bk7: 28a 1870i bk8: 0a 2340i bk9: 0a 2341i bk10: 0a 2342i bk11: 0a 2342i bk12: 0a 2343i bk13: 0a 2343i bk14: 0a 2343i bk15: 0a 2343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.80708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2343 n_nop=2211 n_act=4 n_pre=0 n_req=64 n_rd=96 n_write=32 bw_util=0.1093
n_activity=575 dram_eff=0.4452
bk0: 0a 2343i bk1: 0a 2344i bk2: 0a 2344i bk3: 0a 2345i bk4: 20a 2275i bk5: 24a 2189i bk6: 28a 1914i bk7: 24a 1881i bk8: 0a 2340i bk9: 0a 2340i bk10: 0a 2342i bk11: 0a 2343i bk12: 0a 2343i bk13: 0a 2343i bk14: 0a 2343i bk15: 0a 2343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.71362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80006700, atomic=0 1 entries : 0x7f52207dd5f0 :  mf: uid=  2066, sid01:w14, part=3, addr=0x80006700, load , size=128, unknown  status = IN_PARTITION_DRAM (1798), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2343 n_nop=2211 n_act=4 n_pre=0 n_req=64 n_rd=96 n_write=32 bw_util=0.1093
n_activity=586 dram_eff=0.4369
bk0: 0a 2344i bk1: 0a 2345i bk2: 0a 2346i bk3: 0a 2346i bk4: 20a 2268i bk5: 24a 2198i bk6: 28a 1927i bk7: 24a 1895i bk8: 0a 2340i bk9: 0a 2341i bk10: 0a 2341i bk11: 0a 2342i bk12: 0a 2342i bk13: 0a 2342i bk14: 0a 2343i bk15: 0a 2343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.56722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2343 n_nop=2211 n_act=4 n_pre=0 n_req=64 n_rd=96 n_write=32 bw_util=0.1093
n_activity=565 dram_eff=0.4531
bk0: 0a 2343i bk1: 0a 2345i bk2: 0a 2346i bk3: 0a 2346i bk4: 20a 2268i bk5: 24a 2196i bk6: 28a 1919i bk7: 24a 1856i bk8: 0a 2340i bk9: 0a 2340i bk10: 0a 2341i bk11: 0a 2342i bk12: 0a 2342i bk13: 0a 2343i bk14: 0a 2343i bk15: 0a 2343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.61502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2343 n_nop=2211 n_act=4 n_pre=0 n_req=64 n_rd=96 n_write=32 bw_util=0.1093
n_activity=562 dram_eff=0.4555
bk0: 0a 2343i bk1: 0a 2344i bk2: 0a 2344i bk3: 0a 2345i bk4: 20a 2272i bk5: 24a 2189i bk6: 28a 1895i bk7: 24a 1887i bk8: 0a 2340i bk9: 0a 2340i bk10: 0a 2342i bk11: 0a 2343i bk12: 0a 2343i bk13: 0a 2343i bk14: 0a 2343i bk15: 0a 2343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.62356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 27, Miss_rate = 0.643, Pending_hits = 9, Reservation_fails = 262
L2_cache_bank[1]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 306
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.9510
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 262
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 152
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=1134
icnt_total_pkts_simt_to_mem=690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.7042
	minimum = 6
	maximum = 110
Network latency average = 17.402
	minimum = 6
	maximum = 93
Slowest packet = 304
Flit latency average = 16.7873
	minimum = 6
	maximum = 89
Slowest flit = 680
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0125856
	minimum = 0 (at node 0)
	maximum = 0.0283176 (at node 1)
Accepted packet rate average = 0.0125856
	minimum = 0 (at node 0)
	maximum = 0.0283176 (at node 1)
Injected flit rate average = 0.03751
	minimum = 0 (at node 0)
	maximum = 0.092171 (at node 15)
Accepted flit rate average= 0.03751
	minimum = 0 (at node 0)
	maximum = 0.104942 (at node 1)
Injected packet length average = 2.98039
Accepted packet length average = 2.98039
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7042 (1 samples)
	minimum = 6 (1 samples)
	maximum = 110 (1 samples)
Network latency average = 17.402 (1 samples)
	minimum = 6 (1 samples)
	maximum = 93 (1 samples)
Flit latency average = 16.7873 (1 samples)
	minimum = 6 (1 samples)
	maximum = 89 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0125856 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0283176 (1 samples)
Accepted packet rate average = 0.0125856 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0283176 (1 samples)
Injected flit rate average = 0.03751 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.092171 (1 samples)
Accepted flit rate average = 0.03751 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.104942 (1 samples)
Injected packet size average = 2.98039 (1 samples)
Accepted packet size average = 2.98039 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 61440 (inst/sec)
gpgpu_simulation_rate = 1801 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16384 bytes  to  symbol ck+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x403640 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
####  CUstream_st::push: Start pushing kernel: ComputeQ_GPU  ####
kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1801)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1801)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1801)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1801)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1801)
GPGPU-Sim PTX: 1073741824 instructions simulated : ctaid=(32,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2779180,1801), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2779181,1801)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2779204,1801), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2779205,1801)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2779228,1801), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2779229,1801)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2779246,1801), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2779247,1801)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2779264,1801), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2779265,1801)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2779288,1801), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2779289,1801)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2779312,1801), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2779313,1801)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2779321,1801), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2779322,1801)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2779348,1801), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2779349,1801)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2779372,1801), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2779373,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2779378,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2779379,1801)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2779396,1801), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2779397,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2779402,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2779403,1801)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2779405,1801), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2779406,1801)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2779408,1801), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2779409,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2779426,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2779427,1801)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2779433,1801), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2779434,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2779438,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2779439,1801)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2779457,1801), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2779458,1801)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2779466,1801), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2779467,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2779607,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2779608,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2779631,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2779632,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2779661,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2779662,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2779685,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2779686,1801)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2779944,1801), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2779945,1801)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2779968,1801), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2779969,1801)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2779977,1801), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2779978,1801)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2780034,1801), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2780035,1801)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2780184,1801), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2780185,1801)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2780286,1801), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2780287,1801)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2780295,1801), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2780296,1801)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2780304,1801), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2780305,1801)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2780772,1801), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2780773,1801)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2780786,1801), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2780787,1801)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2780810,1801), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2780811,1801)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2780826,1801), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2780827,1801)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2782658,1801), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2782659,1801)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2782682,1801), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2782683,1801)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2782706,1801), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2782707,1801)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2782724,1801), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2782725,1801)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2782832,1801), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2782833,1801)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2782856,1801), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2782857,1801)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2782880,1801), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2782881,1801)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2782904,1801), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2782905,1801)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2783393,1801), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2783394,1801)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2783419,1801), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2783420,1801)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2783431,1801), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2783432,1801)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2783440,1801), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2783441,1801)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2783539,1801), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2783540,1801)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2783548,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2783548,1801), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2783549,1801)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2783550,1801)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2783565,1801), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2783566,1801)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2783709,1801), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2783710,1801)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2783733,1801), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2783734,1801)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2783761,1801), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2783762,1801)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2783791,1801), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2783792,1801)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2786533,1801), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2786534,1801)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2786557,1801), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2786558,1801)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2786581,1801), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2786582,1801)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2786599,1801), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2786600,1801)
GPGPU-Sim PTX: 2147483648 instructions simulated : ctaid=(88,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5623174,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5623175,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5623198,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5623199,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5623222,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5623223,1801)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5623234,1801), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5623235,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5623341,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5623342,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5623365,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5623366,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5623389,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5623390,1801)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5623401,1801), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5623402,1801)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5623467,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5623491,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5623515,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5623533,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5624515,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5624545,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5624563,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5624569,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5624804,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5624840,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5624842,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5624857,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5624866,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5624870,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5624884,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5624890,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5624904,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5624908,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5624932,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5624938,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5625466,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5625490,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5625514,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5625526,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5626239,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5626263,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5626287,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5626311,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5626453,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5626477,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5626501,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5626507,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5626633,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5626657,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5626681,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5626699,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5627822,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5627846,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5627876,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5627906,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5628056,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5628080,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5628104,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5628116,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5628414,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5628438,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5628462,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5628468,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5629702,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5629726,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5629750,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5629768,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim PTX: 3221225472 instructions simulated : ctaid=(126,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8470843,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8470867,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8470891,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8470915,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8470979,1801), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8471003,1801), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8471027,1801), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8471051,1801), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z12ComputeQ_GPUiiPfS_S_S_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' finished on shader 13.
kernel_name = _Z12ComputeQ_GPUiiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 8471052
gpu_sim_insn = 3256129061
gpu_ipc =     384.3831
gpu_tot_sim_cycle = 8472853
gpu_tot_sim_insn = 3256190501
gpu_tot_ipc =     384.3086
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4282
gpu_stall_icnt2sh    = 29845
gpu_total_sim_rate=641234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75364781
	L1I_total_cache_misses = 5654005
	L1I_total_cache_miss_rate = 0.0750
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2575
	L1D_cache_core[1]: Access = 496, Miss = 368, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2549
	L1D_cache_core[2]: Access = 496, Miss = 368, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[3]: Access = 496, Miss = 368, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2579
	L1D_cache_core[4]: Access = 496, Miss = 368, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2495
	L1D_cache_core[5]: Access = 496, Miss = 368, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2526
	L1D_cache_core[6]: Access = 496, Miss = 368, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2560
	L1D_cache_core[7]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2492
	L1D_cache_core[8]: Access = 672, Miss = 480, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 3611
	L1D_cache_core[9]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2630
	L1D_cache_core[10]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2616
	L1D_cache_core[11]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2583
	L1D_cache_core[12]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2537
	L1D_cache_core[13]: Access = 672, Miss = 480, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 3760
	L1D_cache_core[14]: Access = 448, Miss = 320, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 2657
	L1D_total_cache_accesses = 7456
	L1D_total_cache_misses = 5408
	L1D_total_cache_miss_rate = 0.7253
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 40698
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4201856
	L1C_total_cache_misses = 263072
	L1C_total_cache_miss_rate = 0.0626
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 813587
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32478
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3938784
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 263072
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 813587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69710776
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5654005
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
232796, 234139, 234360, 233017, 236128, 235193, 234870, 234003, 232864, 232932, 232932, 232966, 232966, 232966, 233017, 233017, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 235958, 
gpgpu_n_tot_thrd_icount = 3851851456
gpgpu_n_tot_w_icount = 120370358
gpgpu_n_stall_shd_mem = 854285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5312
gpgpu_n_mem_write_global = 2144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8224
gpgpu_n_load_insn  = 169984
gpgpu_n_store_insn = 68608
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 134217728
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 813587
gpgpu_stall_shd_mem[c_mem][bk_conf] = 813587
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10133752	W0_Idle:45310620	W0_Scoreboard:4374664	W1:22201	W2:16456	W3:52530	W4:36567	W5:19635	W6:20859	W7:21624	W8:27693	W9:30481	W10:158185	W11:425986	W12:351305	W13:769692	W14:1872482	W15:6494255	W16:13431054	W17:6494255	W18:1872482	W19:769692	W20:351305	W21:425986	W22:158185	W23:30481	W24:27693	W25:21624	W26:20859	W27:19635	W28:36567	W29:52530	W30:16456	W31:10863	W32:86310740
traffic_breakdown_coretomem[CONST_ACC_R] = 65792 {8:8224,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42496 {8:5312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 291584 {136:2144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1444656 {8:180582,}
traffic_breakdown_memtocore[CONST_ACC_R] = 592128 {72:8224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 722432 {136:5312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17152 {8:2144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24559152 {136:180582,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 736 
averagemflatency = 361 
max_icnt2mem_latency = 279 
max_icnt2sh_latency = 8472852 
mrq_lat_table:4004 	210 	213 	290 	291 	407 	200 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10040 	5464 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	193030 	859 	445 	1859 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8914 	2440 	1657 	495 	30 	0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	960 	960 	128 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        10         0         0        10        10        40        40        22        22        11        10        27        25        15        15 
dram[1]:        11        10         0         0        10        10        40        40        22        22        11        10        26        24        15        16 
dram[2]:        12        10         0         0        10        12        40        40        22        20        11        10        26        28        15        16 
dram[3]:        12        10         0         0        10        12        40        40        22        20        11        10        25        27        15        15 
dram[4]:        12        10         0         0        10        12        40        40        22        20        10        11        26        27        16        15 
dram[5]:        10        10         0         0        10        12        40        40        22        20        10        11        25        26        15        15 
maximum service time to same row:
dram[0]:   2836163   2836091       757       780   2779284   2779315       916       906   2778603   2778599   2835977   2836026   5622348   5622220   2778463   2778242 
dram[1]:   2836163   2836079       959       943   2779291   2779410       912       911   2778579   2778596   2835973   2836021   5622186   5622264   2778011   2778284 
dram[2]:   2836164   2836079       797       793   2779300   2779422       899       910   2778571   2778539   2835968   2835980   5622322   5622504   2778371   2778434 
dram[3]:   2836163   2836078       800       769   2779311   2779435       923       889   2778587   2778536   2835965   2835987   5622453   5622473   2778380   2778309 
dram[4]:   2836083   2836078       794       797   2779294   2779438       926       890   2778565   2778541   2836033   2835985   5622266   5622275   2778245   2778320 
dram[5]:   2836090   2836080       784      1006   2779312   2779517       903       912   2778621   2778558   2836028   2835982   5622277   5622097   2778415   2777980 
average row accesses per activate:
dram[0]:  3.227273  3.526316 32.000000 32.000000 21.000000 21.000000 36.000000 36.000000 16.000000 16.000000  3.555556  4.000000 10.666667  8.000000  4.571429  4.571429 
dram[1]:  3.684211  4.000000 32.000000 32.000000 21.000000 21.000000 36.000000 36.000000 16.000000 16.000000  3.555556  4.000000 10.666667  6.400000  4.000000  3.555556 
dram[2]:  3.684211  3.578947 32.000000 32.000000 21.000000 22.000000 36.000000 36.000000 16.000000 16.000000  3.200000  3.200000 10.666667  8.000000  4.571429  4.571429 
dram[3]:  3.333333  3.578947 32.000000 32.000000 21.000000 22.000000 36.000000 36.000000 16.000000 16.000000  2.909091  3.200000  8.000000  8.000000  4.000000  3.555556 
dram[4]:  3.333333  3.578947 32.000000 32.000000 21.000000 22.000000 36.000000 36.000000 16.000000 16.000000  4.000000  4.000000  8.000000  6.400000  4.571429  3.200000 
dram[5]:  3.526316  3.722222 32.000000 32.000000 21.000000 22.000000 36.000000 36.000000 16.000000 16.000000  4.000000  4.000000  5.333333  6.400000  4.000000  3.555556 
average row locality = 5656/846 = 6.685579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        71        67        32        32        42        42        64        64        64        64        64        64        64        64        64        64 
dram[1]:        70        68        32        32        42        42        64        64        64        64        64        64        64        64        64        64 
dram[2]:        70        68        32        32        42        44        64        64        64        64        64        64        64        64        64        64 
dram[3]:        70        68        32        32        42        44        64        64        64        64        64        64        64        64        64        64 
dram[4]:        70        68        32        32        42        44        64        64        64        64        64        64        64        64        64        64 
dram[5]:        67        67        32        32        42        44        64        64        64        64        64        64        64        64        64        64 
total reads: 5560
bank skew: 71/32 = 2.22
chip skew: 928/924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         8         8         0         0         0         0         0         0         0         0 
total reads: 96
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1675      1693       377       447       299       303       354       378       451       471       402       401       491       571       462       458
dram[1]:       1918      1663       441       319       296       302       404       345       530       430       401       412       582       485       506       415
dram[2]:       1899      1653       387       292       321       310       357       337       467       409       432       401       497       409       479       399
dram[3]:       1873      1665       289       382       331       320       336       350       429       442       418       407       412       482       436       430
dram[4]:       1896      1667       413       366       314       337       361       365       478       467       411       422       535       494       485       460
dram[5]:       1683      1702       291       426       286       330       314       385       423       486       396       438       414       535       399       488
maximum mf latency per bank:
dram[0]:        399       530       452       509       437       385       543       555       519       506       513       400       502       587       544       699
dram[1]:        483       493       538       491       407       382       614       503       595       471       494       405       659       610       736       609
dram[2]:        463       361       494       394       414       435       481       482       483       428       499       427       549       375       560       451
dram[3]:        382       431       387       454       420       434       485       464       437       463       488       446       428       450       461       549
dram[4]:        550       383       527       460       385       439       522       476       470       468       434       479       537       519       598       546
dram[5]:        394       455       401       498       324       430       449       481       484       504       463       484       382       639       440       687
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11026314 n_nop=11024176 n_act=135 n_pre=119 n_req=942 n_rd=1852 n_write=32 bw_util=0.0003417
n_activity=9756 dram_eff=0.3862
bk0: 142a 11025386i bk1: 134a 11025462i bk2: 64a 11025922i bk3: 64a 11025923i bk4: 84a 11026061i bk5: 84a 11025992i bk6: 128a 11025293i bk7: 128a 11025107i bk8: 128a 11025757i bk9: 128a 11025591i bk10: 128a 11025561i bk11: 128a 11025574i bk12: 128a 11025502i bk13: 128a 11025270i bk14: 128a 11024814i bk15: 128a 11024950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00126198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11026314 n_nop=11024170 n_act=138 n_pre=122 n_req=942 n_rd=1852 n_write=32 bw_util=0.0003417
n_activity=9803 dram_eff=0.3844
bk0: 140a 11025472i bk1: 136a 11025531i bk2: 64a 11025875i bk3: 64a 11025832i bk4: 84a 11026043i bk5: 84a 11026006i bk6: 128a 11025292i bk7: 128a 11025306i bk8: 128a 11025736i bk9: 128a 11025745i bk10: 128a 11025572i bk11: 128a 11025601i bk12: 128a 11025458i bk13: 128a 11024954i bk14: 128a 11024781i bk15: 128a 11024959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00119233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11026314 n_nop=11024166 n_act=138 n_pre=122 n_req=944 n_rd=1856 n_write=32 bw_util=0.0003425
n_activity=10236 dram_eff=0.3689
bk0: 140a 11025446i bk1: 136a 11025505i bk2: 64a 11025915i bk3: 64a 11025912i bk4: 84a 11026044i bk5: 88a 11025973i bk6: 128a 11025446i bk7: 128a 11025307i bk8: 128a 11025771i bk9: 128a 11025666i bk10: 128a 11025478i bk11: 128a 11025468i bk12: 128a 11025590i bk13: 128a 11025389i bk14: 128a 11025103i bk15: 128a 11025197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.000834005
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11026314 n_nop=11024142 n_act=150 n_pre=134 n_req=944 n_rd=1856 n_write=32 bw_util=0.0003425
n_activity=10162 dram_eff=0.3716
bk0: 140a 11025420i bk1: 136a 11025421i bk2: 64a 11026018i bk3: 64a 11025959i bk4: 84a 11026043i bk5: 88a 11025984i bk6: 128a 11025583i bk7: 128a 11025319i bk8: 128a 11025840i bk9: 128a 11025699i bk10: 128a 11025402i bk11: 128a 11025455i bk12: 128a 11025587i bk13: 128a 11025474i bk14: 128a 11025312i bk15: 128a 11025021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.000760091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11026314 n_nop=11024158 n_act=142 n_pre=126 n_req=944 n_rd=1856 n_write=32 bw_util=0.0003425
n_activity=9767 dram_eff=0.3866
bk0: 140a 11025354i bk1: 136a 11025442i bk2: 64a 11025918i bk3: 64a 11025852i bk4: 84a 11026047i bk5: 88a 11025977i bk6: 128a 11025335i bk7: 128a 11025199i bk8: 128a 11025676i bk9: 128a 11025628i bk10: 128a 11025611i bk11: 128a 11025611i bk12: 128a 11025533i bk13: 128a 11025274i bk14: 128a 11024957i bk15: 128a 11024755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00110191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11026314 n_nop=11024164 n_act=143 n_pre=127 n_req=940 n_rd=1848 n_write=32 bw_util=0.000341
n_activity=9969 dram_eff=0.3772
bk0: 134a 11025506i bk1: 134a 11025487i bk2: 64a 11025993i bk3: 64a 11025835i bk4: 84a 11026057i bk5: 88a 11025980i bk6: 128a 11025547i bk7: 128a 11025236i bk8: 128a 11025813i bk9: 128a 11025624i bk10: 128a 11025643i bk11: 128a 11025625i bk12: 128a 11025469i bk13: 128a 11025305i bk14: 128a 11025309i bk15: 128a 11024860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00102636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34098, Miss = 465, Miss_rate = 0.014, Pending_hits = 29, Reservation_fails = 426
L2_cache_bank[1]: Access = 17644, Miss = 461, Miss_rate = 0.026, Pending_hits = 8, Reservation_fails = 198
L2_cache_bank[2]: Access = 1452, Miss = 464, Miss_rate = 0.320, Pending_hits = 26, Reservation_fails = 429
L2_cache_bank[3]: Access = 1324, Miss = 462, Miss_rate = 0.349, Pending_hits = 11, Reservation_fails = 190
L2_cache_bank[4]: Access = 34156, Miss = 464, Miss_rate = 0.014, Pending_hits = 22, Reservation_fails = 182
L2_cache_bank[5]: Access = 34032, Miss = 464, Miss_rate = 0.014, Pending_hits = 10, Reservation_fails = 178
L2_cache_bank[6]: Access = 1452, Miss = 464, Miss_rate = 0.320, Pending_hits = 16, Reservation_fails = 191
L2_cache_bank[7]: Access = 1328, Miss = 464, Miss_rate = 0.349, Pending_hits = 13, Reservation_fails = 179
L2_cache_bank[8]: Access = 34156, Miss = 464, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 196
L2_cache_bank[9]: Access = 34032, Miss = 464, Miss_rate = 0.014, Pending_hits = 15, Reservation_fails = 211
L2_cache_bank[10]: Access = 1292, Miss = 461, Miss_rate = 0.357, Pending_hits = 15, Reservation_fails = 106
L2_cache_bank[11]: Access = 1296, Miss = 463, Miss_rate = 0.357, Pending_hits = 11, Reservation_fails = 164
L2_total_cache_accesses = 196262
L2_total_cache_misses = 5560
L2_total_cache_miss_rate = 0.0283
L2_total_cache_pending_hits = 199
L2_total_cache_reservation_fails = 2650
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 211
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 7965
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 130
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 129
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 180490
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2179
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=956286
icnt_total_pkts_simt_to_mem=204838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.42361
	minimum = 6
	maximum = 150
Network latency average = 8.27668
	minimum = 6
	maximum = 144
Slowest packet = 183468
Flit latency average = 6.40502
	minimum = 6
	maximum = 140
Slowest flit = 1083961
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171351
	minimum = 0.000149686 (at node 25)
	maximum = 0.00402925 (at node 19)
Accepted packet rate average = 0.00171351
	minimum = 0.000149686 (at node 25)
	maximum = 0.00402925 (at node 19)
Injected flit rate average = 0.00506868
	minimum = 0.000517055 (at node 25)
	maximum = 0.0198847 (at node 19)
Accepted flit rate average= 0.00506868
	minimum = 0.00022996 (at node 25)
	maximum = 0.0105713 (at node 8)
Injected packet length average = 2.95806
Accepted packet length average = 2.95806
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0639 (2 samples)
	minimum = 6 (2 samples)
	maximum = 130 (2 samples)
Network latency average = 12.8393 (2 samples)
	minimum = 6 (2 samples)
	maximum = 118.5 (2 samples)
Flit latency average = 11.5962 (2 samples)
	minimum = 6 (2 samples)
	maximum = 114.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00714956 (2 samples)
	minimum = 7.48431e-05 (2 samples)
	maximum = 0.0161734 (2 samples)
Accepted packet rate average = 0.00714956 (2 samples)
	minimum = 7.48431e-05 (2 samples)
	maximum = 0.0161734 (2 samples)
Injected flit rate average = 0.0212894 (2 samples)
	minimum = 0.000258528 (2 samples)
	maximum = 0.0560278 (2 samples)
Accepted flit rate average = 0.0212894 (2 samples)
	minimum = 0.00011498 (2 samples)
	maximum = 0.0577565 (2 samples)
Injected packet size average = 2.97772 (2 samples)
Accepted packet size average = 2.97772 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 38 sec (5078 sec)
gpgpu_simulation_rate = 641234 (inst/sec)
gpgpu_simulation_rate = 1668 (cycle/sec)
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16384 bytes  to  symbol ck+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x403640 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
####  CUstream_st::push: Start pushing kernel: ComputeQ_GPU  ####
####  CUstream_st::push: Repeated ComputeQ_GPU encountered  ####
####  CUstream_st::push: Closing stream ####
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16384 bytes  to  symbol ck+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x403640 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
