

================================================================
== Vitis HLS Report for 'gemm_systolic_array_attn_12661_12662_1_Loop_l_bias_scale_j_proc35'
================================================================
* Date:           Thu Sep 14 02:28:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       29|       29|  96.570 ns|  96.570 ns|   29|   29|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       27|       27|        13|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1388|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|     1248|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     2126|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4414|     2690|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U7303  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7304  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7305  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7306  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7307  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7308  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7309  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7310  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7311  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7312  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7313  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7314  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7315  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7316  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7317  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7318  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |sitofp_32s_32_5_no_dsp_1_U7319       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7320       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7321       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7322       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7323       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7324       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7325       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7326       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7327       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7328       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7329       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7330       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7331       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7332       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7333       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U7334       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                                |                               |        0|  48| 2288|1248|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_13_fu_335_p2             |         +|   0|  0|  12|           5|           1|
    |sub_ln1559_10_fu_742_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_11_fu_1226_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_12_fu_776_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_13_fu_1249_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_14_fu_810_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_15_fu_1272_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_16_fu_844_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_17_fu_1295_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_18_fu_878_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_19_fu_1318_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_1_fu_1111_p2    |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_20_fu_912_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_21_fu_1341_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_22_fu_946_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_23_fu_1364_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_24_fu_980_p2    |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_25_fu_1387_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_26_fu_1014_p2   |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_27_fu_1410_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_28_fu_1048_p2   |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_29_fu_1433_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_2_fu_606_p2     |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_30_fu_1082_p2   |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_31_fu_1456_p2   |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_3_fu_1134_p2    |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_4_fu_640_p2     |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_5_fu_1157_p2    |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_6_fu_674_p2     |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_7_fu_1180_p2    |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_8_fu_708_p2     |         -|   0|  0|  32|           1|          25|
    |sub_ln1559_9_fu_1203_p2    |         -|   0|  0|  30|           1|          23|
    |sub_ln1559_fu_572_p2       |         -|   0|  0|  32|           1|          25|
    |ap_condition_499           |       and|   0|  0|   2|           1|           1|
    |icmp_ln82_fu_329_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ret_V_10_fu_1354_p3        |    select|   0|  0|  23|           1|          23|
    |ret_V_11_fu_1377_p3        |    select|   0|  0|  23|           1|          23|
    |ret_V_12_fu_1400_p3        |    select|   0|  0|  23|           1|          23|
    |ret_V_13_fu_1423_p3        |    select|   0|  0|  23|           1|          23|
    |ret_V_14_fu_1446_p3        |    select|   0|  0|  23|           1|          23|
    |ret_V_15_fu_1469_p3        |    select|   0|  0|  23|           1|          23|
    |ret_V_1_fu_1147_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_2_fu_1170_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_3_fu_1193_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_4_fu_1216_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_5_fu_1239_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_6_fu_1262_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_7_fu_1285_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_8_fu_1308_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_9_fu_1331_p3         |    select|   0|  0|  23|           1|          23|
    |ret_V_fu_1124_p3           |    select|   0|  0|  23|           1|          23|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1388|          61|        1147|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_12    |   9|          2|    5|         10|
    |attn_outp_blk_n          |   9|          2|    1|          2|
    |block_C_drainer_blk_n    |   9|          2|    1|          2|
    |j_fu_176                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_i_10_i_i_reg_2086             |  32|   0|   32|          0|
    |conv_i_11_i_i_reg_2091             |  32|   0|   32|          0|
    |conv_i_12_i_i_reg_2096             |  32|   0|   32|          0|
    |conv_i_13_i_i_reg_2101             |  32|   0|   32|          0|
    |conv_i_14_i_i_reg_2106             |  32|   0|   32|          0|
    |conv_i_15_i_i_reg_2111             |  32|   0|   32|          0|
    |conv_i_1_i_i_reg_2041              |  32|   0|   32|          0|
    |conv_i_2_i_i_reg_2046              |  32|   0|   32|          0|
    |conv_i_3_i_i_reg_2051              |  32|   0|   32|          0|
    |conv_i_4_i_i_reg_2056              |  32|   0|   32|          0|
    |conv_i_5_i_i_reg_2061              |  32|   0|   32|          0|
    |conv_i_6_i_i_reg_2066              |  32|   0|   32|          0|
    |conv_i_7_i_i_reg_2071              |  32|   0|   32|          0|
    |conv_i_8_i_i_reg_2076              |  32|   0|   32|          0|
    |conv_i_9_i_i_reg_2081              |  32|   0|   32|          0|
    |conv_i_i_i_reg_2036                |  32|   0|   32|          0|
    |j_fu_176                           |   5|   0|    5|          0|
    |outp_26_reg_2131                   |  32|   0|   32|          0|
    |outp_27_reg_2136                   |  32|   0|   32|          0|
    |outp_28_reg_2141                   |  32|   0|   32|          0|
    |outp_29_reg_2146                   |  32|   0|   32|          0|
    |outp_30_reg_2151                   |  32|   0|   32|          0|
    |outp_31_reg_2156                   |  32|   0|   32|          0|
    |outp_32_reg_2161                   |  32|   0|   32|          0|
    |outp_33_reg_2166                   |  32|   0|   32|          0|
    |outp_34_reg_2171                   |  32|   0|   32|          0|
    |outp_35_reg_2176                   |  32|   0|   32|          0|
    |outp_36_reg_2181                   |  32|   0|   32|          0|
    |outp_37_reg_2186                   |  32|   0|   32|          0|
    |outp_38_reg_2191                   |  32|   0|   32|          0|
    |outp_39_reg_2116                   |  32|   0|   32|          0|
    |outp_40_reg_2121                   |  32|   0|   32|          0|
    |outp_reg_2126                      |  32|   0|   32|          0|
    |ret_V_10_reg_1926                  |  23|   0|   23|          0|
    |ret_V_11_reg_1931                  |  23|   0|   23|          0|
    |ret_V_12_reg_1936                  |  23|   0|   23|          0|
    |ret_V_13_reg_1941                  |  23|   0|   23|          0|
    |ret_V_14_reg_1946                  |  23|   0|   23|          0|
    |ret_V_15_reg_1951                  |  23|   0|   23|          0|
    |ret_V_1_reg_1881                   |  23|   0|   23|          0|
    |ret_V_2_reg_1886                   |  23|   0|   23|          0|
    |ret_V_3_reg_1891                   |  23|   0|   23|          0|
    |ret_V_4_reg_1896                   |  23|   0|   23|          0|
    |ret_V_5_reg_1901                   |  23|   0|   23|          0|
    |ret_V_6_reg_1906                   |  23|   0|   23|          0|
    |ret_V_7_reg_1911                   |  23|   0|   23|          0|
    |ret_V_8_reg_1916                   |  23|   0|   23|          0|
    |ret_V_9_reg_1921                   |  23|   0|   23|          0|
    |ret_V_reg_1876                     |  23|   0|   23|          0|
    |tmp_10_reg_1786                    |   1|   0|    1|          0|
    |tmp_11_reg_1801                    |   1|   0|    1|          0|
    |tmp_12_reg_1816                    |   1|   0|    1|          0|
    |tmp_13_reg_1831                    |   1|   0|    1|          0|
    |tmp_14_reg_1846                    |   1|   0|    1|          0|
    |tmp_15_reg_1861                    |   1|   0|    1|          0|
    |tmp_1_reg_1651                     |   1|   0|    1|          0|
    |tmp_2_reg_1666                     |   1|   0|    1|          0|
    |tmp_3_reg_1681                     |   1|   0|    1|          0|
    |tmp_4_reg_1696                     |   1|   0|    1|          0|
    |tmp_5_reg_1711                     |   1|   0|    1|          0|
    |tmp_6_reg_1726                     |   1|   0|    1|          0|
    |tmp_7_reg_1741                     |   1|   0|    1|          0|
    |tmp_8_reg_1756                     |   1|   0|    1|          0|
    |tmp_9_reg_1771                     |   1|   0|    1|          0|
    |tmp_reg_1636                       |   1|   0|    1|          0|
    |trunc_ln1559_10_reg_1716           |  22|   0|   22|          0|
    |trunc_ln1559_11_reg_1721           |  21|   0|   21|          0|
    |trunc_ln1559_12_reg_1731           |  22|   0|   22|          0|
    |trunc_ln1559_13_reg_1736           |  21|   0|   21|          0|
    |trunc_ln1559_14_reg_1746           |  22|   0|   22|          0|
    |trunc_ln1559_15_reg_1751           |  21|   0|   21|          0|
    |trunc_ln1559_16_reg_1761           |  22|   0|   22|          0|
    |trunc_ln1559_17_reg_1766           |  21|   0|   21|          0|
    |trunc_ln1559_18_reg_1776           |  22|   0|   22|          0|
    |trunc_ln1559_19_reg_1781           |  21|   0|   21|          0|
    |trunc_ln1559_1_reg_1646            |  21|   0|   21|          0|
    |trunc_ln1559_20_reg_1791           |  22|   0|   22|          0|
    |trunc_ln1559_21_reg_1796           |  21|   0|   21|          0|
    |trunc_ln1559_22_reg_1806           |  22|   0|   22|          0|
    |trunc_ln1559_23_reg_1811           |  21|   0|   21|          0|
    |trunc_ln1559_24_reg_1821           |  22|   0|   22|          0|
    |trunc_ln1559_25_reg_1826           |  21|   0|   21|          0|
    |trunc_ln1559_26_reg_1836           |  22|   0|   22|          0|
    |trunc_ln1559_27_reg_1841           |  21|   0|   21|          0|
    |trunc_ln1559_28_reg_1851           |  22|   0|   22|          0|
    |trunc_ln1559_29_reg_1856           |  21|   0|   21|          0|
    |trunc_ln1559_2_reg_1656            |  22|   0|   22|          0|
    |trunc_ln1559_30_reg_1866           |  22|   0|   22|          0|
    |trunc_ln1559_31_reg_1871           |  21|   0|   21|          0|
    |trunc_ln1559_3_reg_1661            |  21|   0|   21|          0|
    |trunc_ln1559_4_reg_1671            |  22|   0|   22|          0|
    |trunc_ln1559_5_reg_1676            |  21|   0|   21|          0|
    |trunc_ln1559_6_reg_1686            |  22|   0|   22|          0|
    |trunc_ln1559_7_reg_1691            |  21|   0|   21|          0|
    |trunc_ln1559_8_reg_1701            |  22|   0|   22|          0|
    |trunc_ln1559_9_reg_1706            |  21|   0|   21|          0|
    |trunc_ln1559_s_reg_1641            |  22|   0|   22|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2126|   0| 2126|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_attn.12661.12662.1_Loop_l_bias_scale_j_proc35|  return value|
|block_C_drainer_dout            |   in|  384|     ap_fifo|                                                    block_C_drainer|       pointer|
|block_C_drainer_num_data_valid  |   in|    3|     ap_fifo|                                                    block_C_drainer|       pointer|
|block_C_drainer_fifo_cap        |   in|    3|     ap_fifo|                                                    block_C_drainer|       pointer|
|block_C_drainer_empty_n         |   in|    1|     ap_fifo|                                                    block_C_drainer|       pointer|
|block_C_drainer_read            |  out|    1|     ap_fifo|                                                    block_C_drainer|       pointer|
|attn_outp_din                   |  out|  512|     ap_fifo|                                                          attn_outp|       pointer|
|attn_outp_num_data_valid        |   in|    3|     ap_fifo|                                                          attn_outp|       pointer|
|attn_outp_fifo_cap              |   in|    3|     ap_fifo|                                                          attn_outp|       pointer|
|attn_outp_full_n                |   in|    1|     ap_fifo|                                                          attn_outp|       pointer|
|attn_outp_write                 |  out|    1|     ap_fifo|                                                          attn_outp|       pointer|
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

