

================================================================
== Vitis HLS Report for 'Loop_loop30_proc3'
================================================================
* Date:           Fri Sep 27 21:48:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3593|     3593|  11.965 us|  11.965 us|  3593|  3593|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop30_loop31_loop32  |     3591|     3591|         9|          1|          1|  3584|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      946|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    84|     4004|     2184|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      549|    -|
|Register             |        -|     -|     3614|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    84|     7618|     3679|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U345    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U346    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U347    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U348    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U349    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U350    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U351    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U352    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U353    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U354    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U355    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U356    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U357    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U358    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U359    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U360    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U361    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U362    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U363    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U364    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U365    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U366    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U367    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U368    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U369    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U370    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U371    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U372    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U317  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U318  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U319  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U320  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U321  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U322  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U323  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U324  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U325  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U326  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U327  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U328  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U329  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U330  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U331  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U332  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U333  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U334  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U335  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U336  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U337  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U338  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U339  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U340  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U341  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U342  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U343  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U344  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                               |                               |        0|  84| 4004|2184|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_810_p2               |         +|   0|  0|  19|          12|           1|
    |ap_condition_988                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln140_fu_804_p2              |      icmp|   0|  0|  19|          12|          11|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |        or|   0|  0|   2|           1|           1|
    |select_ln156_10_fu_1046_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_11_fu_1057_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_12_fu_1068_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_13_fu_1079_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_14_fu_1090_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_15_fu_1101_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_16_fu_1112_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_17_fu_1123_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_18_fu_1134_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_19_fu_1145_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_1_fu_947_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln156_20_fu_1156_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_21_fu_1167_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_22_fu_1178_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_23_fu_1189_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_24_fu_1200_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_25_fu_1211_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_26_fu_1222_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_27_fu_1233_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln156_2_fu_958_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln156_3_fu_969_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln156_4_fu_980_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln156_5_fu_991_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln156_6_fu_1002_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln156_7_fu_1013_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln156_8_fu_1024_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln156_9_fu_1035_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln156_fu_936_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 946|          58|         915|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|   12|         24|
    |indvar_flatten10_fu_148                 |   9|          2|   12|         24|
    |real_start                              |   9|          2|    1|          2|
    |v38_10_blk_n                            |   9|          2|    1|          2|
    |v38_11_blk_n                            |   9|          2|    1|          2|
    |v38_12_blk_n                            |   9|          2|    1|          2|
    |v38_13_blk_n                            |   9|          2|    1|          2|
    |v38_14_blk_n                            |   9|          2|    1|          2|
    |v38_15_blk_n                            |   9|          2|    1|          2|
    |v38_16_blk_n                            |   9|          2|    1|          2|
    |v38_17_blk_n                            |   9|          2|    1|          2|
    |v38_18_blk_n                            |   9|          2|    1|          2|
    |v38_19_blk_n                            |   9|          2|    1|          2|
    |v38_1_blk_n                             |   9|          2|    1|          2|
    |v38_20_blk_n                            |   9|          2|    1|          2|
    |v38_21_blk_n                            |   9|          2|    1|          2|
    |v38_22_blk_n                            |   9|          2|    1|          2|
    |v38_23_blk_n                            |   9|          2|    1|          2|
    |v38_24_blk_n                            |   9|          2|    1|          2|
    |v38_25_blk_n                            |   9|          2|    1|          2|
    |v38_26_blk_n                            |   9|          2|    1|          2|
    |v38_27_blk_n                            |   9|          2|    1|          2|
    |v38_2_blk_n                             |   9|          2|    1|          2|
    |v38_3_blk_n                             |   9|          2|    1|          2|
    |v38_4_blk_n                             |   9|          2|    1|          2|
    |v38_5_blk_n                             |   9|          2|    1|          2|
    |v38_6_blk_n                             |   9|          2|    1|          2|
    |v38_7_blk_n                             |   9|          2|    1|          2|
    |v38_8_blk_n                             |   9|          2|    1|          2|
    |v38_9_blk_n                             |   9|          2|    1|          2|
    |v38_blk_n                               |   9|          2|    1|          2|
    |v54_10_blk_n                            |   9|          2|    1|          2|
    |v54_11_blk_n                            |   9|          2|    1|          2|
    |v54_12_blk_n                            |   9|          2|    1|          2|
    |v54_13_blk_n                            |   9|          2|    1|          2|
    |v54_14_blk_n                            |   9|          2|    1|          2|
    |v54_15_blk_n                            |   9|          2|    1|          2|
    |v54_16_blk_n                            |   9|          2|    1|          2|
    |v54_17_blk_n                            |   9|          2|    1|          2|
    |v54_18_blk_n                            |   9|          2|    1|          2|
    |v54_19_blk_n                            |   9|          2|    1|          2|
    |v54_1_blk_n                             |   9|          2|    1|          2|
    |v54_20_blk_n                            |   9|          2|    1|          2|
    |v54_21_blk_n                            |   9|          2|    1|          2|
    |v54_22_blk_n                            |   9|          2|    1|          2|
    |v54_23_blk_n                            |   9|          2|    1|          2|
    |v54_24_blk_n                            |   9|          2|    1|          2|
    |v54_25_blk_n                            |   9|          2|    1|          2|
    |v54_26_blk_n                            |   9|          2|    1|          2|
    |v54_27_blk_n                            |   9|          2|    1|          2|
    |v54_2_blk_n                             |   9|          2|    1|          2|
    |v54_3_blk_n                             |   9|          2|    1|          2|
    |v54_4_blk_n                             |   9|          2|    1|          2|
    |v54_5_blk_n                             |   9|          2|    1|          2|
    |v54_6_blk_n                             |   9|          2|    1|          2|
    |v54_7_blk_n                             |   9|          2|    1|          2|
    |v54_8_blk_n                             |   9|          2|    1|          2|
    |v54_9_blk_n                             |   9|          2|    1|          2|
    |v54_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 549|        122|   83|        166|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |indvar_flatten10_fu_148           |  12|   0|   12|          0|
    |select_ln156_10_reg_1750          |  32|   0|   32|          0|
    |select_ln156_11_reg_1755          |  32|   0|   32|          0|
    |select_ln156_12_reg_1760          |  32|   0|   32|          0|
    |select_ln156_13_reg_1765          |  32|   0|   32|          0|
    |select_ln156_14_reg_1770          |  32|   0|   32|          0|
    |select_ln156_15_reg_1775          |  32|   0|   32|          0|
    |select_ln156_16_reg_1780          |  32|   0|   32|          0|
    |select_ln156_17_reg_1785          |  32|   0|   32|          0|
    |select_ln156_18_reg_1790          |  32|   0|   32|          0|
    |select_ln156_19_reg_1795          |  32|   0|   32|          0|
    |select_ln156_1_reg_1705           |  32|   0|   32|          0|
    |select_ln156_20_reg_1800          |  32|   0|   32|          0|
    |select_ln156_21_reg_1805          |  32|   0|   32|          0|
    |select_ln156_22_reg_1810          |  32|   0|   32|          0|
    |select_ln156_23_reg_1815          |  32|   0|   32|          0|
    |select_ln156_24_reg_1820          |  32|   0|   32|          0|
    |select_ln156_25_reg_1825          |  32|   0|   32|          0|
    |select_ln156_26_reg_1830          |  32|   0|   32|          0|
    |select_ln156_27_reg_1835          |  32|   0|   32|          0|
    |select_ln156_2_reg_1710           |  32|   0|   32|          0|
    |select_ln156_3_reg_1715           |  32|   0|   32|          0|
    |select_ln156_4_reg_1720           |  32|   0|   32|          0|
    |select_ln156_5_reg_1725           |  32|   0|   32|          0|
    |select_ln156_6_reg_1730           |  32|   0|   32|          0|
    |select_ln156_7_reg_1735           |  32|   0|   32|          0|
    |select_ln156_8_reg_1740           |  32|   0|   32|          0|
    |select_ln156_9_reg_1745           |  32|   0|   32|          0|
    |select_ln156_reg_1700             |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v38_10_read_reg_1302              |  32|   0|   32|          0|
    |v38_11_read_reg_1307              |  32|   0|   32|          0|
    |v38_12_read_reg_1312              |  32|   0|   32|          0|
    |v38_13_read_reg_1317              |  32|   0|   32|          0|
    |v38_14_read_reg_1322              |  32|   0|   32|          0|
    |v38_15_read_reg_1327              |  32|   0|   32|          0|
    |v38_16_read_reg_1332              |  32|   0|   32|          0|
    |v38_17_read_reg_1337              |  32|   0|   32|          0|
    |v38_18_read_reg_1342              |  32|   0|   32|          0|
    |v38_19_read_reg_1347              |  32|   0|   32|          0|
    |v38_1_read_reg_1257               |  32|   0|   32|          0|
    |v38_20_read_reg_1352              |  32|   0|   32|          0|
    |v38_21_read_reg_1357              |  32|   0|   32|          0|
    |v38_22_read_reg_1362              |  32|   0|   32|          0|
    |v38_23_read_reg_1367              |  32|   0|   32|          0|
    |v38_24_read_reg_1372              |  32|   0|   32|          0|
    |v38_25_read_reg_1377              |  32|   0|   32|          0|
    |v38_26_read_reg_1382              |  32|   0|   32|          0|
    |v38_27_read_reg_1387              |  32|   0|   32|          0|
    |v38_2_read_reg_1262               |  32|   0|   32|          0|
    |v38_3_read_reg_1267               |  32|   0|   32|          0|
    |v38_4_read_reg_1272               |  32|   0|   32|          0|
    |v38_5_read_reg_1277               |  32|   0|   32|          0|
    |v38_6_read_reg_1282               |  32|   0|   32|          0|
    |v38_7_read_reg_1287               |  32|   0|   32|          0|
    |v38_8_read_reg_1292               |  32|   0|   32|          0|
    |v38_9_read_reg_1297               |  32|   0|   32|          0|
    |v38_read_reg_1252                 |  32|   0|   32|          0|
    |v65_10_reg_1592                   |  32|   0|   32|          0|
    |v65_10_reg_1592_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_11_reg_1598                   |  32|   0|   32|          0|
    |v65_11_reg_1598_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_12_reg_1604                   |  32|   0|   32|          0|
    |v65_12_reg_1604_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_13_reg_1610                   |  32|   0|   32|          0|
    |v65_13_reg_1610_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_14_reg_1616                   |  32|   0|   32|          0|
    |v65_14_reg_1616_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_15_reg_1622                   |  32|   0|   32|          0|
    |v65_15_reg_1622_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_16_reg_1628                   |  32|   0|   32|          0|
    |v65_16_reg_1628_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_17_reg_1634                   |  32|   0|   32|          0|
    |v65_17_reg_1634_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_18_reg_1640                   |  32|   0|   32|          0|
    |v65_18_reg_1640_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_19_reg_1646                   |  32|   0|   32|          0|
    |v65_19_reg_1646_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_1_reg_1538                    |  32|   0|   32|          0|
    |v65_1_reg_1538_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_20_reg_1652                   |  32|   0|   32|          0|
    |v65_20_reg_1652_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_21_reg_1658                   |  32|   0|   32|          0|
    |v65_21_reg_1658_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_22_reg_1664                   |  32|   0|   32|          0|
    |v65_22_reg_1664_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_23_reg_1670                   |  32|   0|   32|          0|
    |v65_23_reg_1670_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_24_reg_1676                   |  32|   0|   32|          0|
    |v65_24_reg_1676_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_25_reg_1682                   |  32|   0|   32|          0|
    |v65_25_reg_1682_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_26_reg_1688                   |  32|   0|   32|          0|
    |v65_26_reg_1688_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_27_reg_1694                   |  32|   0|   32|          0|
    |v65_27_reg_1694_pp0_iter6_reg     |  32|   0|   32|          0|
    |v65_2_reg_1544                    |  32|   0|   32|          0|
    |v65_2_reg_1544_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_3_reg_1550                    |  32|   0|   32|          0|
    |v65_3_reg_1550_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_4_reg_1556                    |  32|   0|   32|          0|
    |v65_4_reg_1556_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_5_reg_1562                    |  32|   0|   32|          0|
    |v65_5_reg_1562_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_6_reg_1568                    |  32|   0|   32|          0|
    |v65_6_reg_1568_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_7_reg_1574                    |  32|   0|   32|          0|
    |v65_7_reg_1574_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_8_reg_1580                    |  32|   0|   32|          0|
    |v65_8_reg_1580_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_9_reg_1586                    |  32|   0|   32|          0|
    |v65_9_reg_1586_pp0_iter6_reg      |  32|   0|   32|          0|
    |v65_reg_1532                      |  32|   0|   32|          0|
    |v65_reg_1532_pp0_iter6_reg        |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3614|   0| 3614|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3|  return value|
|v38_dout               |   in|   32|     ap_fifo|                v38|       pointer|
|v38_num_data_valid     |   in|   13|     ap_fifo|                v38|       pointer|
|v38_fifo_cap           |   in|   13|     ap_fifo|                v38|       pointer|
|v38_empty_n            |   in|    1|     ap_fifo|                v38|       pointer|
|v38_read               |  out|    1|     ap_fifo|                v38|       pointer|
|v38_1_dout             |   in|   32|     ap_fifo|              v38_1|       pointer|
|v38_1_num_data_valid   |   in|   13|     ap_fifo|              v38_1|       pointer|
|v38_1_fifo_cap         |   in|   13|     ap_fifo|              v38_1|       pointer|
|v38_1_empty_n          |   in|    1|     ap_fifo|              v38_1|       pointer|
|v38_1_read             |  out|    1|     ap_fifo|              v38_1|       pointer|
|v38_2_dout             |   in|   32|     ap_fifo|              v38_2|       pointer|
|v38_2_num_data_valid   |   in|   13|     ap_fifo|              v38_2|       pointer|
|v38_2_fifo_cap         |   in|   13|     ap_fifo|              v38_2|       pointer|
|v38_2_empty_n          |   in|    1|     ap_fifo|              v38_2|       pointer|
|v38_2_read             |  out|    1|     ap_fifo|              v38_2|       pointer|
|v38_3_dout             |   in|   32|     ap_fifo|              v38_3|       pointer|
|v38_3_num_data_valid   |   in|   13|     ap_fifo|              v38_3|       pointer|
|v38_3_fifo_cap         |   in|   13|     ap_fifo|              v38_3|       pointer|
|v38_3_empty_n          |   in|    1|     ap_fifo|              v38_3|       pointer|
|v38_3_read             |  out|    1|     ap_fifo|              v38_3|       pointer|
|v38_4_dout             |   in|   32|     ap_fifo|              v38_4|       pointer|
|v38_4_num_data_valid   |   in|   13|     ap_fifo|              v38_4|       pointer|
|v38_4_fifo_cap         |   in|   13|     ap_fifo|              v38_4|       pointer|
|v38_4_empty_n          |   in|    1|     ap_fifo|              v38_4|       pointer|
|v38_4_read             |  out|    1|     ap_fifo|              v38_4|       pointer|
|v38_5_dout             |   in|   32|     ap_fifo|              v38_5|       pointer|
|v38_5_num_data_valid   |   in|   13|     ap_fifo|              v38_5|       pointer|
|v38_5_fifo_cap         |   in|   13|     ap_fifo|              v38_5|       pointer|
|v38_5_empty_n          |   in|    1|     ap_fifo|              v38_5|       pointer|
|v38_5_read             |  out|    1|     ap_fifo|              v38_5|       pointer|
|v38_6_dout             |   in|   32|     ap_fifo|              v38_6|       pointer|
|v38_6_num_data_valid   |   in|   13|     ap_fifo|              v38_6|       pointer|
|v38_6_fifo_cap         |   in|   13|     ap_fifo|              v38_6|       pointer|
|v38_6_empty_n          |   in|    1|     ap_fifo|              v38_6|       pointer|
|v38_6_read             |  out|    1|     ap_fifo|              v38_6|       pointer|
|v38_7_dout             |   in|   32|     ap_fifo|              v38_7|       pointer|
|v38_7_num_data_valid   |   in|   13|     ap_fifo|              v38_7|       pointer|
|v38_7_fifo_cap         |   in|   13|     ap_fifo|              v38_7|       pointer|
|v38_7_empty_n          |   in|    1|     ap_fifo|              v38_7|       pointer|
|v38_7_read             |  out|    1|     ap_fifo|              v38_7|       pointer|
|v38_8_dout             |   in|   32|     ap_fifo|              v38_8|       pointer|
|v38_8_num_data_valid   |   in|   13|     ap_fifo|              v38_8|       pointer|
|v38_8_fifo_cap         |   in|   13|     ap_fifo|              v38_8|       pointer|
|v38_8_empty_n          |   in|    1|     ap_fifo|              v38_8|       pointer|
|v38_8_read             |  out|    1|     ap_fifo|              v38_8|       pointer|
|v38_9_dout             |   in|   32|     ap_fifo|              v38_9|       pointer|
|v38_9_num_data_valid   |   in|   13|     ap_fifo|              v38_9|       pointer|
|v38_9_fifo_cap         |   in|   13|     ap_fifo|              v38_9|       pointer|
|v38_9_empty_n          |   in|    1|     ap_fifo|              v38_9|       pointer|
|v38_9_read             |  out|    1|     ap_fifo|              v38_9|       pointer|
|v38_10_dout            |   in|   32|     ap_fifo|             v38_10|       pointer|
|v38_10_num_data_valid  |   in|   13|     ap_fifo|             v38_10|       pointer|
|v38_10_fifo_cap        |   in|   13|     ap_fifo|             v38_10|       pointer|
|v38_10_empty_n         |   in|    1|     ap_fifo|             v38_10|       pointer|
|v38_10_read            |  out|    1|     ap_fifo|             v38_10|       pointer|
|v38_11_dout            |   in|   32|     ap_fifo|             v38_11|       pointer|
|v38_11_num_data_valid  |   in|   13|     ap_fifo|             v38_11|       pointer|
|v38_11_fifo_cap        |   in|   13|     ap_fifo|             v38_11|       pointer|
|v38_11_empty_n         |   in|    1|     ap_fifo|             v38_11|       pointer|
|v38_11_read            |  out|    1|     ap_fifo|             v38_11|       pointer|
|v38_12_dout            |   in|   32|     ap_fifo|             v38_12|       pointer|
|v38_12_num_data_valid  |   in|   13|     ap_fifo|             v38_12|       pointer|
|v38_12_fifo_cap        |   in|   13|     ap_fifo|             v38_12|       pointer|
|v38_12_empty_n         |   in|    1|     ap_fifo|             v38_12|       pointer|
|v38_12_read            |  out|    1|     ap_fifo|             v38_12|       pointer|
|v38_13_dout            |   in|   32|     ap_fifo|             v38_13|       pointer|
|v38_13_num_data_valid  |   in|   13|     ap_fifo|             v38_13|       pointer|
|v38_13_fifo_cap        |   in|   13|     ap_fifo|             v38_13|       pointer|
|v38_13_empty_n         |   in|    1|     ap_fifo|             v38_13|       pointer|
|v38_13_read            |  out|    1|     ap_fifo|             v38_13|       pointer|
|v38_14_dout            |   in|   32|     ap_fifo|             v38_14|       pointer|
|v38_14_num_data_valid  |   in|   13|     ap_fifo|             v38_14|       pointer|
|v38_14_fifo_cap        |   in|   13|     ap_fifo|             v38_14|       pointer|
|v38_14_empty_n         |   in|    1|     ap_fifo|             v38_14|       pointer|
|v38_14_read            |  out|    1|     ap_fifo|             v38_14|       pointer|
|v38_15_dout            |   in|   32|     ap_fifo|             v38_15|       pointer|
|v38_15_num_data_valid  |   in|   13|     ap_fifo|             v38_15|       pointer|
|v38_15_fifo_cap        |   in|   13|     ap_fifo|             v38_15|       pointer|
|v38_15_empty_n         |   in|    1|     ap_fifo|             v38_15|       pointer|
|v38_15_read            |  out|    1|     ap_fifo|             v38_15|       pointer|
|v38_16_dout            |   in|   32|     ap_fifo|             v38_16|       pointer|
|v38_16_num_data_valid  |   in|   13|     ap_fifo|             v38_16|       pointer|
|v38_16_fifo_cap        |   in|   13|     ap_fifo|             v38_16|       pointer|
|v38_16_empty_n         |   in|    1|     ap_fifo|             v38_16|       pointer|
|v38_16_read            |  out|    1|     ap_fifo|             v38_16|       pointer|
|v38_17_dout            |   in|   32|     ap_fifo|             v38_17|       pointer|
|v38_17_num_data_valid  |   in|   13|     ap_fifo|             v38_17|       pointer|
|v38_17_fifo_cap        |   in|   13|     ap_fifo|             v38_17|       pointer|
|v38_17_empty_n         |   in|    1|     ap_fifo|             v38_17|       pointer|
|v38_17_read            |  out|    1|     ap_fifo|             v38_17|       pointer|
|v38_18_dout            |   in|   32|     ap_fifo|             v38_18|       pointer|
|v38_18_num_data_valid  |   in|   13|     ap_fifo|             v38_18|       pointer|
|v38_18_fifo_cap        |   in|   13|     ap_fifo|             v38_18|       pointer|
|v38_18_empty_n         |   in|    1|     ap_fifo|             v38_18|       pointer|
|v38_18_read            |  out|    1|     ap_fifo|             v38_18|       pointer|
|v38_19_dout            |   in|   32|     ap_fifo|             v38_19|       pointer|
|v38_19_num_data_valid  |   in|   13|     ap_fifo|             v38_19|       pointer|
|v38_19_fifo_cap        |   in|   13|     ap_fifo|             v38_19|       pointer|
|v38_19_empty_n         |   in|    1|     ap_fifo|             v38_19|       pointer|
|v38_19_read            |  out|    1|     ap_fifo|             v38_19|       pointer|
|v38_20_dout            |   in|   32|     ap_fifo|             v38_20|       pointer|
|v38_20_num_data_valid  |   in|   13|     ap_fifo|             v38_20|       pointer|
|v38_20_fifo_cap        |   in|   13|     ap_fifo|             v38_20|       pointer|
|v38_20_empty_n         |   in|    1|     ap_fifo|             v38_20|       pointer|
|v38_20_read            |  out|    1|     ap_fifo|             v38_20|       pointer|
|v38_21_dout            |   in|   32|     ap_fifo|             v38_21|       pointer|
|v38_21_num_data_valid  |   in|   13|     ap_fifo|             v38_21|       pointer|
|v38_21_fifo_cap        |   in|   13|     ap_fifo|             v38_21|       pointer|
|v38_21_empty_n         |   in|    1|     ap_fifo|             v38_21|       pointer|
|v38_21_read            |  out|    1|     ap_fifo|             v38_21|       pointer|
|v38_22_dout            |   in|   32|     ap_fifo|             v38_22|       pointer|
|v38_22_num_data_valid  |   in|   13|     ap_fifo|             v38_22|       pointer|
|v38_22_fifo_cap        |   in|   13|     ap_fifo|             v38_22|       pointer|
|v38_22_empty_n         |   in|    1|     ap_fifo|             v38_22|       pointer|
|v38_22_read            |  out|    1|     ap_fifo|             v38_22|       pointer|
|v38_23_dout            |   in|   32|     ap_fifo|             v38_23|       pointer|
|v38_23_num_data_valid  |   in|   13|     ap_fifo|             v38_23|       pointer|
|v38_23_fifo_cap        |   in|   13|     ap_fifo|             v38_23|       pointer|
|v38_23_empty_n         |   in|    1|     ap_fifo|             v38_23|       pointer|
|v38_23_read            |  out|    1|     ap_fifo|             v38_23|       pointer|
|v38_24_dout            |   in|   32|     ap_fifo|             v38_24|       pointer|
|v38_24_num_data_valid  |   in|   13|     ap_fifo|             v38_24|       pointer|
|v38_24_fifo_cap        |   in|   13|     ap_fifo|             v38_24|       pointer|
|v38_24_empty_n         |   in|    1|     ap_fifo|             v38_24|       pointer|
|v38_24_read            |  out|    1|     ap_fifo|             v38_24|       pointer|
|v38_25_dout            |   in|   32|     ap_fifo|             v38_25|       pointer|
|v38_25_num_data_valid  |   in|   13|     ap_fifo|             v38_25|       pointer|
|v38_25_fifo_cap        |   in|   13|     ap_fifo|             v38_25|       pointer|
|v38_25_empty_n         |   in|    1|     ap_fifo|             v38_25|       pointer|
|v38_25_read            |  out|    1|     ap_fifo|             v38_25|       pointer|
|v38_26_dout            |   in|   32|     ap_fifo|             v38_26|       pointer|
|v38_26_num_data_valid  |   in|   13|     ap_fifo|             v38_26|       pointer|
|v38_26_fifo_cap        |   in|   13|     ap_fifo|             v38_26|       pointer|
|v38_26_empty_n         |   in|    1|     ap_fifo|             v38_26|       pointer|
|v38_26_read            |  out|    1|     ap_fifo|             v38_26|       pointer|
|v38_27_dout            |   in|   32|     ap_fifo|             v38_27|       pointer|
|v38_27_num_data_valid  |   in|   13|     ap_fifo|             v38_27|       pointer|
|v38_27_fifo_cap        |   in|   13|     ap_fifo|             v38_27|       pointer|
|v38_27_empty_n         |   in|    1|     ap_fifo|             v38_27|       pointer|
|v38_27_read            |  out|    1|     ap_fifo|             v38_27|       pointer|
|v54_din                |  out|   32|     ap_fifo|                v54|       pointer|
|v54_num_data_valid     |   in|   13|     ap_fifo|                v54|       pointer|
|v54_fifo_cap           |   in|   13|     ap_fifo|                v54|       pointer|
|v54_full_n             |   in|    1|     ap_fifo|                v54|       pointer|
|v54_write              |  out|    1|     ap_fifo|                v54|       pointer|
|v54_1_din              |  out|   32|     ap_fifo|              v54_1|       pointer|
|v54_1_num_data_valid   |   in|   13|     ap_fifo|              v54_1|       pointer|
|v54_1_fifo_cap         |   in|   13|     ap_fifo|              v54_1|       pointer|
|v54_1_full_n           |   in|    1|     ap_fifo|              v54_1|       pointer|
|v54_1_write            |  out|    1|     ap_fifo|              v54_1|       pointer|
|v54_2_din              |  out|   32|     ap_fifo|              v54_2|       pointer|
|v54_2_num_data_valid   |   in|   13|     ap_fifo|              v54_2|       pointer|
|v54_2_fifo_cap         |   in|   13|     ap_fifo|              v54_2|       pointer|
|v54_2_full_n           |   in|    1|     ap_fifo|              v54_2|       pointer|
|v54_2_write            |  out|    1|     ap_fifo|              v54_2|       pointer|
|v54_3_din              |  out|   32|     ap_fifo|              v54_3|       pointer|
|v54_3_num_data_valid   |   in|   13|     ap_fifo|              v54_3|       pointer|
|v54_3_fifo_cap         |   in|   13|     ap_fifo|              v54_3|       pointer|
|v54_3_full_n           |   in|    1|     ap_fifo|              v54_3|       pointer|
|v54_3_write            |  out|    1|     ap_fifo|              v54_3|       pointer|
|v54_4_din              |  out|   32|     ap_fifo|              v54_4|       pointer|
|v54_4_num_data_valid   |   in|   13|     ap_fifo|              v54_4|       pointer|
|v54_4_fifo_cap         |   in|   13|     ap_fifo|              v54_4|       pointer|
|v54_4_full_n           |   in|    1|     ap_fifo|              v54_4|       pointer|
|v54_4_write            |  out|    1|     ap_fifo|              v54_4|       pointer|
|v54_5_din              |  out|   32|     ap_fifo|              v54_5|       pointer|
|v54_5_num_data_valid   |   in|   13|     ap_fifo|              v54_5|       pointer|
|v54_5_fifo_cap         |   in|   13|     ap_fifo|              v54_5|       pointer|
|v54_5_full_n           |   in|    1|     ap_fifo|              v54_5|       pointer|
|v54_5_write            |  out|    1|     ap_fifo|              v54_5|       pointer|
|v54_6_din              |  out|   32|     ap_fifo|              v54_6|       pointer|
|v54_6_num_data_valid   |   in|   13|     ap_fifo|              v54_6|       pointer|
|v54_6_fifo_cap         |   in|   13|     ap_fifo|              v54_6|       pointer|
|v54_6_full_n           |   in|    1|     ap_fifo|              v54_6|       pointer|
|v54_6_write            |  out|    1|     ap_fifo|              v54_6|       pointer|
|v54_7_din              |  out|   32|     ap_fifo|              v54_7|       pointer|
|v54_7_num_data_valid   |   in|   13|     ap_fifo|              v54_7|       pointer|
|v54_7_fifo_cap         |   in|   13|     ap_fifo|              v54_7|       pointer|
|v54_7_full_n           |   in|    1|     ap_fifo|              v54_7|       pointer|
|v54_7_write            |  out|    1|     ap_fifo|              v54_7|       pointer|
|v54_8_din              |  out|   32|     ap_fifo|              v54_8|       pointer|
|v54_8_num_data_valid   |   in|   13|     ap_fifo|              v54_8|       pointer|
|v54_8_fifo_cap         |   in|   13|     ap_fifo|              v54_8|       pointer|
|v54_8_full_n           |   in|    1|     ap_fifo|              v54_8|       pointer|
|v54_8_write            |  out|    1|     ap_fifo|              v54_8|       pointer|
|v54_9_din              |  out|   32|     ap_fifo|              v54_9|       pointer|
|v54_9_num_data_valid   |   in|   13|     ap_fifo|              v54_9|       pointer|
|v54_9_fifo_cap         |   in|   13|     ap_fifo|              v54_9|       pointer|
|v54_9_full_n           |   in|    1|     ap_fifo|              v54_9|       pointer|
|v54_9_write            |  out|    1|     ap_fifo|              v54_9|       pointer|
|v54_10_din             |  out|   32|     ap_fifo|             v54_10|       pointer|
|v54_10_num_data_valid  |   in|   13|     ap_fifo|             v54_10|       pointer|
|v54_10_fifo_cap        |   in|   13|     ap_fifo|             v54_10|       pointer|
|v54_10_full_n          |   in|    1|     ap_fifo|             v54_10|       pointer|
|v54_10_write           |  out|    1|     ap_fifo|             v54_10|       pointer|
|v54_11_din             |  out|   32|     ap_fifo|             v54_11|       pointer|
|v54_11_num_data_valid  |   in|   13|     ap_fifo|             v54_11|       pointer|
|v54_11_fifo_cap        |   in|   13|     ap_fifo|             v54_11|       pointer|
|v54_11_full_n          |   in|    1|     ap_fifo|             v54_11|       pointer|
|v54_11_write           |  out|    1|     ap_fifo|             v54_11|       pointer|
|v54_12_din             |  out|   32|     ap_fifo|             v54_12|       pointer|
|v54_12_num_data_valid  |   in|   13|     ap_fifo|             v54_12|       pointer|
|v54_12_fifo_cap        |   in|   13|     ap_fifo|             v54_12|       pointer|
|v54_12_full_n          |   in|    1|     ap_fifo|             v54_12|       pointer|
|v54_12_write           |  out|    1|     ap_fifo|             v54_12|       pointer|
|v54_13_din             |  out|   32|     ap_fifo|             v54_13|       pointer|
|v54_13_num_data_valid  |   in|   13|     ap_fifo|             v54_13|       pointer|
|v54_13_fifo_cap        |   in|   13|     ap_fifo|             v54_13|       pointer|
|v54_13_full_n          |   in|    1|     ap_fifo|             v54_13|       pointer|
|v54_13_write           |  out|    1|     ap_fifo|             v54_13|       pointer|
|v54_14_din             |  out|   32|     ap_fifo|             v54_14|       pointer|
|v54_14_num_data_valid  |   in|   13|     ap_fifo|             v54_14|       pointer|
|v54_14_fifo_cap        |   in|   13|     ap_fifo|             v54_14|       pointer|
|v54_14_full_n          |   in|    1|     ap_fifo|             v54_14|       pointer|
|v54_14_write           |  out|    1|     ap_fifo|             v54_14|       pointer|
|v54_15_din             |  out|   32|     ap_fifo|             v54_15|       pointer|
|v54_15_num_data_valid  |   in|   13|     ap_fifo|             v54_15|       pointer|
|v54_15_fifo_cap        |   in|   13|     ap_fifo|             v54_15|       pointer|
|v54_15_full_n          |   in|    1|     ap_fifo|             v54_15|       pointer|
|v54_15_write           |  out|    1|     ap_fifo|             v54_15|       pointer|
|v54_16_din             |  out|   32|     ap_fifo|             v54_16|       pointer|
|v54_16_num_data_valid  |   in|   13|     ap_fifo|             v54_16|       pointer|
|v54_16_fifo_cap        |   in|   13|     ap_fifo|             v54_16|       pointer|
|v54_16_full_n          |   in|    1|     ap_fifo|             v54_16|       pointer|
|v54_16_write           |  out|    1|     ap_fifo|             v54_16|       pointer|
|v54_17_din             |  out|   32|     ap_fifo|             v54_17|       pointer|
|v54_17_num_data_valid  |   in|   13|     ap_fifo|             v54_17|       pointer|
|v54_17_fifo_cap        |   in|   13|     ap_fifo|             v54_17|       pointer|
|v54_17_full_n          |   in|    1|     ap_fifo|             v54_17|       pointer|
|v54_17_write           |  out|    1|     ap_fifo|             v54_17|       pointer|
|v54_18_din             |  out|   32|     ap_fifo|             v54_18|       pointer|
|v54_18_num_data_valid  |   in|   13|     ap_fifo|             v54_18|       pointer|
|v54_18_fifo_cap        |   in|   13|     ap_fifo|             v54_18|       pointer|
|v54_18_full_n          |   in|    1|     ap_fifo|             v54_18|       pointer|
|v54_18_write           |  out|    1|     ap_fifo|             v54_18|       pointer|
|v54_19_din             |  out|   32|     ap_fifo|             v54_19|       pointer|
|v54_19_num_data_valid  |   in|   13|     ap_fifo|             v54_19|       pointer|
|v54_19_fifo_cap        |   in|   13|     ap_fifo|             v54_19|       pointer|
|v54_19_full_n          |   in|    1|     ap_fifo|             v54_19|       pointer|
|v54_19_write           |  out|    1|     ap_fifo|             v54_19|       pointer|
|v54_20_din             |  out|   32|     ap_fifo|             v54_20|       pointer|
|v54_20_num_data_valid  |   in|   13|     ap_fifo|             v54_20|       pointer|
|v54_20_fifo_cap        |   in|   13|     ap_fifo|             v54_20|       pointer|
|v54_20_full_n          |   in|    1|     ap_fifo|             v54_20|       pointer|
|v54_20_write           |  out|    1|     ap_fifo|             v54_20|       pointer|
|v54_21_din             |  out|   32|     ap_fifo|             v54_21|       pointer|
|v54_21_num_data_valid  |   in|   13|     ap_fifo|             v54_21|       pointer|
|v54_21_fifo_cap        |   in|   13|     ap_fifo|             v54_21|       pointer|
|v54_21_full_n          |   in|    1|     ap_fifo|             v54_21|       pointer|
|v54_21_write           |  out|    1|     ap_fifo|             v54_21|       pointer|
|v54_22_din             |  out|   32|     ap_fifo|             v54_22|       pointer|
|v54_22_num_data_valid  |   in|   13|     ap_fifo|             v54_22|       pointer|
|v54_22_fifo_cap        |   in|   13|     ap_fifo|             v54_22|       pointer|
|v54_22_full_n          |   in|    1|     ap_fifo|             v54_22|       pointer|
|v54_22_write           |  out|    1|     ap_fifo|             v54_22|       pointer|
|v54_23_din             |  out|   32|     ap_fifo|             v54_23|       pointer|
|v54_23_num_data_valid  |   in|   13|     ap_fifo|             v54_23|       pointer|
|v54_23_fifo_cap        |   in|   13|     ap_fifo|             v54_23|       pointer|
|v54_23_full_n          |   in|    1|     ap_fifo|             v54_23|       pointer|
|v54_23_write           |  out|    1|     ap_fifo|             v54_23|       pointer|
|v54_24_din             |  out|   32|     ap_fifo|             v54_24|       pointer|
|v54_24_num_data_valid  |   in|   13|     ap_fifo|             v54_24|       pointer|
|v54_24_fifo_cap        |   in|   13|     ap_fifo|             v54_24|       pointer|
|v54_24_full_n          |   in|    1|     ap_fifo|             v54_24|       pointer|
|v54_24_write           |  out|    1|     ap_fifo|             v54_24|       pointer|
|v54_25_din             |  out|   32|     ap_fifo|             v54_25|       pointer|
|v54_25_num_data_valid  |   in|   13|     ap_fifo|             v54_25|       pointer|
|v54_25_fifo_cap        |   in|   13|     ap_fifo|             v54_25|       pointer|
|v54_25_full_n          |   in|    1|     ap_fifo|             v54_25|       pointer|
|v54_25_write           |  out|    1|     ap_fifo|             v54_25|       pointer|
|v54_26_din             |  out|   32|     ap_fifo|             v54_26|       pointer|
|v54_26_num_data_valid  |   in|   13|     ap_fifo|             v54_26|       pointer|
|v54_26_fifo_cap        |   in|   13|     ap_fifo|             v54_26|       pointer|
|v54_26_full_n          |   in|    1|     ap_fifo|             v54_26|       pointer|
|v54_26_write           |  out|    1|     ap_fifo|             v54_26|       pointer|
|v54_27_din             |  out|   32|     ap_fifo|             v54_27|       pointer|
|v54_27_num_data_valid  |   in|   13|     ap_fifo|             v54_27|       pointer|
|v54_27_fifo_cap        |   in|   13|     ap_fifo|             v54_27|       pointer|
|v54_27_full_n          |   in|    1|     ap_fifo|             v54_27|       pointer|
|v54_27_write           |  out|    1|     ap_fifo|             v54_27|       pointer|
+-----------------------+-----+-----+------------+-------------------+--------------+

