//4266_PS_1_PhyV_0xF_DBI_1_DM_1_PDDS_6_DQODT_5_SOCODT_6_ODTIMP_40_CAODT_0x4_VCA_0x19_VDQ_0x9_CKODTEN_0x1_CSODTEN_0x1_CAODTDIS_0_HDTCTRL_0x04_POSTAMBLE_1_RK_2_CH_2_PUCAL_1_RSVD00_0x0_ECC_0_X9_SIZE_8GB
//2020-06-18 10:40:40
//MT53E2G32D4_2RANK_2CHANNEL
DDR_INFO("4266_PS_1_PhyV_0xF_DBI_1_DM_1_PDDS_6_DQODT_5_SOCODT_6_ODTIMP_40_CAODT_0x4_VCA_0x19_VDQ_0x9_CKODTEN_0x1_CSODTEN_0x1_CAODTDIS_0_HDTCTRL_0x04_POSTAMBLE_1_RK_2_CH_2_PUCAL_1_RSVD00_0x0_ECC_0_X9_SIZE_8GB\n");
CFG_DDR_CLK(FREQ_DDR_4266);
//cfg_ddr_clk(4266)DDR_INFO("lpddr4 init start...");
//DDR_R32(0xf3020080);
//DDR_W32(0xf3020080, 0x31001);
//SET pwrokin_aon 1
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x1);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_STAT_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MRCTRL0_OFF, 0x40003030);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MRCTRL1_OFF, 0x370d5);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MRCTRL2_OFF, 0xeb74135c);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MSTR2_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DERATECTL_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_HWLPCTL_OFF, 0xac0002);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCCFG0_OFF, 0x53f7f50);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCCFG1_OFF, 0x7b2);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCCTL_OFF, 0x300);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONADDR0_OFF, 0x1000fc0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONADDR1_OFF, 0x20019294);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_CRCPARCTL0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_CRCPARCTL1_OFF, 0x1000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DIMMCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x41);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP0_OFF, 0x18);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP1_OFF, 0x80808);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP4_OFF, 0x1f1f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP5_OFF, 0x70f0707);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP6_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP7_OFF, 0xf07);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP8_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP9_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP10_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP11_OFF, 0x7);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ODTMAP_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SCHED1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PERFHPR1_OFF, 0xf000001);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PERFLPR1_OFF, 0xf00007f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PERFWR1_OFF, 0xf00007f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBGCMD_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTLSTATIC_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCPARCFG1_OFF, 0x844);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_POISONCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADVECCINDEX_OFF, 0xe5);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONPAT0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONPAT2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_REGPARCFG_OFF, 0x3);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCTRL_0_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MSTR_OFF, 0x83080020);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DERATEEN_OFF, 0x1415);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DERATEINT_OFF, 0x439b2345);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRTMG_OFF, 0xe1102);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL0_OFF, 0x218000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL1_OFF, 0x19000a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHTMG_OFF, 0x820196);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHTMG1_OFF, 0x610000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT0_OFF, 0xc0030828);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT1_OFF, 0xd1000a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT2_OFF, 0x8d05);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT3_OFF, 0x74003f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT4_OFF, 0xf30008);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT5_OFF, 0x30007);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT6_OFF, 0x64004d);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT7_OFF, 0x40000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RANKCTL_OFF, 0xe32f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG0_OFF, 0x2121482d);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG1_OFF, 0x90941);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG2_OFF, 0x9141c1d);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG3_OFF, 0xf0f006);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG4_OFF, 0x14040914);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG5_OFF, 0x2061111);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG6_OFF, 0x20b000a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG7_OFF, 0x602);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG8_OFF, 0x1014501);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG9_OFF, 0x21);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG10_OFF, 0xe0007);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG11_OFF, 0x7f01001b);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG12_OFF, 0x20000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG13_OFF, 0xe100002);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG14_OFF, 0x4e1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG15_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ZQCTL0_OFF, 0x542d0021);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ZQCTL1_OFF, 0x3600070);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ZQCTL2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ODTCFG_OFF, 0x6070e74);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG0_OFF, 0x4a3820e);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG1_OFF, 0xb0303);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFILPCFG0_OFF, 0x3c0a020);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFILPCFG1_OFF, 0x70);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIUPD0_OFF, 0x60400018);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIUPD1_OFF, 0x8000b2);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIUPD2_OFF, 0x80000000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG2_OFF, 0x230e);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG3_OFF, 0x17);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBICTL_OFF, 0x7);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIPHYMSTR_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCPARCFG0_OFF, 0xb02033);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGR_0_OFF, 0x112b7);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGW_0_OFF, 0x50bb);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG_OFF, 0x10001);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG1_OFF, 0x10001);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x20);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x64);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x40);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x40);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x1040);
CFG_RST(DDR_AXI_RSTN, 0x1);
CFG_RST(DDR_CORE_RSTN, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x2, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_FREQ1_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_FREQ2_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_FREQ3_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x8, 0x5, 0x10);
DDR_INFO("TYPE: lpddr4x 4266, train1d2d with ca, seta, dm, dbi");
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ0LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ1LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ2LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ3LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ4LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ5LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ6LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQ7LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ0LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ1LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ2LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ3LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ4LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ5LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ6LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQ7LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ0LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ1LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ2LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ3LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ4LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ5LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ6LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQ7LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ0LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ1LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ2LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ3LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ4LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ5LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ6LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQ7LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB0_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB1_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB2_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB3_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB4_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB5_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB6_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB7_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB8_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB9_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PLLCTRL2_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P0_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BGPR4_P0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P0_OFF, 0x1e3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DBYTEDLLMODECNTRL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P0_OFF, 0x212);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DLLGAINCTL_P0_OFF, 0x61);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P0_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB0_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB1_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB2_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB3_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB4_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB5_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB6_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB7_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB8_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB9_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIMODE_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFICAMODE_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALDRVSTR0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALVREFS_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALUCLKINFO_P0_OFF, 0x42b);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P0_OFF, 0xc4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT2_OFF, 0x4444);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT3_OFF, 0x8888);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT4_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT5_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT6_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT7_OFF, 0xf000);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_MASTERX4CONFIG_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_ACX4ANIBDIS_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PLLCTRL1_P0_OFF, 0x20);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PLLTESTMODE_P0_OFF, 0x124);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_MEMRESETL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_LPDDR4X_1D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_LPDDR4X_1D);
DDR_INFO("LPDDR4X_DT_4266_TRAIN1D2D_WITH_CA_SETA_DM_DBI: set_msgblock");
DDR_W32(APB_DDRPHY_BASE + 0x54000 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54001 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54002 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54003 * 4, 0x10aa);
DDR_W32(APB_DDRPHY_BASE + 0x54004 * 4, 0x2);
DDR_W32(APB_DDRPHY_BASE + 0x54005 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54006 * 4, 0xf);
DDR_W32(APB_DDRPHY_BASE + 0x54007 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54008 * 4, 0x131f);
DDR_W32(APB_DDRPHY_BASE + 0x54009 * 4, 0x4);
DDR_W32(APB_DDRPHY_BASE + 0x5400a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400b * 4, 0x2);
DDR_W32(APB_DDRPHY_BASE + 0x5400c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400f * 4, 0x100);
DDR_W32(APB_DDRPHY_BASE + 0x54010 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54011 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54012 * 4, 0x310);
DDR_W32(APB_DDRPHY_BASE + 0x54013 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54014 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54015 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54016 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54017 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54018 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54019 * 4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE + 0x5401a * 4, 0xf3);
DDR_W32(APB_DDRPHY_BASE + 0x5401b * 4, 0x1945);
DDR_W32(APB_DDRPHY_BASE + 0x5401c * 4, 0x908);
DDR_W32(APB_DDRPHY_BASE + 0x5401d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401e * 4, 0x1e);
DDR_W32(APB_DDRPHY_BASE + 0x5401f * 4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE + 0x54020 * 4, 0xf3);
DDR_W32(APB_DDRPHY_BASE + 0x54021 * 4, 0x1945);
DDR_W32(APB_DDRPHY_BASE + 0x54022 * 4, 0x908);
DDR_W32(APB_DDRPHY_BASE + 0x54023 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54024 * 4, 0x3e);
DDR_W32(APB_DDRPHY_BASE + 0x54025 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54026 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54027 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54028 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54029 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402b * 4, 0x1000);
DDR_W32(APB_DDRPHY_BASE + 0x5402c * 4, 0x3);
DDR_W32(APB_DDRPHY_BASE + 0x5402d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54030 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54031 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54032 * 4, 0x7400);
DDR_W32(APB_DDRPHY_BASE + 0x54033 * 4, 0xf33f);
DDR_W32(APB_DDRPHY_BASE + 0x54034 * 4, 0x4500);
DDR_W32(APB_DDRPHY_BASE + 0x54035 * 4, 0x819);
DDR_W32(APB_DDRPHY_BASE + 0x54036 * 4, 0x9);
DDR_W32(APB_DDRPHY_BASE + 0x54037 * 4, 0x1e00);
DDR_W32(APB_DDRPHY_BASE + 0x54038 * 4, 0x7400);
DDR_W32(APB_DDRPHY_BASE + 0x54039 * 4, 0xf33f);
DDR_W32(APB_DDRPHY_BASE + 0x5403a * 4, 0x4500);
DDR_W32(APB_DDRPHY_BASE + 0x5403b * 4, 0x819);
DDR_W32(APB_DDRPHY_BASE + 0x5403c * 4, 0x9);
DDR_W32(APB_DDRPHY_BASE + 0x5403d * 4, 0x3e00);
DDR_W32(APB_DDRPHY_BASE + 0x5403e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54040 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54041 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54042 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54043 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54044 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_LPDDR4X_1D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
dwc_ddrphy_phyinit_userCustom_H_readMsgBlock(0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_LPDDR4X_2D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_LPDDR4X_2D);
DDR_INFO("LPDDR4X_DT_4266_TRAIN1D2D_WITH_CA_SETA_DM_DBI: set_msgblock_2d");
DDR_W32(APB_DDRPHY_BASE + 0x54000 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54001 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54002 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54003 * 4, 0x10aa);
DDR_W32(APB_DDRPHY_BASE + 0x54004 * 4, 0x2);
DDR_W32(APB_DDRPHY_BASE + 0x54005 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54006 * 4, 0xf);
DDR_W32(APB_DDRPHY_BASE + 0x54007 * 4, 0x8);
DDR_W32(APB_DDRPHY_BASE + 0x54008 * 4, 0x61);
DDR_W32(APB_DDRPHY_BASE + 0x54009 * 4, 0x4);
DDR_W32(APB_DDRPHY_BASE + 0x5400a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400b * 4, 0x2);
DDR_W32(APB_DDRPHY_BASE + 0x5400c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400f * 4, 0x100);
DDR_W32(APB_DDRPHY_BASE + 0x54010 * 4, 0x8020);
DDR_W32(APB_DDRPHY_BASE + 0x54011 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54012 * 4, 0x310);
DDR_W32(APB_DDRPHY_BASE + 0x54013 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54014 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54015 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54016 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54017 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54018 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54019 * 4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE + 0x5401a * 4, 0xf3);
DDR_W32(APB_DDRPHY_BASE + 0x5401b * 4, 0x1945);
DDR_W32(APB_DDRPHY_BASE + 0x5401c * 4, 0x908);
DDR_W32(APB_DDRPHY_BASE + 0x5401d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401e * 4, 0x1e);
DDR_W32(APB_DDRPHY_BASE + 0x5401f * 4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE + 0x54020 * 4, 0xf3);
DDR_W32(APB_DDRPHY_BASE + 0x54021 * 4, 0x1945);
DDR_W32(APB_DDRPHY_BASE + 0x54022 * 4, 0x908);
DDR_W32(APB_DDRPHY_BASE + 0x54023 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54024 * 4, 0x3e);
DDR_W32(APB_DDRPHY_BASE + 0x54025 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54026 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54027 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54028 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54029 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402b * 4, 0x1000);
DDR_W32(APB_DDRPHY_BASE + 0x5402c * 4, 0x3);
DDR_W32(APB_DDRPHY_BASE + 0x5402d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54030 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54031 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54032 * 4, 0x7400);
DDR_W32(APB_DDRPHY_BASE + 0x54033 * 4, 0xf33f);
DDR_W32(APB_DDRPHY_BASE + 0x54034 * 4, 0x4500);
DDR_W32(APB_DDRPHY_BASE + 0x54035 * 4, 0x819);
DDR_W32(APB_DDRPHY_BASE + 0x54036 * 4, 0x9);
DDR_W32(APB_DDRPHY_BASE + 0x54037 * 4, 0x1e00);
DDR_W32(APB_DDRPHY_BASE + 0x54038 * 4, 0x7400);
DDR_W32(APB_DDRPHY_BASE + 0x54039 * 4, 0xf33f);
DDR_W32(APB_DDRPHY_BASE + 0x5403a * 4, 0x4500);
DDR_W32(APB_DDRPHY_BASE + 0x5403b * 4, 0x819);
DDR_W32(APB_DDRPHY_BASE + 0x5403c * 4, 0x9);
DDR_W32(APB_DDRPHY_BASE + 0x5403d * 4, 0x3e00);
DDR_W32(APB_DDRPHY_BASE + 0x5403e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54040 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54041 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54042 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54043 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54044 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_LPDDR4X_2D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DRTUB0_UCCLKHCLKENABLES_OFF, 0x3);
LOAD_DDR_TRAINING_FW(DIAGI, DDRPHY_FW_LPDDR4X_DIAG);
LOAD_DDR_TRAINING_FW(DIAGD, DDRPHY_FW_LPDDR4X_DIAG);
RUN_DIAG(0x0c060370);
