INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:54:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer37/dataReg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 1.690ns (17.344%)  route 8.054ns (82.656%))
  Logic Levels:           19  (CARRY4=5 LUT3=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1650, unset)         0.508     0.508    buffer27/clk
    SLICE_X45Y90         FDRE                                         r  buffer27/outs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer27/outs_reg[11]/Q
                         net (fo=7, routed)           0.640     1.346    buffer28/control/Memory_reg[0][31][11]
    SLICE_X46Y90         LUT3 (Prop_lut3_I0_O)        0.119     1.465 f  buffer28/control/Memory[0][11]_i_1/O
                         net (fo=2, routed)           0.391     1.856    cmpi1/buffer28_outs[11]
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.127     1.983 r  cmpi1/minusOp_carry_i_38/O
                         net (fo=1, routed)           0.266     2.249    cmpi1/minusOp_carry_i_38_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.491 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.491    cmpi1/minusOp_carry_i_18_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.540 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.540    cmpi1/minusOp_carry_i_9_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.589 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=71, routed)          0.843     3.431    fork15/control/generateBlocks[7].regblock/result[0]
    SLICE_X30Y86         LUT4 (Prop_lut4_I3_O)        0.043     3.474 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__17/O
                         net (fo=9, routed)           0.337     3.811    control_merge0/tehb/control/cond_br10_falseOut_valid
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.043     3.854 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=4, routed)           0.298     4.152    control_merge0/tehb/control/control_merge0_index
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     4.195 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=73, routed)          0.532     4.727    control_merge0/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.043     4.770 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[18]_i_2/O
                         net (fo=5, routed)           0.413     5.183    cmpi0/buffer12_outs[18]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.043     5.226 r  cmpi0/fullReg_i_19/O
                         net (fo=1, routed)           0.343     5.569    cmpi0/fullReg_i_19_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.811 r  cmpi0/fullReg_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.811    cmpi0/fullReg_reg_i_7_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.860 f  cmpi0/fullReg_reg_i_5/CO[3]
                         net (fo=47, routed)          0.864     6.724    init0/control/result[0]
    SLICE_X15Y81         LUT3 (Prop_lut3_I2_O)        0.054     6.778 f  init0/control/transmitValue_i_3__39/O
                         net (fo=19, routed)          0.324     7.102    buffer7/init0_outs
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.131     7.233 f  buffer7/fullReg_i_2__9/O
                         net (fo=2, routed)           0.229     7.462    buffer24/branch_ready__2
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.043     7.505 f  buffer24/transmitValue_i_2__45/O
                         net (fo=12, routed)          0.299     7.804    fork15/control/generateBlocks[3].regblock/buffer63_outs_ready
    SLICE_X17Y77         LUT3 (Prop_lut3_I2_O)        0.043     7.847 r  fork15/control/generateBlocks[3].regblock/fullReg_i_18/O
                         net (fo=1, routed)           0.723     8.570    fork15/control/generateBlocks[8].regblock/fullReg_i_2__3_1
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.043     8.613 r  fork15/control/generateBlocks[8].regblock/fullReg_i_10/O
                         net (fo=1, routed)           0.341     8.954    fork15/control/generateBlocks[7].regblock/transmitValue_reg_6
    SLICE_X25Y81         LUT6 (Prop_lut6_I5_O)        0.043     8.997 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__3/O
                         net (fo=23, routed)          0.399     9.396    buffer37/control/anyBlockStop_7
    SLICE_X38Y82         LUT6 (Prop_lut6_I3_O)        0.043     9.439 r  buffer37/control/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.813    10.252    buffer37/control_n_14
    SLICE_X48Y93         FDRE                                         r  buffer37/dataReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1650, unset)         0.483    11.683    buffer37/clk
    SLICE_X48Y93         FDRE                                         r  buffer37/dataReg_reg[21]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X48Y93         FDRE (Setup_fdre_C_CE)      -0.194    11.453    buffer37/dataReg_reg[21]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  1.201    




