// Seed: 1397289017
module module_0 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd9,
    parameter id_4 = 32'd81
) (
    inout wire id_0,
    input tri _id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 _id_4
);
  wire id_6;
  logic [id_4  !=?  id_1 : id_1] id_7;
  ;
  assign id_7[-1>=1] = id_0;
  buf primCall (id_0, id_3);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
