# Week-6-VSD-RISC-V-Tapeout-Program

`26/10/2025` to `01/11/2025`




---

## Table of Contents

1. [Objectives](#objectives)
2. [Roadmap](#roadmap)
3. [Prerequisites](#prerequisites)
4. [Day-Wise Labs](#day-wise-labs)
5. [Acknowledgements](#acknowledgements)
6. [Contributor](#contributor)

---






---

## Day-wise Folders:

- [Day 1: Inception of open-source EDA, OpenLANE and Sky130 PDK](https://github.com/santhoshvec24/Week-6-VSD-RISC-V-Tapeout-Program/tree/main/Day1)

- [Day 2: Good floorplan vs Bad floorplan and Introduction to library cells](https://github.com/santhoshvec24/Week-6-VSD-RISC-V-Tapeout-Program/tree/main/Day2)

- [Day 3: Design library cell using Magic Layout and ngspice characterization](https://github.com/santhoshvec24/Week-6-VSD-RISC-V-Tapeout-Program/tree/main/Day3)

- [Day 4: Pre-layout Timing Analysis and Importance of Good Clock Tree](https://github.com/santhoshvec24/Week-6-VSD-RISC-V-Tapeout-Program/tree/main/Day4)

- [Day 5: Final Step for RTL to GDS using tritonRoute and OpenSTA](https://github.com/santhoshvec24/Week-6-VSD-RISC-V-Tapeout-Program/tree/main/Day5)

---

## Acknowledgements

Special thanks to Mr. [Kunal Ghosh](https://in.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836) and VSD team for providing guidance and resources.  
Gratitude to the SKY130 PDK community, Contributors of VSDBabySoC repository and open-source tools contributors like OpenROAD, OpenSTA, Yosys, Icarus Verilog, and GTKWave.

---

## Contributor
  Santhosh V ([LinkedIn](https://www.linkedin.com/in/santhosh-v-31142232b/)) 

---

Previous week, Week 5 (NgSpice Analysis) : [Week 5 Repository](https://github.com/santhoshvec24/Week-5-VSD-RISC-V-Tapeout-Program)

---

