// Seed: 2802292077
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  inout id_9;
  output id_8;
  inout id_7;
  inout id_6;
  input id_5;
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_10;
  type_16(
      id_1, 1'b0
  );
  logic id_11;
  assign id_2 = 1;
  type_17(
      1, id_8
  );
  logic id_12;
  assign id_4 = 1;
  reg id_13 = 1;
  assign id_12 = 1;
  task id_14;
    begin
      id_7 <= 1;
      id_4 <= id_13;
      id_4 <= 1'b0;
      if (id_10) if (1'b0 >= id_10) id_14 <= 1;
    end
  endtask
endmodule
