
*** Running vivado
    with args -log mac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mac.tcl -notrace
Command: synth_design -top mac -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 434.914 ; gain = 95.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mac' [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mac.vhd:18]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mult.vhd:18]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mult.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mult.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'mult' (1#1) [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mult.vhd:18]
INFO: [Synth 8-638] synthesizing module 'add' [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/add.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add' (2#1) [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/add.vhd:16]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/reg.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (3#1) [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/reg.vhd:16]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mac' (5#1) [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mac.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 490.152 ; gain = 151.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 490.152 ; gain = 151.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 490.152 ; gain = 151.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 814.563 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.563 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.563 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.563 ; gain = 475.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "ready_mac" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
              start_mult |                               01 |                               01
               wait_mult |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.563 ; gain = 475.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[12]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[11]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[10]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[9]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[8]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[7]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[6]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[5]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[4]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[3]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[2]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[1]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_mult/sum_reg[0]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[31]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[14]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[13]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[12]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[11]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[10]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[9]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[8]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[7]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[6]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[5]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[4]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[3]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[2]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[1]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (u_reg/tmp_reg[0]) is unused and will be removed from module mac.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 814.563 ; gain = 475.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 821.754 ; gain = 482.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 843.031 ; gain = 504.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     2|
|4     |LUT2   |    49|
|5     |LUT3   |     9|
|6     |LUT4   |    32|
|7     |LUT5   |    21|
|8     |LUT6   |     2|
|9     |FDRE   |    79|
|10    |IBUF   |    35|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   264|
|2     |  u_ctrl |controller |    13|
|3     |  u_mult |mult       |   173|
|4     |  u_reg  |\reg       |    25|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 844.184 ; gain = 180.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 844.184 ; gain = 505.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 844.184 ; gain = 517.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/pvsdra_lab_1/pvsdra_lab_1.runs/synth_3/mac.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mac_utilization_synth.rpt -pb mac_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 844.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  9 16:06:21 2025...
