Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Sep  2 03:02:23 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-423491991.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a200t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   233 |
| Unused register locations in slices containing registers |   464 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             325 |          164 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |             634 |          296 |
| Yes          | No                    | No                     |            1141 |          368 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1948 |          644 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                           Enable Signal                                                          |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | soc_netsoc_oled_spi_pads_mosi                                                                                                    | sys_rst                                                                                                                  |                1 |              1 |
|  sys_clk     | soc_netsoc_oled_spimaster_set_clk                                                                                                | soc_netsoc_oled_spi_pads_clk_i_1_n_0                                                                                     |                1 |              1 |
|  clk200_clk  |                                                                                                                                  |                                                                                                                          |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                                                | sys_rst                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                  | soc_netsoc_sdram_tccdcon_ready_i_1_n_0                                                                                   |                1 |              1 |
|  sys_clk     | soc_netsoc_sdram_tfawcon_ready_reg0                                                                                              | soc_netsoc_sdram_tfawcon_ready_i_1_n_0                                                                                   |                1 |              1 |
|  sys_clk     | soc_netsoc_i_i_1_n_0                                                                                                             | sys_rst                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                  | soc_netsoc_sdram_trrdcon_ready_i_1_n_0                                                                                   |                1 |              1 |
|  clk200_clk  |                                                                                                                                  | vns_xilinxasyncresetsynchronizerimpl0                                                                                    |                1 |              2 |
|  sys_clk     |                                                                                                                                  | vns_xilinxasyncresetsynchronizerimpl0                                                                                    |                1 |              2 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[0]                            |                                                                                                                          |                1 |              2 |
|  eth_rx_clk  |                                                                                                                                  | soc_ethphy_reset0                                                                                                        |                1 |              2 |
|  eth_tx_clk  |                                                                                                                                  | soc_ethphy_reset0                                                                                                        |                1 |              2 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/p_8_in                                    | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_r_reg[3]     |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_wrport_we                                                                                                | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[3]                                                        |                                                                                                                          |                3 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_sink_ready1270_out                                                                                           | soc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                                                                               |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/E[0]                                                               | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0][0] | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_rx_bitcount                                                                                                  | soc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                                                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine0_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | soc_netsoc_sdram_time1[3]_i_1_n_0                                                                                                | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                                                                       | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_do_read                                                                                                  | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_do_read                                                                                                  | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                                                                | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                                                                      | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                                                                      | sys_rst                                                                                                                  |                3 |              4 |
|  sys_clk     | vns_netsoc_csrbank7_bitbang0_re                                                                                                  | sys_rst                                                                                                                  |                1 |              4 |
|  sys_clk     | soc_netsoc_a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                                                                      | sys_rst                                                                                                                  |                3 |              4 |
|  eth_tx_clk  | vns_liteethmacgap_state                                                                                                          | soc_ethmac_tx_gap_inserter_sink_ready                                                                                    |                1 |              4 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface7_bank_bus_dat_r[3]_i_1_n_0                                                                          |                2 |              4 |
|  sys_clk     |                                                                                                                                  | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/refill_valid_r_reg[3]_0 |                1 |              4 |
|  sys_clk     |                                                                                                                                  | soc_netsoc_oled_spi_pads_clk_i_1_n_0                                                                                     |                2 |              4 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface1_bank_bus_dat_r[3]_i_1_n_0                                                                          |                3 |              4 |
|  sys_clk     | soc_netsoc_oled_storage_full[3]_i_1_n_0                                                                                          | sys_rst                                                                                                                  |                2 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/I81                                                               | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                2 |              4 |
|  clk200_clk  | soc_netsoc_reset_counter[3]_i_1_n_0                                                                                              | clk200_rst                                                                                                               |                1 |              4 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/E[0]                              | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                2 |              5 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_level[4]_i_1_n_0                                                                                         | sys_rst                                                                                                                  |                1 |              5 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_level[4]_i_1_n_0                                                                                         | sys_rst                                                                                                                  |                1 |              5 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count[4]_i_2_n_0                                                  | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_count_reg[4]                                |                2 |              5 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_atomic                                                        |                                                                                                                          |                3 |              5 |
|  sys_clk     | soc_netsoc_sdram_counter[4]_i_1_n_0                                                                                              | sys_rst                                                                                                                  |                1 |              5 |
|  sys_clk     | soc_netsoc_sdram_time0[4]_i_1_n_0                                                                                                | sys_rst                                                                                                                  |                2 |              5 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr[0]                                                 | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr[12]_i_1_n_0                                        |                2 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              6 |
|  sys_clk     | vns_netsoc_csrbank6_dfii_pi3_command0_re                                                                                         | sys_rst                                                                                                                  |                2 |              6 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o                                                    | mor1kx/mor1kx_cpu/ctrl_except_itlb_miss_o_i_1_n_0                                                                        |                1 |              6 |
|  sys_clk     | vns_netsoc_csrbank6_dfii_pi2_command0_re                                                                                         | sys_rst                                                                                                                  |                3 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_command_storage_full[5]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                3 |              6 |
|  sys_clk     | soc_netsoc_oled_spimaster_sr_mosi[7]                                                                                             | sys_rst                                                                                                                  |                1 |              7 |
|  sys_clk     | soc_netsoc_sdram_storage_full[3]_i_1_n_0                                                                                         | sys_rst                                                                                                                  |                2 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_address_storage_full[14]_i_1_n_0                                                                 | sys_rst                                                                                                                  |                1 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_address_storage_full[14]_i_1_n_0                                                                 | sys_rst                                                                                                                  |                2 |              7 |
|  sys_clk     | soc_netsoc_info_dna_cnt[6]_i_1_n_0                                                                                               | sys_rst                                                                                                                  |                3 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_address_storage_full[14]_i_1_n_0                                                                 | sys_rst                                                                                                                  |                3 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_address_storage_full[14]_i_1_n_0                                                                 | sys_rst                                                                                                                  |                2 |              7 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface10_bank_bus_dat_r[7]_i_1_n_0                                                                         |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_ethmac_reader_length_storage_full[7]_i_1_n_0                                                                                 | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_netsoc_netsoc_reload_storage_full[23]_i_1_n_0                                                                                | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_netsoc_oled_spimaster_inc_cnt                                                                                                | soc_netsoc_oled_spimaster_cnt[7]_i_1_n_0                                                                                 |                3 |              8 |
|  sys_clk     | soc_netsoc_netsoc_reload_storage_full[15]_i_1_n_0                                                                                | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface5_bank_bus_dat_r[7]_i_1_n_0                                                                          |                5 |              8 |
|  sys_clk     | soc_netsoc_bridge_length_ce                                                                                                      |                                                                                                                          |                2 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface0_bank_bus_dat_r[7]_i_1_n_0                                                                          |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | p_4_out[31]                                                                                                                      | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                                                            | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface2_bank_bus_dat_r[7]_i_1_n_0                                                                          |                7 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[15]_i_1_n_0                                                                                  | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[23]_i_1_n_0                                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[31]_i_1_n_0                                                                                  | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_counter_reg[0][0]                                       | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_netsoc_ctrl_storage_full[31]_i_1_n_0                                                                                  | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | soc_netsoc_netsoc_ctrl_storage_full[15]_i_1_n_0                                                                                  | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | p_4_out[15]                                                                                                                      | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_0                          |                                                                                                                          |                3 |              8 |
|  sys_clk     | soc_netsoc_netsoc_ctrl_storage_full[7]_i_1_n_0                                                                                   | sys_rst                                                                                                                  |                6 |              8 |
|  sys_clk     | soc_netsoc_netsoc_ctrl_storage_full[23]_i_1_n_0                                                                                  | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface9_bank_bus_dat_r[7]_i_1_n_0                                                                          |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                                                   | sys_rst                                                                                                                  |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                                                   | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                                                   | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/padv_decode_o     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                                                   | sys_rst                                                                                                                  |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | p_4_out[23]                                                                                                                      | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_source_payload_data                                                                                          | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr[11]_i_1__0_n_0           |                                                                                                                          |                3 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | p_4_out[7]                                                                                                                       | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                                                  | sys_rst                                                                                                                  |                4 |              8 |
|  sys_clk     | vns_netsoc_csrbank5_spi_mosi0_re                                                                                                 | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface8_bank_bus_dat_r[7]_i_1_n_0                                                                          |                5 |              8 |
|  sys_clk     | soc_netsoc_netsoc_reload_storage_full[7]_i_1_n_0                                                                                 | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_i                                                                                                                     | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_bridge_cmd[7]_i_1_n_0                                                                                                 |                                                                                                                          |                3 |              8 |
|  sys_clk     | soc_netsoc_netsoc_reload_storage_full[31]_i_1_n_0                                                                                | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     | soc_netsoc_netsoc_load_storage_full[7]_i_1_n_0                                                                                   | sys_rst                                                                                                                  |                3 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface6_bank_bus_dat_r[7]_i_1_n_0                                                                          |                7 |              8 |
|  sys_clk     |                                                                                                                                  | vns_netsoc_interface4_bank_bus_dat_r[7]_i_1_n_0                                                                          |                7 |              8 |
|  sys_clk     | soc_netsoc_oled_spimaster_length_storage_full[7]_i_1_n_0                                                                         | sys_rst                                                                                                                  |                2 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_rx_reg                                                                                                       | sys_rst                                                                                                                  |                1 |              8 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/E[0]              | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                5 |              9 |
|  sys_clk     | soc_ethphy_counter_ce                                                                                                            | sys_rst                                                                                                                  |                3 |              9 |
|  sys_clk     | soc_ethmac_reader_counter_ce                                                                                                     | soc_ethmac_reader_counter[10]_i_1_n_0                                                                                    |                3 |              9 |
|  eth_rx_clk  |                                                                                                                                  | soc_ethmac_crc32_checker_syncfifo_level                                                                                  |                3 |              9 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/mem_reg_1_1       | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                4 |              9 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o                                                    | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                2 |              9 |
|  sys_clk     | soc_netsoc_sdram_count[9]_i_2_n_0                                                                                                | soc_netsoc_sdram_count[9]_i_1_n_0                                                                                        |                3 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                                                                 | eth_rx_rst                                                                                                               |                2 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                                                                | eth_rx_rst                                                                                                               |                2 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                                                                | eth_rx_rst                                                                                                               |                3 |             10 |
|  eth_rx_clk  | soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                                                                | eth_rx_rst                                                                                                               |                3 |             10 |
|  sys_clk     | soc_netsoc_info_temperature_status                                                                                               | sys_rst                                                                                                                  |                3 |             12 |
|  sys_clk     | soc_netsoc_info_vccaux_status                                                                                                    | sys_rst                                                                                                                  |                2 |             12 |
|  sys_clk     | soc_netsoc_info_vccint_status                                                                                                    | sys_rst                                                                                                                  |                5 |             12 |
|  sys_clk     | soc_netsoc_info_vccbram_status                                                                                                   | sys_rst                                                                                                                  |                4 |             12 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_sel_row_adr                                                                                        |                                                                                                                          |                4 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_sel_row_adr                                                                                        |                                                                                                                          |                2 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_sel_row_adr                                                                                        |                                                                                                                          |                4 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_sel_row_adr                                                                                        |                                                                                                                          |                4 |             15 |
|  eth_tx_clk  | soc_ethmac_padding_inserter_counter_ce                                                                                           | soc_ethmac_padding_inserter_counter[14]                                                                                  |                4 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_sel_row_adr                                                                                        |                                                                                                                          |                5 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_sel_row_adr                                                                                        |                                                                                                                          |                3 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_sel_row_adr                                                                                        |                                                                                                                          |                3 |             15 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_sel_row_adr                                                                                        |                                                                                                                          |                5 |             15 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_esr_reg[15][0]                                        | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                6 |             16 |
|  eth_rx_clk  | storage_10_reg_0_7_0_5_i_1_n_0                                                                                                   |                                                                                                                          |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                                                                |                                                                                                                          |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                                                                   |                                                                                                                          |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_wrport_we                                                                                                |                                                                                                                          |                2 |             16 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg_1    | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/vns_netsoc_count_reg_0_sn_1                                |                5 |             17 |
|  eth_rx_clk  |                                                                                                                                  |                                                                                                                          |                5 |             19 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_evbar_reg[31][0]                                      | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                5 |             19 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_save_lru_reg[0]_0[0]          |                                                                                                                          |                9 |             21 |
|  eth_tx_clk  |                                                                                                                                  | eth_tx_rst                                                                                                               |                8 |             21 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/refill_valid_r_reg[3]_0         |                                                                                                                          |                4 |             21 |
|  sys_clk     | soc_netsoc_sr[31]_i_1_n_0                                                                                                        | sys_rst                                                                                                                  |                9 |             22 |
|  eth_tx_clk  |                                                                                                                                  |                                                                                                                          |                6 |             22 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/padv_decode_o     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_op_movhi_o_reg                                    |                8 |             23 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/p_29_in                                                           |                                                                                                                          |               11 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |               10 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                8 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                8 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nreads                                                                                                | soc_netsoc_sdram_bandwidth_nwrites                                                                                       |                6 |             24 |
|  sys_clk     | sel                                                                                                                              | soc_netsoc_bridge_count[0]_i_1_n_0                                                                                       |                6 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                9 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                8 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                6 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                7 |             24 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                                                                 | sys_rst                                                                                                                  |                7 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                                                    | soc_netsoc_sdram_bandwidth_nwrites                                                                                       |                6 |             24 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/pc_fetch_reg[0]                 | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                7 |             26 |
|  eth_rx_clk  |                                                                                                                                  | eth_rx_rst                                                                                                               |                8 |             27 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr[30]                                                       |                                                                                                                          |               16 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/E[1]                            |                                                                                                                          |                6 |             28 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/atomic_gen.atomic_addr_reg[2]_0[0]                        |                                                                                                                          |                8 |             30 |
|  sys_clk     | soc_netsoc_bridge_address_ce                                                                                                     |                                                                                                                          |               10 |             30 |
|  sys_clk     |                                                                                                                                  | soc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                                                                     |                8 |             31 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_ttmr_reg[0][0]                                        | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                8 |             31 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[30]_i_1_n_0                                                     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_done0                                       |                6 |             31 |
|  eth_rx_clk  | soc_ethmac_crc32_checker_crc_ce                                                                                                  | soc_ethmac_crc32_checker_syncfifo_level                                                                                  |               11 |             32 |
|  sys_clk     | soc_netsoc_netsoc_ctrl_bus_errors                                                                                                | sys_rst                                                                                                                  |                8 |             32 |
|  eth_tx_clk  | soc_ethmac_crc32_inserter_ce                                                                                                     | soc_ethmac_crc32_inserter_reg                                                                                            |                8 |             32 |
|  sys_clk     | soc_netsoc_netsoc_update_value_re                                                                                                | sys_rst                                                                                                                  |                9 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_b_reg[0][0]                           |                                                                                                                          |                7 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/E[0]                                                      |                                                                                                                          |                6 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/p_11_in                                                          |                                                                                                                          |                6 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat                                                         |                                                                                                                          |               11 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_n_reg[0][0]                                         |                                                                                                                          |               13 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr[31]_i_1_n_0                          | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |               10 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/p_11_in                                                          | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/SR[0]                                                     |                7 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/E[0]                                                              | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |               12 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/spr_bus_dat_r[31]_i_1_n_0                   |                                                                                                                          |               16 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_lsu_adr_o_reg[31][0]                               |                                                                                                                          |                8 |             32 |
|  sys_clk     | soc_ethmac_ps_preamble_error_o                                                                                                   | sys_rst                                                                                                                  |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_picmr_reg[0][0]                                       | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |               17 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_epcr_reg[31][0]                                       |                                                                                                                          |               13 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]    |                                                                                                                          |                4 |             32 |
|  sys_clk     |                                                                                                                                  | soc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                                                                     |                8 |             32 |
|  sys_clk     | soc_ethmac_writer_errors_status_next_value_ce                                                                                    | sys_rst                                                                                                                  |                9 |             32 |
|  sys_clk     | soc_ethmac_ps_crc_error_o                                                                                                        | sys_rst                                                                                                                  |                8 |             32 |
|  sys_clk     | p_320_out                                                                                                                        | soc_ethmac_writer_counter[0]_i_1_n_0                                                                                     |                8 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat[31]_i_1_n_0                                               |                                                                                                                          |               10 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_bridge_data_reg[0][0]                                   |                                                                                                                          |               15 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]    |                                                                                                                          |                4 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_ctrl_o_reg[0][0]                                               | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |                6 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_reg[31]_0[0]                                             | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |               17 |             32 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/div_done0                                               |                                                                                                                          |               12 |             33 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/E[0]                                                             |                                                                                                                          |               16 |             33 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_update_re                                                                                             | sys_rst                                                                                                                  |               13 |             48 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_period                                                                                                | sys_rst                                                                                                                  |               18 |             48 |
|  sys_clk     | soc_ethmac_writer_fifo_wrport_we__0                                                                                              |                                                                                                                          |                6 |             48 |
|  sys_clk     | soc_netsoc_info_dna_status                                                                                                       | sys_rst                                                                                                                  |               20 |             57 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o                                          |                                                                                                                          |               36 |             64 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/E[0]              |                                                                                                                          |               19 |             67 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o                                                    |                                                                                                                          |               15 |             72 |
|  sys_clk     |                                                                                                                                  | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/tt.mor1kx_ticktimer/spr_ttcr_reg[0]_0                     |               43 |             75 |
|  sys_clk     | soc_netsoc_sdram_inti_p0_rddata_valid                                                                                            | sys_rst                                                                                                                  |               49 |            128 |
|  sys_clk     | mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/padv_decode_o     |                                                                                                                          |               53 |            208 |
|  sys_clk     |                                                                                                                                  |                                                                                                                          |              154 |            285 |
|  sys_clk     |                                                                                                                                  | sys_rst                                                                                                                  |              165 |            357 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     5 |
| 4      |                    36 |
| 5      |                     7 |
| 6      |                     6 |
| 7      |                     7 |
| 8      |                    58 |
| 9      |                     6 |
| 10     |                     5 |
| 12     |                     4 |
| 15     |                     9 |
| 16+    |                    82 |
+--------+-----------------------+


