#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 15:04:14 2022
# Process ID: 21608
# Current directory: G:/GitHub/d0011e_lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17208 G:\GitHub\d0011e_lab2\lab2.xpr
# Log file: G:/GitHub/d0011e_lab2/vivado.log
# Journal file: G:/GitHub/d0011e_lab2\vivado.jou
# Running On: BruhMaskin, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34273 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project G:/GitHub/d0011e_lab2/lab2.xpr
INFO: [Project 1-313] Project file moved from '/home/ph/Desktop/phd/teaching/repos/D0011E/d0011e_lab2' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'G:/../2021/D0011E/lab_2/lab_2.ip_user_files', nor could it be found using path 'G:/home/ph/Desktop/phd/teaching/2021/D0011E/lab_2/lab_2.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.941 ; gain = 0.000
upgrade_project -migrate_output_products
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdcheck3' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:47]
WARNING: [VRFC 10-4940] 'bcdcheck4' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:48]
WARNING: [VRFC 10-4940] 'part2a' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1410.941 ; gain = 0.000
