                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:nop     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:auipc   |   4:nop     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:addi    |   8:auipc   |   4:nop     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:auipc   |  12:addi    |   8:auipc   |   4:nop     |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:   20:addi    |  16:auipc   |  12:addi    |   8:auipc   |   4:nop     BUS_LOAD  MEM[16] accepted 1
    5:   24:addi    |  20:addi    |  16:auipc   |  12:addi    |   8:auipc   r1=4  BUS_LOAD  MEM[16] accepted 1
    6:   28:auipc   |  24:addi    |  20:addi    |  16:auipc   |  12:addi    r1=160  BUS_LOAD  MEM[24] accepted 1
    7:   32:addi    |  28:auipc   |  24:addi    |  20:addi    |  16:auipc   r2=65548  BUS_LOAD  MEM[24] accepted 1
    8:   36:addi    |  32:addi    |  28:auipc   |  24:addi    |  20:addi    r2=65536  BUS_LOAD  MEM[32] accepted 1
    9:   40:addi    |  36:addi    |  32:addi    |  28:auipc   |  24:addi    r8=65536  BUS_LOAD  MEM[32] accepted 1
   10:   44:addi    |  40:addi    |  36:addi    |  32:addi    |  28:auipc   r3=4120  BUS_LOAD  MEM[40] accepted 1
   11:   48:addi    |  44:addi    |  40:addi    |  36:addi    |  32:addi    r3=4736  BUS_LOAD  MEM[40] accepted 1
   12:   52:addi    |  48:addi    |  44:addi    |  40:addi    |  36:addi    r4=0  BUS_LOAD  MEM[48] accepted 1
   13:   56:addi    |  52:addi    |  48:addi    |  44:addi    |  40:addi    r5=0  BUS_LOAD  MEM[48] accepted 1
   14:   60:addi    |  56:addi    |  52:addi    |  48:addi    |  44:addi    r6=0  BUS_LOAD  MEM[56] accepted 1
   15:   64:addi    |  60:addi    |  56:addi    |  52:addi    |  48:addi    r7=0  BUS_LOAD  MEM[56] accepted 1
   16:   68:addi    |  64:addi    |  60:addi    |  56:addi    |  52:addi    r9=0  BUS_LOAD  MEM[64] accepted 1
   17:   72:addi    |  68:addi    |  64:addi    |  60:addi    |  56:addi    r10=0  BUS_LOAD  MEM[64] accepted 1
   18:   76:addi    |  72:addi    |  68:addi    |  64:addi    |  60:addi    r11=0  BUS_LOAD  MEM[72] accepted 1
   19:   80:addi    |  76:addi    |  72:addi    |  68:addi    |  64:addi    r12=0  BUS_LOAD  MEM[72] accepted 1
   20:   84:addi    |  80:addi    |  76:addi    |  72:addi    |  68:addi    r13=0  BUS_LOAD  MEM[80] accepted 1
   21:   88:addi    |  84:addi    |  80:addi    |  76:addi    |  72:addi    r14=0  BUS_LOAD  MEM[80] accepted 1
   22:   92:addi    |  88:addi    |  84:addi    |  80:addi    |  76:addi    r15=0  BUS_LOAD  MEM[88] accepted 1
   23:   96:addi    |  92:addi    |  88:addi    |  84:addi    |  80:addi    r16=0  BUS_LOAD  MEM[88] accepted 1
   24:  100:addi    |  96:addi    |  92:addi    |  88:addi    |  84:addi    r17=0  BUS_LOAD  MEM[96] accepted 1
   25:  104:addi    | 100:addi    |  96:addi    |  92:addi    |  88:addi    r18=0  BUS_LOAD  MEM[96] accepted 1
   26:  108:addi    | 104:addi    | 100:addi    |  96:addi    |  92:addi    r19=0  BUS_LOAD  MEM[104] accepted 1
   27:  112:addi    | 108:addi    | 104:addi    | 100:addi    |  96:addi    r20=0  BUS_LOAD  MEM[104] accepted 1
   28:  116:addi    | 112:addi    | 108:addi    | 104:addi    | 100:addi    r21=0  BUS_LOAD  MEM[112] accepted 1
   29:  120:addi    | 116:addi    | 112:addi    | 108:addi    | 104:addi    r22=0  BUS_LOAD  MEM[112] accepted 1
   30:  124:addi    | 120:addi    | 116:addi    | 112:addi    | 108:addi    r23=0  BUS_LOAD  MEM[120] accepted 1
   31:  128:addi    | 124:addi    | 120:addi    | 116:addi    | 112:addi    r24=0  BUS_LOAD  MEM[120] accepted 1
   32:  132:addi    | 128:addi    | 124:addi    | 120:addi    | 116:addi    r25=0  BUS_LOAD  MEM[128] accepted 1
   33:  136:addi    | 132:addi    | 128:addi    | 124:addi    | 120:addi    r26=0  BUS_LOAD  MEM[128] accepted 1
   34:  140:addi    | 136:addi    | 132:addi    | 128:addi    | 124:addi    r27=0  BUS_LOAD  MEM[136] accepted 1
   35:  144:jal     | 140:addi    | 136:addi    | 132:addi    | 128:addi    r28=0  BUS_LOAD  MEM[136] accepted 1
   36:  148:invalid | 144:jal     | 140:addi    | 136:addi    | 132:addi    r29=0  BUS_LOAD  MEM[144] accepted 1
   37:  152:invalid | 148:invalid | 144:jal     | 140:addi    | 136:addi    r30=0  BUS_LOAD  MEM[144] accepted 1
   38:  156:invalid | 152:invalid | 148:-       | 144:jal     | 140:addi    r31=0  BUS_LOAD  MEM[152] accepted 1
   39: 2156:addi    |   0:-       |   0:-       |   0:-       | 144:jal     BUS_LOAD  MEM[2152] accepted 1
   40: 2160:sw      |2156:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2152] accepted 1
   41: 2164:sw      |2160:sw      |2156:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2160] accepted 1
   42: 2168:addi    |2164:sw      |2160:sw      |2156:addi    |   0:-       BUS_LOAD  MEM[2160] accepted 1
   43: 2172:-       |2168:addi    |2164:sw      |2160:sw      |2156:addi    r2=65504  BUS_STORE MEM[65532] = 160 accepted 1
   44: 2172:-       |2172:-       |2168:addi    |2164:sw      |2160:sw      BUS_STORE MEM[65528] = 65536 accepted 1
   45: 2172:sw      |2172:-       |2172:-       |2168:addi    |2164:sw      BUS_LOAD  MEM[2168] accepted 1
   46: 2176:jal     |2172:sw      |2172:-       |2172:-       |2168:addi    r8=65536  BUS_LOAD  MEM[2168] accepted 1
   47: 2180:sw      |2176:jal     |2172:sw      |2172:-       |2172:-       BUS_LOAD  MEM[2176] accepted 1
   48: 2184:-       |2180:sw      |2176:jal     |2172:sw      |2172:-       BUS_STORE MEM[65516] = 0 accepted 1
   49: 2184:jal     |2184:-       |2180:sw      |2176:jal     |2172:sw      BUS_LOAD  MEM[2176] accepted 1
   50: 2268:lw      |   0:-       |   0:-       |   0:-       |2176:jal     BUS_LOAD  MEM[2264] accepted 1
   51: 2272:addi    |2268:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2264] accepted 1
   52: 2276:bge     |2272:addi    |2268:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2272] accepted 1
   53: 2280:-       |2276:bge     |2272:addi    |2268:lw      |   0:-       BUS_LOAD  MEM[65516] accepted 1
   54: 2280:addi    |2280:-       |2276:bge     |2272:addi    |2268:lw      r14=0  BUS_LOAD  MEM[2272] accepted 1
   55: 2284:auipc   |2280:addi    |2280:-       |2276:bge     |2272:addi    r15=4  BUS_LOAD  MEM[2280] accepted 1
   56: 2180:sw      |   0:-       |   0:-       |   0:-       |2276:bge     BUS_LOAD  MEM[2176] accepted 1
   57: 2184:jal     |2180:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2176] accepted 1
   58: 2188:lui     |2184:jal     |2180:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
   59: 2192:-       |2188:lui     |2184:jal     |2180:sw      |   0:-       BUS_STORE MEM[65512] = 0 accepted 1
   60: 2192:addi    |2192:-       |2188:lui     |2184:jal     |2180:sw      BUS_LOAD  MEM[2184] accepted 1
   61: 2244:lw      |   0:-       |   0:-       |   0:-       |2184:jal     BUS_LOAD  MEM[2240] accepted 1
   62: 2248:addi    |2244:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2240] accepted 1
   63: 2252:bge     |2248:addi    |2244:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2248] accepted 1
   64: 2256:-       |2252:bge     |2248:addi    |2244:lw      |   0:-       BUS_LOAD  MEM[65512] accepted 1
   65: 2256:lw      |2256:-       |2252:bge     |2248:addi    |2244:lw      r14=0  BUS_LOAD  MEM[2248] accepted 1
   66: 2260:addi    |2256:lw      |2256:-       |2252:bge     |2248:addi    r15=4  BUS_LOAD  MEM[2256] accepted 1
   67: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
   68: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
   69: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
   70: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
   71: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
   72: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
   73: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=0  BUS_LOAD  MEM[2200] accepted 1
   74: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
   75: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=0  BUS_LOAD  MEM[2208] accepted 1
   76: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
   77: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=0  BUS_LOAD  MEM[2216] accepted 1
   78: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=0  BUS_LOAD  MEM[65512] accepted 1
   79: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=0  BUS_LOAD  MEM[2216] accepted 1
   80: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
   81: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=0  BUS_LOAD  MEM[2224] accepted 1
   82: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
   83: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=0  BUS_LOAD  MEM[2232] accepted 1
   84: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2804  BUS_STORE MEM[2804] = 0 accepted 1
   85: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
   86: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=0  BUS_LOAD  MEM[2232] accepted 1
   87: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
   88: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=1  BUS_LOAD  MEM[2240] accepted 1
   89: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 1 accepted 1
   90: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
   91: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=1  BUS_LOAD  MEM[2248] accepted 1
   92: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
   93: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
   94: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
   95: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
   96: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
   97: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
   98: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
   99: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  100: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  101: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=0  BUS_LOAD  MEM[2200] accepted 1
  102: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  103: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=0  BUS_LOAD  MEM[2208] accepted 1
  104: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  105: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=0  BUS_LOAD  MEM[2216] accepted 1
  106: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=0  BUS_LOAD  MEM[65512] accepted 1
  107: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=1  BUS_LOAD  MEM[2216] accepted 1
  108: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  109: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=1  BUS_LOAD  MEM[2224] accepted 1
  110: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  111: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=4  BUS_LOAD  MEM[2232] accepted 1
  112: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2808  BUS_STORE MEM[2808] = 0 accepted 1
  113: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  114: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=1  BUS_LOAD  MEM[2232] accepted 1
  115: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  116: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=2  BUS_LOAD  MEM[2240] accepted 1
  117: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 2 accepted 1
  118: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  119: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=2  BUS_LOAD  MEM[2248] accepted 1
  120: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  121: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  122: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  123: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  124: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  125: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  126: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  127: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  128: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  129: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=0  BUS_LOAD  MEM[2200] accepted 1
  130: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  131: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=0  BUS_LOAD  MEM[2208] accepted 1
  132: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  133: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=0  BUS_LOAD  MEM[2216] accepted 1
  134: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=0  BUS_LOAD  MEM[65512] accepted 1
  135: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=2  BUS_LOAD  MEM[2216] accepted 1
  136: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  137: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=2  BUS_LOAD  MEM[2224] accepted 1
  138: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  139: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=8  BUS_LOAD  MEM[2232] accepted 1
  140: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2812  BUS_STORE MEM[2812] = 0 accepted 1
  141: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  142: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=2  BUS_LOAD  MEM[2232] accepted 1
  143: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  144: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=3  BUS_LOAD  MEM[2240] accepted 1
  145: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 3 accepted 1
  146: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  147: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=3  BUS_LOAD  MEM[2248] accepted 1
  148: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  149: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  150: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  151: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  152: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  153: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  154: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  155: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  156: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  157: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=0  BUS_LOAD  MEM[2200] accepted 1
  158: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  159: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=0  BUS_LOAD  MEM[2208] accepted 1
  160: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  161: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=0  BUS_LOAD  MEM[2216] accepted 1
  162: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=0  BUS_LOAD  MEM[65512] accepted 1
  163: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=3  BUS_LOAD  MEM[2216] accepted 1
  164: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  165: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=3  BUS_LOAD  MEM[2224] accepted 1
  166: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  167: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=12  BUS_LOAD  MEM[2232] accepted 1
  168: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2816  BUS_STORE MEM[2816] = 0 accepted 1
  169: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  170: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=3  BUS_LOAD  MEM[2232] accepted 1
  171: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  172: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=4  BUS_LOAD  MEM[2240] accepted 1
  173: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 4 accepted 1
  174: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  175: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=4  BUS_LOAD  MEM[2248] accepted 1
  176: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  177: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  178: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  179: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  180: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  181: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  182: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  183: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  184: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  185: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=0  BUS_LOAD  MEM[2200] accepted 1
  186: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  187: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=0  BUS_LOAD  MEM[2208] accepted 1
  188: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  189: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=0  BUS_LOAD  MEM[2216] accepted 1
  190: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=0  BUS_LOAD  MEM[65512] accepted 1
  191: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=4  BUS_LOAD  MEM[2216] accepted 1
  192: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  193: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=4  BUS_LOAD  MEM[2224] accepted 1
  194: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  195: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=16  BUS_LOAD  MEM[2232] accepted 1
  196: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2820  BUS_STORE MEM[2820] = 0 accepted 1
  197: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  198: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=4  BUS_LOAD  MEM[2232] accepted 1
  199: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  200: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=5  BUS_LOAD  MEM[2240] accepted 1
  201: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 5 accepted 1
  202: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  203: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=5  BUS_LOAD  MEM[2248] accepted 1
  204: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  205: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  206: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  207: 2264:-       |2260:addi    |   0:-       |2256:lw      |2252:bge     BUS_LOAD  MEM[65516] accepted 1
  208: 2264:sw      |2264:-       |2260:addi    |   0:-       |2256:lw      r15=0  BUS_LOAD  MEM[2256] accepted 1
  209: 2268:lw      |2264:sw      |2264:-       |2260:addi    |   0:-       BUS_LOAD  MEM[2264] accepted 1
  210: 2272:addi    |2268:lw      |2264:sw      |2264:-       |2260:addi    r15=1  BUS_LOAD  MEM[2264] accepted 1
  211: 2276:-       |2272:addi    |2268:lw      |2264:sw      |2264:-       BUS_STORE MEM[65516] = 1 accepted 1
  212: 2276:-       |2276:-       |2272:addi    |2268:lw      |2264:sw      BUS_LOAD  MEM[65516] accepted 1
  213: 2276:bge     |2276:-       |2276:-       |2272:addi    |2268:lw      r14=1  BUS_LOAD  MEM[2272] accepted 1
  214: 2280:addi    |2276:bge     |2276:-       |2276:-       |2272:addi    r15=4  BUS_LOAD  MEM[2272] accepted 1
  215: 2284:auipc   |2280:addi    |2276:bge     |2276:-       |2276:-       BUS_LOAD  MEM[2280] accepted 1
  216: 2288:jalr    |2284:auipc   |2280:addi    |2276:bge     |2276:-       BUS_LOAD  MEM[2280] accepted 1
  217: 2180:sw      |   0:-       |   0:-       |   0:-       |2276:bge     BUS_LOAD  MEM[2176] accepted 1
  218: 2184:jal     |2180:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2176] accepted 1
  219: 2188:lui     |2184:jal     |2180:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  220: 2192:-       |2188:lui     |2184:jal     |2180:sw      |   0:-       BUS_STORE MEM[65512] = 0 accepted 1
  221: 2192:addi    |2192:-       |2188:lui     |2184:jal     |2180:sw      BUS_LOAD  MEM[2184] accepted 1
  222: 2244:lw      |   0:-       |   0:-       |   0:-       |2184:jal     BUS_LOAD  MEM[2240] accepted 1
  223: 2248:addi    |2244:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2240] accepted 1
  224: 2252:bge     |2248:addi    |2244:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2248] accepted 1
  225: 2256:-       |2252:bge     |2248:addi    |2244:lw      |   0:-       BUS_LOAD  MEM[65512] accepted 1
  226: 2256:lw      |2256:-       |2252:bge     |2248:addi    |2244:lw      r14=0  BUS_LOAD  MEM[2248] accepted 1
  227: 2260:addi    |2256:lw      |2256:-       |2252:bge     |2248:addi    r15=4  BUS_LOAD  MEM[2256] accepted 1
  228: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  229: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  230: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  231: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  232: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  233: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  234: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=1  BUS_LOAD  MEM[2200] accepted 1
  235: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  236: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=1  BUS_LOAD  MEM[2208] accepted 1
  237: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  238: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=4  BUS_LOAD  MEM[2216] accepted 1
  239: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=5  BUS_LOAD  MEM[65512] accepted 1
  240: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=0  BUS_LOAD  MEM[2216] accepted 1
  241: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  242: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=5  BUS_LOAD  MEM[2224] accepted 1
  243: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  244: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=20  BUS_LOAD  MEM[2232] accepted 1
  245: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2824  BUS_STORE MEM[2824] = 0 accepted 1
  246: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  247: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=0  BUS_LOAD  MEM[2232] accepted 1
  248: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  249: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=1  BUS_LOAD  MEM[2240] accepted 1
  250: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 1 accepted 1
  251: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  252: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=1  BUS_LOAD  MEM[2248] accepted 1
  253: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  254: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  255: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  256: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  257: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  258: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  259: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  260: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  261: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  262: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=1  BUS_LOAD  MEM[2200] accepted 1
  263: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  264: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=1  BUS_LOAD  MEM[2208] accepted 1
  265: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  266: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=4  BUS_LOAD  MEM[2216] accepted 1
  267: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=5  BUS_LOAD  MEM[65512] accepted 1
  268: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=1  BUS_LOAD  MEM[2216] accepted 1
  269: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  270: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=6  BUS_LOAD  MEM[2224] accepted 1
  271: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  272: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=24  BUS_LOAD  MEM[2232] accepted 1
  273: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2828  BUS_STORE MEM[2828] = 0 accepted 1
  274: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  275: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=1  BUS_LOAD  MEM[2232] accepted 1
  276: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  277: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=2  BUS_LOAD  MEM[2240] accepted 1
  278: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 2 accepted 1
  279: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  280: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=2  BUS_LOAD  MEM[2248] accepted 1
  281: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  282: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  283: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  284: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  285: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  286: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  287: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  288: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  289: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  290: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=1  BUS_LOAD  MEM[2200] accepted 1
  291: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  292: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=1  BUS_LOAD  MEM[2208] accepted 1
  293: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  294: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=4  BUS_LOAD  MEM[2216] accepted 1
  295: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=5  BUS_LOAD  MEM[65512] accepted 1
  296: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=2  BUS_LOAD  MEM[2216] accepted 1
  297: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  298: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=7  BUS_LOAD  MEM[2224] accepted 1
  299: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  300: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=28  BUS_LOAD  MEM[2232] accepted 1
  301: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2832  BUS_STORE MEM[2832] = 0 accepted 1
  302: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  303: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=2  BUS_LOAD  MEM[2232] accepted 1
  304: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  305: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=3  BUS_LOAD  MEM[2240] accepted 1
  306: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 3 accepted 1
  307: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  308: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=3  BUS_LOAD  MEM[2248] accepted 1
  309: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  310: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  311: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  312: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  313: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  314: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  315: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  316: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  317: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  318: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=1  BUS_LOAD  MEM[2200] accepted 1
  319: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  320: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=1  BUS_LOAD  MEM[2208] accepted 1
  321: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  322: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=4  BUS_LOAD  MEM[2216] accepted 1
  323: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=5  BUS_LOAD  MEM[65512] accepted 1
  324: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=3  BUS_LOAD  MEM[2216] accepted 1
  325: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  326: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=8  BUS_LOAD  MEM[2224] accepted 1
  327: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  328: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=32  BUS_LOAD  MEM[2232] accepted 1
  329: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2836  BUS_STORE MEM[2836] = 0 accepted 1
  330: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  331: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=3  BUS_LOAD  MEM[2232] accepted 1
  332: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  333: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=4  BUS_LOAD  MEM[2240] accepted 1
  334: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 4 accepted 1
  335: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  336: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=4  BUS_LOAD  MEM[2248] accepted 1
  337: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  338: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  339: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  340: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  341: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  342: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  343: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  344: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  345: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  346: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=1  BUS_LOAD  MEM[2200] accepted 1
  347: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  348: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=1  BUS_LOAD  MEM[2208] accepted 1
  349: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  350: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=4  BUS_LOAD  MEM[2216] accepted 1
  351: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=5  BUS_LOAD  MEM[65512] accepted 1
  352: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=4  BUS_LOAD  MEM[2216] accepted 1
  353: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  354: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=9  BUS_LOAD  MEM[2224] accepted 1
  355: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  356: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=36  BUS_LOAD  MEM[2232] accepted 1
  357: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2840  BUS_STORE MEM[2840] = 0 accepted 1
  358: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  359: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=4  BUS_LOAD  MEM[2232] accepted 1
  360: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  361: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=5  BUS_LOAD  MEM[2240] accepted 1
  362: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 5 accepted 1
  363: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  364: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=5  BUS_LOAD  MEM[2248] accepted 1
  365: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  366: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  367: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  368: 2264:-       |2260:addi    |   0:-       |2256:lw      |2252:bge     BUS_LOAD  MEM[65516] accepted 1
  369: 2264:sw      |2264:-       |2260:addi    |   0:-       |2256:lw      r15=1  BUS_LOAD  MEM[2256] accepted 1
  370: 2268:lw      |2264:sw      |2264:-       |2260:addi    |   0:-       BUS_LOAD  MEM[2264] accepted 1
  371: 2272:addi    |2268:lw      |2264:sw      |2264:-       |2260:addi    r15=2  BUS_LOAD  MEM[2264] accepted 1
  372: 2276:-       |2272:addi    |2268:lw      |2264:sw      |2264:-       BUS_STORE MEM[65516] = 2 accepted 1
  373: 2276:-       |2276:-       |2272:addi    |2268:lw      |2264:sw      BUS_LOAD  MEM[65516] accepted 1
  374: 2276:bge     |2276:-       |2276:-       |2272:addi    |2268:lw      r14=2  BUS_LOAD  MEM[2272] accepted 1
  375: 2280:addi    |2276:bge     |2276:-       |2276:-       |2272:addi    r15=4  BUS_LOAD  MEM[2272] accepted 1
  376: 2284:auipc   |2280:addi    |2276:bge     |2276:-       |2276:-       BUS_LOAD  MEM[2280] accepted 1
  377: 2288:jalr    |2284:auipc   |2280:addi    |2276:bge     |2276:-       BUS_LOAD  MEM[2280] accepted 1
  378: 2180:sw      |   0:-       |   0:-       |   0:-       |2276:bge     BUS_LOAD  MEM[2176] accepted 1
  379: 2184:jal     |2180:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2176] accepted 1
  380: 2188:lui     |2184:jal     |2180:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  381: 2192:-       |2188:lui     |2184:jal     |2180:sw      |   0:-       BUS_STORE MEM[65512] = 0 accepted 1
  382: 2192:addi    |2192:-       |2188:lui     |2184:jal     |2180:sw      BUS_LOAD  MEM[2184] accepted 1
  383: 2244:lw      |   0:-       |   0:-       |   0:-       |2184:jal     BUS_LOAD  MEM[2240] accepted 1
  384: 2248:addi    |2244:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2240] accepted 1
  385: 2252:bge     |2248:addi    |2244:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2248] accepted 1
  386: 2256:-       |2252:bge     |2248:addi    |2244:lw      |   0:-       BUS_LOAD  MEM[65512] accepted 1
  387: 2256:lw      |2256:-       |2252:bge     |2248:addi    |2244:lw      r14=0  BUS_LOAD  MEM[2248] accepted 1
  388: 2260:addi    |2256:lw      |2256:-       |2252:bge     |2248:addi    r15=4  BUS_LOAD  MEM[2256] accepted 1
  389: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  390: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  391: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  392: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  393: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  394: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  395: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=2  BUS_LOAD  MEM[2200] accepted 1
  396: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  397: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=2  BUS_LOAD  MEM[2208] accepted 1
  398: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  399: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=8  BUS_LOAD  MEM[2216] accepted 1
  400: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=10  BUS_LOAD  MEM[65512] accepted 1
  401: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=0  BUS_LOAD  MEM[2216] accepted 1
  402: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  403: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=10  BUS_LOAD  MEM[2224] accepted 1
  404: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  405: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=40  BUS_LOAD  MEM[2232] accepted 1
  406: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2844  BUS_STORE MEM[2844] = 0 accepted 1
  407: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  408: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=0  BUS_LOAD  MEM[2232] accepted 1
  409: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  410: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=1  BUS_LOAD  MEM[2240] accepted 1
  411: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 1 accepted 1
  412: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  413: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=1  BUS_LOAD  MEM[2248] accepted 1
  414: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  415: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  416: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  417: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  418: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  419: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  420: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  421: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  422: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  423: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=2  BUS_LOAD  MEM[2200] accepted 1
  424: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  425: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=2  BUS_LOAD  MEM[2208] accepted 1
  426: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  427: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=8  BUS_LOAD  MEM[2216] accepted 1
  428: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=10  BUS_LOAD  MEM[65512] accepted 1
  429: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=1  BUS_LOAD  MEM[2216] accepted 1
  430: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  431: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=11  BUS_LOAD  MEM[2224] accepted 1
  432: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  433: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=44  BUS_LOAD  MEM[2232] accepted 1
  434: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2848  BUS_STORE MEM[2848] = 0 accepted 1
  435: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  436: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=1  BUS_LOAD  MEM[2232] accepted 1
  437: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  438: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=2  BUS_LOAD  MEM[2240] accepted 1
  439: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 2 accepted 1
  440: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  441: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=2  BUS_LOAD  MEM[2248] accepted 1
  442: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  443: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  444: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  445: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  446: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  447: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  448: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  449: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  450: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  451: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=2  BUS_LOAD  MEM[2200] accepted 1
  452: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  453: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=2  BUS_LOAD  MEM[2208] accepted 1
  454: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  455: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=8  BUS_LOAD  MEM[2216] accepted 1
  456: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=10  BUS_LOAD  MEM[65512] accepted 1
  457: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=2  BUS_LOAD  MEM[2216] accepted 1
  458: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  459: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=12  BUS_LOAD  MEM[2224] accepted 1
  460: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  461: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=48  BUS_LOAD  MEM[2232] accepted 1
  462: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2852  BUS_STORE MEM[2852] = 0 accepted 1
  463: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  464: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=2  BUS_LOAD  MEM[2232] accepted 1
  465: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  466: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=3  BUS_LOAD  MEM[2240] accepted 1
  467: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 3 accepted 1
  468: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  469: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=3  BUS_LOAD  MEM[2248] accepted 1
  470: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  471: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  472: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  473: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  474: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  475: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  476: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  477: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  478: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  479: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=2  BUS_LOAD  MEM[2200] accepted 1
  480: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  481: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=2  BUS_LOAD  MEM[2208] accepted 1
  482: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  483: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=8  BUS_LOAD  MEM[2216] accepted 1
  484: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=10  BUS_LOAD  MEM[65512] accepted 1
  485: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=3  BUS_LOAD  MEM[2216] accepted 1
  486: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  487: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=13  BUS_LOAD  MEM[2224] accepted 1
  488: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  489: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=52  BUS_LOAD  MEM[2232] accepted 1
  490: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2856  BUS_STORE MEM[2856] = 0 accepted 1
  491: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  492: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=3  BUS_LOAD  MEM[2232] accepted 1
  493: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  494: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=4  BUS_LOAD  MEM[2240] accepted 1
  495: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 4 accepted 1
  496: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  497: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=4  BUS_LOAD  MEM[2248] accepted 1
  498: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  499: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  500: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  501: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  502: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  503: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  504: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  505: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  506: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  507: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=2  BUS_LOAD  MEM[2200] accepted 1
  508: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  509: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=2  BUS_LOAD  MEM[2208] accepted 1
  510: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  511: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=8  BUS_LOAD  MEM[2216] accepted 1
  512: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=10  BUS_LOAD  MEM[65512] accepted 1
  513: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=4  BUS_LOAD  MEM[2216] accepted 1
  514: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  515: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=14  BUS_LOAD  MEM[2224] accepted 1
  516: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  517: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=56  BUS_LOAD  MEM[2232] accepted 1
  518: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2860  BUS_STORE MEM[2860] = 0 accepted 1
  519: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  520: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=4  BUS_LOAD  MEM[2232] accepted 1
  521: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  522: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=5  BUS_LOAD  MEM[2240] accepted 1
  523: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 5 accepted 1
  524: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  525: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=5  BUS_LOAD  MEM[2248] accepted 1
  526: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  527: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  528: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  529: 2264:-       |2260:addi    |   0:-       |2256:lw      |2252:bge     BUS_LOAD  MEM[65516] accepted 1
  530: 2264:sw      |2264:-       |2260:addi    |   0:-       |2256:lw      r15=2  BUS_LOAD  MEM[2256] accepted 1
  531: 2268:lw      |2264:sw      |2264:-       |2260:addi    |   0:-       BUS_LOAD  MEM[2264] accepted 1
  532: 2272:addi    |2268:lw      |2264:sw      |2264:-       |2260:addi    r15=3  BUS_LOAD  MEM[2264] accepted 1
  533: 2276:-       |2272:addi    |2268:lw      |2264:sw      |2264:-       BUS_STORE MEM[65516] = 3 accepted 1
  534: 2276:-       |2276:-       |2272:addi    |2268:lw      |2264:sw      BUS_LOAD  MEM[65516] accepted 1
  535: 2276:bge     |2276:-       |2276:-       |2272:addi    |2268:lw      r14=3  BUS_LOAD  MEM[2272] accepted 1
  536: 2280:addi    |2276:bge     |2276:-       |2276:-       |2272:addi    r15=4  BUS_LOAD  MEM[2272] accepted 1
  537: 2284:auipc   |2280:addi    |2276:bge     |2276:-       |2276:-       BUS_LOAD  MEM[2280] accepted 1
  538: 2288:jalr    |2284:auipc   |2280:addi    |2276:bge     |2276:-       BUS_LOAD  MEM[2280] accepted 1
  539: 2180:sw      |   0:-       |   0:-       |   0:-       |2276:bge     BUS_LOAD  MEM[2176] accepted 1
  540: 2184:jal     |2180:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2176] accepted 1
  541: 2188:lui     |2184:jal     |2180:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  542: 2192:-       |2188:lui     |2184:jal     |2180:sw      |   0:-       BUS_STORE MEM[65512] = 0 accepted 1
  543: 2192:addi    |2192:-       |2188:lui     |2184:jal     |2180:sw      BUS_LOAD  MEM[2184] accepted 1
  544: 2244:lw      |   0:-       |   0:-       |   0:-       |2184:jal     BUS_LOAD  MEM[2240] accepted 1
  545: 2248:addi    |2244:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2240] accepted 1
  546: 2252:bge     |2248:addi    |2244:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2248] accepted 1
  547: 2256:-       |2252:bge     |2248:addi    |2244:lw      |   0:-       BUS_LOAD  MEM[65512] accepted 1
  548: 2256:lw      |2256:-       |2252:bge     |2248:addi    |2244:lw      r14=0  BUS_LOAD  MEM[2248] accepted 1
  549: 2260:addi    |2256:lw      |2256:-       |2252:bge     |2248:addi    r15=4  BUS_LOAD  MEM[2256] accepted 1
  550: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  551: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  552: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  553: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  554: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  555: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  556: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=3  BUS_LOAD  MEM[2200] accepted 1
  557: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  558: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=3  BUS_LOAD  MEM[2208] accepted 1
  559: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  560: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=12  BUS_LOAD  MEM[2216] accepted 1
  561: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=15  BUS_LOAD  MEM[65512] accepted 1
  562: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=0  BUS_LOAD  MEM[2216] accepted 1
  563: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  564: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=15  BUS_LOAD  MEM[2224] accepted 1
  565: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  566: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=60  BUS_LOAD  MEM[2232] accepted 1
  567: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2864  BUS_STORE MEM[2864] = 0 accepted 1
  568: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  569: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=0  BUS_LOAD  MEM[2232] accepted 1
  570: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  571: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=1  BUS_LOAD  MEM[2240] accepted 1
  572: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 1 accepted 1
  573: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  574: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=1  BUS_LOAD  MEM[2248] accepted 1
  575: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  576: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  577: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  578: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  579: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  580: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  581: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  582: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  583: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  584: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=3  BUS_LOAD  MEM[2200] accepted 1
  585: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  586: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=3  BUS_LOAD  MEM[2208] accepted 1
  587: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  588: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=12  BUS_LOAD  MEM[2216] accepted 1
  589: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=15  BUS_LOAD  MEM[65512] accepted 1
  590: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=1  BUS_LOAD  MEM[2216] accepted 1
  591: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  592: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=16  BUS_LOAD  MEM[2224] accepted 1
  593: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  594: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=64  BUS_LOAD  MEM[2232] accepted 1
  595: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2868  BUS_STORE MEM[2868] = 0 accepted 1
  596: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  597: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=1  BUS_LOAD  MEM[2232] accepted 1
  598: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  599: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=2  BUS_LOAD  MEM[2240] accepted 1
  600: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 2 accepted 1
  601: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  602: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=2  BUS_LOAD  MEM[2248] accepted 1
  603: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  604: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  605: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  606: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  607: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  608: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  609: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  610: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  611: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  612: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=3  BUS_LOAD  MEM[2200] accepted 1
  613: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  614: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=3  BUS_LOAD  MEM[2208] accepted 1
  615: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  616: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=12  BUS_LOAD  MEM[2216] accepted 1
  617: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=15  BUS_LOAD  MEM[65512] accepted 1
  618: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=2  BUS_LOAD  MEM[2216] accepted 1
  619: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  620: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=17  BUS_LOAD  MEM[2224] accepted 1
  621: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  622: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=68  BUS_LOAD  MEM[2232] accepted 1
  623: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2872  BUS_STORE MEM[2872] = 0 accepted 1
  624: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  625: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=2  BUS_LOAD  MEM[2232] accepted 1
  626: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  627: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=3  BUS_LOAD  MEM[2240] accepted 1
  628: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 3 accepted 1
  629: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  630: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=3  BUS_LOAD  MEM[2248] accepted 1
  631: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  632: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  633: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  634: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  635: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  636: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  637: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  638: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  639: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  640: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=3  BUS_LOAD  MEM[2200] accepted 1
  641: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  642: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=3  BUS_LOAD  MEM[2208] accepted 1
  643: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  644: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=12  BUS_LOAD  MEM[2216] accepted 1
  645: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=15  BUS_LOAD  MEM[65512] accepted 1
  646: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=3  BUS_LOAD  MEM[2216] accepted 1
  647: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  648: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=18  BUS_LOAD  MEM[2224] accepted 1
  649: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  650: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=72  BUS_LOAD  MEM[2232] accepted 1
  651: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2876  BUS_STORE MEM[2876] = 0 accepted 1
  652: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  653: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=3  BUS_LOAD  MEM[2232] accepted 1
  654: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  655: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=4  BUS_LOAD  MEM[2240] accepted 1
  656: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 4 accepted 1
  657: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  658: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=4  BUS_LOAD  MEM[2248] accepted 1
  659: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  660: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  661: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  662: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  663: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  664: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  665: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  666: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  667: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  668: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=3  BUS_LOAD  MEM[2200] accepted 1
  669: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  670: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=3  BUS_LOAD  MEM[2208] accepted 1
  671: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  672: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=12  BUS_LOAD  MEM[2216] accepted 1
  673: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=15  BUS_LOAD  MEM[65512] accepted 1
  674: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=4  BUS_LOAD  MEM[2216] accepted 1
  675: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  676: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=19  BUS_LOAD  MEM[2224] accepted 1
  677: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  678: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=76  BUS_LOAD  MEM[2232] accepted 1
  679: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2880  BUS_STORE MEM[2880] = 0 accepted 1
  680: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  681: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=4  BUS_LOAD  MEM[2232] accepted 1
  682: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  683: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=5  BUS_LOAD  MEM[2240] accepted 1
  684: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 5 accepted 1
  685: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  686: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=5  BUS_LOAD  MEM[2248] accepted 1
  687: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  688: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  689: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  690: 2264:-       |2260:addi    |   0:-       |2256:lw      |2252:bge     BUS_LOAD  MEM[65516] accepted 1
  691: 2264:sw      |2264:-       |2260:addi    |   0:-       |2256:lw      r15=3  BUS_LOAD  MEM[2256] accepted 1
  692: 2268:lw      |2264:sw      |2264:-       |2260:addi    |   0:-       BUS_LOAD  MEM[2264] accepted 1
  693: 2272:addi    |2268:lw      |2264:sw      |2264:-       |2260:addi    r15=4  BUS_LOAD  MEM[2264] accepted 1
  694: 2276:-       |2272:addi    |2268:lw      |2264:sw      |2264:-       BUS_STORE MEM[65516] = 4 accepted 1
  695: 2276:-       |2276:-       |2272:addi    |2268:lw      |2264:sw      BUS_LOAD  MEM[65516] accepted 1
  696: 2276:bge     |2276:-       |2276:-       |2272:addi    |2268:lw      r14=4  BUS_LOAD  MEM[2272] accepted 1
  697: 2280:addi    |2276:bge     |2276:-       |2276:-       |2272:addi    r15=4  BUS_LOAD  MEM[2272] accepted 1
  698: 2284:auipc   |2280:addi    |2276:bge     |2276:-       |2276:-       BUS_LOAD  MEM[2280] accepted 1
  699: 2288:jalr    |2284:auipc   |2280:addi    |2276:bge     |2276:-       BUS_LOAD  MEM[2280] accepted 1
  700: 2180:sw      |   0:-       |   0:-       |   0:-       |2276:bge     BUS_LOAD  MEM[2176] accepted 1
  701: 2184:jal     |2180:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2176] accepted 1
  702: 2188:lui     |2184:jal     |2180:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  703: 2192:-       |2188:lui     |2184:jal     |2180:sw      |   0:-       BUS_STORE MEM[65512] = 0 accepted 1
  704: 2192:addi    |2192:-       |2188:lui     |2184:jal     |2180:sw      BUS_LOAD  MEM[2184] accepted 1
  705: 2244:lw      |   0:-       |   0:-       |   0:-       |2184:jal     BUS_LOAD  MEM[2240] accepted 1
  706: 2248:addi    |2244:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2240] accepted 1
  707: 2252:bge     |2248:addi    |2244:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2248] accepted 1
  708: 2256:-       |2252:bge     |2248:addi    |2244:lw      |   0:-       BUS_LOAD  MEM[65512] accepted 1
  709: 2256:lw      |2256:-       |2252:bge     |2248:addi    |2244:lw      r14=0  BUS_LOAD  MEM[2248] accepted 1
  710: 2260:addi    |2256:lw      |2256:-       |2252:bge     |2248:addi    r15=4  BUS_LOAD  MEM[2256] accepted 1
  711: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  712: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  713: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  714: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  715: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  716: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  717: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=4  BUS_LOAD  MEM[2200] accepted 1
  718: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  719: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=4  BUS_LOAD  MEM[2208] accepted 1
  720: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  721: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=16  BUS_LOAD  MEM[2216] accepted 1
  722: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=20  BUS_LOAD  MEM[65512] accepted 1
  723: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=0  BUS_LOAD  MEM[2216] accepted 1
  724: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  725: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=20  BUS_LOAD  MEM[2224] accepted 1
  726: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  727: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=80  BUS_LOAD  MEM[2232] accepted 1
  728: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2884  BUS_STORE MEM[2884] = 0 accepted 1
  729: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  730: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=0  BUS_LOAD  MEM[2232] accepted 1
  731: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  732: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=1  BUS_LOAD  MEM[2240] accepted 1
  733: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 1 accepted 1
  734: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  735: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=1  BUS_LOAD  MEM[2248] accepted 1
  736: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  737: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  738: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  739: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  740: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  741: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  742: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  743: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  744: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  745: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=4  BUS_LOAD  MEM[2200] accepted 1
  746: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  747: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=4  BUS_LOAD  MEM[2208] accepted 1
  748: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  749: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=16  BUS_LOAD  MEM[2216] accepted 1
  750: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=20  BUS_LOAD  MEM[65512] accepted 1
  751: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=1  BUS_LOAD  MEM[2216] accepted 1
  752: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  753: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=21  BUS_LOAD  MEM[2224] accepted 1
  754: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  755: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=84  BUS_LOAD  MEM[2232] accepted 1
  756: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2888  BUS_STORE MEM[2888] = 0 accepted 1
  757: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  758: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=1  BUS_LOAD  MEM[2232] accepted 1
  759: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  760: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=2  BUS_LOAD  MEM[2240] accepted 1
  761: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 2 accepted 1
  762: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  763: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=2  BUS_LOAD  MEM[2248] accepted 1
  764: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  765: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  766: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  767: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  768: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  769: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  770: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  771: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  772: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  773: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=4  BUS_LOAD  MEM[2200] accepted 1
  774: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  775: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=4  BUS_LOAD  MEM[2208] accepted 1
  776: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  777: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=16  BUS_LOAD  MEM[2216] accepted 1
  778: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=20  BUS_LOAD  MEM[65512] accepted 1
  779: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=2  BUS_LOAD  MEM[2216] accepted 1
  780: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  781: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=22  BUS_LOAD  MEM[2224] accepted 1
  782: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  783: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=88  BUS_LOAD  MEM[2232] accepted 1
  784: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2892  BUS_STORE MEM[2892] = 0 accepted 1
  785: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  786: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=2  BUS_LOAD  MEM[2232] accepted 1
  787: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  788: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=3  BUS_LOAD  MEM[2240] accepted 1
  789: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 3 accepted 1
  790: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  791: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=3  BUS_LOAD  MEM[2248] accepted 1
  792: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  793: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  794: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  795: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  796: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  797: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  798: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  799: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  800: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  801: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=4  BUS_LOAD  MEM[2200] accepted 1
  802: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  803: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=4  BUS_LOAD  MEM[2208] accepted 1
  804: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  805: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=16  BUS_LOAD  MEM[2216] accepted 1
  806: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=20  BUS_LOAD  MEM[65512] accepted 1
  807: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=3  BUS_LOAD  MEM[2216] accepted 1
  808: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  809: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=23  BUS_LOAD  MEM[2224] accepted 1
  810: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  811: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=92  BUS_LOAD  MEM[2232] accepted 1
  812: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2896  BUS_STORE MEM[2896] = 0 accepted 1
  813: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  814: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=3  BUS_LOAD  MEM[2232] accepted 1
  815: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  816: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=4  BUS_LOAD  MEM[2240] accepted 1
  817: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 4 accepted 1
  818: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  819: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=4  BUS_LOAD  MEM[2248] accepted 1
  820: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  821: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  822: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  823: 2188:lui     |   0:-       |   0:-       |   0:-       |2252:bge     BUS_LOAD  MEM[2184] accepted 1
  824: 2192:addi    |2188:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2184] accepted 1
  825: 2196:lw      |2192:addi    |2188:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2192] accepted 1
  826: 2200:addi    |2196:lw      |2192:addi    |2188:lui     |   0:-       BUS_LOAD  MEM[2192] accepted 1
  827: 2204:-       |2200:addi    |2196:lw      |2192:addi    |2188:lui     r15=4096  BUS_LOAD  MEM[2200] accepted 1
  828: 2204:-       |2200:addi    |   0:-       |2196:lw      |2192:addi    r13=2804  BUS_LOAD  MEM[65516] accepted 1
  829: 2204:slli    |2204:-       |2200:addi    |   0:-       |2196:lw      r14=4  BUS_LOAD  MEM[2200] accepted 1
  830: 2208:add     |2204:slli    |2204:-       |2200:addi    |   0:-       BUS_LOAD  MEM[2200] accepted 1
  831: 2212:lw      |2208:add     |2204:slli    |2204:-       |2200:addi    r15=4  BUS_LOAD  MEM[2208] accepted 1
  832: 2216:add     |2212:lw      |2208:add     |2204:slli    |2204:-       BUS_LOAD  MEM[2208] accepted 1
  833: 2220:-       |2216:add     |2212:lw      |2208:add     |2204:slli    r15=16  BUS_LOAD  MEM[2216] accepted 1
  834: 2220:-       |2216:add     |   0:-       |2212:lw      |2208:add     r15=20  BUS_LOAD  MEM[65512] accepted 1
  835: 2220:slli    |2220:-       |2216:add     |   0:-       |2212:lw      r14=4  BUS_LOAD  MEM[2216] accepted 1
  836: 2224:add     |2220:slli    |2220:-       |2216:add     |   0:-       BUS_LOAD  MEM[2216] accepted 1
  837: 2228:sw      |2224:add     |2220:slli    |2220:-       |2216:add     r15=24  BUS_LOAD  MEM[2224] accepted 1
  838: 2232:lw      |2228:sw      |2224:add     |2220:slli    |2220:-       BUS_LOAD  MEM[2224] accepted 1
  839: 2236:addi    |2232:lw      |2228:sw      |2224:add     |2220:slli    r15=96  BUS_LOAD  MEM[2232] accepted 1
  840: 2240:-       |2236:addi    |2232:lw      |2228:sw      |2224:add     r15=2900  BUS_STORE MEM[2900] = 0 accepted 1
  841: 2240:-       |2236:addi    |   0:-       |2232:lw      |2228:sw      BUS_LOAD  MEM[65512] accepted 1
  842: 2240:sw      |2240:-       |2236:addi    |   0:-       |2232:lw      r15=4  BUS_LOAD  MEM[2232] accepted 1
  843: 2244:lw      |2240:sw      |2240:-       |2236:addi    |   0:-       BUS_LOAD  MEM[2240] accepted 1
  844: 2248:addi    |2244:lw      |2240:sw      |2240:-       |2236:addi    r15=5  BUS_LOAD  MEM[2240] accepted 1
  845: 2252:-       |2248:addi    |2244:lw      |2240:sw      |2240:-       BUS_STORE MEM[65512] = 5 accepted 1
  846: 2252:-       |2252:-       |2248:addi    |2244:lw      |2240:sw      BUS_LOAD  MEM[65512] accepted 1
  847: 2252:bge     |2252:-       |2252:-       |2248:addi    |2244:lw      r14=5  BUS_LOAD  MEM[2248] accepted 1
  848: 2256:lw      |2252:bge     |2252:-       |2252:-       |2248:addi    r15=4  BUS_LOAD  MEM[2248] accepted 1
  849: 2260:addi    |2256:lw      |2252:bge     |2252:-       |2252:-       BUS_LOAD  MEM[2256] accepted 1
  850: 2264:-       |2260:addi    |2256:lw      |2252:bge     |2252:-       BUS_LOAD  MEM[2256] accepted 1
  851: 2264:-       |2260:addi    |   0:-       |2256:lw      |2252:bge     BUS_LOAD  MEM[65516] accepted 1
  852: 2264:sw      |2264:-       |2260:addi    |   0:-       |2256:lw      r15=4  BUS_LOAD  MEM[2256] accepted 1
  853: 2268:lw      |2264:sw      |2264:-       |2260:addi    |   0:-       BUS_LOAD  MEM[2264] accepted 1
  854: 2272:addi    |2268:lw      |2264:sw      |2264:-       |2260:addi    r15=5  BUS_LOAD  MEM[2264] accepted 1
  855: 2276:-       |2272:addi    |2268:lw      |2264:sw      |2264:-       BUS_STORE MEM[65516] = 5 accepted 1
  856: 2276:-       |2276:-       |2272:addi    |2268:lw      |2264:sw      BUS_LOAD  MEM[65516] accepted 1
  857: 2276:bge     |2276:-       |2276:-       |2272:addi    |2268:lw      r14=5  BUS_LOAD  MEM[2272] accepted 1
  858: 2280:addi    |2276:bge     |2276:-       |2276:-       |2272:addi    r15=4  BUS_LOAD  MEM[2272] accepted 1
  859: 2284:auipc   |2280:addi    |2276:bge     |2276:-       |2276:-       BUS_LOAD  MEM[2280] accepted 1
  860: 2288:jalr    |2284:auipc   |2280:addi    |2276:bge     |2276:-       BUS_LOAD  MEM[2280] accepted 1
  861: 2292:addi    |2288:jalr    |2284:auipc   |2280:addi    |2276:bge     BUS_LOAD  MEM[2288] accepted 1
  862: 2296:auipc   |2292:addi    |2288:jalr    |2284:auipc   |2280:addi    r10=83  BUS_LOAD  MEM[2288] accepted 1
  863: 2300:jalr    |2296:auipc   |2292:addi    |2288:jalr    |2284:auipc   r1=2280  BUS_LOAD  MEM[2296] accepted 1
  864: 1476:addi    |   0:-       |   0:-       |   0:-       |2288:jalr    r1=2288  BUS_LOAD  MEM[1472] accepted 1
  865: 1480:sw      |1476:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1472] accepted 1
  866: 1484:sw      |1480:sw      |1476:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1480] accepted 1
  867: 1488:addi    |1484:sw      |1480:sw      |1476:addi    |   0:-       BUS_LOAD  MEM[1480] accepted 1
  868: 1492:-       |1488:addi    |1484:sw      |1480:sw      |1476:addi    r2=65456  BUS_STORE MEM[65500] = 2288 accepted 1
  869: 1492:-       |1492:-       |1488:addi    |1484:sw      |1480:sw      BUS_STORE MEM[65496] = 65536 accepted 1
  870: 1492:addi    |1492:-       |1492:-       |1488:addi    |1484:sw      BUS_LOAD  MEM[1488] accepted 1
  871: 1496:sb      |1492:addi    |1492:-       |1492:-       |1488:addi    r8=65504  BUS_LOAD  MEM[1488] accepted 1
  872: 1500:addi    |1496:sb      |1492:addi    |1492:-       |1492:-       BUS_LOAD  MEM[1496] accepted 1
  873: 1504:auipc   |1500:addi    |1496:sb      |1492:addi    |1492:-       BUS_LOAD  MEM[1496] accepted 1
  874: 1508:-       |1504:auipc   |1500:addi    |1496:sb      |1492:addi    r15=83  BUS_STORE MEM[65471] = 83 accepted 1
  875: 1508:jalr    |1508:-       |1504:auipc   |1500:addi    |1496:sb      BUS_LOAD  MEM[1504] accepted 1
  876: 1512:sw      |1508:jalr    |1508:-       |1504:auipc   |1500:addi    r10=2  BUS_LOAD  MEM[1504] accepted 1
  877: 1516:lw      |1512:sw      |1508:jalr    |1508:-       |1504:auipc   r1=1500  BUS_LOAD  MEM[1512] accepted 1
  878: 1520:lbu     |1516:lw      |1512:sw      |1508:jalr    |1508:-       BUS_LOAD  MEM[1512] accepted 1
  879:  756:addi    |   0:-       |   0:-       |   0:-       |1508:jalr    r1=1508  BUS_LOAD  MEM[752] accepted 1
  880:  760:sw      | 756:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[752] accepted 1
  881:  764:sw      | 760:sw      | 756:addi    |   0:-       |   0:-       BUS_LOAD  MEM[760] accepted 1
  882:  768:addi    | 764:sw      | 760:sw      | 756:addi    |   0:-       BUS_LOAD  MEM[760] accepted 1
  883:  772:-       | 768:addi    | 764:sw      | 760:sw      | 756:addi    r2=65408  BUS_STORE MEM[65452] = 1508 accepted 1
  884:  772:-       | 772:-       | 768:addi    | 764:sw      | 760:sw      BUS_STORE MEM[65448] = 65504 accepted 1
  885:  772:sw      | 772:-       | 772:-       | 768:addi    | 764:sw      BUS_LOAD  MEM[768] accepted 1
  886:  776:lw      | 772:sw      | 772:-       | 772:-       | 768:addi    r8=65456  BUS_LOAD  MEM[768] accepted 1
  887:  780:lui     | 776:lw      | 772:sw      | 772:-       | 772:-       BUS_LOAD  MEM[776] accepted 1
  888:  784:-       | 780:lui     | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65420] = 2 accepted 1
  889:  784:-       | 784:-       | 780:lui     | 776:lw      | 772:sw      BUS_LOAD  MEM[65420] accepted 1
  890:  784:bgeu    | 784:-       | 784:-       | 780:lui     | 776:lw      r14=2  BUS_LOAD  MEM[776] accepted 1
  891:  788:addi    | 784:bgeu    | 784:-       | 784:-       | 780:lui     r15=16384  BUS_LOAD  MEM[784] accepted 1
  892:  792:jal     | 788:addi    | 784:bgeu    | 784:-       | 784:-       BUS_LOAD  MEM[784] accepted 1
  893:  796:lw      | 792:jal     | 788:addi    | 784:bgeu    | 784:-       BUS_LOAD  MEM[792] accepted 1
  894:  796:lw      |   0:-       |   0:-       |   0:-       | 784:bgeu    BUS_LOAD  MEM[792] accepted 1
  895:  800:andi    | 796:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[792] accepted 1
  896:  804:-       | 800:andi    | 796:lw      |   0:-       |   0:-       BUS_LOAD  MEM[800] accepted 1
  897:  804:-       | 800:andi    |   0:-       | 796:lw      |   0:-       BUS_LOAD  MEM[65420] accepted 1
  898:  804:beq     | 804:-       | 800:andi    |   0:-       | 796:lw      r15=2  BUS_LOAD  MEM[800] accepted 1
  899:  808:lw      | 804:beq     | 804:-       | 800:andi    |   0:-       BUS_LOAD  MEM[800] accepted 1
  900:  812:andi    | 808:lw      | 804:beq     | 804:-       | 800:andi    r15=2  BUS_LOAD  MEM[808] accepted 1
  901:  816:-       | 812:andi    | 808:lw      | 804:beq     | 804:-       BUS_LOAD  MEM[808] accepted 1
  902:  816:-       | 812:andi    |   0:-       | 808:lw      | 804:beq     BUS_LOAD  MEM[65420] accepted 1
  903:  816:addi    | 816:-       | 812:andi    |   0:-       | 808:lw      r15=2  BUS_LOAD  MEM[808] accepted 1
  904:  820:sw      | 816:addi    | 816:-       | 812:andi    |   0:-       BUS_LOAD  MEM[816] accepted 1
  905:  824:lw      | 820:sw      | 816:addi    | 816:-       | 812:andi    r15=0  BUS_LOAD  MEM[816] accepted 1
  906:  828:addi    | 824:lw      | 820:sw      | 816:addi    | 816:-       BUS_LOAD  MEM[824] accepted 1
  907:  832:-       | 828:addi    | 824:lw      | 820:sw      | 816:addi    r15=4  BUS_STORE MEM[65420] = 4 accepted 1
  908:  832:-       | 828:addi    |   0:-       | 824:lw      | 820:sw      BUS_LOAD  MEM[65420] accepted 1
  909:  832:sw      | 832:-       | 828:addi    |   0:-       | 824:lw      r15=4  BUS_LOAD  MEM[824] accepted 1
  910:  836:lui     | 832:sw      | 832:-       | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
  911:  840:lw      | 836:lui     | 832:sw      | 832:-       | 828:addi    r15=12  BUS_LOAD  MEM[832] accepted 1
  912:  844:-       | 840:lw      | 836:lui     | 832:sw      | 832:-       BUS_STORE MEM[65428] = 12 accepted 1
  913:  844:sw      | 844:-       | 840:lw      | 836:lui     | 832:sw      BUS_LOAD  MEM[840] accepted 1
  914:  848:-       | 844:sw      | 844:-       | 840:lw      | 836:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
  915:  848:lw      | 848:-       | 844:sw      | 844:-       | 840:lw      r15=0  BUS_LOAD  MEM[840] accepted 1
  916:  852:-       | 848:lw      | 848:-       | 844:sw      | 844:-       BUS_STORE MEM[65432] = 0 accepted 1
  917:  852:bne     | 852:-       | 848:lw      | 848:-       | 844:sw      BUS_LOAD  MEM[848] accepted 1
  918:  856:-       | 852:bne     | 852:-       | 848:lw      | 848:-       BUS_LOAD  MEM[65432] accepted 1
  919:  856:lui     | 856:-       | 852:bne     | 852:-       | 848:lw      r15=0  BUS_LOAD  MEM[848] accepted 1
  920:  860:addi    | 856:lui     | 856:-       | 852:bne     | 852:-       BUS_LOAD  MEM[856] accepted 1
  921:  864:sw      | 860:addi    | 856:lui     | 856:-       | 852:bne     BUS_LOAD  MEM[856] accepted 1
  922:  868:lui     | 864:sw      | 860:addi    | 856:lui     | 856:-       BUS_LOAD  MEM[864] accepted 1
  923:  872:lw      | 868:lui     | 864:sw      | 860:addi    | 856:lui     r15=20480  BUS_LOAD  MEM[864] accepted 1
  924:  876:-       | 872:lw      | 868:lui     | 864:sw      | 860:addi    r15=19288  BUS_STORE MEM[65432] = 19288 accepted 1
  925:  876:sw      | 876:-       | 872:lw      | 868:lui     | 864:sw      BUS_LOAD  MEM[872] accepted 1
  926:  880:-       | 876:sw      | 876:-       | 872:lw      | 868:lui     r15=20480  BUS_LOAD  MEM[65432] accepted 1
  927:  880:lui     | 880:-       | 876:sw      | 876:-       | 872:lw      r14=19288  BUS_LOAD  MEM[872] accepted 1
  928:  884:-       | 880:lui     | 880:-       | 876:sw      | 876:-       BUS_STORE MEM[19296] = 19288 accepted 1
  929:  884:lw      | 884:-       | 880:lui     | 880:-       | 876:sw      BUS_LOAD  MEM[880] accepted 1
  930:  888:lui     | 884:lw      | 884:-       | 880:lui     | 880:-       BUS_LOAD  MEM[880] accepted 1
  931:  892:addi    | 888:lui     | 884:lw      | 884:-       | 880:lui     r15=20480  BUS_LOAD  MEM[888] accepted 1
  932:  896:-       | 892:addi    | 888:lui     | 884:lw      | 884:-       BUS_LOAD  MEM[19296] accepted 1
  933:  896:sw      | 896:-       | 892:addi    | 888:lui     | 884:lw      r14=19288  BUS_LOAD  MEM[888] accepted 1
  934:  900:lui     | 896:sw      | 896:-       | 892:addi    | 888:lui     r15=20480  BUS_LOAD  MEM[896] accepted 1
  935:  904:addi    | 900:lui     | 896:sw      | 896:-       | 892:addi    r15=19288  BUS_LOAD  MEM[896] accepted 1
  936:  908:-       | 904:addi    | 900:lui     | 896:sw      | 896:-       BUS_STORE MEM[19288] = 19288 accepted 1
  937:  908:sw      | 908:-       | 904:addi    | 900:lui     | 896:sw      BUS_LOAD  MEM[904] accepted 1
  938:  912:lw      | 908:sw      | 908:-       | 904:addi    | 900:lui     r15=20480  BUS_LOAD  MEM[904] accepted 1
  939:  916:lw      | 912:lw      | 908:sw      | 908:-       | 904:addi    r15=19288  BUS_LOAD  MEM[912] accepted 1
  940:  920:-       | 916:lw      | 912:lw      | 908:sw      | 908:-       BUS_STORE MEM[19292] = 0 accepted 1
  941:  920:-       | 916:lw      |   0:-       | 912:lw      | 908:sw      BUS_LOAD  MEM[65432] accepted 1
  942:  920:sw      | 920:-       | 916:lw      |   0:-       | 912:lw      r15=19288  BUS_LOAD  MEM[912] accepted 1
  943:  924:-       | 920:sw      | 920:-       | 916:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
  944:  924:lw      | 924:-       | 920:sw      | 920:-       | 916:lw      r15=19288  BUS_LOAD  MEM[920] accepted 1
  945:  928:-       | 924:lw      | 924:-       | 920:sw      | 920:-       BUS_STORE MEM[65436] = 19288 accepted 1
  946:  928:lw      | 928:-       | 924:lw      | 924:-       | 920:sw      BUS_LOAD  MEM[920] accepted 1
  947:  932:-       | 928:lw      | 928:-       | 924:lw      | 924:-       BUS_LOAD  MEM[65436] accepted 1
  948:  932:lw      | 932:-       | 928:lw      | 928:-       | 924:lw      r15=19288  BUS_LOAD  MEM[928] accepted 1
  949:  936:-       | 932:lw      | 932:-       | 928:lw      | 928:-       BUS_LOAD  MEM[19292] accepted 1
  950:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=0  BUS_LOAD  MEM[928] accepted 1
  951:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
  952:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
  953:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
  954: 1068:lui     |   0:-       |   0:-       |   0:-       | 936:bltu    BUS_LOAD  MEM[1064] accepted 1
  955: 1072:lw      |1068:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1064] accepted 1
  956: 1076:lw      |1072:lw      |1068:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1072] accepted 1
  957: 1080:bne     |1076:lw      |1072:lw      |1068:lui     |   0:-       BUS_LOAD  MEM[1072] accepted 1
  958: 1084:-       |1080:bne     |1076:lw      |1072:lw      |1068:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
  959: 1084:-       |1080:bne     |   0:-       |1076:lw      |1072:lw      r15=19288  BUS_LOAD  MEM[65436] accepted 1
  960: 1084:lw      |1084:-       |1080:bne     |   0:-       |1076:lw      r14=19288  BUS_LOAD  MEM[1080] accepted 1
  961: 1088:auipc   |1084:lw      |1084:-       |1080:bne     |   0:-       BUS_LOAD  MEM[1080] accepted 1
  962: 1092:jalr    |1088:auipc   |1084:lw      |1084:-       |1080:bne     BUS_LOAD  MEM[1088] accepted 1
  963: 1096:-       |1092:jalr    |1088:auipc   |1084:lw      |1084:-       BUS_LOAD  MEM[65428] accepted 1
  964: 1096:sw      |1096:-       |1092:jalr    |1088:auipc   |1084:lw      r10=12  BUS_LOAD  MEM[1088] accepted 1
  965: 1100:lw      |1096:sw      |1096:-       |1092:jalr    |1088:auipc   r1=1084  BUS_LOAD  MEM[1096] accepted 1
  966:  584:addi    |   0:-       |   0:-       |   0:-       |1092:jalr    r1=1092  BUS_LOAD  MEM[576] accepted 1
  967:  588:sw      | 584:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
  968:  592:sw      | 588:sw      | 584:addi    |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
  969:  596:addi    | 592:sw      | 588:sw      | 584:addi    |   0:-       BUS_LOAD  MEM[592] accepted 1
  970:  600:-       | 596:addi    | 592:sw      | 588:sw      | 584:addi    r2=65360  BUS_STORE MEM[65404] = 1092 accepted 1
  971:  600:-       | 600:-       | 596:addi    | 592:sw      | 588:sw      BUS_STORE MEM[65400] = 65456 accepted 1
  972:  600:sw      | 600:-       | 600:-       | 596:addi    | 592:sw      BUS_LOAD  MEM[592] accepted 1
  973:  604:lui     | 600:sw      | 600:-       | 600:-       | 596:addi    r8=65408  BUS_LOAD  MEM[600] accepted 1
  974:  608:lw      | 604:lui     | 600:sw      | 600:-       | 600:-       BUS_LOAD  MEM[600] accepted 1
  975:  612:-       | 608:lw      | 604:lui     | 600:sw      | 600:-       BUS_STORE MEM[65372] = 12 accepted 1
  976:  612:lw      | 612:-       | 608:lw      | 604:lui     | 600:sw      BUS_LOAD  MEM[608] accepted 1
  977:  616:-       | 612:lw      | 612:-       | 608:lw      | 604:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
  978:  616:bgeu    | 616:-       | 612:lw      | 612:-       | 608:lw      r15=16384  BUS_LOAD  MEM[608] accepted 1
  979:  620:-       | 616:bgeu    | 616:-       | 612:lw      | 612:-       BUS_LOAD  MEM[65372] accepted 1
  980:  620:addi    | 620:-       | 616:bgeu    | 616:-       | 612:lw      r14=12  BUS_LOAD  MEM[616] accepted 1
  981:  624:jal     | 620:addi    | 620:-       | 616:bgeu    | 616:-       BUS_LOAD  MEM[616] accepted 1
  982:  628:lui     |   0:-       |   0:-       |   0:-       | 616:bgeu    BUS_LOAD  MEM[624] accepted 1
  983:  632:lw      | 628:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[624] accepted 1
  984:  636:sw      | 632:lw      | 628:lui     |   0:-       |   0:-       BUS_LOAD  MEM[632] accepted 1
  985:  640:-       | 636:sw      | 632:lw      | 628:lui     |   0:-       BUS_LOAD  MEM[632] accepted 1
  986:  640:-       | 636:sw      |   0:-       | 632:lw      | 628:lui     r15=4096  BUS_LOAD  MEM[2720] accepted 1
  987:  640:lui     | 640:-       | 636:sw      |   0:-       | 632:lw      r15=2904  BUS_LOAD  MEM[632] accepted 1
  988:  644:-       | 640:lui     | 640:-       | 636:sw      |   0:-       BUS_STORE MEM[65388] = 2904 accepted 1
  989:  644:lw      | 644:-       | 640:lui     | 640:-       | 636:sw      BUS_LOAD  MEM[640] accepted 1
  990:  648:lw      | 644:lw      | 644:-       | 640:lui     | 640:-       BUS_LOAD  MEM[640] accepted 1
  991:  652:add     | 648:lw      | 644:lw      | 644:-       | 640:lui     r15=4096  BUS_LOAD  MEM[648] accepted 1
  992:  656:-       | 652:add     | 648:lw      | 644:lw      | 644:-       BUS_LOAD  MEM[2720] accepted 1
  993:  656:-       | 652:add     |   0:-       | 648:lw      | 644:lw      r14=2904  BUS_LOAD  MEM[65372] accepted 1
  994:  656:lui     | 656:-       | 652:add     |   0:-       | 648:lw      r15=12  BUS_LOAD  MEM[648] accepted 1
  995:  660:sw      | 656:lui     | 656:-       | 652:add     |   0:-       BUS_LOAD  MEM[656] accepted 1
  996:  664:lui     | 660:sw      | 656:lui     | 656:-       | 652:add     r14=2916  BUS_LOAD  MEM[656] accepted 1
  997:  668:lw      | 664:lui     | 660:sw      | 656:lui     | 656:-       BUS_LOAD  MEM[664] accepted 1
  998:  672:-       | 668:lw      | 664:lui     | 660:sw      | 656:lui     r15=4096  BUS_STORE MEM[2720] = 2916 accepted 1
  999:  672:lw      | 672:-       | 668:lw      | 664:lui     | 660:sw      BUS_LOAD  MEM[664] accepted 1
 1000:  676:-       | 672:lw      | 672:-       | 668:lw      | 664:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 1001:  676:sub     | 676:-       | 672:lw      | 672:-       | 668:lw      r14=16384  BUS_LOAD  MEM[672] accepted 1
 1002:  680:-       | 676:sub     | 676:-       | 672:lw      | 672:-       BUS_LOAD  MEM[65372] accepted 1
 1003:  680:lui     | 680:-       | 676:sub     | 676:-       | 672:lw      r15=12  BUS_LOAD  MEM[672] accepted 1
 1004:  684:sw      | 680:lui     | 680:-       | 676:sub     | 676:-       BUS_LOAD  MEM[680] accepted 1
 1005:  688:lw      | 684:sw      | 680:lui     | 680:-       | 676:sub     r14=16372  BUS_LOAD  MEM[680] accepted 1
 1006:  692:addi    | 688:lw      | 684:sw      | 680:lui     | 680:-       BUS_LOAD  MEM[688] accepted 1
 1007:  696:-       | 692:addi    | 688:lw      | 684:sw      | 680:lui     r15=4096  BUS_STORE MEM[2724] = 16372 accepted 1
 1008:  696:-       | 692:addi    |   0:-       | 688:lw      | 684:sw      BUS_LOAD  MEM[65372] accepted 1
 1009:  696:lw      | 696:-       | 692:addi    |   0:-       | 688:lw      r15=12  BUS_LOAD  MEM[688] accepted 1
 1010:  700:sw      | 696:lw      | 696:-       | 692:addi    |   0:-       BUS_LOAD  MEM[696] accepted 1
 1011:  704:-       | 700:sw      | 696:lw      | 696:-       | 692:addi    r14=4  BUS_LOAD  MEM[696] accepted 1
 1012:  704:-       | 700:sw      |   0:-       | 696:lw      | 696:-       BUS_LOAD  MEM[65388] accepted 1
 1013:  704:lw      | 704:-       | 700:sw      |   0:-       | 696:lw      r15=2904  BUS_LOAD  MEM[696] accepted 1
 1014:  708:-       | 704:lw      | 704:-       | 700:sw      |   0:-       BUS_STORE MEM[2908] = 4 accepted 1
 1015:  708:addi    | 708:-       | 704:lw      | 704:-       | 700:sw      BUS_LOAD  MEM[704] accepted 1
 1016:  712:-       | 708:addi    | 708:-       | 704:lw      | 704:-       BUS_LOAD  MEM[65388] accepted 1
 1017:  712:sw      | 712:-       | 708:addi    | 708:-       | 704:lw      r15=2904  BUS_LOAD  MEM[704] accepted 1
 1018:  716:lw      | 712:sw      | 712:-       | 708:addi    | 708:-       BUS_LOAD  MEM[712] accepted 1
 1019:  720:auipc   | 716:lw      | 712:sw      | 712:-       | 708:addi    r15=2912  BUS_LOAD  MEM[712] accepted 1
 1020:  724:-       | 720:auipc   | 716:lw      | 712:sw      | 712:-       BUS_STORE MEM[65388] = 2912 accepted 1
 1021:  724:-       | 724:-       | 720:auipc   | 716:lw      | 712:sw      BUS_LOAD  MEM[65388] accepted 1
 1022:  724:jalr    | 724:-       | 724:-       | 720:auipc   | 716:lw      r10=2912  BUS_LOAD  MEM[720] accepted 1
 1023:  728:lui     | 724:jalr    | 724:-       | 724:-       | 720:auipc   r1=716  BUS_LOAD  MEM[720] accepted 1
 1024:  732:lw      | 728:lui     | 724:jalr    | 724:-       | 724:-       BUS_LOAD  MEM[728] accepted 1
 1025:  736:addi    | 732:lw      | 728:lui     | 724:jalr    | 724:-       BUS_LOAD  MEM[728] accepted 1
 1026:  184:addi    |   0:-       |   0:-       |   0:-       | 724:jalr    r1=724  BUS_LOAD  MEM[176] accepted 1
 1027:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1028:  192:sw      | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1029:  196:addi    | 192:sw      | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1030:  200:-       | 196:addi    | 192:sw      | 188:sw      | 184:addi    r2=65312  BUS_STORE MEM[65356] = 724 accepted 1
 1031:  200:-       | 200:-       | 196:addi    | 192:sw      | 188:sw      BUS_STORE MEM[65352] = 65408 accepted 1
 1032:  200:sw      | 200:-       | 200:-       | 196:addi    | 192:sw      BUS_LOAD  MEM[192] accepted 1
 1033:  204:lw      | 200:sw      | 200:-       | 200:-       | 196:addi    r8=65360  BUS_LOAD  MEM[200] accepted 1
 1034:  208:lui     | 204:lw      | 200:sw      | 200:-       | 200:-       BUS_LOAD  MEM[200] accepted 1
 1035:  212:-       | 208:lui     | 204:lw      | 200:sw      | 200:-       BUS_STORE MEM[65324] = 2912 accepted 1
 1036:  212:-       | 212:-       | 208:lui     | 204:lw      | 200:sw      BUS_LOAD  MEM[65324] accepted 1
 1037:  212:addi    | 212:-       | 212:-       | 208:lui     | 204:lw      r14=2912  BUS_LOAD  MEM[208] accepted 1
 1038:  216:bltu    | 212:addi    | 212:-       | 212:-       | 208:lui     r15=4096  BUS_LOAD  MEM[208] accepted 1
 1039:  220:lui     | 216:bltu    | 212:addi    | 212:-       | 212:-       BUS_LOAD  MEM[216] accepted 1
 1040:  224:addi    | 220:lui     | 216:bltu    | 212:addi    | 212:-       BUS_LOAD  MEM[216] accepted 1
 1041:  228:lw      | 224:addi    | 220:lui     | 216:bltu    | 212:addi    r15=2904  BUS_LOAD  MEM[224] accepted 1
 1042:  232:bgeu    | 228:lw      | 224:addi    | 220:lui     | 216:bltu    BUS_LOAD  MEM[224] accepted 1
 1043:  236:-       | 232:bgeu    | 228:lw      | 224:addi    | 220:lui     r15=20480  BUS_LOAD  MEM[232] accepted 1
 1044:  236:-       | 232:bgeu    |   0:-       | 228:lw      | 224:addi    r15=19288  BUS_LOAD  MEM[65324] accepted 1
 1045:  236:addi    | 236:-       | 232:bgeu    |   0:-       | 228:lw      r14=2912  BUS_LOAD  MEM[232] accepted 1
 1046:  240:auipc   | 236:addi    | 236:-       | 232:bgeu    |   0:-       BUS_LOAD  MEM[232] accepted 1
 1047:  248:lw      |   0:-       |   0:-       |   0:-       | 232:bgeu    BUS_LOAD  MEM[240] accepted 1
 1048:  252:addi    | 248:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 1049:  256:-       | 252:addi    | 248:lw      |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 1050:  256:-       | 252:addi    |   0:-       | 248:lw      |   0:-       BUS_LOAD  MEM[65324] accepted 1
 1051:  256:sw      | 256:-       | 252:addi    |   0:-       | 248:lw      r15=2912  BUS_LOAD  MEM[248] accepted 1
 1052:  260:lui     | 256:sw      | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 1053:  264:lw      | 260:lui     | 256:sw      | 256:-       | 252:addi    r15=2904  BUS_LOAD  MEM[256] accepted 1
 1054:  268:-       | 264:lw      | 260:lui     | 256:sw      | 256:-       BUS_STORE MEM[65336] = 2904 accepted 1
 1055:  268:sw      | 268:-       | 264:lw      | 260:lui     | 256:sw      BUS_LOAD  MEM[264] accepted 1
 1056:  272:-       | 268:sw      | 268:-       | 264:lw      | 260:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1057:  272:jal     | 272:-       | 268:sw      | 268:-       | 264:lw      r15=19288  BUS_LOAD  MEM[264] accepted 1
 1058:  276:-       | 272:jal     | 272:-       | 268:sw      | 268:-       BUS_STORE MEM[65340] = 19288 accepted 1
 1059:  276:lw      | 276:-       | 272:jal     | 272:-       | 268:sw      BUS_LOAD  MEM[272] accepted 1
 1060:  280:lw      | 276:lw      | 276:-       | 272:jal     | 272:-       BUS_LOAD  MEM[272] accepted 1
 1061:  332:lw      |   0:-       |   0:-       |   0:-       | 272:jal     BUS_LOAD  MEM[328] accepted 1
 1062:  336:lw      | 332:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[328] accepted 1
 1063:  340:bgeu    | 336:lw      | 332:lw      |   0:-       |   0:-       BUS_LOAD  MEM[336] accepted 1
 1064:  344:-       | 340:bgeu    | 336:lw      | 332:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 1065:  344:-       | 340:bgeu    |   0:-       | 336:lw      | 332:lw      r14=2904  BUS_LOAD  MEM[65340] accepted 1
 1066:  344:lw      | 344:-       | 340:bgeu    |   0:-       | 336:lw      r15=19288  BUS_LOAD  MEM[336] accepted 1
 1067:  348:lw      | 344:lw      | 344:-       | 340:bgeu    |   0:-       BUS_LOAD  MEM[344] accepted 1
 1068:  276:lw      |   0:-       |   0:-       |   0:-       | 340:bgeu    BUS_LOAD  MEM[272] accepted 1
 1069:  280:lw      | 276:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[272] accepted 1
 1070:  284:-       | 280:lw      | 276:lw      |   0:-       |   0:-       BUS_LOAD  MEM[280] accepted 1
 1071:  284:-       | 280:lw      |   0:-       | 276:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1072:  284:lw      | 284:-       | 280:lw      |   0:-       | 276:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 1073:  288:-       | 284:lw      | 284:-       | 280:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1074:  288:bltu    | 288:-       | 284:lw      | 284:-       | 280:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 1075:  292:-       | 288:bltu    | 288:-       | 284:lw      | 284:-       BUS_LOAD  MEM[65340] accepted 1
 1076:  292:lw      | 292:-       | 288:bltu    | 288:-       | 284:lw      r14=19288  BUS_LOAD  MEM[288] accepted 1
 1077:  296:lw      | 292:lw      | 292:-       | 288:bltu    | 288:-       BUS_LOAD  MEM[288] accepted 1
 1078:  300:bltu    | 296:lw      | 292:lw      | 292:-       | 288:bltu    BUS_LOAD  MEM[296] accepted 1
 1079:  304:-       | 300:bltu    | 296:lw      | 292:lw      | 292:-       BUS_LOAD  MEM[65336] accepted 1
 1080:  304:-       | 300:bltu    |   0:-       | 296:lw      | 292:lw      r14=2904  BUS_LOAD  MEM[65340] accepted 1
 1081:  304:lw      | 304:-       | 300:bltu    |   0:-       | 296:lw      r15=19288  BUS_LOAD  MEM[296] accepted 1
 1082:  308:lw      | 304:lw      | 304:-       | 300:bltu    |   0:-       BUS_LOAD  MEM[304] accepted 1
 1083:  312:-       | 308:lw      | 304:lw      | 304:-       | 300:bltu    BUS_LOAD  MEM[304] accepted 1
 1084:  312:-       | 308:lw      |   0:-       | 304:lw      | 304:-       BUS_LOAD  MEM[65340] accepted 1
 1085:  312:lw      | 312:-       | 308:lw      |   0:-       | 304:lw      r15=19288  BUS_LOAD  MEM[304] accepted 1
 1086:  316:-       | 312:lw      | 312:-       | 308:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1087:  316:bltu    | 316:-       | 312:lw      | 312:-       | 308:lw      r15=19288  BUS_LOAD  MEM[312] accepted 1
 1088:  320:-       | 316:bltu    | 316:-       | 312:lw      | 312:-       BUS_LOAD  MEM[65336] accepted 1
 1089:  320:lw      | 320:-       | 316:bltu    | 316:-       | 312:lw      r14=2904  BUS_LOAD  MEM[312] accepted 1
 1090:  324:lw      | 320:lw      | 320:-       | 316:bltu    | 316:-       BUS_LOAD  MEM[320] accepted 1
 1091:  360:lw      |   0:-       |   0:-       |   0:-       | 316:bltu    BUS_LOAD  MEM[352] accepted 1
 1092:  364:lw      | 360:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 1093:  368:-       | 364:lw      | 360:lw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 1094:  368:-       | 364:lw      |   0:-       | 360:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 1095:  368:slli    | 368:-       | 364:lw      |   0:-       | 360:lw      r15=2904  BUS_LOAD  MEM[360] accepted 1
 1096:  372:-       | 368:slli    | 368:-       | 364:lw      |   0:-       BUS_LOAD  MEM[2908] accepted 1
 1097:  372:lw      | 372:-       | 368:slli    | 368:-       | 364:lw      r15=4  BUS_LOAD  MEM[368] accepted 1
 1098:  376:add     | 372:lw      | 372:-       | 368:slli    | 368:-       BUS_LOAD  MEM[368] accepted 1
 1099:  380:-       | 376:add     | 372:lw      | 372:-       | 368:slli    r15=32  BUS_LOAD  MEM[376] accepted 1
 1100:  380:-       | 376:add     |   0:-       | 372:lw      | 372:-       BUS_LOAD  MEM[65336] accepted 1
 1101:  380:lw      | 380:-       | 376:add     |   0:-       | 372:lw      r14=2904  BUS_LOAD  MEM[376] accepted 1
 1102:  384:lw      | 380:lw      | 380:-       | 376:add     |   0:-       BUS_LOAD  MEM[376] accepted 1
 1103:  388:-       | 384:lw      | 380:lw      | 380:-       | 376:add     r14=2936  BUS_LOAD  MEM[384] accepted 1
 1104:  388:-       | 384:lw      |   0:-       | 380:lw      | 380:-       BUS_LOAD  MEM[65340] accepted 1
 1105:  388:bne     | 388:-       | 384:lw      |   0:-       | 380:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 1106:  392:-       | 388:bne     | 388:-       | 384:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1107:  392:lw      | 392:-       | 388:bne     | 388:-       | 384:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 1108:  396:lw      | 392:lw      | 392:-       | 388:bne     | 388:-       BUS_LOAD  MEM[392] accepted 1
 1109:  448:lw      |   0:-       |   0:-       |   0:-       | 388:bne     BUS_LOAD  MEM[440] accepted 1
 1110:  452:lw      | 448:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 1111:  456:-       | 452:lw      | 448:lw      |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 1112:  456:-       | 452:lw      |   0:-       | 448:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1113:  456:lw      | 456:-       | 452:lw      |   0:-       | 448:lw      r15=19288  BUS_LOAD  MEM[448] accepted 1
 1114:  460:-       | 456:lw      | 456:-       | 452:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1115:  460:sw      | 460:-       | 456:lw      | 456:-       | 452:lw      r14=19288  BUS_LOAD  MEM[456] accepted 1
 1116:  464:-       | 460:sw      | 460:-       | 456:lw      | 456:-       BUS_LOAD  MEM[65336] accepted 1
 1117:  464:lw      | 464:-       | 460:sw      | 460:-       | 456:lw      r15=2904  BUS_LOAD  MEM[456] accepted 1
 1118:  468:-       | 464:lw      | 464:-       | 460:sw      | 460:-       BUS_STORE MEM[2904] = 19288 accepted 1
 1119:  468:lw      | 468:-       | 464:lw      | 464:-       | 460:sw      BUS_LOAD  MEM[464] accepted 1
 1120:  472:-       | 468:lw      | 468:-       | 464:lw      | 464:-       BUS_LOAD  MEM[65340] accepted 1
 1121:  472:slli    | 472:-       | 468:lw      | 468:-       | 464:lw      r15=19288  BUS_LOAD  MEM[464] accepted 1
 1122:  476:-       | 472:slli    | 472:-       | 468:lw      | 468:-       BUS_LOAD  MEM[19292] accepted 1
 1123:  476:lw      | 476:-       | 472:slli    | 472:-       | 468:lw      r15=0  BUS_LOAD  MEM[472] accepted 1
 1124:  480:add     | 476:lw      | 476:-       | 472:slli    | 472:-       BUS_LOAD  MEM[472] accepted 1
 1125:  484:-       | 480:add     | 476:lw      | 476:-       | 472:slli    r15=0  BUS_LOAD  MEM[480] accepted 1
 1126:  484:-       | 480:add     |   0:-       | 476:lw      | 476:-       BUS_LOAD  MEM[65340] accepted 1
 1127:  484:lw      | 484:-       | 480:add     |   0:-       | 476:lw      r14=19288  BUS_LOAD  MEM[480] accepted 1
 1128:  488:bne     | 484:lw      | 484:-       | 480:add     |   0:-       BUS_LOAD  MEM[480] accepted 1
 1129:  492:-       | 488:bne     | 484:lw      | 484:-       | 480:add     r15=19288  BUS_LOAD  MEM[488] accepted 1
 1130:  492:-       | 488:bne     |   0:-       | 484:lw      | 484:-       BUS_LOAD  MEM[65336] accepted 1
 1131:  492:lw      | 492:-       | 488:bne     |   0:-       | 484:lw      r14=2904  BUS_LOAD  MEM[488] accepted 1
 1132:  496:lw      | 492:lw      | 492:-       | 488:bne     |   0:-       BUS_LOAD  MEM[488] accepted 1
 1133:  540:lw      |   0:-       |   0:-       |   0:-       | 488:bne     BUS_LOAD  MEM[536] accepted 1
 1134:  544:lw      | 540:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[536] accepted 1
 1135:  548:sw      | 544:lw      | 540:lw      |   0:-       |   0:-       BUS_LOAD  MEM[544] accepted 1
 1136:  552:-       | 548:sw      | 544:lw      | 540:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1137:  552:-       | 548:sw      |   0:-       | 544:lw      | 540:lw      r15=19288  BUS_LOAD  MEM[65336] accepted 1
 1138:  552:lui     | 552:-       | 548:sw      |   0:-       | 544:lw      r14=2904  BUS_LOAD  MEM[544] accepted 1
 1139:  556:-       | 552:lui     | 552:-       | 548:sw      |   0:-       BUS_STORE MEM[19288] = 2904 accepted 1
 1140:  556:lw      | 556:-       | 552:lui     | 552:-       | 548:sw      BUS_LOAD  MEM[552] accepted 1
 1141:  560:sw      | 556:lw      | 556:-       | 552:lui     | 552:-       BUS_LOAD  MEM[552] accepted 1
 1142:  564:-       | 560:sw      | 556:lw      | 556:-       | 552:lui     r15=20480  BUS_LOAD  MEM[560] accepted 1
 1143:  564:-       | 560:sw      |   0:-       | 556:lw      | 556:-       BUS_LOAD  MEM[65340] accepted 1
 1144:  564:nop     | 564:-       | 560:sw      |   0:-       | 556:lw      r14=19288  BUS_LOAD  MEM[560] accepted 1
 1145:  568:-       | 564:nop     | 564:-       | 560:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 1146:  568:lw      | 568:-       | 564:nop     | 564:-       | 560:sw      BUS_LOAD  MEM[560] accepted 1
 1147:  572:lw      | 568:lw      | 568:-       | 564:nop     | 564:-       BUS_LOAD  MEM[568] accepted 1
 1148:  576:addi    | 572:lw      | 568:lw      | 568:-       | 564:nop     BUS_LOAD  MEM[568] accepted 1
 1149:  580:-       | 576:addi    | 572:lw      | 568:lw      | 568:-       BUS_LOAD  MEM[65356] accepted 1
 1150:  580:-       | 580:-       | 576:addi    | 572:lw      | 568:lw      r1=724  BUS_LOAD  MEM[65352] accepted 1
 1151:  580:jalr    | 580:-       | 580:-       | 576:addi    | 572:lw      r8=65408  BUS_LOAD  MEM[576] accepted 1
 1152:  584:addi    | 580:jalr    | 580:-       | 580:-       | 576:addi    r2=65360  BUS_LOAD  MEM[576] accepted 1
 1153:  588:sw      | 584:addi    | 580:jalr    | 580:-       | 580:-       BUS_LOAD  MEM[584] accepted 1
 1154:  592:sw      | 588:sw      | 584:addi    | 580:jalr    | 580:-       BUS_LOAD  MEM[584] accepted 1
 1155:  728:lui     |   0:-       |   0:-       |   0:-       | 580:jalr    BUS_LOAD  MEM[720] accepted 1
 1156:  732:lw      | 728:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 1157:  736:addi    | 732:lw      | 728:lui     |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 1158:  740:-       | 736:addi    | 732:lw      | 728:lui     |   0:-       BUS_LOAD  MEM[736] accepted 1
 1159:  740:-       | 736:addi    |   0:-       | 732:lw      | 728:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1160:  740:lw      | 740:-       | 736:addi    |   0:-       | 732:lw      r15=19288  BUS_LOAD  MEM[736] accepted 1
 1161:  744:lw      | 740:lw      | 740:-       | 736:addi    |   0:-       BUS_LOAD  MEM[736] accepted 1
 1162:  748:addi    | 744:lw      | 740:lw      | 740:-       | 736:addi    r10=19288  BUS_LOAD  MEM[744] accepted 1
 1163:  752:-       | 748:addi    | 744:lw      | 740:lw      | 740:-       BUS_LOAD  MEM[65404] accepted 1
 1164:  752:-       | 752:-       | 748:addi    | 744:lw      | 740:lw      r1=1092  BUS_LOAD  MEM[65400] accepted 1
 1165:  752:jalr    | 752:-       | 752:-       | 748:addi    | 744:lw      r8=65456  BUS_LOAD  MEM[744] accepted 1
 1166:  756:addi    | 752:jalr    | 752:-       | 752:-       | 748:addi    r2=65408  BUS_LOAD  MEM[752] accepted 1
 1167:  760:sw      | 756:addi    | 752:jalr    | 752:-       | 752:-       BUS_LOAD  MEM[752] accepted 1
 1168:  764:sw      | 760:sw      | 756:addi    | 752:jalr    | 752:-       BUS_LOAD  MEM[760] accepted 1
 1169: 1096:sw      |   0:-       |   0:-       |   0:-       | 752:jalr    BUS_LOAD  MEM[1088] accepted 1
 1170: 1100:lw      |1096:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1171: 1104:bne     |1100:lw      |1096:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1172: 1108:-       |1104:bne     |1100:lw      |1096:sw      |   0:-       BUS_STORE MEM[65436] = 19288 accepted 1
 1173: 1108:-       |1104:bne     |   0:-       |1100:lw      |1096:sw      BUS_LOAD  MEM[65436] accepted 1
 1174: 1108:addi    |1108:-       |1104:bne     |   0:-       |1100:lw      r15=19288  BUS_LOAD  MEM[1104] accepted 1
 1175: 1112:jal     |1108:addi    |1108:-       |1104:bne     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 1176: 1116:lw      |   0:-       |   0:-       |   0:-       |1104:bne     BUS_LOAD  MEM[1112] accepted 1
 1177: 1120:sw      |1116:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1112] accepted 1
 1178: 1124:-       |1120:sw      |1116:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1120] accepted 1
 1179: 1124:-       |1120:sw      |   0:-       |1116:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 1180: 1124:lw      |1124:-       |1120:sw      |   0:-       |1116:lw      r15=19288  BUS_LOAD  MEM[1120] accepted 1
 1181: 1128:-       |1124:lw      |1124:-       |1120:sw      |   0:-       BUS_STORE MEM[65432] = 19288 accepted 1
 1182: 1128:lw      |1128:-       |1124:lw      |1124:-       |1120:sw      BUS_LOAD  MEM[1120] accepted 1
 1183: 1132:-       |1128:lw      |1128:-       |1124:lw      |1124:-       BUS_LOAD  MEM[65436] accepted 1
 1184: 1132:sw      |1132:-       |1128:lw      |1128:-       |1124:lw      r15=19288  BUS_LOAD  MEM[1128] accepted 1
 1185: 1136:-       |1132:sw      |1132:-       |1128:lw      |1128:-       BUS_LOAD  MEM[19288] accepted 1
 1186: 1136:jal     |1136:-       |1132:sw      |1132:-       |1128:lw      r15=2904  BUS_LOAD  MEM[1128] accepted 1
 1187: 1140:-       |1136:jal     |1136:-       |1132:sw      |1132:-       BUS_STORE MEM[65436] = 2904 accepted 1
 1188: 1140:addi    |1140:-       |1136:jal     |1136:-       |1132:sw      BUS_LOAD  MEM[1136] accepted 1
 1189: 1144:lw      |1140:addi    |1140:-       |1136:jal     |1136:-       BUS_LOAD  MEM[1136] accepted 1
 1190:  924:lw      |   0:-       |   0:-       |   0:-       |1136:jal     BUS_LOAD  MEM[920] accepted 1
 1191:  928:lw      | 924:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 1192:  932:-       | 928:lw      | 924:lw      |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 1193:  932:-       | 928:lw      |   0:-       | 924:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 1194:  932:lw      | 932:-       | 928:lw      |   0:-       | 924:lw      r15=2904  BUS_LOAD  MEM[928] accepted 1
 1195:  936:-       | 932:lw      | 932:-       | 928:lw      |   0:-       BUS_LOAD  MEM[2908] accepted 1
 1196:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=4  BUS_LOAD  MEM[928] accepted 1
 1197:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 1198:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 1199:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 1200:  948:-       | 944:lw      | 940:lw      | 940:-       | 936:bltu    BUS_LOAD  MEM[944] accepted 1
 1201:  948:-       | 944:lw      |   0:-       | 940:lw      | 940:-       BUS_LOAD  MEM[65436] accepted 1
 1202:  948:lw      | 948:-       | 944:lw      |   0:-       | 940:lw      r15=2904  BUS_LOAD  MEM[944] accepted 1
 1203:  952:-       | 948:lw      | 948:-       | 944:lw      |   0:-       BUS_LOAD  MEM[2908] accepted 1
 1204:  952:bne     | 952:-       | 948:lw      | 948:-       | 944:lw      r15=4  BUS_LOAD  MEM[944] accepted 1
 1205:  956:-       | 952:bne     | 952:-       | 948:lw      | 948:-       BUS_LOAD  MEM[65420] accepted 1
 1206:  956:lw      | 956:-       | 952:bne     | 952:-       | 948:lw      r14=4  BUS_LOAD  MEM[952] accepted 1
 1207:  960:lw      | 956:lw      | 956:-       | 952:bne     | 952:-       BUS_LOAD  MEM[952] accepted 1
 1208:  964:-       | 960:lw      | 956:lw      | 956:-       | 952:bne     BUS_LOAD  MEM[960] accepted 1
 1209:  964:-       | 960:lw      |   0:-       | 956:lw      | 956:-       BUS_LOAD  MEM[65436] accepted 1
 1210:  964:lw      | 964:-       | 960:lw      |   0:-       | 956:lw      r15=2904  BUS_LOAD  MEM[960] accepted 1
 1211:  968:-       | 964:lw      | 964:-       | 960:lw      |   0:-       BUS_LOAD  MEM[2904] accepted 1
 1212:  968:sw      | 968:-       | 964:lw      | 964:-       | 960:lw      r14=19288  BUS_LOAD  MEM[960] accepted 1
 1213:  972:-       | 968:sw      | 968:-       | 964:lw      | 964:-       BUS_LOAD  MEM[65432] accepted 1
 1214:  972:jal     | 972:-       | 968:sw      | 968:-       | 964:lw      r15=19288  BUS_LOAD  MEM[968] accepted 1
 1215:  976:-       | 972:jal     | 972:-       | 968:sw      | 968:-       BUS_STORE MEM[19288] = 19288 accepted 1
 1216:  976:lw      | 976:-       | 972:jal     | 972:-       | 968:sw      BUS_LOAD  MEM[968] accepted 1
 1217:  980:lw      | 976:lw      | 976:-       | 972:jal     | 972:-       BUS_LOAD  MEM[976] accepted 1
 1218: 1036:lui     |   0:-       |   0:-       |   0:-       | 972:jal     BUS_LOAD  MEM[1032] accepted 1
 1219: 1040:lw      |1036:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1032] accepted 1
 1220: 1044:sw      |1040:lw      |1036:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1040] accepted 1
 1221: 1048:-       |1044:sw      |1040:lw      |1036:lui     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 1222: 1048:-       |1044:sw      |   0:-       |1040:lw      |1036:lui     r15=20480  BUS_LOAD  MEM[65432] accepted 1
 1223: 1048:lw      |1048:-       |1044:sw      |   0:-       |1040:lw      r14=19288  BUS_LOAD  MEM[1040] accepted 1
 1224: 1052:-       |1048:lw      |1048:-       |1044:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 1225: 1052:addi    |1052:-       |1048:lw      |1048:-       |1044:sw      BUS_LOAD  MEM[1048] accepted 1
 1226: 1056:-       |1052:addi    |1052:-       |1048:lw      |1048:-       BUS_LOAD  MEM[65436] accepted 1
 1227: 1056:sw      |1056:-       |1052:addi    |1052:-       |1048:lw      r15=2904  BUS_LOAD  MEM[1048] accepted 1
 1228: 1060:lw      |1056:sw      |1056:-       |1052:addi    |1052:-       BUS_LOAD  MEM[1056] accepted 1
 1229: 1064:jal     |1060:lw      |1056:sw      |1056:-       |1052:addi    r15=2912  BUS_LOAD  MEM[1056] accepted 1
 1230: 1068:-       |1064:jal     |1060:lw      |1056:sw      |1056:-       BUS_STORE MEM[65436] = 2912 accepted 1
 1231: 1068:-       |1068:-       |1064:jal     |1060:lw      |1056:sw      BUS_LOAD  MEM[65436] accepted 1
 1232: 1068:lui     |1068:-       |1068:-       |1064:jal     |1060:lw      r15=2912  BUS_LOAD  MEM[1064] accepted 1
 1233: 1140:addi    |   0:-       |   0:-       |   0:-       |1064:jal     BUS_LOAD  MEM[1136] accepted 1
 1234: 1144:lw      |1140:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1136] accepted 1
 1235: 1148:lw      |1144:lw      |1140:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1144] accepted 1
 1236: 1152:addi    |1148:lw      |1144:lw      |1140:addi    |   0:-       BUS_LOAD  MEM[1144] accepted 1
 1237: 1156:-       |1152:addi    |1148:lw      |1144:lw      |1140:addi    r10=2912  BUS_LOAD  MEM[65452] accepted 1
 1238: 1156:-       |1156:-       |1152:addi    |1148:lw      |1144:lw      r1=1508  BUS_LOAD  MEM[65448] accepted 1
 1239: 1156:jalr    |1156:-       |1156:-       |1152:addi    |1148:lw      r8=65504  BUS_LOAD  MEM[1152] accepted 1
 1240: 1160:addi    |1156:jalr    |1156:-       |1156:-       |1152:addi    r2=65456  BUS_LOAD  MEM[1152] accepted 1
 1241: 1164:sw      |1160:addi    |1156:jalr    |1156:-       |1156:-       BUS_LOAD  MEM[1160] accepted 1
 1242: 1168:sw      |1164:sw      |1160:addi    |1156:jalr    |1156:-       BUS_LOAD  MEM[1160] accepted 1
 1243: 1512:sw      |   0:-       |   0:-       |   0:-       |1156:jalr    BUS_LOAD  MEM[1504] accepted 1
 1244: 1516:lw      |1512:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 1245: 1520:lbu     |1516:lw      |1512:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 1246: 1524:-       |1520:lbu     |1516:lw      |1512:sw      |   0:-       BUS_STORE MEM[65484] = 2912 accepted 1
 1247: 1524:-       |1524:-       |1520:lbu     |1516:lw      |1512:sw      BUS_LOAD  MEM[65484] accepted 1
 1248: 1524:-       |1524:-       |1524:-       |1520:lbu     |1516:lw      r15=2912  BUS_LOAD  MEM[65471] accepted 1
 1249: 1524:sb      |1524:-       |1524:-       |1524:-       |1520:lbu     r14=83  BUS_LOAD  MEM[1520] accepted 1
 1250: 1528:lw      |1524:sb      |1524:-       |1524:-       |1524:-       BUS_LOAD  MEM[1520] accepted 1
 1251: 1532:sb      |1528:lw      |1524:sb      |1524:-       |1524:-       BUS_LOAD  MEM[1528] accepted 1
 1252: 1536:-       |1532:sb      |1528:lw      |1524:sb      |1524:-       BUS_STORE MEM[2912] = 83 accepted 1
 1253: 1536:-       |1532:sb      |   0:-       |1528:lw      |1524:sb      BUS_LOAD  MEM[65484] accepted 1
 1254: 1536:lui     |1536:-       |1532:sb      |   0:-       |1528:lw      r15=2912  BUS_LOAD  MEM[1528] accepted 1
 1255: 1540:-       |1536:lui     |1536:-       |1532:sb      |   0:-       BUS_STORE MEM[2913] = 0 accepted 1
 1256: 1540:lw      |1540:-       |1536:lui     |1536:-       |1532:sb      BUS_LOAD  MEM[1536] accepted 1
 1257: 1544:addi    |1540:lw      |1540:-       |1536:lui     |1536:-       BUS_LOAD  MEM[1536] accepted 1
 1258: 1548:-       |1544:addi    |1540:lw      |1540:-       |1536:lui     r15=4096  BUS_LOAD  MEM[1544] accepted 1
 1259: 1548:-       |1544:addi    |   0:-       |1540:lw      |1540:-       BUS_LOAD  MEM[2760] accepted 1
 1260: 1548:lui     |1548:-       |1544:addi    |   0:-       |1540:lw      r15=0  BUS_LOAD  MEM[1544] accepted 1
 1261: 1552:sw      |1548:lui     |1548:-       |1544:addi    |   0:-       BUS_LOAD  MEM[1544] accepted 1
 1262: 1556:lui     |1552:sw      |1548:lui     |1548:-       |1544:addi    r13=1  BUS_LOAD  MEM[1552] accepted 1
 1263: 1560:addi    |1556:lui     |1552:sw      |1548:lui     |1548:-       BUS_LOAD  MEM[1552] accepted 1
 1264: 1564:-       |1560:addi    |1556:lui     |1552:sw      |1548:lui     r14=4096  BUS_STORE MEM[2760] = 1 accepted 1
 1265: 1564:slli    |1564:-       |1560:addi    |1556:lui     |1552:sw      BUS_LOAD  MEM[1560] accepted 1
 1266: 1568:add     |1564:slli    |1564:-       |1560:addi    |1556:lui     r14=4096  BUS_LOAD  MEM[1560] accepted 1
 1267: 1572:lw      |1568:add     |1564:slli    |1564:-       |1560:addi    r14=2784  BUS_LOAD  MEM[1568] accepted 1
 1268: 1576:sw      |1572:lw      |1568:add     |1564:slli    |1564:-       BUS_LOAD  MEM[1568] accepted 1
 1269: 1580:-       |1576:sw      |1572:lw      |1568:add     |1564:slli    r15=0  BUS_LOAD  MEM[1576] accepted 1
 1270: 1580:-       |1576:sw      |   0:-       |1572:lw      |1568:add     r15=2784  BUS_LOAD  MEM[65484] accepted 1
 1271: 1580:nop     |1580:-       |1576:sw      |   0:-       |1572:lw      r14=2912  BUS_LOAD  MEM[1576] accepted 1
 1272: 1584:-       |1580:nop     |1580:-       |1576:sw      |   0:-       BUS_STORE MEM[2784] = 2912 accepted 1
 1273: 1584:lw      |1584:-       |1580:nop     |1580:-       |1576:sw      BUS_LOAD  MEM[1576] accepted 1
 1274: 1588:lw      |1584:lw      |1584:-       |1580:nop     |1580:-       BUS_LOAD  MEM[1584] accepted 1
 1275: 1592:addi    |1588:lw      |1584:lw      |1584:-       |1580:nop     BUS_LOAD  MEM[1584] accepted 1
 1276: 1596:-       |1592:addi    |1588:lw      |1584:lw      |1584:-       BUS_LOAD  MEM[65500] accepted 1
 1277: 1596:-       |1596:-       |1592:addi    |1588:lw      |1584:lw      r1=2288  BUS_LOAD  MEM[65496] accepted 1
 1278: 1596:jalr    |1596:-       |1596:-       |1592:addi    |1588:lw      r8=65536  BUS_LOAD  MEM[1592] accepted 1
 1279: 1600:addi    |1596:jalr    |1596:-       |1596:-       |1592:addi    r2=65504  BUS_LOAD  MEM[1592] accepted 1
 1280: 1604:sw      |1600:addi    |1596:jalr    |1596:-       |1596:-       BUS_LOAD  MEM[1600] accepted 1
 1281: 1608:addi    |1604:sw      |1600:addi    |1596:jalr    |1596:-       BUS_LOAD  MEM[1600] accepted 1
 1282: 2292:addi    |   0:-       |   0:-       |   0:-       |1596:jalr    BUS_LOAD  MEM[2288] accepted 1
 1283: 2296:auipc   |2292:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2288] accepted 1
 1284: 2300:jalr    |2296:auipc   |2292:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2296] accepted 1
 1285: 2304:addi    |2300:jalr    |2296:auipc   |2292:addi    |   0:-       BUS_LOAD  MEM[2296] accepted 1
 1286: 2308:auipc   |2304:addi    |2300:jalr    |2296:auipc   |2292:addi    r10=65  BUS_LOAD  MEM[2304] accepted 1
 1287: 2312:jalr    |2308:auipc   |2304:addi    |2300:jalr    |2296:auipc   r1=2292  BUS_LOAD  MEM[2304] accepted 1
 1288: 1476:addi    |   0:-       |   0:-       |   0:-       |2300:jalr    r1=2300  BUS_LOAD  MEM[1472] accepted 1
 1289: 1480:sw      |1476:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1472] accepted 1
 1290: 1484:sw      |1480:sw      |1476:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1480] accepted 1
 1291: 1488:addi    |1484:sw      |1480:sw      |1476:addi    |   0:-       BUS_LOAD  MEM[1480] accepted 1
 1292: 1492:-       |1488:addi    |1484:sw      |1480:sw      |1476:addi    r2=65456  BUS_STORE MEM[65500] = 2300 accepted 1
 1293: 1492:-       |1492:-       |1488:addi    |1484:sw      |1480:sw      BUS_STORE MEM[65496] = 65536 accepted 1
 1294: 1492:addi    |1492:-       |1492:-       |1488:addi    |1484:sw      BUS_LOAD  MEM[1488] accepted 1
 1295: 1496:sb      |1492:addi    |1492:-       |1492:-       |1488:addi    r8=65504  BUS_LOAD  MEM[1488] accepted 1
 1296: 1500:addi    |1496:sb      |1492:addi    |1492:-       |1492:-       BUS_LOAD  MEM[1496] accepted 1
 1297: 1504:auipc   |1500:addi    |1496:sb      |1492:addi    |1492:-       BUS_LOAD  MEM[1496] accepted 1
 1298: 1508:-       |1504:auipc   |1500:addi    |1496:sb      |1492:addi    r15=65  BUS_STORE MEM[65471] = 65 accepted 1
 1299: 1508:jalr    |1508:-       |1504:auipc   |1500:addi    |1496:sb      BUS_LOAD  MEM[1504] accepted 1
 1300: 1512:sw      |1508:jalr    |1508:-       |1504:auipc   |1500:addi    r10=2  BUS_LOAD  MEM[1504] accepted 1
 1301: 1516:lw      |1512:sw      |1508:jalr    |1508:-       |1504:auipc   r1=1500  BUS_LOAD  MEM[1512] accepted 1
 1302: 1520:lbu     |1516:lw      |1512:sw      |1508:jalr    |1508:-       BUS_LOAD  MEM[1512] accepted 1
 1303:  756:addi    |   0:-       |   0:-       |   0:-       |1508:jalr    r1=1508  BUS_LOAD  MEM[752] accepted 1
 1304:  760:sw      | 756:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[752] accepted 1
 1305:  764:sw      | 760:sw      | 756:addi    |   0:-       |   0:-       BUS_LOAD  MEM[760] accepted 1
 1306:  768:addi    | 764:sw      | 760:sw      | 756:addi    |   0:-       BUS_LOAD  MEM[760] accepted 1
 1307:  772:-       | 768:addi    | 764:sw      | 760:sw      | 756:addi    r2=65408  BUS_STORE MEM[65452] = 1508 accepted 1
 1308:  772:-       | 772:-       | 768:addi    | 764:sw      | 760:sw      BUS_STORE MEM[65448] = 65504 accepted 1
 1309:  772:sw      | 772:-       | 772:-       | 768:addi    | 764:sw      BUS_LOAD  MEM[768] accepted 1
 1310:  776:lw      | 772:sw      | 772:-       | 772:-       | 768:addi    r8=65456  BUS_LOAD  MEM[768] accepted 1
 1311:  780:lui     | 776:lw      | 772:sw      | 772:-       | 772:-       BUS_LOAD  MEM[776] accepted 1
 1312:  784:-       | 780:lui     | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65420] = 2 accepted 1
 1313:  784:-       | 784:-       | 780:lui     | 776:lw      | 772:sw      BUS_LOAD  MEM[65420] accepted 1
 1314:  784:bgeu    | 784:-       | 784:-       | 780:lui     | 776:lw      r14=2  BUS_LOAD  MEM[776] accepted 1
 1315:  788:addi    | 784:bgeu    | 784:-       | 784:-       | 780:lui     r15=16384  BUS_LOAD  MEM[784] accepted 1
 1316:  792:jal     | 788:addi    | 784:bgeu    | 784:-       | 784:-       BUS_LOAD  MEM[784] accepted 1
 1317:  796:lw      | 792:jal     | 788:addi    | 784:bgeu    | 784:-       BUS_LOAD  MEM[792] accepted 1
 1318:  796:lw      |   0:-       |   0:-       |   0:-       | 784:bgeu    BUS_LOAD  MEM[792] accepted 1
 1319:  800:andi    | 796:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[792] accepted 1
 1320:  804:-       | 800:andi    | 796:lw      |   0:-       |   0:-       BUS_LOAD  MEM[800] accepted 1
 1321:  804:-       | 800:andi    |   0:-       | 796:lw      |   0:-       BUS_LOAD  MEM[65420] accepted 1
 1322:  804:beq     | 804:-       | 800:andi    |   0:-       | 796:lw      r15=2  BUS_LOAD  MEM[800] accepted 1
 1323:  808:lw      | 804:beq     | 804:-       | 800:andi    |   0:-       BUS_LOAD  MEM[800] accepted 1
 1324:  812:andi    | 808:lw      | 804:beq     | 804:-       | 800:andi    r15=2  BUS_LOAD  MEM[808] accepted 1
 1325:  816:-       | 812:andi    | 808:lw      | 804:beq     | 804:-       BUS_LOAD  MEM[808] accepted 1
 1326:  816:-       | 812:andi    |   0:-       | 808:lw      | 804:beq     BUS_LOAD  MEM[65420] accepted 1
 1327:  816:addi    | 816:-       | 812:andi    |   0:-       | 808:lw      r15=2  BUS_LOAD  MEM[808] accepted 1
 1328:  820:sw      | 816:addi    | 816:-       | 812:andi    |   0:-       BUS_LOAD  MEM[816] accepted 1
 1329:  824:lw      | 820:sw      | 816:addi    | 816:-       | 812:andi    r15=0  BUS_LOAD  MEM[816] accepted 1
 1330:  828:addi    | 824:lw      | 820:sw      | 816:addi    | 816:-       BUS_LOAD  MEM[824] accepted 1
 1331:  832:-       | 828:addi    | 824:lw      | 820:sw      | 816:addi    r15=4  BUS_STORE MEM[65420] = 4 accepted 1
 1332:  832:-       | 828:addi    |   0:-       | 824:lw      | 820:sw      BUS_LOAD  MEM[65420] accepted 1
 1333:  832:sw      | 832:-       | 828:addi    |   0:-       | 824:lw      r15=4  BUS_LOAD  MEM[824] accepted 1
 1334:  836:lui     | 832:sw      | 832:-       | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1335:  840:lw      | 836:lui     | 832:sw      | 832:-       | 828:addi    r15=12  BUS_LOAD  MEM[832] accepted 1
 1336:  844:-       | 840:lw      | 836:lui     | 832:sw      | 832:-       BUS_STORE MEM[65428] = 12 accepted 1
 1337:  844:sw      | 844:-       | 840:lw      | 836:lui     | 832:sw      BUS_LOAD  MEM[840] accepted 1
 1338:  848:-       | 844:sw      | 844:-       | 840:lw      | 836:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1339:  848:lw      | 848:-       | 844:sw      | 844:-       | 840:lw      r15=19288  BUS_LOAD  MEM[840] accepted 1
 1340:  852:-       | 848:lw      | 848:-       | 844:sw      | 844:-       BUS_STORE MEM[65432] = 19288 accepted 1
 1341:  852:bne     | 852:-       | 848:lw      | 848:-       | 844:sw      BUS_LOAD  MEM[848] accepted 1
 1342:  856:-       | 852:bne     | 852:-       | 848:lw      | 848:-       BUS_LOAD  MEM[65432] accepted 1
 1343:  856:lui     | 856:-       | 852:bne     | 852:-       | 848:lw      r15=19288  BUS_LOAD  MEM[848] accepted 1
 1344:  860:addi    | 856:lui     | 856:-       | 852:bne     | 852:-       BUS_LOAD  MEM[856] accepted 1
 1345:  912:lw      |   0:-       |   0:-       |   0:-       | 852:bne     BUS_LOAD  MEM[904] accepted 1
 1346:  916:lw      | 912:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 1347:  920:-       | 916:lw      | 912:lw      |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 1348:  920:-       | 916:lw      |   0:-       | 912:lw      |   0:-       BUS_LOAD  MEM[65432] accepted 1
 1349:  920:sw      | 920:-       | 916:lw      |   0:-       | 912:lw      r15=19288  BUS_LOAD  MEM[912] accepted 1
 1350:  924:-       | 920:sw      | 920:-       | 916:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1351:  924:lw      | 924:-       | 920:sw      | 920:-       | 916:lw      r15=19288  BUS_LOAD  MEM[920] accepted 1
 1352:  928:-       | 924:lw      | 924:-       | 920:sw      | 920:-       BUS_STORE MEM[65436] = 19288 accepted 1
 1353:  928:lw      | 928:-       | 924:lw      | 924:-       | 920:sw      BUS_LOAD  MEM[920] accepted 1
 1354:  932:-       | 928:lw      | 928:-       | 924:lw      | 924:-       BUS_LOAD  MEM[65436] accepted 1
 1355:  932:lw      | 932:-       | 928:lw      | 928:-       | 924:lw      r15=19288  BUS_LOAD  MEM[928] accepted 1
 1356:  936:-       | 932:lw      | 932:-       | 928:lw      | 928:-       BUS_LOAD  MEM[19292] accepted 1
 1357:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=0  BUS_LOAD  MEM[928] accepted 1
 1358:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 1359:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 1360:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 1361: 1068:lui     |   0:-       |   0:-       |   0:-       | 936:bltu    BUS_LOAD  MEM[1064] accepted 1
 1362: 1072:lw      |1068:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1064] accepted 1
 1363: 1076:lw      |1072:lw      |1068:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1072] accepted 1
 1364: 1080:bne     |1076:lw      |1072:lw      |1068:lui     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 1365: 1084:-       |1080:bne     |1076:lw      |1072:lw      |1068:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1366: 1084:-       |1080:bne     |   0:-       |1076:lw      |1072:lw      r15=19288  BUS_LOAD  MEM[65436] accepted 1
 1367: 1084:lw      |1084:-       |1080:bne     |   0:-       |1076:lw      r14=19288  BUS_LOAD  MEM[1080] accepted 1
 1368: 1088:auipc   |1084:lw      |1084:-       |1080:bne     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 1369: 1092:jalr    |1088:auipc   |1084:lw      |1084:-       |1080:bne     BUS_LOAD  MEM[1088] accepted 1
 1370: 1096:-       |1092:jalr    |1088:auipc   |1084:lw      |1084:-       BUS_LOAD  MEM[65428] accepted 1
 1371: 1096:sw      |1096:-       |1092:jalr    |1088:auipc   |1084:lw      r10=12  BUS_LOAD  MEM[1088] accepted 1
 1372: 1100:lw      |1096:sw      |1096:-       |1092:jalr    |1088:auipc   r1=1084  BUS_LOAD  MEM[1096] accepted 1
 1373:  584:addi    |   0:-       |   0:-       |   0:-       |1092:jalr    r1=1092  BUS_LOAD  MEM[576] accepted 1
 1374:  588:sw      | 584:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 1375:  592:sw      | 588:sw      | 584:addi    |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 1376:  596:addi    | 592:sw      | 588:sw      | 584:addi    |   0:-       BUS_LOAD  MEM[592] accepted 1
 1377:  600:-       | 596:addi    | 592:sw      | 588:sw      | 584:addi    r2=65360  BUS_STORE MEM[65404] = 1092 accepted 1
 1378:  600:-       | 600:-       | 596:addi    | 592:sw      | 588:sw      BUS_STORE MEM[65400] = 65456 accepted 1
 1379:  600:sw      | 600:-       | 600:-       | 596:addi    | 592:sw      BUS_LOAD  MEM[592] accepted 1
 1380:  604:lui     | 600:sw      | 600:-       | 600:-       | 596:addi    r8=65408  BUS_LOAD  MEM[600] accepted 1
 1381:  608:lw      | 604:lui     | 600:sw      | 600:-       | 600:-       BUS_LOAD  MEM[600] accepted 1
 1382:  612:-       | 608:lw      | 604:lui     | 600:sw      | 600:-       BUS_STORE MEM[65372] = 12 accepted 1
 1383:  612:lw      | 612:-       | 608:lw      | 604:lui     | 600:sw      BUS_LOAD  MEM[608] accepted 1
 1384:  616:-       | 612:lw      | 612:-       | 608:lw      | 604:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 1385:  616:bgeu    | 616:-       | 612:lw      | 612:-       | 608:lw      r15=16372  BUS_LOAD  MEM[608] accepted 1
 1386:  620:-       | 616:bgeu    | 616:-       | 612:lw      | 612:-       BUS_LOAD  MEM[65372] accepted 1
 1387:  620:addi    | 620:-       | 616:bgeu    | 616:-       | 612:lw      r14=12  BUS_LOAD  MEM[616] accepted 1
 1388:  624:jal     | 620:addi    | 620:-       | 616:bgeu    | 616:-       BUS_LOAD  MEM[616] accepted 1
 1389:  628:lui     |   0:-       |   0:-       |   0:-       | 616:bgeu    BUS_LOAD  MEM[624] accepted 1
 1390:  632:lw      | 628:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[624] accepted 1
 1391:  636:sw      | 632:lw      | 628:lui     |   0:-       |   0:-       BUS_LOAD  MEM[632] accepted 1
 1392:  640:-       | 636:sw      | 632:lw      | 628:lui     |   0:-       BUS_LOAD  MEM[632] accepted 1
 1393:  640:-       | 636:sw      |   0:-       | 632:lw      | 628:lui     r15=4096  BUS_LOAD  MEM[2720] accepted 1
 1394:  640:lui     | 640:-       | 636:sw      |   0:-       | 632:lw      r15=2916  BUS_LOAD  MEM[632] accepted 1
 1395:  644:-       | 640:lui     | 640:-       | 636:sw      |   0:-       BUS_STORE MEM[65388] = 2916 accepted 1
 1396:  644:lw      | 644:-       | 640:lui     | 640:-       | 636:sw      BUS_LOAD  MEM[640] accepted 1
 1397:  648:lw      | 644:lw      | 644:-       | 640:lui     | 640:-       BUS_LOAD  MEM[640] accepted 1
 1398:  652:add     | 648:lw      | 644:lw      | 644:-       | 640:lui     r15=4096  BUS_LOAD  MEM[648] accepted 1
 1399:  656:-       | 652:add     | 648:lw      | 644:lw      | 644:-       BUS_LOAD  MEM[2720] accepted 1
 1400:  656:-       | 652:add     |   0:-       | 648:lw      | 644:lw      r14=2916  BUS_LOAD  MEM[65372] accepted 1
 1401:  656:lui     | 656:-       | 652:add     |   0:-       | 648:lw      r15=12  BUS_LOAD  MEM[648] accepted 1
 1402:  660:sw      | 656:lui     | 656:-       | 652:add     |   0:-       BUS_LOAD  MEM[656] accepted 1
 1403:  664:lui     | 660:sw      | 656:lui     | 656:-       | 652:add     r14=2928  BUS_LOAD  MEM[656] accepted 1
 1404:  668:lw      | 664:lui     | 660:sw      | 656:lui     | 656:-       BUS_LOAD  MEM[664] accepted 1
 1405:  672:-       | 668:lw      | 664:lui     | 660:sw      | 656:lui     r15=4096  BUS_STORE MEM[2720] = 2928 accepted 1
 1406:  672:lw      | 672:-       | 668:lw      | 664:lui     | 660:sw      BUS_LOAD  MEM[664] accepted 1
 1407:  676:-       | 672:lw      | 672:-       | 668:lw      | 664:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 1408:  676:sub     | 676:-       | 672:lw      | 672:-       | 668:lw      r14=16372  BUS_LOAD  MEM[672] accepted 1
 1409:  680:-       | 676:sub     | 676:-       | 672:lw      | 672:-       BUS_LOAD  MEM[65372] accepted 1
 1410:  680:lui     | 680:-       | 676:sub     | 676:-       | 672:lw      r15=12  BUS_LOAD  MEM[672] accepted 1
 1411:  684:sw      | 680:lui     | 680:-       | 676:sub     | 676:-       BUS_LOAD  MEM[680] accepted 1
 1412:  688:lw      | 684:sw      | 680:lui     | 680:-       | 676:sub     r14=16360  BUS_LOAD  MEM[680] accepted 1
 1413:  692:addi    | 688:lw      | 684:sw      | 680:lui     | 680:-       BUS_LOAD  MEM[688] accepted 1
 1414:  696:-       | 692:addi    | 688:lw      | 684:sw      | 680:lui     r15=4096  BUS_STORE MEM[2724] = 16360 accepted 1
 1415:  696:-       | 692:addi    |   0:-       | 688:lw      | 684:sw      BUS_LOAD  MEM[65372] accepted 1
 1416:  696:lw      | 696:-       | 692:addi    |   0:-       | 688:lw      r15=12  BUS_LOAD  MEM[688] accepted 1
 1417:  700:sw      | 696:lw      | 696:-       | 692:addi    |   0:-       BUS_LOAD  MEM[696] accepted 1
 1418:  704:-       | 700:sw      | 696:lw      | 696:-       | 692:addi    r14=4  BUS_LOAD  MEM[696] accepted 1
 1419:  704:-       | 700:sw      |   0:-       | 696:lw      | 696:-       BUS_LOAD  MEM[65388] accepted 1
 1420:  704:lw      | 704:-       | 700:sw      |   0:-       | 696:lw      r15=2916  BUS_LOAD  MEM[696] accepted 1
 1421:  708:-       | 704:lw      | 704:-       | 700:sw      |   0:-       BUS_STORE MEM[2920] = 4 accepted 1
 1422:  708:addi    | 708:-       | 704:lw      | 704:-       | 700:sw      BUS_LOAD  MEM[704] accepted 1
 1423:  712:-       | 708:addi    | 708:-       | 704:lw      | 704:-       BUS_LOAD  MEM[65388] accepted 1
 1424:  712:sw      | 712:-       | 708:addi    | 708:-       | 704:lw      r15=2916  BUS_LOAD  MEM[704] accepted 1
 1425:  716:lw      | 712:sw      | 712:-       | 708:addi    | 708:-       BUS_LOAD  MEM[712] accepted 1
 1426:  720:auipc   | 716:lw      | 712:sw      | 712:-       | 708:addi    r15=2924  BUS_LOAD  MEM[712] accepted 1
 1427:  724:-       | 720:auipc   | 716:lw      | 712:sw      | 712:-       BUS_STORE MEM[65388] = 2924 accepted 1
 1428:  724:-       | 724:-       | 720:auipc   | 716:lw      | 712:sw      BUS_LOAD  MEM[65388] accepted 1
 1429:  724:jalr    | 724:-       | 724:-       | 720:auipc   | 716:lw      r10=2924  BUS_LOAD  MEM[720] accepted 1
 1430:  728:lui     | 724:jalr    | 724:-       | 724:-       | 720:auipc   r1=716  BUS_LOAD  MEM[720] accepted 1
 1431:  732:lw      | 728:lui     | 724:jalr    | 724:-       | 724:-       BUS_LOAD  MEM[728] accepted 1
 1432:  736:addi    | 732:lw      | 728:lui     | 724:jalr    | 724:-       BUS_LOAD  MEM[728] accepted 1
 1433:  184:addi    |   0:-       |   0:-       |   0:-       | 724:jalr    r1=724  BUS_LOAD  MEM[176] accepted 1
 1434:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1435:  192:sw      | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1436:  196:addi    | 192:sw      | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1437:  200:-       | 196:addi    | 192:sw      | 188:sw      | 184:addi    r2=65312  BUS_STORE MEM[65356] = 724 accepted 1
 1438:  200:-       | 200:-       | 196:addi    | 192:sw      | 188:sw      BUS_STORE MEM[65352] = 65408 accepted 1
 1439:  200:sw      | 200:-       | 200:-       | 196:addi    | 192:sw      BUS_LOAD  MEM[192] accepted 1
 1440:  204:lw      | 200:sw      | 200:-       | 200:-       | 196:addi    r8=65360  BUS_LOAD  MEM[200] accepted 1
 1441:  208:lui     | 204:lw      | 200:sw      | 200:-       | 200:-       BUS_LOAD  MEM[200] accepted 1
 1442:  212:-       | 208:lui     | 204:lw      | 200:sw      | 200:-       BUS_STORE MEM[65324] = 2924 accepted 1
 1443:  212:-       | 212:-       | 208:lui     | 204:lw      | 200:sw      BUS_LOAD  MEM[65324] accepted 1
 1444:  212:addi    | 212:-       | 212:-       | 208:lui     | 204:lw      r14=2924  BUS_LOAD  MEM[208] accepted 1
 1445:  216:bltu    | 212:addi    | 212:-       | 212:-       | 208:lui     r15=4096  BUS_LOAD  MEM[208] accepted 1
 1446:  220:lui     | 216:bltu    | 212:addi    | 212:-       | 212:-       BUS_LOAD  MEM[216] accepted 1
 1447:  224:addi    | 220:lui     | 216:bltu    | 212:addi    | 212:-       BUS_LOAD  MEM[216] accepted 1
 1448:  228:lw      | 224:addi    | 220:lui     | 216:bltu    | 212:addi    r15=2904  BUS_LOAD  MEM[224] accepted 1
 1449:  232:bgeu    | 228:lw      | 224:addi    | 220:lui     | 216:bltu    BUS_LOAD  MEM[224] accepted 1
 1450:  236:-       | 232:bgeu    | 228:lw      | 224:addi    | 220:lui     r15=20480  BUS_LOAD  MEM[232] accepted 1
 1451:  236:-       | 232:bgeu    |   0:-       | 228:lw      | 224:addi    r15=19288  BUS_LOAD  MEM[65324] accepted 1
 1452:  236:addi    | 236:-       | 232:bgeu    |   0:-       | 228:lw      r14=2924  BUS_LOAD  MEM[232] accepted 1
 1453:  240:auipc   | 236:addi    | 236:-       | 232:bgeu    |   0:-       BUS_LOAD  MEM[232] accepted 1
 1454:  248:lw      |   0:-       |   0:-       |   0:-       | 232:bgeu    BUS_LOAD  MEM[240] accepted 1
 1455:  252:addi    | 248:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 1456:  256:-       | 252:addi    | 248:lw      |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 1457:  256:-       | 252:addi    |   0:-       | 248:lw      |   0:-       BUS_LOAD  MEM[65324] accepted 1
 1458:  256:sw      | 256:-       | 252:addi    |   0:-       | 248:lw      r15=2924  BUS_LOAD  MEM[248] accepted 1
 1459:  260:lui     | 256:sw      | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 1460:  264:lw      | 260:lui     | 256:sw      | 256:-       | 252:addi    r15=2916  BUS_LOAD  MEM[256] accepted 1
 1461:  268:-       | 264:lw      | 260:lui     | 256:sw      | 256:-       BUS_STORE MEM[65336] = 2916 accepted 1
 1462:  268:sw      | 268:-       | 264:lw      | 260:lui     | 256:sw      BUS_LOAD  MEM[264] accepted 1
 1463:  272:-       | 268:sw      | 268:-       | 264:lw      | 260:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1464:  272:jal     | 272:-       | 268:sw      | 268:-       | 264:lw      r15=19288  BUS_LOAD  MEM[264] accepted 1
 1465:  276:-       | 272:jal     | 272:-       | 268:sw      | 268:-       BUS_STORE MEM[65340] = 19288 accepted 1
 1466:  276:lw      | 276:-       | 272:jal     | 272:-       | 268:sw      BUS_LOAD  MEM[272] accepted 1
 1467:  280:lw      | 276:lw      | 276:-       | 272:jal     | 272:-       BUS_LOAD  MEM[272] accepted 1
 1468:  332:lw      |   0:-       |   0:-       |   0:-       | 272:jal     BUS_LOAD  MEM[328] accepted 1
 1469:  336:lw      | 332:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[328] accepted 1
 1470:  340:bgeu    | 336:lw      | 332:lw      |   0:-       |   0:-       BUS_LOAD  MEM[336] accepted 1
 1471:  344:-       | 340:bgeu    | 336:lw      | 332:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 1472:  344:-       | 340:bgeu    |   0:-       | 336:lw      | 332:lw      r14=2916  BUS_LOAD  MEM[65340] accepted 1
 1473:  344:lw      | 344:-       | 340:bgeu    |   0:-       | 336:lw      r15=19288  BUS_LOAD  MEM[336] accepted 1
 1474:  348:lw      | 344:lw      | 344:-       | 340:bgeu    |   0:-       BUS_LOAD  MEM[344] accepted 1
 1475:  276:lw      |   0:-       |   0:-       |   0:-       | 340:bgeu    BUS_LOAD  MEM[272] accepted 1
 1476:  280:lw      | 276:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[272] accepted 1
 1477:  284:-       | 280:lw      | 276:lw      |   0:-       |   0:-       BUS_LOAD  MEM[280] accepted 1
 1478:  284:-       | 280:lw      |   0:-       | 276:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1479:  284:lw      | 284:-       | 280:lw      |   0:-       | 276:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 1480:  288:-       | 284:lw      | 284:-       | 280:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1481:  288:bltu    | 288:-       | 284:lw      | 284:-       | 280:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 1482:  292:-       | 288:bltu    | 288:-       | 284:lw      | 284:-       BUS_LOAD  MEM[65340] accepted 1
 1483:  292:lw      | 292:-       | 288:bltu    | 288:-       | 284:lw      r14=19288  BUS_LOAD  MEM[288] accepted 1
 1484:  296:lw      | 292:lw      | 292:-       | 288:bltu    | 288:-       BUS_LOAD  MEM[288] accepted 1
 1485:  300:bltu    | 296:lw      | 292:lw      | 292:-       | 288:bltu    BUS_LOAD  MEM[296] accepted 1
 1486:  304:-       | 300:bltu    | 296:lw      | 292:lw      | 292:-       BUS_LOAD  MEM[65336] accepted 1
 1487:  304:-       | 300:bltu    |   0:-       | 296:lw      | 292:lw      r14=2916  BUS_LOAD  MEM[65340] accepted 1
 1488:  304:lw      | 304:-       | 300:bltu    |   0:-       | 296:lw      r15=19288  BUS_LOAD  MEM[296] accepted 1
 1489:  308:lw      | 304:lw      | 304:-       | 300:bltu    |   0:-       BUS_LOAD  MEM[304] accepted 1
 1490:  312:-       | 308:lw      | 304:lw      | 304:-       | 300:bltu    BUS_LOAD  MEM[304] accepted 1
 1491:  312:-       | 308:lw      |   0:-       | 304:lw      | 304:-       BUS_LOAD  MEM[65340] accepted 1
 1492:  312:lw      | 312:-       | 308:lw      |   0:-       | 304:lw      r15=19288  BUS_LOAD  MEM[304] accepted 1
 1493:  316:-       | 312:lw      | 312:-       | 308:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1494:  316:bltu    | 316:-       | 312:lw      | 312:-       | 308:lw      r15=19288  BUS_LOAD  MEM[312] accepted 1
 1495:  320:-       | 316:bltu    | 316:-       | 312:lw      | 312:-       BUS_LOAD  MEM[65336] accepted 1
 1496:  320:lw      | 320:-       | 316:bltu    | 316:-       | 312:lw      r14=2916  BUS_LOAD  MEM[312] accepted 1
 1497:  324:lw      | 320:lw      | 320:-       | 316:bltu    | 316:-       BUS_LOAD  MEM[320] accepted 1
 1498:  360:lw      |   0:-       |   0:-       |   0:-       | 316:bltu    BUS_LOAD  MEM[352] accepted 1
 1499:  364:lw      | 360:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 1500:  368:-       | 364:lw      | 360:lw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 1501:  368:-       | 364:lw      |   0:-       | 360:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 1502:  368:slli    | 368:-       | 364:lw      |   0:-       | 360:lw      r15=2916  BUS_LOAD  MEM[360] accepted 1
 1503:  372:-       | 368:slli    | 368:-       | 364:lw      |   0:-       BUS_LOAD  MEM[2920] accepted 1
 1504:  372:lw      | 372:-       | 368:slli    | 368:-       | 364:lw      r15=4  BUS_LOAD  MEM[368] accepted 1
 1505:  376:add     | 372:lw      | 372:-       | 368:slli    | 368:-       BUS_LOAD  MEM[368] accepted 1
 1506:  380:-       | 376:add     | 372:lw      | 372:-       | 368:slli    r15=32  BUS_LOAD  MEM[376] accepted 1
 1507:  380:-       | 376:add     |   0:-       | 372:lw      | 372:-       BUS_LOAD  MEM[65336] accepted 1
 1508:  380:lw      | 380:-       | 376:add     |   0:-       | 372:lw      r14=2916  BUS_LOAD  MEM[376] accepted 1
 1509:  384:lw      | 380:lw      | 380:-       | 376:add     |   0:-       BUS_LOAD  MEM[376] accepted 1
 1510:  388:-       | 384:lw      | 380:lw      | 380:-       | 376:add     r14=2948  BUS_LOAD  MEM[384] accepted 1
 1511:  388:-       | 384:lw      |   0:-       | 380:lw      | 380:-       BUS_LOAD  MEM[65340] accepted 1
 1512:  388:bne     | 388:-       | 384:lw      |   0:-       | 380:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 1513:  392:-       | 388:bne     | 388:-       | 384:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1514:  392:lw      | 392:-       | 388:bne     | 388:-       | 384:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 1515:  396:lw      | 392:lw      | 392:-       | 388:bne     | 388:-       BUS_LOAD  MEM[392] accepted 1
 1516:  448:lw      |   0:-       |   0:-       |   0:-       | 388:bne     BUS_LOAD  MEM[440] accepted 1
 1517:  452:lw      | 448:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 1518:  456:-       | 452:lw      | 448:lw      |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 1519:  456:-       | 452:lw      |   0:-       | 448:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1520:  456:lw      | 456:-       | 452:lw      |   0:-       | 448:lw      r15=19288  BUS_LOAD  MEM[448] accepted 1
 1521:  460:-       | 456:lw      | 456:-       | 452:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1522:  460:sw      | 460:-       | 456:lw      | 456:-       | 452:lw      r14=19288  BUS_LOAD  MEM[456] accepted 1
 1523:  464:-       | 460:sw      | 460:-       | 456:lw      | 456:-       BUS_LOAD  MEM[65336] accepted 1
 1524:  464:lw      | 464:-       | 460:sw      | 460:-       | 456:lw      r15=2916  BUS_LOAD  MEM[456] accepted 1
 1525:  468:-       | 464:lw      | 464:-       | 460:sw      | 460:-       BUS_STORE MEM[2916] = 19288 accepted 1
 1526:  468:lw      | 468:-       | 464:lw      | 464:-       | 460:sw      BUS_LOAD  MEM[464] accepted 1
 1527:  472:-       | 468:lw      | 468:-       | 464:lw      | 464:-       BUS_LOAD  MEM[65340] accepted 1
 1528:  472:slli    | 472:-       | 468:lw      | 468:-       | 464:lw      r15=19288  BUS_LOAD  MEM[464] accepted 1
 1529:  476:-       | 472:slli    | 472:-       | 468:lw      | 468:-       BUS_LOAD  MEM[19292] accepted 1
 1530:  476:lw      | 476:-       | 472:slli    | 472:-       | 468:lw      r15=0  BUS_LOAD  MEM[472] accepted 1
 1531:  480:add     | 476:lw      | 476:-       | 472:slli    | 472:-       BUS_LOAD  MEM[472] accepted 1
 1532:  484:-       | 480:add     | 476:lw      | 476:-       | 472:slli    r15=0  BUS_LOAD  MEM[480] accepted 1
 1533:  484:-       | 480:add     |   0:-       | 476:lw      | 476:-       BUS_LOAD  MEM[65340] accepted 1
 1534:  484:lw      | 484:-       | 480:add     |   0:-       | 476:lw      r14=19288  BUS_LOAD  MEM[480] accepted 1
 1535:  488:bne     | 484:lw      | 484:-       | 480:add     |   0:-       BUS_LOAD  MEM[480] accepted 1
 1536:  492:-       | 488:bne     | 484:lw      | 484:-       | 480:add     r15=19288  BUS_LOAD  MEM[488] accepted 1
 1537:  492:-       | 488:bne     |   0:-       | 484:lw      | 484:-       BUS_LOAD  MEM[65336] accepted 1
 1538:  492:lw      | 492:-       | 488:bne     |   0:-       | 484:lw      r14=2916  BUS_LOAD  MEM[488] accepted 1
 1539:  496:lw      | 492:lw      | 492:-       | 488:bne     |   0:-       BUS_LOAD  MEM[488] accepted 1
 1540:  540:lw      |   0:-       |   0:-       |   0:-       | 488:bne     BUS_LOAD  MEM[536] accepted 1
 1541:  544:lw      | 540:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[536] accepted 1
 1542:  548:sw      | 544:lw      | 540:lw      |   0:-       |   0:-       BUS_LOAD  MEM[544] accepted 1
 1543:  552:-       | 548:sw      | 544:lw      | 540:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1544:  552:-       | 548:sw      |   0:-       | 544:lw      | 540:lw      r15=19288  BUS_LOAD  MEM[65336] accepted 1
 1545:  552:lui     | 552:-       | 548:sw      |   0:-       | 544:lw      r14=2916  BUS_LOAD  MEM[544] accepted 1
 1546:  556:-       | 552:lui     | 552:-       | 548:sw      |   0:-       BUS_STORE MEM[19288] = 2916 accepted 1
 1547:  556:lw      | 556:-       | 552:lui     | 552:-       | 548:sw      BUS_LOAD  MEM[552] accepted 1
 1548:  560:sw      | 556:lw      | 556:-       | 552:lui     | 552:-       BUS_LOAD  MEM[552] accepted 1
 1549:  564:-       | 560:sw      | 556:lw      | 556:-       | 552:lui     r15=20480  BUS_LOAD  MEM[560] accepted 1
 1550:  564:-       | 560:sw      |   0:-       | 556:lw      | 556:-       BUS_LOAD  MEM[65340] accepted 1
 1551:  564:nop     | 564:-       | 560:sw      |   0:-       | 556:lw      r14=19288  BUS_LOAD  MEM[560] accepted 1
 1552:  568:-       | 564:nop     | 564:-       | 560:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 1553:  568:lw      | 568:-       | 564:nop     | 564:-       | 560:sw      BUS_LOAD  MEM[560] accepted 1
 1554:  572:lw      | 568:lw      | 568:-       | 564:nop     | 564:-       BUS_LOAD  MEM[568] accepted 1
 1555:  576:addi    | 572:lw      | 568:lw      | 568:-       | 564:nop     BUS_LOAD  MEM[568] accepted 1
 1556:  580:-       | 576:addi    | 572:lw      | 568:lw      | 568:-       BUS_LOAD  MEM[65356] accepted 1
 1557:  580:-       | 580:-       | 576:addi    | 572:lw      | 568:lw      r1=724  BUS_LOAD  MEM[65352] accepted 1
 1558:  580:jalr    | 580:-       | 580:-       | 576:addi    | 572:lw      r8=65408  BUS_LOAD  MEM[576] accepted 1
 1559:  584:addi    | 580:jalr    | 580:-       | 580:-       | 576:addi    r2=65360  BUS_LOAD  MEM[576] accepted 1
 1560:  588:sw      | 584:addi    | 580:jalr    | 580:-       | 580:-       BUS_LOAD  MEM[584] accepted 1
 1561:  592:sw      | 588:sw      | 584:addi    | 580:jalr    | 580:-       BUS_LOAD  MEM[584] accepted 1
 1562:  728:lui     |   0:-       |   0:-       |   0:-       | 580:jalr    BUS_LOAD  MEM[720] accepted 1
 1563:  732:lw      | 728:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 1564:  736:addi    | 732:lw      | 728:lui     |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 1565:  740:-       | 736:addi    | 732:lw      | 728:lui     |   0:-       BUS_LOAD  MEM[736] accepted 1
 1566:  740:-       | 736:addi    |   0:-       | 732:lw      | 728:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1567:  740:lw      | 740:-       | 736:addi    |   0:-       | 732:lw      r15=19288  BUS_LOAD  MEM[736] accepted 1
 1568:  744:lw      | 740:lw      | 740:-       | 736:addi    |   0:-       BUS_LOAD  MEM[736] accepted 1
 1569:  748:addi    | 744:lw      | 740:lw      | 740:-       | 736:addi    r10=19288  BUS_LOAD  MEM[744] accepted 1
 1570:  752:-       | 748:addi    | 744:lw      | 740:lw      | 740:-       BUS_LOAD  MEM[65404] accepted 1
 1571:  752:-       | 752:-       | 748:addi    | 744:lw      | 740:lw      r1=1092  BUS_LOAD  MEM[65400] accepted 1
 1572:  752:jalr    | 752:-       | 752:-       | 748:addi    | 744:lw      r8=65456  BUS_LOAD  MEM[744] accepted 1
 1573:  756:addi    | 752:jalr    | 752:-       | 752:-       | 748:addi    r2=65408  BUS_LOAD  MEM[752] accepted 1
 1574:  760:sw      | 756:addi    | 752:jalr    | 752:-       | 752:-       BUS_LOAD  MEM[752] accepted 1
 1575:  764:sw      | 760:sw      | 756:addi    | 752:jalr    | 752:-       BUS_LOAD  MEM[760] accepted 1
 1576: 1096:sw      |   0:-       |   0:-       |   0:-       | 752:jalr    BUS_LOAD  MEM[1088] accepted 1
 1577: 1100:lw      |1096:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1578: 1104:bne     |1100:lw      |1096:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1579: 1108:-       |1104:bne     |1100:lw      |1096:sw      |   0:-       BUS_STORE MEM[65436] = 19288 accepted 1
 1580: 1108:-       |1104:bne     |   0:-       |1100:lw      |1096:sw      BUS_LOAD  MEM[65436] accepted 1
 1581: 1108:addi    |1108:-       |1104:bne     |   0:-       |1100:lw      r15=19288  BUS_LOAD  MEM[1104] accepted 1
 1582: 1112:jal     |1108:addi    |1108:-       |1104:bne     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 1583: 1116:lw      |   0:-       |   0:-       |   0:-       |1104:bne     BUS_LOAD  MEM[1112] accepted 1
 1584: 1120:sw      |1116:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1112] accepted 1
 1585: 1124:-       |1120:sw      |1116:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1120] accepted 1
 1586: 1124:-       |1120:sw      |   0:-       |1116:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 1587: 1124:lw      |1124:-       |1120:sw      |   0:-       |1116:lw      r15=19288  BUS_LOAD  MEM[1120] accepted 1
 1588: 1128:-       |1124:lw      |1124:-       |1120:sw      |   0:-       BUS_STORE MEM[65432] = 19288 accepted 1
 1589: 1128:lw      |1128:-       |1124:lw      |1124:-       |1120:sw      BUS_LOAD  MEM[1120] accepted 1
 1590: 1132:-       |1128:lw      |1128:-       |1124:lw      |1124:-       BUS_LOAD  MEM[65436] accepted 1
 1591: 1132:sw      |1132:-       |1128:lw      |1128:-       |1124:lw      r15=19288  BUS_LOAD  MEM[1128] accepted 1
 1592: 1136:-       |1132:sw      |1132:-       |1128:lw      |1128:-       BUS_LOAD  MEM[19288] accepted 1
 1593: 1136:jal     |1136:-       |1132:sw      |1132:-       |1128:lw      r15=2916  BUS_LOAD  MEM[1128] accepted 1
 1594: 1140:-       |1136:jal     |1136:-       |1132:sw      |1132:-       BUS_STORE MEM[65436] = 2916 accepted 1
 1595: 1140:addi    |1140:-       |1136:jal     |1136:-       |1132:sw      BUS_LOAD  MEM[1136] accepted 1
 1596: 1144:lw      |1140:addi    |1140:-       |1136:jal     |1136:-       BUS_LOAD  MEM[1136] accepted 1
 1597:  924:lw      |   0:-       |   0:-       |   0:-       |1136:jal     BUS_LOAD  MEM[920] accepted 1
 1598:  928:lw      | 924:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 1599:  932:-       | 928:lw      | 924:lw      |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 1600:  932:-       | 928:lw      |   0:-       | 924:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 1601:  932:lw      | 932:-       | 928:lw      |   0:-       | 924:lw      r15=2916  BUS_LOAD  MEM[928] accepted 1
 1602:  936:-       | 932:lw      | 932:-       | 928:lw      |   0:-       BUS_LOAD  MEM[2920] accepted 1
 1603:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=4  BUS_LOAD  MEM[928] accepted 1
 1604:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 1605:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 1606:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 1607:  948:-       | 944:lw      | 940:lw      | 940:-       | 936:bltu    BUS_LOAD  MEM[944] accepted 1
 1608:  948:-       | 944:lw      |   0:-       | 940:lw      | 940:-       BUS_LOAD  MEM[65436] accepted 1
 1609:  948:lw      | 948:-       | 944:lw      |   0:-       | 940:lw      r15=2916  BUS_LOAD  MEM[944] accepted 1
 1610:  952:-       | 948:lw      | 948:-       | 944:lw      |   0:-       BUS_LOAD  MEM[2920] accepted 1
 1611:  952:bne     | 952:-       | 948:lw      | 948:-       | 944:lw      r15=4  BUS_LOAD  MEM[944] accepted 1
 1612:  956:-       | 952:bne     | 952:-       | 948:lw      | 948:-       BUS_LOAD  MEM[65420] accepted 1
 1613:  956:lw      | 956:-       | 952:bne     | 952:-       | 948:lw      r14=4  BUS_LOAD  MEM[952] accepted 1
 1614:  960:lw      | 956:lw      | 956:-       | 952:bne     | 952:-       BUS_LOAD  MEM[952] accepted 1
 1615:  964:-       | 960:lw      | 956:lw      | 956:-       | 952:bne     BUS_LOAD  MEM[960] accepted 1
 1616:  964:-       | 960:lw      |   0:-       | 956:lw      | 956:-       BUS_LOAD  MEM[65436] accepted 1
 1617:  964:lw      | 964:-       | 960:lw      |   0:-       | 956:lw      r15=2916  BUS_LOAD  MEM[960] accepted 1
 1618:  968:-       | 964:lw      | 964:-       | 960:lw      |   0:-       BUS_LOAD  MEM[2916] accepted 1
 1619:  968:sw      | 968:-       | 964:lw      | 964:-       | 960:lw      r14=19288  BUS_LOAD  MEM[960] accepted 1
 1620:  972:-       | 968:sw      | 968:-       | 964:lw      | 964:-       BUS_LOAD  MEM[65432] accepted 1
 1621:  972:jal     | 972:-       | 968:sw      | 968:-       | 964:lw      r15=19288  BUS_LOAD  MEM[968] accepted 1
 1622:  976:-       | 972:jal     | 972:-       | 968:sw      | 968:-       BUS_STORE MEM[19288] = 19288 accepted 1
 1623:  976:lw      | 976:-       | 972:jal     | 972:-       | 968:sw      BUS_LOAD  MEM[968] accepted 1
 1624:  980:lw      | 976:lw      | 976:-       | 972:jal     | 972:-       BUS_LOAD  MEM[976] accepted 1
 1625: 1036:lui     |   0:-       |   0:-       |   0:-       | 972:jal     BUS_LOAD  MEM[1032] accepted 1
 1626: 1040:lw      |1036:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1032] accepted 1
 1627: 1044:sw      |1040:lw      |1036:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1040] accepted 1
 1628: 1048:-       |1044:sw      |1040:lw      |1036:lui     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 1629: 1048:-       |1044:sw      |   0:-       |1040:lw      |1036:lui     r15=20480  BUS_LOAD  MEM[65432] accepted 1
 1630: 1048:lw      |1048:-       |1044:sw      |   0:-       |1040:lw      r14=19288  BUS_LOAD  MEM[1040] accepted 1
 1631: 1052:-       |1048:lw      |1048:-       |1044:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 1632: 1052:addi    |1052:-       |1048:lw      |1048:-       |1044:sw      BUS_LOAD  MEM[1048] accepted 1
 1633: 1056:-       |1052:addi    |1052:-       |1048:lw      |1048:-       BUS_LOAD  MEM[65436] accepted 1
 1634: 1056:sw      |1056:-       |1052:addi    |1052:-       |1048:lw      r15=2916  BUS_LOAD  MEM[1048] accepted 1
 1635: 1060:lw      |1056:sw      |1056:-       |1052:addi    |1052:-       BUS_LOAD  MEM[1056] accepted 1
 1636: 1064:jal     |1060:lw      |1056:sw      |1056:-       |1052:addi    r15=2924  BUS_LOAD  MEM[1056] accepted 1
 1637: 1068:-       |1064:jal     |1060:lw      |1056:sw      |1056:-       BUS_STORE MEM[65436] = 2924 accepted 1
 1638: 1068:-       |1068:-       |1064:jal     |1060:lw      |1056:sw      BUS_LOAD  MEM[65436] accepted 1
 1639: 1068:lui     |1068:-       |1068:-       |1064:jal     |1060:lw      r15=2924  BUS_LOAD  MEM[1064] accepted 1
 1640: 1140:addi    |   0:-       |   0:-       |   0:-       |1064:jal     BUS_LOAD  MEM[1136] accepted 1
 1641: 1144:lw      |1140:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1136] accepted 1
 1642: 1148:lw      |1144:lw      |1140:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1144] accepted 1
 1643: 1152:addi    |1148:lw      |1144:lw      |1140:addi    |   0:-       BUS_LOAD  MEM[1144] accepted 1
 1644: 1156:-       |1152:addi    |1148:lw      |1144:lw      |1140:addi    r10=2924  BUS_LOAD  MEM[65452] accepted 1
 1645: 1156:-       |1156:-       |1152:addi    |1148:lw      |1144:lw      r1=1508  BUS_LOAD  MEM[65448] accepted 1
 1646: 1156:jalr    |1156:-       |1156:-       |1152:addi    |1148:lw      r8=65504  BUS_LOAD  MEM[1152] accepted 1
 1647: 1160:addi    |1156:jalr    |1156:-       |1156:-       |1152:addi    r2=65456  BUS_LOAD  MEM[1152] accepted 1
 1648: 1164:sw      |1160:addi    |1156:jalr    |1156:-       |1156:-       BUS_LOAD  MEM[1160] accepted 1
 1649: 1168:sw      |1164:sw      |1160:addi    |1156:jalr    |1156:-       BUS_LOAD  MEM[1160] accepted 1
 1650: 1512:sw      |   0:-       |   0:-       |   0:-       |1156:jalr    BUS_LOAD  MEM[1504] accepted 1
 1651: 1516:lw      |1512:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 1652: 1520:lbu     |1516:lw      |1512:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 1653: 1524:-       |1520:lbu     |1516:lw      |1512:sw      |   0:-       BUS_STORE MEM[65484] = 2924 accepted 1
 1654: 1524:-       |1524:-       |1520:lbu     |1516:lw      |1512:sw      BUS_LOAD  MEM[65484] accepted 1
 1655: 1524:-       |1524:-       |1524:-       |1520:lbu     |1516:lw      r15=2924  BUS_LOAD  MEM[65471] accepted 1
 1656: 1524:sb      |1524:-       |1524:-       |1524:-       |1520:lbu     r14=65  BUS_LOAD  MEM[1520] accepted 1
 1657: 1528:lw      |1524:sb      |1524:-       |1524:-       |1524:-       BUS_LOAD  MEM[1520] accepted 1
 1658: 1532:sb      |1528:lw      |1524:sb      |1524:-       |1524:-       BUS_LOAD  MEM[1528] accepted 1
 1659: 1536:-       |1532:sb      |1528:lw      |1524:sb      |1524:-       BUS_STORE MEM[2924] = 65 accepted 1
 1660: 1536:-       |1532:sb      |   0:-       |1528:lw      |1524:sb      BUS_LOAD  MEM[65484] accepted 1
 1661: 1536:lui     |1536:-       |1532:sb      |   0:-       |1528:lw      r15=2924  BUS_LOAD  MEM[1528] accepted 1
 1662: 1540:-       |1536:lui     |1536:-       |1532:sb      |   0:-       BUS_STORE MEM[2925] = 0 accepted 1
 1663: 1540:lw      |1540:-       |1536:lui     |1536:-       |1532:sb      BUS_LOAD  MEM[1536] accepted 1
 1664: 1544:addi    |1540:lw      |1540:-       |1536:lui     |1536:-       BUS_LOAD  MEM[1536] accepted 1
 1665: 1548:-       |1544:addi    |1540:lw      |1540:-       |1536:lui     r15=4096  BUS_LOAD  MEM[1544] accepted 1
 1666: 1548:-       |1544:addi    |   0:-       |1540:lw      |1540:-       BUS_LOAD  MEM[2760] accepted 1
 1667: 1548:lui     |1548:-       |1544:addi    |   0:-       |1540:lw      r15=1  BUS_LOAD  MEM[1544] accepted 1
 1668: 1552:sw      |1548:lui     |1548:-       |1544:addi    |   0:-       BUS_LOAD  MEM[1544] accepted 1
 1669: 1556:lui     |1552:sw      |1548:lui     |1548:-       |1544:addi    r13=2  BUS_LOAD  MEM[1552] accepted 1
 1670: 1560:addi    |1556:lui     |1552:sw      |1548:lui     |1548:-       BUS_LOAD  MEM[1552] accepted 1
 1671: 1564:-       |1560:addi    |1556:lui     |1552:sw      |1548:lui     r14=4096  BUS_STORE MEM[2760] = 2 accepted 1
 1672: 1564:slli    |1564:-       |1560:addi    |1556:lui     |1552:sw      BUS_LOAD  MEM[1560] accepted 1
 1673: 1568:add     |1564:slli    |1564:-       |1560:addi    |1556:lui     r14=4096  BUS_LOAD  MEM[1560] accepted 1
 1674: 1572:lw      |1568:add     |1564:slli    |1564:-       |1560:addi    r14=2784  BUS_LOAD  MEM[1568] accepted 1
 1675: 1576:sw      |1572:lw      |1568:add     |1564:slli    |1564:-       BUS_LOAD  MEM[1568] accepted 1
 1676: 1580:-       |1576:sw      |1572:lw      |1568:add     |1564:slli    r15=4  BUS_LOAD  MEM[1576] accepted 1
 1677: 1580:-       |1576:sw      |   0:-       |1572:lw      |1568:add     r15=2788  BUS_LOAD  MEM[65484] accepted 1
 1678: 1580:nop     |1580:-       |1576:sw      |   0:-       |1572:lw      r14=2924  BUS_LOAD  MEM[1576] accepted 1
 1679: 1584:-       |1580:nop     |1580:-       |1576:sw      |   0:-       BUS_STORE MEM[2788] = 2924 accepted 1
 1680: 1584:lw      |1584:-       |1580:nop     |1580:-       |1576:sw      BUS_LOAD  MEM[1576] accepted 1
 1681: 1588:lw      |1584:lw      |1584:-       |1580:nop     |1580:-       BUS_LOAD  MEM[1584] accepted 1
 1682: 1592:addi    |1588:lw      |1584:lw      |1584:-       |1580:nop     BUS_LOAD  MEM[1584] accepted 1
 1683: 1596:-       |1592:addi    |1588:lw      |1584:lw      |1584:-       BUS_LOAD  MEM[65500] accepted 1
 1684: 1596:-       |1596:-       |1592:addi    |1588:lw      |1584:lw      r1=2300  BUS_LOAD  MEM[65496] accepted 1
 1685: 1596:jalr    |1596:-       |1596:-       |1592:addi    |1588:lw      r8=65536  BUS_LOAD  MEM[1592] accepted 1
 1686: 1600:addi    |1596:jalr    |1596:-       |1596:-       |1592:addi    r2=65504  BUS_LOAD  MEM[1592] accepted 1
 1687: 1604:sw      |1600:addi    |1596:jalr    |1596:-       |1596:-       BUS_LOAD  MEM[1600] accepted 1
 1688: 1608:addi    |1604:sw      |1600:addi    |1596:jalr    |1596:-       BUS_LOAD  MEM[1600] accepted 1
 1689: 2304:addi    |   0:-       |   0:-       |   0:-       |1596:jalr    BUS_LOAD  MEM[2296] accepted 1
 1690: 2308:auipc   |2304:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2304] accepted 1
 1691: 2312:jalr    |2308:auipc   |2304:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2304] accepted 1
 1692: 2316:addi    |2312:jalr    |2308:auipc   |2304:addi    |   0:-       BUS_LOAD  MEM[2312] accepted 1
 1693: 2320:auipc   |2316:addi    |2312:jalr    |2308:auipc   |2304:addi    r10=66  BUS_LOAD  MEM[2312] accepted 1
 1694: 2324:jalr    |2320:auipc   |2316:addi    |2312:jalr    |2308:auipc   r1=2304  BUS_LOAD  MEM[2320] accepted 1
 1695: 1476:addi    |   0:-       |   0:-       |   0:-       |2312:jalr    r1=2312  BUS_LOAD  MEM[1472] accepted 1
 1696: 1480:sw      |1476:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1472] accepted 1
 1697: 1484:sw      |1480:sw      |1476:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1480] accepted 1
 1698: 1488:addi    |1484:sw      |1480:sw      |1476:addi    |   0:-       BUS_LOAD  MEM[1480] accepted 1
 1699: 1492:-       |1488:addi    |1484:sw      |1480:sw      |1476:addi    r2=65456  BUS_STORE MEM[65500] = 2312 accepted 1
 1700: 1492:-       |1492:-       |1488:addi    |1484:sw      |1480:sw      BUS_STORE MEM[65496] = 65536 accepted 1
 1701: 1492:addi    |1492:-       |1492:-       |1488:addi    |1484:sw      BUS_LOAD  MEM[1488] accepted 1
 1702: 1496:sb      |1492:addi    |1492:-       |1492:-       |1488:addi    r8=65504  BUS_LOAD  MEM[1488] accepted 1
 1703: 1500:addi    |1496:sb      |1492:addi    |1492:-       |1492:-       BUS_LOAD  MEM[1496] accepted 1
 1704: 1504:auipc   |1500:addi    |1496:sb      |1492:addi    |1492:-       BUS_LOAD  MEM[1496] accepted 1
 1705: 1508:-       |1504:auipc   |1500:addi    |1496:sb      |1492:addi    r15=66  BUS_STORE MEM[65471] = 66 accepted 1
 1706: 1508:jalr    |1508:-       |1504:auipc   |1500:addi    |1496:sb      BUS_LOAD  MEM[1504] accepted 1
 1707: 1512:sw      |1508:jalr    |1508:-       |1504:auipc   |1500:addi    r10=2  BUS_LOAD  MEM[1504] accepted 1
 1708: 1516:lw      |1512:sw      |1508:jalr    |1508:-       |1504:auipc   r1=1500  BUS_LOAD  MEM[1512] accepted 1
 1709: 1520:lbu     |1516:lw      |1512:sw      |1508:jalr    |1508:-       BUS_LOAD  MEM[1512] accepted 1
 1710:  756:addi    |   0:-       |   0:-       |   0:-       |1508:jalr    r1=1508  BUS_LOAD  MEM[752] accepted 1
 1711:  760:sw      | 756:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[752] accepted 1
 1712:  764:sw      | 760:sw      | 756:addi    |   0:-       |   0:-       BUS_LOAD  MEM[760] accepted 1
 1713:  768:addi    | 764:sw      | 760:sw      | 756:addi    |   0:-       BUS_LOAD  MEM[760] accepted 1
 1714:  772:-       | 768:addi    | 764:sw      | 760:sw      | 756:addi    r2=65408  BUS_STORE MEM[65452] = 1508 accepted 1
 1715:  772:-       | 772:-       | 768:addi    | 764:sw      | 760:sw      BUS_STORE MEM[65448] = 65504 accepted 1
 1716:  772:sw      | 772:-       | 772:-       | 768:addi    | 764:sw      BUS_LOAD  MEM[768] accepted 1
 1717:  776:lw      | 772:sw      | 772:-       | 772:-       | 768:addi    r8=65456  BUS_LOAD  MEM[768] accepted 1
 1718:  780:lui     | 776:lw      | 772:sw      | 772:-       | 772:-       BUS_LOAD  MEM[776] accepted 1
 1719:  784:-       | 780:lui     | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65420] = 2 accepted 1
 1720:  784:-       | 784:-       | 780:lui     | 776:lw      | 772:sw      BUS_LOAD  MEM[65420] accepted 1
 1721:  784:bgeu    | 784:-       | 784:-       | 780:lui     | 776:lw      r14=2  BUS_LOAD  MEM[776] accepted 1
 1722:  788:addi    | 784:bgeu    | 784:-       | 784:-       | 780:lui     r15=16384  BUS_LOAD  MEM[784] accepted 1
 1723:  792:jal     | 788:addi    | 784:bgeu    | 784:-       | 784:-       BUS_LOAD  MEM[784] accepted 1
 1724:  796:lw      | 792:jal     | 788:addi    | 784:bgeu    | 784:-       BUS_LOAD  MEM[792] accepted 1
 1725:  796:lw      |   0:-       |   0:-       |   0:-       | 784:bgeu    BUS_LOAD  MEM[792] accepted 1
 1726:  800:andi    | 796:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[792] accepted 1
 1727:  804:-       | 800:andi    | 796:lw      |   0:-       |   0:-       BUS_LOAD  MEM[800] accepted 1
 1728:  804:-       | 800:andi    |   0:-       | 796:lw      |   0:-       BUS_LOAD  MEM[65420] accepted 1
 1729:  804:beq     | 804:-       | 800:andi    |   0:-       | 796:lw      r15=2  BUS_LOAD  MEM[800] accepted 1
 1730:  808:lw      | 804:beq     | 804:-       | 800:andi    |   0:-       BUS_LOAD  MEM[800] accepted 1
 1731:  812:andi    | 808:lw      | 804:beq     | 804:-       | 800:andi    r15=2  BUS_LOAD  MEM[808] accepted 1
 1732:  816:-       | 812:andi    | 808:lw      | 804:beq     | 804:-       BUS_LOAD  MEM[808] accepted 1
 1733:  816:-       | 812:andi    |   0:-       | 808:lw      | 804:beq     BUS_LOAD  MEM[65420] accepted 1
 1734:  816:addi    | 816:-       | 812:andi    |   0:-       | 808:lw      r15=2  BUS_LOAD  MEM[808] accepted 1
 1735:  820:sw      | 816:addi    | 816:-       | 812:andi    |   0:-       BUS_LOAD  MEM[816] accepted 1
 1736:  824:lw      | 820:sw      | 816:addi    | 816:-       | 812:andi    r15=0  BUS_LOAD  MEM[816] accepted 1
 1737:  828:addi    | 824:lw      | 820:sw      | 816:addi    | 816:-       BUS_LOAD  MEM[824] accepted 1
 1738:  832:-       | 828:addi    | 824:lw      | 820:sw      | 816:addi    r15=4  BUS_STORE MEM[65420] = 4 accepted 1
 1739:  832:-       | 828:addi    |   0:-       | 824:lw      | 820:sw      BUS_LOAD  MEM[65420] accepted 1
 1740:  832:sw      | 832:-       | 828:addi    |   0:-       | 824:lw      r15=4  BUS_LOAD  MEM[824] accepted 1
 1741:  836:lui     | 832:sw      | 832:-       | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 1742:  840:lw      | 836:lui     | 832:sw      | 832:-       | 828:addi    r15=12  BUS_LOAD  MEM[832] accepted 1
 1743:  844:-       | 840:lw      | 836:lui     | 832:sw      | 832:-       BUS_STORE MEM[65428] = 12 accepted 1
 1744:  844:sw      | 844:-       | 840:lw      | 836:lui     | 832:sw      BUS_LOAD  MEM[840] accepted 1
 1745:  848:-       | 844:sw      | 844:-       | 840:lw      | 836:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1746:  848:lw      | 848:-       | 844:sw      | 844:-       | 840:lw      r15=19288  BUS_LOAD  MEM[840] accepted 1
 1747:  852:-       | 848:lw      | 848:-       | 844:sw      | 844:-       BUS_STORE MEM[65432] = 19288 accepted 1
 1748:  852:bne     | 852:-       | 848:lw      | 848:-       | 844:sw      BUS_LOAD  MEM[848] accepted 1
 1749:  856:-       | 852:bne     | 852:-       | 848:lw      | 848:-       BUS_LOAD  MEM[65432] accepted 1
 1750:  856:lui     | 856:-       | 852:bne     | 852:-       | 848:lw      r15=19288  BUS_LOAD  MEM[848] accepted 1
 1751:  860:addi    | 856:lui     | 856:-       | 852:bne     | 852:-       BUS_LOAD  MEM[856] accepted 1
 1752:  912:lw      |   0:-       |   0:-       |   0:-       | 852:bne     BUS_LOAD  MEM[904] accepted 1
 1753:  916:lw      | 912:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 1754:  920:-       | 916:lw      | 912:lw      |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 1755:  920:-       | 916:lw      |   0:-       | 912:lw      |   0:-       BUS_LOAD  MEM[65432] accepted 1
 1756:  920:sw      | 920:-       | 916:lw      |   0:-       | 912:lw      r15=19288  BUS_LOAD  MEM[912] accepted 1
 1757:  924:-       | 920:sw      | 920:-       | 916:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1758:  924:lw      | 924:-       | 920:sw      | 920:-       | 916:lw      r15=19288  BUS_LOAD  MEM[920] accepted 1
 1759:  928:-       | 924:lw      | 924:-       | 920:sw      | 920:-       BUS_STORE MEM[65436] = 19288 accepted 1
 1760:  928:lw      | 928:-       | 924:lw      | 924:-       | 920:sw      BUS_LOAD  MEM[920] accepted 1
 1761:  932:-       | 928:lw      | 928:-       | 924:lw      | 924:-       BUS_LOAD  MEM[65436] accepted 1
 1762:  932:lw      | 932:-       | 928:lw      | 928:-       | 924:lw      r15=19288  BUS_LOAD  MEM[928] accepted 1
 1763:  936:-       | 932:lw      | 932:-       | 928:lw      | 928:-       BUS_LOAD  MEM[19292] accepted 1
 1764:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=0  BUS_LOAD  MEM[928] accepted 1
 1765:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 1766:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 1767:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 1768: 1068:lui     |   0:-       |   0:-       |   0:-       | 936:bltu    BUS_LOAD  MEM[1064] accepted 1
 1769: 1072:lw      |1068:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1064] accepted 1
 1770: 1076:lw      |1072:lw      |1068:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1072] accepted 1
 1771: 1080:bne     |1076:lw      |1072:lw      |1068:lui     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 1772: 1084:-       |1080:bne     |1076:lw      |1072:lw      |1068:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1773: 1084:-       |1080:bne     |   0:-       |1076:lw      |1072:lw      r15=19288  BUS_LOAD  MEM[65436] accepted 1
 1774: 1084:lw      |1084:-       |1080:bne     |   0:-       |1076:lw      r14=19288  BUS_LOAD  MEM[1080] accepted 1
 1775: 1088:auipc   |1084:lw      |1084:-       |1080:bne     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 1776: 1092:jalr    |1088:auipc   |1084:lw      |1084:-       |1080:bne     BUS_LOAD  MEM[1088] accepted 1
 1777: 1096:-       |1092:jalr    |1088:auipc   |1084:lw      |1084:-       BUS_LOAD  MEM[65428] accepted 1
 1778: 1096:sw      |1096:-       |1092:jalr    |1088:auipc   |1084:lw      r10=12  BUS_LOAD  MEM[1088] accepted 1
 1779: 1100:lw      |1096:sw      |1096:-       |1092:jalr    |1088:auipc   r1=1084  BUS_LOAD  MEM[1096] accepted 1
 1780:  584:addi    |   0:-       |   0:-       |   0:-       |1092:jalr    r1=1092  BUS_LOAD  MEM[576] accepted 1
 1781:  588:sw      | 584:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 1782:  592:sw      | 588:sw      | 584:addi    |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 1783:  596:addi    | 592:sw      | 588:sw      | 584:addi    |   0:-       BUS_LOAD  MEM[592] accepted 1
 1784:  600:-       | 596:addi    | 592:sw      | 588:sw      | 584:addi    r2=65360  BUS_STORE MEM[65404] = 1092 accepted 1
 1785:  600:-       | 600:-       | 596:addi    | 592:sw      | 588:sw      BUS_STORE MEM[65400] = 65456 accepted 1
 1786:  600:sw      | 600:-       | 600:-       | 596:addi    | 592:sw      BUS_LOAD  MEM[592] accepted 1
 1787:  604:lui     | 600:sw      | 600:-       | 600:-       | 596:addi    r8=65408  BUS_LOAD  MEM[600] accepted 1
 1788:  608:lw      | 604:lui     | 600:sw      | 600:-       | 600:-       BUS_LOAD  MEM[600] accepted 1
 1789:  612:-       | 608:lw      | 604:lui     | 600:sw      | 600:-       BUS_STORE MEM[65372] = 12 accepted 1
 1790:  612:lw      | 612:-       | 608:lw      | 604:lui     | 600:sw      BUS_LOAD  MEM[608] accepted 1
 1791:  616:-       | 612:lw      | 612:-       | 608:lw      | 604:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 1792:  616:bgeu    | 616:-       | 612:lw      | 612:-       | 608:lw      r15=16360  BUS_LOAD  MEM[608] accepted 1
 1793:  620:-       | 616:bgeu    | 616:-       | 612:lw      | 612:-       BUS_LOAD  MEM[65372] accepted 1
 1794:  620:addi    | 620:-       | 616:bgeu    | 616:-       | 612:lw      r14=12  BUS_LOAD  MEM[616] accepted 1
 1795:  624:jal     | 620:addi    | 620:-       | 616:bgeu    | 616:-       BUS_LOAD  MEM[616] accepted 1
 1796:  628:lui     |   0:-       |   0:-       |   0:-       | 616:bgeu    BUS_LOAD  MEM[624] accepted 1
 1797:  632:lw      | 628:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[624] accepted 1
 1798:  636:sw      | 632:lw      | 628:lui     |   0:-       |   0:-       BUS_LOAD  MEM[632] accepted 1
 1799:  640:-       | 636:sw      | 632:lw      | 628:lui     |   0:-       BUS_LOAD  MEM[632] accepted 1
 1800:  640:-       | 636:sw      |   0:-       | 632:lw      | 628:lui     r15=4096  BUS_LOAD  MEM[2720] accepted 1
 1801:  640:lui     | 640:-       | 636:sw      |   0:-       | 632:lw      r15=2928  BUS_LOAD  MEM[632] accepted 1
 1802:  644:-       | 640:lui     | 640:-       | 636:sw      |   0:-       BUS_STORE MEM[65388] = 2928 accepted 1
 1803:  644:lw      | 644:-       | 640:lui     | 640:-       | 636:sw      BUS_LOAD  MEM[640] accepted 1
 1804:  648:lw      | 644:lw      | 644:-       | 640:lui     | 640:-       BUS_LOAD  MEM[640] accepted 1
 1805:  652:add     | 648:lw      | 644:lw      | 644:-       | 640:lui     r15=4096  BUS_LOAD  MEM[648] accepted 1
 1806:  656:-       | 652:add     | 648:lw      | 644:lw      | 644:-       BUS_LOAD  MEM[2720] accepted 1
 1807:  656:-       | 652:add     |   0:-       | 648:lw      | 644:lw      r14=2928  BUS_LOAD  MEM[65372] accepted 1
 1808:  656:lui     | 656:-       | 652:add     |   0:-       | 648:lw      r15=12  BUS_LOAD  MEM[648] accepted 1
 1809:  660:sw      | 656:lui     | 656:-       | 652:add     |   0:-       BUS_LOAD  MEM[656] accepted 1
 1810:  664:lui     | 660:sw      | 656:lui     | 656:-       | 652:add     r14=2940  BUS_LOAD  MEM[656] accepted 1
 1811:  668:lw      | 664:lui     | 660:sw      | 656:lui     | 656:-       BUS_LOAD  MEM[664] accepted 1
 1812:  672:-       | 668:lw      | 664:lui     | 660:sw      | 656:lui     r15=4096  BUS_STORE MEM[2720] = 2940 accepted 1
 1813:  672:lw      | 672:-       | 668:lw      | 664:lui     | 660:sw      BUS_LOAD  MEM[664] accepted 1
 1814:  676:-       | 672:lw      | 672:-       | 668:lw      | 664:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 1815:  676:sub     | 676:-       | 672:lw      | 672:-       | 668:lw      r14=16360  BUS_LOAD  MEM[672] accepted 1
 1816:  680:-       | 676:sub     | 676:-       | 672:lw      | 672:-       BUS_LOAD  MEM[65372] accepted 1
 1817:  680:lui     | 680:-       | 676:sub     | 676:-       | 672:lw      r15=12  BUS_LOAD  MEM[672] accepted 1
 1818:  684:sw      | 680:lui     | 680:-       | 676:sub     | 676:-       BUS_LOAD  MEM[680] accepted 1
 1819:  688:lw      | 684:sw      | 680:lui     | 680:-       | 676:sub     r14=16348  BUS_LOAD  MEM[680] accepted 1
 1820:  692:addi    | 688:lw      | 684:sw      | 680:lui     | 680:-       BUS_LOAD  MEM[688] accepted 1
 1821:  696:-       | 692:addi    | 688:lw      | 684:sw      | 680:lui     r15=4096  BUS_STORE MEM[2724] = 16348 accepted 1
 1822:  696:-       | 692:addi    |   0:-       | 688:lw      | 684:sw      BUS_LOAD  MEM[65372] accepted 1
 1823:  696:lw      | 696:-       | 692:addi    |   0:-       | 688:lw      r15=12  BUS_LOAD  MEM[688] accepted 1
 1824:  700:sw      | 696:lw      | 696:-       | 692:addi    |   0:-       BUS_LOAD  MEM[696] accepted 1
 1825:  704:-       | 700:sw      | 696:lw      | 696:-       | 692:addi    r14=4  BUS_LOAD  MEM[696] accepted 1
 1826:  704:-       | 700:sw      |   0:-       | 696:lw      | 696:-       BUS_LOAD  MEM[65388] accepted 1
 1827:  704:lw      | 704:-       | 700:sw      |   0:-       | 696:lw      r15=2928  BUS_LOAD  MEM[696] accepted 1
 1828:  708:-       | 704:lw      | 704:-       | 700:sw      |   0:-       BUS_STORE MEM[2932] = 4 accepted 1
 1829:  708:addi    | 708:-       | 704:lw      | 704:-       | 700:sw      BUS_LOAD  MEM[704] accepted 1
 1830:  712:-       | 708:addi    | 708:-       | 704:lw      | 704:-       BUS_LOAD  MEM[65388] accepted 1
 1831:  712:sw      | 712:-       | 708:addi    | 708:-       | 704:lw      r15=2928  BUS_LOAD  MEM[704] accepted 1
 1832:  716:lw      | 712:sw      | 712:-       | 708:addi    | 708:-       BUS_LOAD  MEM[712] accepted 1
 1833:  720:auipc   | 716:lw      | 712:sw      | 712:-       | 708:addi    r15=2936  BUS_LOAD  MEM[712] accepted 1
 1834:  724:-       | 720:auipc   | 716:lw      | 712:sw      | 712:-       BUS_STORE MEM[65388] = 2936 accepted 1
 1835:  724:-       | 724:-       | 720:auipc   | 716:lw      | 712:sw      BUS_LOAD  MEM[65388] accepted 1
 1836:  724:jalr    | 724:-       | 724:-       | 720:auipc   | 716:lw      r10=2936  BUS_LOAD  MEM[720] accepted 1
 1837:  728:lui     | 724:jalr    | 724:-       | 724:-       | 720:auipc   r1=716  BUS_LOAD  MEM[720] accepted 1
 1838:  732:lw      | 728:lui     | 724:jalr    | 724:-       | 724:-       BUS_LOAD  MEM[728] accepted 1
 1839:  736:addi    | 732:lw      | 728:lui     | 724:jalr    | 724:-       BUS_LOAD  MEM[728] accepted 1
 1840:  184:addi    |   0:-       |   0:-       |   0:-       | 724:jalr    r1=724  BUS_LOAD  MEM[176] accepted 1
 1841:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1842:  192:sw      | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1843:  196:addi    | 192:sw      | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1844:  200:-       | 196:addi    | 192:sw      | 188:sw      | 184:addi    r2=65312  BUS_STORE MEM[65356] = 724 accepted 1
 1845:  200:-       | 200:-       | 196:addi    | 192:sw      | 188:sw      BUS_STORE MEM[65352] = 65408 accepted 1
 1846:  200:sw      | 200:-       | 200:-       | 196:addi    | 192:sw      BUS_LOAD  MEM[192] accepted 1
 1847:  204:lw      | 200:sw      | 200:-       | 200:-       | 196:addi    r8=65360  BUS_LOAD  MEM[200] accepted 1
 1848:  208:lui     | 204:lw      | 200:sw      | 200:-       | 200:-       BUS_LOAD  MEM[200] accepted 1
 1849:  212:-       | 208:lui     | 204:lw      | 200:sw      | 200:-       BUS_STORE MEM[65324] = 2936 accepted 1
 1850:  212:-       | 212:-       | 208:lui     | 204:lw      | 200:sw      BUS_LOAD  MEM[65324] accepted 1
 1851:  212:addi    | 212:-       | 212:-       | 208:lui     | 204:lw      r14=2936  BUS_LOAD  MEM[208] accepted 1
 1852:  216:bltu    | 212:addi    | 212:-       | 212:-       | 208:lui     r15=4096  BUS_LOAD  MEM[208] accepted 1
 1853:  220:lui     | 216:bltu    | 212:addi    | 212:-       | 212:-       BUS_LOAD  MEM[216] accepted 1
 1854:  224:addi    | 220:lui     | 216:bltu    | 212:addi    | 212:-       BUS_LOAD  MEM[216] accepted 1
 1855:  228:lw      | 224:addi    | 220:lui     | 216:bltu    | 212:addi    r15=2904  BUS_LOAD  MEM[224] accepted 1
 1856:  232:bgeu    | 228:lw      | 224:addi    | 220:lui     | 216:bltu    BUS_LOAD  MEM[224] accepted 1
 1857:  236:-       | 232:bgeu    | 228:lw      | 224:addi    | 220:lui     r15=20480  BUS_LOAD  MEM[232] accepted 1
 1858:  236:-       | 232:bgeu    |   0:-       | 228:lw      | 224:addi    r15=19288  BUS_LOAD  MEM[65324] accepted 1
 1859:  236:addi    | 236:-       | 232:bgeu    |   0:-       | 228:lw      r14=2936  BUS_LOAD  MEM[232] accepted 1
 1860:  240:auipc   | 236:addi    | 236:-       | 232:bgeu    |   0:-       BUS_LOAD  MEM[232] accepted 1
 1861:  248:lw      |   0:-       |   0:-       |   0:-       | 232:bgeu    BUS_LOAD  MEM[240] accepted 1
 1862:  252:addi    | 248:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 1863:  256:-       | 252:addi    | 248:lw      |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 1864:  256:-       | 252:addi    |   0:-       | 248:lw      |   0:-       BUS_LOAD  MEM[65324] accepted 1
 1865:  256:sw      | 256:-       | 252:addi    |   0:-       | 248:lw      r15=2936  BUS_LOAD  MEM[248] accepted 1
 1866:  260:lui     | 256:sw      | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 1867:  264:lw      | 260:lui     | 256:sw      | 256:-       | 252:addi    r15=2928  BUS_LOAD  MEM[256] accepted 1
 1868:  268:-       | 264:lw      | 260:lui     | 256:sw      | 256:-       BUS_STORE MEM[65336] = 2928 accepted 1
 1869:  268:sw      | 268:-       | 264:lw      | 260:lui     | 256:sw      BUS_LOAD  MEM[264] accepted 1
 1870:  272:-       | 268:sw      | 268:-       | 264:lw      | 260:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1871:  272:jal     | 272:-       | 268:sw      | 268:-       | 264:lw      r15=19288  BUS_LOAD  MEM[264] accepted 1
 1872:  276:-       | 272:jal     | 272:-       | 268:sw      | 268:-       BUS_STORE MEM[65340] = 19288 accepted 1
 1873:  276:lw      | 276:-       | 272:jal     | 272:-       | 268:sw      BUS_LOAD  MEM[272] accepted 1
 1874:  280:lw      | 276:lw      | 276:-       | 272:jal     | 272:-       BUS_LOAD  MEM[272] accepted 1
 1875:  332:lw      |   0:-       |   0:-       |   0:-       | 272:jal     BUS_LOAD  MEM[328] accepted 1
 1876:  336:lw      | 332:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[328] accepted 1
 1877:  340:bgeu    | 336:lw      | 332:lw      |   0:-       |   0:-       BUS_LOAD  MEM[336] accepted 1
 1878:  344:-       | 340:bgeu    | 336:lw      | 332:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 1879:  344:-       | 340:bgeu    |   0:-       | 336:lw      | 332:lw      r14=2928  BUS_LOAD  MEM[65340] accepted 1
 1880:  344:lw      | 344:-       | 340:bgeu    |   0:-       | 336:lw      r15=19288  BUS_LOAD  MEM[336] accepted 1
 1881:  348:lw      | 344:lw      | 344:-       | 340:bgeu    |   0:-       BUS_LOAD  MEM[344] accepted 1
 1882:  276:lw      |   0:-       |   0:-       |   0:-       | 340:bgeu    BUS_LOAD  MEM[272] accepted 1
 1883:  280:lw      | 276:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[272] accepted 1
 1884:  284:-       | 280:lw      | 276:lw      |   0:-       |   0:-       BUS_LOAD  MEM[280] accepted 1
 1885:  284:-       | 280:lw      |   0:-       | 276:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1886:  284:lw      | 284:-       | 280:lw      |   0:-       | 276:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 1887:  288:-       | 284:lw      | 284:-       | 280:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1888:  288:bltu    | 288:-       | 284:lw      | 284:-       | 280:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 1889:  292:-       | 288:bltu    | 288:-       | 284:lw      | 284:-       BUS_LOAD  MEM[65340] accepted 1
 1890:  292:lw      | 292:-       | 288:bltu    | 288:-       | 284:lw      r14=19288  BUS_LOAD  MEM[288] accepted 1
 1891:  296:lw      | 292:lw      | 292:-       | 288:bltu    | 288:-       BUS_LOAD  MEM[288] accepted 1
 1892:  300:bltu    | 296:lw      | 292:lw      | 292:-       | 288:bltu    BUS_LOAD  MEM[296] accepted 1
 1893:  304:-       | 300:bltu    | 296:lw      | 292:lw      | 292:-       BUS_LOAD  MEM[65336] accepted 1
 1894:  304:-       | 300:bltu    |   0:-       | 296:lw      | 292:lw      r14=2928  BUS_LOAD  MEM[65340] accepted 1
 1895:  304:lw      | 304:-       | 300:bltu    |   0:-       | 296:lw      r15=19288  BUS_LOAD  MEM[296] accepted 1
 1896:  308:lw      | 304:lw      | 304:-       | 300:bltu    |   0:-       BUS_LOAD  MEM[304] accepted 1
 1897:  312:-       | 308:lw      | 304:lw      | 304:-       | 300:bltu    BUS_LOAD  MEM[304] accepted 1
 1898:  312:-       | 308:lw      |   0:-       | 304:lw      | 304:-       BUS_LOAD  MEM[65340] accepted 1
 1899:  312:lw      | 312:-       | 308:lw      |   0:-       | 304:lw      r15=19288  BUS_LOAD  MEM[304] accepted 1
 1900:  316:-       | 312:lw      | 312:-       | 308:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1901:  316:bltu    | 316:-       | 312:lw      | 312:-       | 308:lw      r15=19288  BUS_LOAD  MEM[312] accepted 1
 1902:  320:-       | 316:bltu    | 316:-       | 312:lw      | 312:-       BUS_LOAD  MEM[65336] accepted 1
 1903:  320:lw      | 320:-       | 316:bltu    | 316:-       | 312:lw      r14=2928  BUS_LOAD  MEM[312] accepted 1
 1904:  324:lw      | 320:lw      | 320:-       | 316:bltu    | 316:-       BUS_LOAD  MEM[320] accepted 1
 1905:  360:lw      |   0:-       |   0:-       |   0:-       | 316:bltu    BUS_LOAD  MEM[352] accepted 1
 1906:  364:lw      | 360:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 1907:  368:-       | 364:lw      | 360:lw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 1908:  368:-       | 364:lw      |   0:-       | 360:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 1909:  368:slli    | 368:-       | 364:lw      |   0:-       | 360:lw      r15=2928  BUS_LOAD  MEM[360] accepted 1
 1910:  372:-       | 368:slli    | 368:-       | 364:lw      |   0:-       BUS_LOAD  MEM[2932] accepted 1
 1911:  372:lw      | 372:-       | 368:slli    | 368:-       | 364:lw      r15=4  BUS_LOAD  MEM[368] accepted 1
 1912:  376:add     | 372:lw      | 372:-       | 368:slli    | 368:-       BUS_LOAD  MEM[368] accepted 1
 1913:  380:-       | 376:add     | 372:lw      | 372:-       | 368:slli    r15=32  BUS_LOAD  MEM[376] accepted 1
 1914:  380:-       | 376:add     |   0:-       | 372:lw      | 372:-       BUS_LOAD  MEM[65336] accepted 1
 1915:  380:lw      | 380:-       | 376:add     |   0:-       | 372:lw      r14=2928  BUS_LOAD  MEM[376] accepted 1
 1916:  384:lw      | 380:lw      | 380:-       | 376:add     |   0:-       BUS_LOAD  MEM[376] accepted 1
 1917:  388:-       | 384:lw      | 380:lw      | 380:-       | 376:add     r14=2960  BUS_LOAD  MEM[384] accepted 1
 1918:  388:-       | 384:lw      |   0:-       | 380:lw      | 380:-       BUS_LOAD  MEM[65340] accepted 1
 1919:  388:bne     | 388:-       | 384:lw      |   0:-       | 380:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 1920:  392:-       | 388:bne     | 388:-       | 384:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1921:  392:lw      | 392:-       | 388:bne     | 388:-       | 384:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 1922:  396:lw      | 392:lw      | 392:-       | 388:bne     | 388:-       BUS_LOAD  MEM[392] accepted 1
 1923:  448:lw      |   0:-       |   0:-       |   0:-       | 388:bne     BUS_LOAD  MEM[440] accepted 1
 1924:  452:lw      | 448:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 1925:  456:-       | 452:lw      | 448:lw      |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 1926:  456:-       | 452:lw      |   0:-       | 448:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1927:  456:lw      | 456:-       | 452:lw      |   0:-       | 448:lw      r15=19288  BUS_LOAD  MEM[448] accepted 1
 1928:  460:-       | 456:lw      | 456:-       | 452:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 1929:  460:sw      | 460:-       | 456:lw      | 456:-       | 452:lw      r14=19288  BUS_LOAD  MEM[456] accepted 1
 1930:  464:-       | 460:sw      | 460:-       | 456:lw      | 456:-       BUS_LOAD  MEM[65336] accepted 1
 1931:  464:lw      | 464:-       | 460:sw      | 460:-       | 456:lw      r15=2928  BUS_LOAD  MEM[456] accepted 1
 1932:  468:-       | 464:lw      | 464:-       | 460:sw      | 460:-       BUS_STORE MEM[2928] = 19288 accepted 1
 1933:  468:lw      | 468:-       | 464:lw      | 464:-       | 460:sw      BUS_LOAD  MEM[464] accepted 1
 1934:  472:-       | 468:lw      | 468:-       | 464:lw      | 464:-       BUS_LOAD  MEM[65340] accepted 1
 1935:  472:slli    | 472:-       | 468:lw      | 468:-       | 464:lw      r15=19288  BUS_LOAD  MEM[464] accepted 1
 1936:  476:-       | 472:slli    | 472:-       | 468:lw      | 468:-       BUS_LOAD  MEM[19292] accepted 1
 1937:  476:lw      | 476:-       | 472:slli    | 472:-       | 468:lw      r15=0  BUS_LOAD  MEM[472] accepted 1
 1938:  480:add     | 476:lw      | 476:-       | 472:slli    | 472:-       BUS_LOAD  MEM[472] accepted 1
 1939:  484:-       | 480:add     | 476:lw      | 476:-       | 472:slli    r15=0  BUS_LOAD  MEM[480] accepted 1
 1940:  484:-       | 480:add     |   0:-       | 476:lw      | 476:-       BUS_LOAD  MEM[65340] accepted 1
 1941:  484:lw      | 484:-       | 480:add     |   0:-       | 476:lw      r14=19288  BUS_LOAD  MEM[480] accepted 1
 1942:  488:bne     | 484:lw      | 484:-       | 480:add     |   0:-       BUS_LOAD  MEM[480] accepted 1
 1943:  492:-       | 488:bne     | 484:lw      | 484:-       | 480:add     r15=19288  BUS_LOAD  MEM[488] accepted 1
 1944:  492:-       | 488:bne     |   0:-       | 484:lw      | 484:-       BUS_LOAD  MEM[65336] accepted 1
 1945:  492:lw      | 492:-       | 488:bne     |   0:-       | 484:lw      r14=2928  BUS_LOAD  MEM[488] accepted 1
 1946:  496:lw      | 492:lw      | 492:-       | 488:bne     |   0:-       BUS_LOAD  MEM[488] accepted 1
 1947:  540:lw      |   0:-       |   0:-       |   0:-       | 488:bne     BUS_LOAD  MEM[536] accepted 1
 1948:  544:lw      | 540:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[536] accepted 1
 1949:  548:sw      | 544:lw      | 540:lw      |   0:-       |   0:-       BUS_LOAD  MEM[544] accepted 1
 1950:  552:-       | 548:sw      | 544:lw      | 540:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 1951:  552:-       | 548:sw      |   0:-       | 544:lw      | 540:lw      r15=19288  BUS_LOAD  MEM[65336] accepted 1
 1952:  552:lui     | 552:-       | 548:sw      |   0:-       | 544:lw      r14=2928  BUS_LOAD  MEM[544] accepted 1
 1953:  556:-       | 552:lui     | 552:-       | 548:sw      |   0:-       BUS_STORE MEM[19288] = 2928 accepted 1
 1954:  556:lw      | 556:-       | 552:lui     | 552:-       | 548:sw      BUS_LOAD  MEM[552] accepted 1
 1955:  560:sw      | 556:lw      | 556:-       | 552:lui     | 552:-       BUS_LOAD  MEM[552] accepted 1
 1956:  564:-       | 560:sw      | 556:lw      | 556:-       | 552:lui     r15=20480  BUS_LOAD  MEM[560] accepted 1
 1957:  564:-       | 560:sw      |   0:-       | 556:lw      | 556:-       BUS_LOAD  MEM[65340] accepted 1
 1958:  564:nop     | 564:-       | 560:sw      |   0:-       | 556:lw      r14=19288  BUS_LOAD  MEM[560] accepted 1
 1959:  568:-       | 564:nop     | 564:-       | 560:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 1960:  568:lw      | 568:-       | 564:nop     | 564:-       | 560:sw      BUS_LOAD  MEM[560] accepted 1
 1961:  572:lw      | 568:lw      | 568:-       | 564:nop     | 564:-       BUS_LOAD  MEM[568] accepted 1
 1962:  576:addi    | 572:lw      | 568:lw      | 568:-       | 564:nop     BUS_LOAD  MEM[568] accepted 1
 1963:  580:-       | 576:addi    | 572:lw      | 568:lw      | 568:-       BUS_LOAD  MEM[65356] accepted 1
 1964:  580:-       | 580:-       | 576:addi    | 572:lw      | 568:lw      r1=724  BUS_LOAD  MEM[65352] accepted 1
 1965:  580:jalr    | 580:-       | 580:-       | 576:addi    | 572:lw      r8=65408  BUS_LOAD  MEM[576] accepted 1
 1966:  584:addi    | 580:jalr    | 580:-       | 580:-       | 576:addi    r2=65360  BUS_LOAD  MEM[576] accepted 1
 1967:  588:sw      | 584:addi    | 580:jalr    | 580:-       | 580:-       BUS_LOAD  MEM[584] accepted 1
 1968:  592:sw      | 588:sw      | 584:addi    | 580:jalr    | 580:-       BUS_LOAD  MEM[584] accepted 1
 1969:  728:lui     |   0:-       |   0:-       |   0:-       | 580:jalr    BUS_LOAD  MEM[720] accepted 1
 1970:  732:lw      | 728:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 1971:  736:addi    | 732:lw      | 728:lui     |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 1972:  740:-       | 736:addi    | 732:lw      | 728:lui     |   0:-       BUS_LOAD  MEM[736] accepted 1
 1973:  740:-       | 736:addi    |   0:-       | 732:lw      | 728:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 1974:  740:lw      | 740:-       | 736:addi    |   0:-       | 732:lw      r15=19288  BUS_LOAD  MEM[736] accepted 1
 1975:  744:lw      | 740:lw      | 740:-       | 736:addi    |   0:-       BUS_LOAD  MEM[736] accepted 1
 1976:  748:addi    | 744:lw      | 740:lw      | 740:-       | 736:addi    r10=19288  BUS_LOAD  MEM[744] accepted 1
 1977:  752:-       | 748:addi    | 744:lw      | 740:lw      | 740:-       BUS_LOAD  MEM[65404] accepted 1
 1978:  752:-       | 752:-       | 748:addi    | 744:lw      | 740:lw      r1=1092  BUS_LOAD  MEM[65400] accepted 1
 1979:  752:jalr    | 752:-       | 752:-       | 748:addi    | 744:lw      r8=65456  BUS_LOAD  MEM[744] accepted 1
 1980:  756:addi    | 752:jalr    | 752:-       | 752:-       | 748:addi    r2=65408  BUS_LOAD  MEM[752] accepted 1
 1981:  760:sw      | 756:addi    | 752:jalr    | 752:-       | 752:-       BUS_LOAD  MEM[752] accepted 1
 1982:  764:sw      | 760:sw      | 756:addi    | 752:jalr    | 752:-       BUS_LOAD  MEM[760] accepted 1
 1983: 1096:sw      |   0:-       |   0:-       |   0:-       | 752:jalr    BUS_LOAD  MEM[1088] accepted 1
 1984: 1100:lw      |1096:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1985: 1104:bne     |1100:lw      |1096:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1986: 1108:-       |1104:bne     |1100:lw      |1096:sw      |   0:-       BUS_STORE MEM[65436] = 19288 accepted 1
 1987: 1108:-       |1104:bne     |   0:-       |1100:lw      |1096:sw      BUS_LOAD  MEM[65436] accepted 1
 1988: 1108:addi    |1108:-       |1104:bne     |   0:-       |1100:lw      r15=19288  BUS_LOAD  MEM[1104] accepted 1
 1989: 1112:jal     |1108:addi    |1108:-       |1104:bne     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 1990: 1116:lw      |   0:-       |   0:-       |   0:-       |1104:bne     BUS_LOAD  MEM[1112] accepted 1
 1991: 1120:sw      |1116:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1112] accepted 1
 1992: 1124:-       |1120:sw      |1116:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1120] accepted 1
 1993: 1124:-       |1120:sw      |   0:-       |1116:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 1994: 1124:lw      |1124:-       |1120:sw      |   0:-       |1116:lw      r15=19288  BUS_LOAD  MEM[1120] accepted 1
 1995: 1128:-       |1124:lw      |1124:-       |1120:sw      |   0:-       BUS_STORE MEM[65432] = 19288 accepted 1
 1996: 1128:lw      |1128:-       |1124:lw      |1124:-       |1120:sw      BUS_LOAD  MEM[1120] accepted 1
 1997: 1132:-       |1128:lw      |1128:-       |1124:lw      |1124:-       BUS_LOAD  MEM[65436] accepted 1
 1998: 1132:sw      |1132:-       |1128:lw      |1128:-       |1124:lw      r15=19288  BUS_LOAD  MEM[1128] accepted 1
 1999: 1136:-       |1132:sw      |1132:-       |1128:lw      |1128:-       BUS_LOAD  MEM[19288] accepted 1
 2000: 1136:jal     |1136:-       |1132:sw      |1132:-       |1128:lw      r15=2928  BUS_LOAD  MEM[1128] accepted 1
 2001: 1140:-       |1136:jal     |1136:-       |1132:sw      |1132:-       BUS_STORE MEM[65436] = 2928 accepted 1
 2002: 1140:addi    |1140:-       |1136:jal     |1136:-       |1132:sw      BUS_LOAD  MEM[1136] accepted 1
 2003: 1144:lw      |1140:addi    |1140:-       |1136:jal     |1136:-       BUS_LOAD  MEM[1136] accepted 1
 2004:  924:lw      |   0:-       |   0:-       |   0:-       |1136:jal     BUS_LOAD  MEM[920] accepted 1
 2005:  928:lw      | 924:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 2006:  932:-       | 928:lw      | 924:lw      |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 2007:  932:-       | 928:lw      |   0:-       | 924:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 2008:  932:lw      | 932:-       | 928:lw      |   0:-       | 924:lw      r15=2928  BUS_LOAD  MEM[928] accepted 1
 2009:  936:-       | 932:lw      | 932:-       | 928:lw      |   0:-       BUS_LOAD  MEM[2932] accepted 1
 2010:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=4  BUS_LOAD  MEM[928] accepted 1
 2011:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 2012:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 2013:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 2014:  948:-       | 944:lw      | 940:lw      | 940:-       | 936:bltu    BUS_LOAD  MEM[944] accepted 1
 2015:  948:-       | 944:lw      |   0:-       | 940:lw      | 940:-       BUS_LOAD  MEM[65436] accepted 1
 2016:  948:lw      | 948:-       | 944:lw      |   0:-       | 940:lw      r15=2928  BUS_LOAD  MEM[944] accepted 1
 2017:  952:-       | 948:lw      | 948:-       | 944:lw      |   0:-       BUS_LOAD  MEM[2932] accepted 1
 2018:  952:bne     | 952:-       | 948:lw      | 948:-       | 944:lw      r15=4  BUS_LOAD  MEM[944] accepted 1
 2019:  956:-       | 952:bne     | 952:-       | 948:lw      | 948:-       BUS_LOAD  MEM[65420] accepted 1
 2020:  956:lw      | 956:-       | 952:bne     | 952:-       | 948:lw      r14=4  BUS_LOAD  MEM[952] accepted 1
 2021:  960:lw      | 956:lw      | 956:-       | 952:bne     | 952:-       BUS_LOAD  MEM[952] accepted 1
 2022:  964:-       | 960:lw      | 956:lw      | 956:-       | 952:bne     BUS_LOAD  MEM[960] accepted 1
 2023:  964:-       | 960:lw      |   0:-       | 956:lw      | 956:-       BUS_LOAD  MEM[65436] accepted 1
 2024:  964:lw      | 964:-       | 960:lw      |   0:-       | 956:lw      r15=2928  BUS_LOAD  MEM[960] accepted 1
 2025:  968:-       | 964:lw      | 964:-       | 960:lw      |   0:-       BUS_LOAD  MEM[2928] accepted 1
 2026:  968:sw      | 968:-       | 964:lw      | 964:-       | 960:lw      r14=19288  BUS_LOAD  MEM[960] accepted 1
 2027:  972:-       | 968:sw      | 968:-       | 964:lw      | 964:-       BUS_LOAD  MEM[65432] accepted 1
 2028:  972:jal     | 972:-       | 968:sw      | 968:-       | 964:lw      r15=19288  BUS_LOAD  MEM[968] accepted 1
 2029:  976:-       | 972:jal     | 972:-       | 968:sw      | 968:-       BUS_STORE MEM[19288] = 19288 accepted 1
 2030:  976:lw      | 976:-       | 972:jal     | 972:-       | 968:sw      BUS_LOAD  MEM[968] accepted 1
 2031:  980:lw      | 976:lw      | 976:-       | 972:jal     | 972:-       BUS_LOAD  MEM[976] accepted 1
 2032: 1036:lui     |   0:-       |   0:-       |   0:-       | 972:jal     BUS_LOAD  MEM[1032] accepted 1
 2033: 1040:lw      |1036:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1032] accepted 1
 2034: 1044:sw      |1040:lw      |1036:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2035: 1048:-       |1044:sw      |1040:lw      |1036:lui     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2036: 1048:-       |1044:sw      |   0:-       |1040:lw      |1036:lui     r15=20480  BUS_LOAD  MEM[65432] accepted 1
 2037: 1048:lw      |1048:-       |1044:sw      |   0:-       |1040:lw      r14=19288  BUS_LOAD  MEM[1040] accepted 1
 2038: 1052:-       |1048:lw      |1048:-       |1044:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 2039: 1052:addi    |1052:-       |1048:lw      |1048:-       |1044:sw      BUS_LOAD  MEM[1048] accepted 1
 2040: 1056:-       |1052:addi    |1052:-       |1048:lw      |1048:-       BUS_LOAD  MEM[65436] accepted 1
 2041: 1056:sw      |1056:-       |1052:addi    |1052:-       |1048:lw      r15=2928  BUS_LOAD  MEM[1048] accepted 1
 2042: 1060:lw      |1056:sw      |1056:-       |1052:addi    |1052:-       BUS_LOAD  MEM[1056] accepted 1
 2043: 1064:jal     |1060:lw      |1056:sw      |1056:-       |1052:addi    r15=2936  BUS_LOAD  MEM[1056] accepted 1
 2044: 1068:-       |1064:jal     |1060:lw      |1056:sw      |1056:-       BUS_STORE MEM[65436] = 2936 accepted 1
 2045: 1068:-       |1068:-       |1064:jal     |1060:lw      |1056:sw      BUS_LOAD  MEM[65436] accepted 1
 2046: 1068:lui     |1068:-       |1068:-       |1064:jal     |1060:lw      r15=2936  BUS_LOAD  MEM[1064] accepted 1
 2047: 1140:addi    |   0:-       |   0:-       |   0:-       |1064:jal     BUS_LOAD  MEM[1136] accepted 1
 2048: 1144:lw      |1140:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1136] accepted 1
 2049: 1148:lw      |1144:lw      |1140:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2050: 1152:addi    |1148:lw      |1144:lw      |1140:addi    |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2051: 1156:-       |1152:addi    |1148:lw      |1144:lw      |1140:addi    r10=2936  BUS_LOAD  MEM[65452] accepted 1
 2052: 1156:-       |1156:-       |1152:addi    |1148:lw      |1144:lw      r1=1508  BUS_LOAD  MEM[65448] accepted 1
 2053: 1156:jalr    |1156:-       |1156:-       |1152:addi    |1148:lw      r8=65504  BUS_LOAD  MEM[1152] accepted 1
 2054: 1160:addi    |1156:jalr    |1156:-       |1156:-       |1152:addi    r2=65456  BUS_LOAD  MEM[1152] accepted 1
 2055: 1164:sw      |1160:addi    |1156:jalr    |1156:-       |1156:-       BUS_LOAD  MEM[1160] accepted 1
 2056: 1168:sw      |1164:sw      |1160:addi    |1156:jalr    |1156:-       BUS_LOAD  MEM[1160] accepted 1
 2057: 1512:sw      |   0:-       |   0:-       |   0:-       |1156:jalr    BUS_LOAD  MEM[1504] accepted 1
 2058: 1516:lw      |1512:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 2059: 1520:lbu     |1516:lw      |1512:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 2060: 1524:-       |1520:lbu     |1516:lw      |1512:sw      |   0:-       BUS_STORE MEM[65484] = 2936 accepted 1
 2061: 1524:-       |1524:-       |1520:lbu     |1516:lw      |1512:sw      BUS_LOAD  MEM[65484] accepted 1
 2062: 1524:-       |1524:-       |1524:-       |1520:lbu     |1516:lw      r15=2936  BUS_LOAD  MEM[65471] accepted 1
 2063: 1524:sb      |1524:-       |1524:-       |1524:-       |1520:lbu     r14=66  BUS_LOAD  MEM[1520] accepted 1
 2064: 1528:lw      |1524:sb      |1524:-       |1524:-       |1524:-       BUS_LOAD  MEM[1520] accepted 1
 2065: 1532:sb      |1528:lw      |1524:sb      |1524:-       |1524:-       BUS_LOAD  MEM[1528] accepted 1
 2066: 1536:-       |1532:sb      |1528:lw      |1524:sb      |1524:-       BUS_STORE MEM[2936] = 66 accepted 1
 2067: 1536:-       |1532:sb      |   0:-       |1528:lw      |1524:sb      BUS_LOAD  MEM[65484] accepted 1
 2068: 1536:lui     |1536:-       |1532:sb      |   0:-       |1528:lw      r15=2936  BUS_LOAD  MEM[1528] accepted 1
 2069: 1540:-       |1536:lui     |1536:-       |1532:sb      |   0:-       BUS_STORE MEM[2937] = 0 accepted 1
 2070: 1540:lw      |1540:-       |1536:lui     |1536:-       |1532:sb      BUS_LOAD  MEM[1536] accepted 1
 2071: 1544:addi    |1540:lw      |1540:-       |1536:lui     |1536:-       BUS_LOAD  MEM[1536] accepted 1
 2072: 1548:-       |1544:addi    |1540:lw      |1540:-       |1536:lui     r15=4096  BUS_LOAD  MEM[1544] accepted 1
 2073: 1548:-       |1544:addi    |   0:-       |1540:lw      |1540:-       BUS_LOAD  MEM[2760] accepted 1
 2074: 1548:lui     |1548:-       |1544:addi    |   0:-       |1540:lw      r15=2  BUS_LOAD  MEM[1544] accepted 1
 2075: 1552:sw      |1548:lui     |1548:-       |1544:addi    |   0:-       BUS_LOAD  MEM[1544] accepted 1
 2076: 1556:lui     |1552:sw      |1548:lui     |1548:-       |1544:addi    r13=3  BUS_LOAD  MEM[1552] accepted 1
 2077: 1560:addi    |1556:lui     |1552:sw      |1548:lui     |1548:-       BUS_LOAD  MEM[1552] accepted 1
 2078: 1564:-       |1560:addi    |1556:lui     |1552:sw      |1548:lui     r14=4096  BUS_STORE MEM[2760] = 3 accepted 1
 2079: 1564:slli    |1564:-       |1560:addi    |1556:lui     |1552:sw      BUS_LOAD  MEM[1560] accepted 1
 2080: 1568:add     |1564:slli    |1564:-       |1560:addi    |1556:lui     r14=4096  BUS_LOAD  MEM[1560] accepted 1
 2081: 1572:lw      |1568:add     |1564:slli    |1564:-       |1560:addi    r14=2784  BUS_LOAD  MEM[1568] accepted 1
 2082: 1576:sw      |1572:lw      |1568:add     |1564:slli    |1564:-       BUS_LOAD  MEM[1568] accepted 1
 2083: 1580:-       |1576:sw      |1572:lw      |1568:add     |1564:slli    r15=8  BUS_LOAD  MEM[1576] accepted 1
 2084: 1580:-       |1576:sw      |   0:-       |1572:lw      |1568:add     r15=2792  BUS_LOAD  MEM[65484] accepted 1
 2085: 1580:nop     |1580:-       |1576:sw      |   0:-       |1572:lw      r14=2936  BUS_LOAD  MEM[1576] accepted 1
 2086: 1584:-       |1580:nop     |1580:-       |1576:sw      |   0:-       BUS_STORE MEM[2792] = 2936 accepted 1
 2087: 1584:lw      |1584:-       |1580:nop     |1580:-       |1576:sw      BUS_LOAD  MEM[1576] accepted 1
 2088: 1588:lw      |1584:lw      |1584:-       |1580:nop     |1580:-       BUS_LOAD  MEM[1584] accepted 1
 2089: 1592:addi    |1588:lw      |1584:lw      |1584:-       |1580:nop     BUS_LOAD  MEM[1584] accepted 1
 2090: 1596:-       |1592:addi    |1588:lw      |1584:lw      |1584:-       BUS_LOAD  MEM[65500] accepted 1
 2091: 1596:-       |1596:-       |1592:addi    |1588:lw      |1584:lw      r1=2312  BUS_LOAD  MEM[65496] accepted 1
 2092: 1596:jalr    |1596:-       |1596:-       |1592:addi    |1588:lw      r8=65536  BUS_LOAD  MEM[1592] accepted 1
 2093: 1600:addi    |1596:jalr    |1596:-       |1596:-       |1592:addi    r2=65504  BUS_LOAD  MEM[1592] accepted 1
 2094: 1604:sw      |1600:addi    |1596:jalr    |1596:-       |1596:-       BUS_LOAD  MEM[1600] accepted 1
 2095: 1608:addi    |1604:sw      |1600:addi    |1596:jalr    |1596:-       BUS_LOAD  MEM[1600] accepted 1
 2096: 2316:addi    |   0:-       |   0:-       |   0:-       |1596:jalr    BUS_LOAD  MEM[2312] accepted 1
 2097: 2320:auipc   |2316:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2312] accepted 1
 2098: 2324:jalr    |2320:auipc   |2316:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2320] accepted 1
 2099: 2328:addi    |2324:jalr    |2320:auipc   |2316:addi    |   0:-       BUS_LOAD  MEM[2320] accepted 1
 2100: 2332:auipc   |2328:addi    |2324:jalr    |2320:auipc   |2316:addi    r10=67  BUS_LOAD  MEM[2328] accepted 1
 2101: 2336:jalr    |2332:auipc   |2328:addi    |2324:jalr    |2320:auipc   r1=2316  BUS_LOAD  MEM[2328] accepted 1
 2102: 1476:addi    |   0:-       |   0:-       |   0:-       |2324:jalr    r1=2324  BUS_LOAD  MEM[1472] accepted 1
 2103: 1480:sw      |1476:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1472] accepted 1
 2104: 1484:sw      |1480:sw      |1476:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1480] accepted 1
 2105: 1488:addi    |1484:sw      |1480:sw      |1476:addi    |   0:-       BUS_LOAD  MEM[1480] accepted 1
 2106: 1492:-       |1488:addi    |1484:sw      |1480:sw      |1476:addi    r2=65456  BUS_STORE MEM[65500] = 2324 accepted 1
 2107: 1492:-       |1492:-       |1488:addi    |1484:sw      |1480:sw      BUS_STORE MEM[65496] = 65536 accepted 1
 2108: 1492:addi    |1492:-       |1492:-       |1488:addi    |1484:sw      BUS_LOAD  MEM[1488] accepted 1
 2109: 1496:sb      |1492:addi    |1492:-       |1492:-       |1488:addi    r8=65504  BUS_LOAD  MEM[1488] accepted 1
 2110: 1500:addi    |1496:sb      |1492:addi    |1492:-       |1492:-       BUS_LOAD  MEM[1496] accepted 1
 2111: 1504:auipc   |1500:addi    |1496:sb      |1492:addi    |1492:-       BUS_LOAD  MEM[1496] accepted 1
 2112: 1508:-       |1504:auipc   |1500:addi    |1496:sb      |1492:addi    r15=67  BUS_STORE MEM[65471] = 67 accepted 1
 2113: 1508:jalr    |1508:-       |1504:auipc   |1500:addi    |1496:sb      BUS_LOAD  MEM[1504] accepted 1
 2114: 1512:sw      |1508:jalr    |1508:-       |1504:auipc   |1500:addi    r10=2  BUS_LOAD  MEM[1504] accepted 1
 2115: 1516:lw      |1512:sw      |1508:jalr    |1508:-       |1504:auipc   r1=1500  BUS_LOAD  MEM[1512] accepted 1
 2116: 1520:lbu     |1516:lw      |1512:sw      |1508:jalr    |1508:-       BUS_LOAD  MEM[1512] accepted 1
 2117:  756:addi    |   0:-       |   0:-       |   0:-       |1508:jalr    r1=1508  BUS_LOAD  MEM[752] accepted 1
 2118:  760:sw      | 756:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[752] accepted 1
 2119:  764:sw      | 760:sw      | 756:addi    |   0:-       |   0:-       BUS_LOAD  MEM[760] accepted 1
 2120:  768:addi    | 764:sw      | 760:sw      | 756:addi    |   0:-       BUS_LOAD  MEM[760] accepted 1
 2121:  772:-       | 768:addi    | 764:sw      | 760:sw      | 756:addi    r2=65408  BUS_STORE MEM[65452] = 1508 accepted 1
 2122:  772:-       | 772:-       | 768:addi    | 764:sw      | 760:sw      BUS_STORE MEM[65448] = 65504 accepted 1
 2123:  772:sw      | 772:-       | 772:-       | 768:addi    | 764:sw      BUS_LOAD  MEM[768] accepted 1
 2124:  776:lw      | 772:sw      | 772:-       | 772:-       | 768:addi    r8=65456  BUS_LOAD  MEM[768] accepted 1
 2125:  780:lui     | 776:lw      | 772:sw      | 772:-       | 772:-       BUS_LOAD  MEM[776] accepted 1
 2126:  784:-       | 780:lui     | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65420] = 2 accepted 1
 2127:  784:-       | 784:-       | 780:lui     | 776:lw      | 772:sw      BUS_LOAD  MEM[65420] accepted 1
 2128:  784:bgeu    | 784:-       | 784:-       | 780:lui     | 776:lw      r14=2  BUS_LOAD  MEM[776] accepted 1
 2129:  788:addi    | 784:bgeu    | 784:-       | 784:-       | 780:lui     r15=16384  BUS_LOAD  MEM[784] accepted 1
 2130:  792:jal     | 788:addi    | 784:bgeu    | 784:-       | 784:-       BUS_LOAD  MEM[784] accepted 1
 2131:  796:lw      | 792:jal     | 788:addi    | 784:bgeu    | 784:-       BUS_LOAD  MEM[792] accepted 1
 2132:  796:lw      |   0:-       |   0:-       |   0:-       | 784:bgeu    BUS_LOAD  MEM[792] accepted 1
 2133:  800:andi    | 796:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[792] accepted 1
 2134:  804:-       | 800:andi    | 796:lw      |   0:-       |   0:-       BUS_LOAD  MEM[800] accepted 1
 2135:  804:-       | 800:andi    |   0:-       | 796:lw      |   0:-       BUS_LOAD  MEM[65420] accepted 1
 2136:  804:beq     | 804:-       | 800:andi    |   0:-       | 796:lw      r15=2  BUS_LOAD  MEM[800] accepted 1
 2137:  808:lw      | 804:beq     | 804:-       | 800:andi    |   0:-       BUS_LOAD  MEM[800] accepted 1
 2138:  812:andi    | 808:lw      | 804:beq     | 804:-       | 800:andi    r15=2  BUS_LOAD  MEM[808] accepted 1
 2139:  816:-       | 812:andi    | 808:lw      | 804:beq     | 804:-       BUS_LOAD  MEM[808] accepted 1
 2140:  816:-       | 812:andi    |   0:-       | 808:lw      | 804:beq     BUS_LOAD  MEM[65420] accepted 1
 2141:  816:addi    | 816:-       | 812:andi    |   0:-       | 808:lw      r15=2  BUS_LOAD  MEM[808] accepted 1
 2142:  820:sw      | 816:addi    | 816:-       | 812:andi    |   0:-       BUS_LOAD  MEM[816] accepted 1
 2143:  824:lw      | 820:sw      | 816:addi    | 816:-       | 812:andi    r15=0  BUS_LOAD  MEM[816] accepted 1
 2144:  828:addi    | 824:lw      | 820:sw      | 816:addi    | 816:-       BUS_LOAD  MEM[824] accepted 1
 2145:  832:-       | 828:addi    | 824:lw      | 820:sw      | 816:addi    r15=4  BUS_STORE MEM[65420] = 4 accepted 1
 2146:  832:-       | 828:addi    |   0:-       | 824:lw      | 820:sw      BUS_LOAD  MEM[65420] accepted 1
 2147:  832:sw      | 832:-       | 828:addi    |   0:-       | 824:lw      r15=4  BUS_LOAD  MEM[824] accepted 1
 2148:  836:lui     | 832:sw      | 832:-       | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2149:  840:lw      | 836:lui     | 832:sw      | 832:-       | 828:addi    r15=12  BUS_LOAD  MEM[832] accepted 1
 2150:  844:-       | 840:lw      | 836:lui     | 832:sw      | 832:-       BUS_STORE MEM[65428] = 12 accepted 1
 2151:  844:sw      | 844:-       | 840:lw      | 836:lui     | 832:sw      BUS_LOAD  MEM[840] accepted 1
 2152:  848:-       | 844:sw      | 844:-       | 840:lw      | 836:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2153:  848:lw      | 848:-       | 844:sw      | 844:-       | 840:lw      r15=19288  BUS_LOAD  MEM[840] accepted 1
 2154:  852:-       | 848:lw      | 848:-       | 844:sw      | 844:-       BUS_STORE MEM[65432] = 19288 accepted 1
 2155:  852:bne     | 852:-       | 848:lw      | 848:-       | 844:sw      BUS_LOAD  MEM[848] accepted 1
 2156:  856:-       | 852:bne     | 852:-       | 848:lw      | 848:-       BUS_LOAD  MEM[65432] accepted 1
 2157:  856:lui     | 856:-       | 852:bne     | 852:-       | 848:lw      r15=19288  BUS_LOAD  MEM[848] accepted 1
 2158:  860:addi    | 856:lui     | 856:-       | 852:bne     | 852:-       BUS_LOAD  MEM[856] accepted 1
 2159:  912:lw      |   0:-       |   0:-       |   0:-       | 852:bne     BUS_LOAD  MEM[904] accepted 1
 2160:  916:lw      | 912:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 2161:  920:-       | 916:lw      | 912:lw      |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 2162:  920:-       | 916:lw      |   0:-       | 912:lw      |   0:-       BUS_LOAD  MEM[65432] accepted 1
 2163:  920:sw      | 920:-       | 916:lw      |   0:-       | 912:lw      r15=19288  BUS_LOAD  MEM[912] accepted 1
 2164:  924:-       | 920:sw      | 920:-       | 916:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2165:  924:lw      | 924:-       | 920:sw      | 920:-       | 916:lw      r15=19288  BUS_LOAD  MEM[920] accepted 1
 2166:  928:-       | 924:lw      | 924:-       | 920:sw      | 920:-       BUS_STORE MEM[65436] = 19288 accepted 1
 2167:  928:lw      | 928:-       | 924:lw      | 924:-       | 920:sw      BUS_LOAD  MEM[920] accepted 1
 2168:  932:-       | 928:lw      | 928:-       | 924:lw      | 924:-       BUS_LOAD  MEM[65436] accepted 1
 2169:  932:lw      | 932:-       | 928:lw      | 928:-       | 924:lw      r15=19288  BUS_LOAD  MEM[928] accepted 1
 2170:  936:-       | 932:lw      | 932:-       | 928:lw      | 928:-       BUS_LOAD  MEM[19292] accepted 1
 2171:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=0  BUS_LOAD  MEM[928] accepted 1
 2172:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 2173:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 2174:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 2175: 1068:lui     |   0:-       |   0:-       |   0:-       | 936:bltu    BUS_LOAD  MEM[1064] accepted 1
 2176: 1072:lw      |1068:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1064] accepted 1
 2177: 1076:lw      |1072:lw      |1068:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1072] accepted 1
 2178: 1080:bne     |1076:lw      |1072:lw      |1068:lui     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 2179: 1084:-       |1080:bne     |1076:lw      |1072:lw      |1068:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2180: 1084:-       |1080:bne     |   0:-       |1076:lw      |1072:lw      r15=19288  BUS_LOAD  MEM[65436] accepted 1
 2181: 1084:lw      |1084:-       |1080:bne     |   0:-       |1076:lw      r14=19288  BUS_LOAD  MEM[1080] accepted 1
 2182: 1088:auipc   |1084:lw      |1084:-       |1080:bne     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 2183: 1092:jalr    |1088:auipc   |1084:lw      |1084:-       |1080:bne     BUS_LOAD  MEM[1088] accepted 1
 2184: 1096:-       |1092:jalr    |1088:auipc   |1084:lw      |1084:-       BUS_LOAD  MEM[65428] accepted 1
 2185: 1096:sw      |1096:-       |1092:jalr    |1088:auipc   |1084:lw      r10=12  BUS_LOAD  MEM[1088] accepted 1
 2186: 1100:lw      |1096:sw      |1096:-       |1092:jalr    |1088:auipc   r1=1084  BUS_LOAD  MEM[1096] accepted 1
 2187:  584:addi    |   0:-       |   0:-       |   0:-       |1092:jalr    r1=1092  BUS_LOAD  MEM[576] accepted 1
 2188:  588:sw      | 584:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 2189:  592:sw      | 588:sw      | 584:addi    |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 2190:  596:addi    | 592:sw      | 588:sw      | 584:addi    |   0:-       BUS_LOAD  MEM[592] accepted 1
 2191:  600:-       | 596:addi    | 592:sw      | 588:sw      | 584:addi    r2=65360  BUS_STORE MEM[65404] = 1092 accepted 1
 2192:  600:-       | 600:-       | 596:addi    | 592:sw      | 588:sw      BUS_STORE MEM[65400] = 65456 accepted 1
 2193:  600:sw      | 600:-       | 600:-       | 596:addi    | 592:sw      BUS_LOAD  MEM[592] accepted 1
 2194:  604:lui     | 600:sw      | 600:-       | 600:-       | 596:addi    r8=65408  BUS_LOAD  MEM[600] accepted 1
 2195:  608:lw      | 604:lui     | 600:sw      | 600:-       | 600:-       BUS_LOAD  MEM[600] accepted 1
 2196:  612:-       | 608:lw      | 604:lui     | 600:sw      | 600:-       BUS_STORE MEM[65372] = 12 accepted 1
 2197:  612:lw      | 612:-       | 608:lw      | 604:lui     | 600:sw      BUS_LOAD  MEM[608] accepted 1
 2198:  616:-       | 612:lw      | 612:-       | 608:lw      | 604:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 2199:  616:bgeu    | 616:-       | 612:lw      | 612:-       | 608:lw      r15=16348  BUS_LOAD  MEM[608] accepted 1
 2200:  620:-       | 616:bgeu    | 616:-       | 612:lw      | 612:-       BUS_LOAD  MEM[65372] accepted 1
 2201:  620:addi    | 620:-       | 616:bgeu    | 616:-       | 612:lw      r14=12  BUS_LOAD  MEM[616] accepted 1
 2202:  624:jal     | 620:addi    | 620:-       | 616:bgeu    | 616:-       BUS_LOAD  MEM[616] accepted 1
 2203:  628:lui     |   0:-       |   0:-       |   0:-       | 616:bgeu    BUS_LOAD  MEM[624] accepted 1
 2204:  632:lw      | 628:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[624] accepted 1
 2205:  636:sw      | 632:lw      | 628:lui     |   0:-       |   0:-       BUS_LOAD  MEM[632] accepted 1
 2206:  640:-       | 636:sw      | 632:lw      | 628:lui     |   0:-       BUS_LOAD  MEM[632] accepted 1
 2207:  640:-       | 636:sw      |   0:-       | 632:lw      | 628:lui     r15=4096  BUS_LOAD  MEM[2720] accepted 1
 2208:  640:lui     | 640:-       | 636:sw      |   0:-       | 632:lw      r15=2940  BUS_LOAD  MEM[632] accepted 1
 2209:  644:-       | 640:lui     | 640:-       | 636:sw      |   0:-       BUS_STORE MEM[65388] = 2940 accepted 1
 2210:  644:lw      | 644:-       | 640:lui     | 640:-       | 636:sw      BUS_LOAD  MEM[640] accepted 1
 2211:  648:lw      | 644:lw      | 644:-       | 640:lui     | 640:-       BUS_LOAD  MEM[640] accepted 1
 2212:  652:add     | 648:lw      | 644:lw      | 644:-       | 640:lui     r15=4096  BUS_LOAD  MEM[648] accepted 1
 2213:  656:-       | 652:add     | 648:lw      | 644:lw      | 644:-       BUS_LOAD  MEM[2720] accepted 1
 2214:  656:-       | 652:add     |   0:-       | 648:lw      | 644:lw      r14=2940  BUS_LOAD  MEM[65372] accepted 1
 2215:  656:lui     | 656:-       | 652:add     |   0:-       | 648:lw      r15=12  BUS_LOAD  MEM[648] accepted 1
 2216:  660:sw      | 656:lui     | 656:-       | 652:add     |   0:-       BUS_LOAD  MEM[656] accepted 1
 2217:  664:lui     | 660:sw      | 656:lui     | 656:-       | 652:add     r14=2952  BUS_LOAD  MEM[656] accepted 1
 2218:  668:lw      | 664:lui     | 660:sw      | 656:lui     | 656:-       BUS_LOAD  MEM[664] accepted 1
 2219:  672:-       | 668:lw      | 664:lui     | 660:sw      | 656:lui     r15=4096  BUS_STORE MEM[2720] = 2952 accepted 1
 2220:  672:lw      | 672:-       | 668:lw      | 664:lui     | 660:sw      BUS_LOAD  MEM[664] accepted 1
 2221:  676:-       | 672:lw      | 672:-       | 668:lw      | 664:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 2222:  676:sub     | 676:-       | 672:lw      | 672:-       | 668:lw      r14=16348  BUS_LOAD  MEM[672] accepted 1
 2223:  680:-       | 676:sub     | 676:-       | 672:lw      | 672:-       BUS_LOAD  MEM[65372] accepted 1
 2224:  680:lui     | 680:-       | 676:sub     | 676:-       | 672:lw      r15=12  BUS_LOAD  MEM[672] accepted 1
 2225:  684:sw      | 680:lui     | 680:-       | 676:sub     | 676:-       BUS_LOAD  MEM[680] accepted 1
 2226:  688:lw      | 684:sw      | 680:lui     | 680:-       | 676:sub     r14=16336  BUS_LOAD  MEM[680] accepted 1
 2227:  692:addi    | 688:lw      | 684:sw      | 680:lui     | 680:-       BUS_LOAD  MEM[688] accepted 1
 2228:  696:-       | 692:addi    | 688:lw      | 684:sw      | 680:lui     r15=4096  BUS_STORE MEM[2724] = 16336 accepted 1
 2229:  696:-       | 692:addi    |   0:-       | 688:lw      | 684:sw      BUS_LOAD  MEM[65372] accepted 1
 2230:  696:lw      | 696:-       | 692:addi    |   0:-       | 688:lw      r15=12  BUS_LOAD  MEM[688] accepted 1
 2231:  700:sw      | 696:lw      | 696:-       | 692:addi    |   0:-       BUS_LOAD  MEM[696] accepted 1
 2232:  704:-       | 700:sw      | 696:lw      | 696:-       | 692:addi    r14=4  BUS_LOAD  MEM[696] accepted 1
 2233:  704:-       | 700:sw      |   0:-       | 696:lw      | 696:-       BUS_LOAD  MEM[65388] accepted 1
 2234:  704:lw      | 704:-       | 700:sw      |   0:-       | 696:lw      r15=2940  BUS_LOAD  MEM[696] accepted 1
 2235:  708:-       | 704:lw      | 704:-       | 700:sw      |   0:-       BUS_STORE MEM[2944] = 4 accepted 1
 2236:  708:addi    | 708:-       | 704:lw      | 704:-       | 700:sw      BUS_LOAD  MEM[704] accepted 1
 2237:  712:-       | 708:addi    | 708:-       | 704:lw      | 704:-       BUS_LOAD  MEM[65388] accepted 1
 2238:  712:sw      | 712:-       | 708:addi    | 708:-       | 704:lw      r15=2940  BUS_LOAD  MEM[704] accepted 1
 2239:  716:lw      | 712:sw      | 712:-       | 708:addi    | 708:-       BUS_LOAD  MEM[712] accepted 1
 2240:  720:auipc   | 716:lw      | 712:sw      | 712:-       | 708:addi    r15=2948  BUS_LOAD  MEM[712] accepted 1
 2241:  724:-       | 720:auipc   | 716:lw      | 712:sw      | 712:-       BUS_STORE MEM[65388] = 2948 accepted 1
 2242:  724:-       | 724:-       | 720:auipc   | 716:lw      | 712:sw      BUS_LOAD  MEM[65388] accepted 1
 2243:  724:jalr    | 724:-       | 724:-       | 720:auipc   | 716:lw      r10=2948  BUS_LOAD  MEM[720] accepted 1
 2244:  728:lui     | 724:jalr    | 724:-       | 724:-       | 720:auipc   r1=716  BUS_LOAD  MEM[720] accepted 1
 2245:  732:lw      | 728:lui     | 724:jalr    | 724:-       | 724:-       BUS_LOAD  MEM[728] accepted 1
 2246:  736:addi    | 732:lw      | 728:lui     | 724:jalr    | 724:-       BUS_LOAD  MEM[728] accepted 1
 2247:  184:addi    |   0:-       |   0:-       |   0:-       | 724:jalr    r1=724  BUS_LOAD  MEM[176] accepted 1
 2248:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2249:  192:sw      | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2250:  196:addi    | 192:sw      | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2251:  200:-       | 196:addi    | 192:sw      | 188:sw      | 184:addi    r2=65312  BUS_STORE MEM[65356] = 724 accepted 1
 2252:  200:-       | 200:-       | 196:addi    | 192:sw      | 188:sw      BUS_STORE MEM[65352] = 65408 accepted 1
 2253:  200:sw      | 200:-       | 200:-       | 196:addi    | 192:sw      BUS_LOAD  MEM[192] accepted 1
 2254:  204:lw      | 200:sw      | 200:-       | 200:-       | 196:addi    r8=65360  BUS_LOAD  MEM[200] accepted 1
 2255:  208:lui     | 204:lw      | 200:sw      | 200:-       | 200:-       BUS_LOAD  MEM[200] accepted 1
 2256:  212:-       | 208:lui     | 204:lw      | 200:sw      | 200:-       BUS_STORE MEM[65324] = 2948 accepted 1
 2257:  212:-       | 212:-       | 208:lui     | 204:lw      | 200:sw      BUS_LOAD  MEM[65324] accepted 1
 2258:  212:addi    | 212:-       | 212:-       | 208:lui     | 204:lw      r14=2948  BUS_LOAD  MEM[208] accepted 1
 2259:  216:bltu    | 212:addi    | 212:-       | 212:-       | 208:lui     r15=4096  BUS_LOAD  MEM[208] accepted 1
 2260:  220:lui     | 216:bltu    | 212:addi    | 212:-       | 212:-       BUS_LOAD  MEM[216] accepted 1
 2261:  224:addi    | 220:lui     | 216:bltu    | 212:addi    | 212:-       BUS_LOAD  MEM[216] accepted 1
 2262:  228:lw      | 224:addi    | 220:lui     | 216:bltu    | 212:addi    r15=2904  BUS_LOAD  MEM[224] accepted 1
 2263:  232:bgeu    | 228:lw      | 224:addi    | 220:lui     | 216:bltu    BUS_LOAD  MEM[224] accepted 1
 2264:  236:-       | 232:bgeu    | 228:lw      | 224:addi    | 220:lui     r15=20480  BUS_LOAD  MEM[232] accepted 1
 2265:  236:-       | 232:bgeu    |   0:-       | 228:lw      | 224:addi    r15=19288  BUS_LOAD  MEM[65324] accepted 1
 2266:  236:addi    | 236:-       | 232:bgeu    |   0:-       | 228:lw      r14=2948  BUS_LOAD  MEM[232] accepted 1
 2267:  240:auipc   | 236:addi    | 236:-       | 232:bgeu    |   0:-       BUS_LOAD  MEM[232] accepted 1
 2268:  248:lw      |   0:-       |   0:-       |   0:-       | 232:bgeu    BUS_LOAD  MEM[240] accepted 1
 2269:  252:addi    | 248:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 2270:  256:-       | 252:addi    | 248:lw      |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 2271:  256:-       | 252:addi    |   0:-       | 248:lw      |   0:-       BUS_LOAD  MEM[65324] accepted 1
 2272:  256:sw      | 256:-       | 252:addi    |   0:-       | 248:lw      r15=2948  BUS_LOAD  MEM[248] accepted 1
 2273:  260:lui     | 256:sw      | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 2274:  264:lw      | 260:lui     | 256:sw      | 256:-       | 252:addi    r15=2940  BUS_LOAD  MEM[256] accepted 1
 2275:  268:-       | 264:lw      | 260:lui     | 256:sw      | 256:-       BUS_STORE MEM[65336] = 2940 accepted 1
 2276:  268:sw      | 268:-       | 264:lw      | 260:lui     | 256:sw      BUS_LOAD  MEM[264] accepted 1
 2277:  272:-       | 268:sw      | 268:-       | 264:lw      | 260:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2278:  272:jal     | 272:-       | 268:sw      | 268:-       | 264:lw      r15=19288  BUS_LOAD  MEM[264] accepted 1
 2279:  276:-       | 272:jal     | 272:-       | 268:sw      | 268:-       BUS_STORE MEM[65340] = 19288 accepted 1
 2280:  276:lw      | 276:-       | 272:jal     | 272:-       | 268:sw      BUS_LOAD  MEM[272] accepted 1
 2281:  280:lw      | 276:lw      | 276:-       | 272:jal     | 272:-       BUS_LOAD  MEM[272] accepted 1
 2282:  332:lw      |   0:-       |   0:-       |   0:-       | 272:jal     BUS_LOAD  MEM[328] accepted 1
 2283:  336:lw      | 332:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[328] accepted 1
 2284:  340:bgeu    | 336:lw      | 332:lw      |   0:-       |   0:-       BUS_LOAD  MEM[336] accepted 1
 2285:  344:-       | 340:bgeu    | 336:lw      | 332:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 2286:  344:-       | 340:bgeu    |   0:-       | 336:lw      | 332:lw      r14=2940  BUS_LOAD  MEM[65340] accepted 1
 2287:  344:lw      | 344:-       | 340:bgeu    |   0:-       | 336:lw      r15=19288  BUS_LOAD  MEM[336] accepted 1
 2288:  348:lw      | 344:lw      | 344:-       | 340:bgeu    |   0:-       BUS_LOAD  MEM[344] accepted 1
 2289:  276:lw      |   0:-       |   0:-       |   0:-       | 340:bgeu    BUS_LOAD  MEM[272] accepted 1
 2290:  280:lw      | 276:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[272] accepted 1
 2291:  284:-       | 280:lw      | 276:lw      |   0:-       |   0:-       BUS_LOAD  MEM[280] accepted 1
 2292:  284:-       | 280:lw      |   0:-       | 276:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 2293:  284:lw      | 284:-       | 280:lw      |   0:-       | 276:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 2294:  288:-       | 284:lw      | 284:-       | 280:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2295:  288:bltu    | 288:-       | 284:lw      | 284:-       | 280:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 2296:  292:-       | 288:bltu    | 288:-       | 284:lw      | 284:-       BUS_LOAD  MEM[65340] accepted 1
 2297:  292:lw      | 292:-       | 288:bltu    | 288:-       | 284:lw      r14=19288  BUS_LOAD  MEM[288] accepted 1
 2298:  296:lw      | 292:lw      | 292:-       | 288:bltu    | 288:-       BUS_LOAD  MEM[288] accepted 1
 2299:  300:bltu    | 296:lw      | 292:lw      | 292:-       | 288:bltu    BUS_LOAD  MEM[296] accepted 1
 2300:  304:-       | 300:bltu    | 296:lw      | 292:lw      | 292:-       BUS_LOAD  MEM[65336] accepted 1
 2301:  304:-       | 300:bltu    |   0:-       | 296:lw      | 292:lw      r14=2940  BUS_LOAD  MEM[65340] accepted 1
 2302:  304:lw      | 304:-       | 300:bltu    |   0:-       | 296:lw      r15=19288  BUS_LOAD  MEM[296] accepted 1
 2303:  308:lw      | 304:lw      | 304:-       | 300:bltu    |   0:-       BUS_LOAD  MEM[304] accepted 1
 2304:  312:-       | 308:lw      | 304:lw      | 304:-       | 300:bltu    BUS_LOAD  MEM[304] accepted 1
 2305:  312:-       | 308:lw      |   0:-       | 304:lw      | 304:-       BUS_LOAD  MEM[65340] accepted 1
 2306:  312:lw      | 312:-       | 308:lw      |   0:-       | 304:lw      r15=19288  BUS_LOAD  MEM[304] accepted 1
 2307:  316:-       | 312:lw      | 312:-       | 308:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2308:  316:bltu    | 316:-       | 312:lw      | 312:-       | 308:lw      r15=19288  BUS_LOAD  MEM[312] accepted 1
 2309:  320:-       | 316:bltu    | 316:-       | 312:lw      | 312:-       BUS_LOAD  MEM[65336] accepted 1
 2310:  320:lw      | 320:-       | 316:bltu    | 316:-       | 312:lw      r14=2940  BUS_LOAD  MEM[312] accepted 1
 2311:  324:lw      | 320:lw      | 320:-       | 316:bltu    | 316:-       BUS_LOAD  MEM[320] accepted 1
 2312:  360:lw      |   0:-       |   0:-       |   0:-       | 316:bltu    BUS_LOAD  MEM[352] accepted 1
 2313:  364:lw      | 360:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 2314:  368:-       | 364:lw      | 360:lw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 2315:  368:-       | 364:lw      |   0:-       | 360:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 2316:  368:slli    | 368:-       | 364:lw      |   0:-       | 360:lw      r15=2940  BUS_LOAD  MEM[360] accepted 1
 2317:  372:-       | 368:slli    | 368:-       | 364:lw      |   0:-       BUS_LOAD  MEM[2944] accepted 1
 2318:  372:lw      | 372:-       | 368:slli    | 368:-       | 364:lw      r15=4  BUS_LOAD  MEM[368] accepted 1
 2319:  376:add     | 372:lw      | 372:-       | 368:slli    | 368:-       BUS_LOAD  MEM[368] accepted 1
 2320:  380:-       | 376:add     | 372:lw      | 372:-       | 368:slli    r15=32  BUS_LOAD  MEM[376] accepted 1
 2321:  380:-       | 376:add     |   0:-       | 372:lw      | 372:-       BUS_LOAD  MEM[65336] accepted 1
 2322:  380:lw      | 380:-       | 376:add     |   0:-       | 372:lw      r14=2940  BUS_LOAD  MEM[376] accepted 1
 2323:  384:lw      | 380:lw      | 380:-       | 376:add     |   0:-       BUS_LOAD  MEM[376] accepted 1
 2324:  388:-       | 384:lw      | 380:lw      | 380:-       | 376:add     r14=2972  BUS_LOAD  MEM[384] accepted 1
 2325:  388:-       | 384:lw      |   0:-       | 380:lw      | 380:-       BUS_LOAD  MEM[65340] accepted 1
 2326:  388:bne     | 388:-       | 384:lw      |   0:-       | 380:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 2327:  392:-       | 388:bne     | 388:-       | 384:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2328:  392:lw      | 392:-       | 388:bne     | 388:-       | 384:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 2329:  396:lw      | 392:lw      | 392:-       | 388:bne     | 388:-       BUS_LOAD  MEM[392] accepted 1
 2330:  448:lw      |   0:-       |   0:-       |   0:-       | 388:bne     BUS_LOAD  MEM[440] accepted 1
 2331:  452:lw      | 448:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 2332:  456:-       | 452:lw      | 448:lw      |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 2333:  456:-       | 452:lw      |   0:-       | 448:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 2334:  456:lw      | 456:-       | 452:lw      |   0:-       | 448:lw      r15=19288  BUS_LOAD  MEM[448] accepted 1
 2335:  460:-       | 456:lw      | 456:-       | 452:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2336:  460:sw      | 460:-       | 456:lw      | 456:-       | 452:lw      r14=19288  BUS_LOAD  MEM[456] accepted 1
 2337:  464:-       | 460:sw      | 460:-       | 456:lw      | 456:-       BUS_LOAD  MEM[65336] accepted 1
 2338:  464:lw      | 464:-       | 460:sw      | 460:-       | 456:lw      r15=2940  BUS_LOAD  MEM[456] accepted 1
 2339:  468:-       | 464:lw      | 464:-       | 460:sw      | 460:-       BUS_STORE MEM[2940] = 19288 accepted 1
 2340:  468:lw      | 468:-       | 464:lw      | 464:-       | 460:sw      BUS_LOAD  MEM[464] accepted 1
 2341:  472:-       | 468:lw      | 468:-       | 464:lw      | 464:-       BUS_LOAD  MEM[65340] accepted 1
 2342:  472:slli    | 472:-       | 468:lw      | 468:-       | 464:lw      r15=19288  BUS_LOAD  MEM[464] accepted 1
 2343:  476:-       | 472:slli    | 472:-       | 468:lw      | 468:-       BUS_LOAD  MEM[19292] accepted 1
 2344:  476:lw      | 476:-       | 472:slli    | 472:-       | 468:lw      r15=0  BUS_LOAD  MEM[472] accepted 1
 2345:  480:add     | 476:lw      | 476:-       | 472:slli    | 472:-       BUS_LOAD  MEM[472] accepted 1
 2346:  484:-       | 480:add     | 476:lw      | 476:-       | 472:slli    r15=0  BUS_LOAD  MEM[480] accepted 1
 2347:  484:-       | 480:add     |   0:-       | 476:lw      | 476:-       BUS_LOAD  MEM[65340] accepted 1
 2348:  484:lw      | 484:-       | 480:add     |   0:-       | 476:lw      r14=19288  BUS_LOAD  MEM[480] accepted 1
 2349:  488:bne     | 484:lw      | 484:-       | 480:add     |   0:-       BUS_LOAD  MEM[480] accepted 1
 2350:  492:-       | 488:bne     | 484:lw      | 484:-       | 480:add     r15=19288  BUS_LOAD  MEM[488] accepted 1
 2351:  492:-       | 488:bne     |   0:-       | 484:lw      | 484:-       BUS_LOAD  MEM[65336] accepted 1
 2352:  492:lw      | 492:-       | 488:bne     |   0:-       | 484:lw      r14=2940  BUS_LOAD  MEM[488] accepted 1
 2353:  496:lw      | 492:lw      | 492:-       | 488:bne     |   0:-       BUS_LOAD  MEM[488] accepted 1
 2354:  540:lw      |   0:-       |   0:-       |   0:-       | 488:bne     BUS_LOAD  MEM[536] accepted 1
 2355:  544:lw      | 540:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[536] accepted 1
 2356:  548:sw      | 544:lw      | 540:lw      |   0:-       |   0:-       BUS_LOAD  MEM[544] accepted 1
 2357:  552:-       | 548:sw      | 544:lw      | 540:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 2358:  552:-       | 548:sw      |   0:-       | 544:lw      | 540:lw      r15=19288  BUS_LOAD  MEM[65336] accepted 1
 2359:  552:lui     | 552:-       | 548:sw      |   0:-       | 544:lw      r14=2940  BUS_LOAD  MEM[544] accepted 1
 2360:  556:-       | 552:lui     | 552:-       | 548:sw      |   0:-       BUS_STORE MEM[19288] = 2940 accepted 1
 2361:  556:lw      | 556:-       | 552:lui     | 552:-       | 548:sw      BUS_LOAD  MEM[552] accepted 1
 2362:  560:sw      | 556:lw      | 556:-       | 552:lui     | 552:-       BUS_LOAD  MEM[552] accepted 1
 2363:  564:-       | 560:sw      | 556:lw      | 556:-       | 552:lui     r15=20480  BUS_LOAD  MEM[560] accepted 1
 2364:  564:-       | 560:sw      |   0:-       | 556:lw      | 556:-       BUS_LOAD  MEM[65340] accepted 1
 2365:  564:nop     | 564:-       | 560:sw      |   0:-       | 556:lw      r14=19288  BUS_LOAD  MEM[560] accepted 1
 2366:  568:-       | 564:nop     | 564:-       | 560:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 2367:  568:lw      | 568:-       | 564:nop     | 564:-       | 560:sw      BUS_LOAD  MEM[560] accepted 1
 2368:  572:lw      | 568:lw      | 568:-       | 564:nop     | 564:-       BUS_LOAD  MEM[568] accepted 1
 2369:  576:addi    | 572:lw      | 568:lw      | 568:-       | 564:nop     BUS_LOAD  MEM[568] accepted 1
 2370:  580:-       | 576:addi    | 572:lw      | 568:lw      | 568:-       BUS_LOAD  MEM[65356] accepted 1
 2371:  580:-       | 580:-       | 576:addi    | 572:lw      | 568:lw      r1=724  BUS_LOAD  MEM[65352] accepted 1
 2372:  580:jalr    | 580:-       | 580:-       | 576:addi    | 572:lw      r8=65408  BUS_LOAD  MEM[576] accepted 1
 2373:  584:addi    | 580:jalr    | 580:-       | 580:-       | 576:addi    r2=65360  BUS_LOAD  MEM[576] accepted 1
 2374:  588:sw      | 584:addi    | 580:jalr    | 580:-       | 580:-       BUS_LOAD  MEM[584] accepted 1
 2375:  592:sw      | 588:sw      | 584:addi    | 580:jalr    | 580:-       BUS_LOAD  MEM[584] accepted 1
 2376:  728:lui     |   0:-       |   0:-       |   0:-       | 580:jalr    BUS_LOAD  MEM[720] accepted 1
 2377:  732:lw      | 728:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 2378:  736:addi    | 732:lw      | 728:lui     |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 2379:  740:-       | 736:addi    | 732:lw      | 728:lui     |   0:-       BUS_LOAD  MEM[736] accepted 1
 2380:  740:-       | 736:addi    |   0:-       | 732:lw      | 728:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2381:  740:lw      | 740:-       | 736:addi    |   0:-       | 732:lw      r15=19288  BUS_LOAD  MEM[736] accepted 1
 2382:  744:lw      | 740:lw      | 740:-       | 736:addi    |   0:-       BUS_LOAD  MEM[736] accepted 1
 2383:  748:addi    | 744:lw      | 740:lw      | 740:-       | 736:addi    r10=19288  BUS_LOAD  MEM[744] accepted 1
 2384:  752:-       | 748:addi    | 744:lw      | 740:lw      | 740:-       BUS_LOAD  MEM[65404] accepted 1
 2385:  752:-       | 752:-       | 748:addi    | 744:lw      | 740:lw      r1=1092  BUS_LOAD  MEM[65400] accepted 1
 2386:  752:jalr    | 752:-       | 752:-       | 748:addi    | 744:lw      r8=65456  BUS_LOAD  MEM[744] accepted 1
 2387:  756:addi    | 752:jalr    | 752:-       | 752:-       | 748:addi    r2=65408  BUS_LOAD  MEM[752] accepted 1
 2388:  760:sw      | 756:addi    | 752:jalr    | 752:-       | 752:-       BUS_LOAD  MEM[752] accepted 1
 2389:  764:sw      | 760:sw      | 756:addi    | 752:jalr    | 752:-       BUS_LOAD  MEM[760] accepted 1
 2390: 1096:sw      |   0:-       |   0:-       |   0:-       | 752:jalr    BUS_LOAD  MEM[1088] accepted 1
 2391: 1100:lw      |1096:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 2392: 1104:bne     |1100:lw      |1096:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 2393: 1108:-       |1104:bne     |1100:lw      |1096:sw      |   0:-       BUS_STORE MEM[65436] = 19288 accepted 1
 2394: 1108:-       |1104:bne     |   0:-       |1100:lw      |1096:sw      BUS_LOAD  MEM[65436] accepted 1
 2395: 1108:addi    |1108:-       |1104:bne     |   0:-       |1100:lw      r15=19288  BUS_LOAD  MEM[1104] accepted 1
 2396: 1112:jal     |1108:addi    |1108:-       |1104:bne     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 2397: 1116:lw      |   0:-       |   0:-       |   0:-       |1104:bne     BUS_LOAD  MEM[1112] accepted 1
 2398: 1120:sw      |1116:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1112] accepted 1
 2399: 1124:-       |1120:sw      |1116:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1120] accepted 1
 2400: 1124:-       |1120:sw      |   0:-       |1116:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 2401: 1124:lw      |1124:-       |1120:sw      |   0:-       |1116:lw      r15=19288  BUS_LOAD  MEM[1120] accepted 1
 2402: 1128:-       |1124:lw      |1124:-       |1120:sw      |   0:-       BUS_STORE MEM[65432] = 19288 accepted 1
 2403: 1128:lw      |1128:-       |1124:lw      |1124:-       |1120:sw      BUS_LOAD  MEM[1120] accepted 1
 2404: 1132:-       |1128:lw      |1128:-       |1124:lw      |1124:-       BUS_LOAD  MEM[65436] accepted 1
 2405: 1132:sw      |1132:-       |1128:lw      |1128:-       |1124:lw      r15=19288  BUS_LOAD  MEM[1128] accepted 1
 2406: 1136:-       |1132:sw      |1132:-       |1128:lw      |1128:-       BUS_LOAD  MEM[19288] accepted 1
 2407: 1136:jal     |1136:-       |1132:sw      |1132:-       |1128:lw      r15=2940  BUS_LOAD  MEM[1128] accepted 1
 2408: 1140:-       |1136:jal     |1136:-       |1132:sw      |1132:-       BUS_STORE MEM[65436] = 2940 accepted 1
 2409: 1140:addi    |1140:-       |1136:jal     |1136:-       |1132:sw      BUS_LOAD  MEM[1136] accepted 1
 2410: 1144:lw      |1140:addi    |1140:-       |1136:jal     |1136:-       BUS_LOAD  MEM[1136] accepted 1
 2411:  924:lw      |   0:-       |   0:-       |   0:-       |1136:jal     BUS_LOAD  MEM[920] accepted 1
 2412:  928:lw      | 924:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 2413:  932:-       | 928:lw      | 924:lw      |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 2414:  932:-       | 928:lw      |   0:-       | 924:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 2415:  932:lw      | 932:-       | 928:lw      |   0:-       | 924:lw      r15=2940  BUS_LOAD  MEM[928] accepted 1
 2416:  936:-       | 932:lw      | 932:-       | 928:lw      |   0:-       BUS_LOAD  MEM[2944] accepted 1
 2417:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=4  BUS_LOAD  MEM[928] accepted 1
 2418:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 2419:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 2420:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 2421:  948:-       | 944:lw      | 940:lw      | 940:-       | 936:bltu    BUS_LOAD  MEM[944] accepted 1
 2422:  948:-       | 944:lw      |   0:-       | 940:lw      | 940:-       BUS_LOAD  MEM[65436] accepted 1
 2423:  948:lw      | 948:-       | 944:lw      |   0:-       | 940:lw      r15=2940  BUS_LOAD  MEM[944] accepted 1
 2424:  952:-       | 948:lw      | 948:-       | 944:lw      |   0:-       BUS_LOAD  MEM[2944] accepted 1
 2425:  952:bne     | 952:-       | 948:lw      | 948:-       | 944:lw      r15=4  BUS_LOAD  MEM[944] accepted 1
 2426:  956:-       | 952:bne     | 952:-       | 948:lw      | 948:-       BUS_LOAD  MEM[65420] accepted 1
 2427:  956:lw      | 956:-       | 952:bne     | 952:-       | 948:lw      r14=4  BUS_LOAD  MEM[952] accepted 1
 2428:  960:lw      | 956:lw      | 956:-       | 952:bne     | 952:-       BUS_LOAD  MEM[952] accepted 1
 2429:  964:-       | 960:lw      | 956:lw      | 956:-       | 952:bne     BUS_LOAD  MEM[960] accepted 1
 2430:  964:-       | 960:lw      |   0:-       | 956:lw      | 956:-       BUS_LOAD  MEM[65436] accepted 1
 2431:  964:lw      | 964:-       | 960:lw      |   0:-       | 956:lw      r15=2940  BUS_LOAD  MEM[960] accepted 1
 2432:  968:-       | 964:lw      | 964:-       | 960:lw      |   0:-       BUS_LOAD  MEM[2940] accepted 1
 2433:  968:sw      | 968:-       | 964:lw      | 964:-       | 960:lw      r14=19288  BUS_LOAD  MEM[960] accepted 1
 2434:  972:-       | 968:sw      | 968:-       | 964:lw      | 964:-       BUS_LOAD  MEM[65432] accepted 1
 2435:  972:jal     | 972:-       | 968:sw      | 968:-       | 964:lw      r15=19288  BUS_LOAD  MEM[968] accepted 1
 2436:  976:-       | 972:jal     | 972:-       | 968:sw      | 968:-       BUS_STORE MEM[19288] = 19288 accepted 1
 2437:  976:lw      | 976:-       | 972:jal     | 972:-       | 968:sw      BUS_LOAD  MEM[968] accepted 1
 2438:  980:lw      | 976:lw      | 976:-       | 972:jal     | 972:-       BUS_LOAD  MEM[976] accepted 1
 2439: 1036:lui     |   0:-       |   0:-       |   0:-       | 972:jal     BUS_LOAD  MEM[1032] accepted 1
 2440: 1040:lw      |1036:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1032] accepted 1
 2441: 1044:sw      |1040:lw      |1036:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2442: 1048:-       |1044:sw      |1040:lw      |1036:lui     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2443: 1048:-       |1044:sw      |   0:-       |1040:lw      |1036:lui     r15=20480  BUS_LOAD  MEM[65432] accepted 1
 2444: 1048:lw      |1048:-       |1044:sw      |   0:-       |1040:lw      r14=19288  BUS_LOAD  MEM[1040] accepted 1
 2445: 1052:-       |1048:lw      |1048:-       |1044:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 2446: 1052:addi    |1052:-       |1048:lw      |1048:-       |1044:sw      BUS_LOAD  MEM[1048] accepted 1
 2447: 1056:-       |1052:addi    |1052:-       |1048:lw      |1048:-       BUS_LOAD  MEM[65436] accepted 1
 2448: 1056:sw      |1056:-       |1052:addi    |1052:-       |1048:lw      r15=2940  BUS_LOAD  MEM[1048] accepted 1
 2449: 1060:lw      |1056:sw      |1056:-       |1052:addi    |1052:-       BUS_LOAD  MEM[1056] accepted 1
 2450: 1064:jal     |1060:lw      |1056:sw      |1056:-       |1052:addi    r15=2948  BUS_LOAD  MEM[1056] accepted 1
 2451: 1068:-       |1064:jal     |1060:lw      |1056:sw      |1056:-       BUS_STORE MEM[65436] = 2948 accepted 1
 2452: 1068:-       |1068:-       |1064:jal     |1060:lw      |1056:sw      BUS_LOAD  MEM[65436] accepted 1
 2453: 1068:lui     |1068:-       |1068:-       |1064:jal     |1060:lw      r15=2948  BUS_LOAD  MEM[1064] accepted 1
 2454: 1140:addi    |   0:-       |   0:-       |   0:-       |1064:jal     BUS_LOAD  MEM[1136] accepted 1
 2455: 1144:lw      |1140:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1136] accepted 1
 2456: 1148:lw      |1144:lw      |1140:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2457: 1152:addi    |1148:lw      |1144:lw      |1140:addi    |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2458: 1156:-       |1152:addi    |1148:lw      |1144:lw      |1140:addi    r10=2948  BUS_LOAD  MEM[65452] accepted 1
 2459: 1156:-       |1156:-       |1152:addi    |1148:lw      |1144:lw      r1=1508  BUS_LOAD  MEM[65448] accepted 1
 2460: 1156:jalr    |1156:-       |1156:-       |1152:addi    |1148:lw      r8=65504  BUS_LOAD  MEM[1152] accepted 1
 2461: 1160:addi    |1156:jalr    |1156:-       |1156:-       |1152:addi    r2=65456  BUS_LOAD  MEM[1152] accepted 1
 2462: 1164:sw      |1160:addi    |1156:jalr    |1156:-       |1156:-       BUS_LOAD  MEM[1160] accepted 1
 2463: 1168:sw      |1164:sw      |1160:addi    |1156:jalr    |1156:-       BUS_LOAD  MEM[1160] accepted 1
 2464: 1512:sw      |   0:-       |   0:-       |   0:-       |1156:jalr    BUS_LOAD  MEM[1504] accepted 1
 2465: 1516:lw      |1512:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 2466: 1520:lbu     |1516:lw      |1512:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 2467: 1524:-       |1520:lbu     |1516:lw      |1512:sw      |   0:-       BUS_STORE MEM[65484] = 2948 accepted 1
 2468: 1524:-       |1524:-       |1520:lbu     |1516:lw      |1512:sw      BUS_LOAD  MEM[65484] accepted 1
 2469: 1524:-       |1524:-       |1524:-       |1520:lbu     |1516:lw      r15=2948  BUS_LOAD  MEM[65471] accepted 1
 2470: 1524:sb      |1524:-       |1524:-       |1524:-       |1520:lbu     r14=67  BUS_LOAD  MEM[1520] accepted 1
 2471: 1528:lw      |1524:sb      |1524:-       |1524:-       |1524:-       BUS_LOAD  MEM[1520] accepted 1
 2472: 1532:sb      |1528:lw      |1524:sb      |1524:-       |1524:-       BUS_LOAD  MEM[1528] accepted 1
 2473: 1536:-       |1532:sb      |1528:lw      |1524:sb      |1524:-       BUS_STORE MEM[2948] = 67 accepted 1
 2474: 1536:-       |1532:sb      |   0:-       |1528:lw      |1524:sb      BUS_LOAD  MEM[65484] accepted 1
 2475: 1536:lui     |1536:-       |1532:sb      |   0:-       |1528:lw      r15=2948  BUS_LOAD  MEM[1528] accepted 1
 2476: 1540:-       |1536:lui     |1536:-       |1532:sb      |   0:-       BUS_STORE MEM[2949] = 0 accepted 1
 2477: 1540:lw      |1540:-       |1536:lui     |1536:-       |1532:sb      BUS_LOAD  MEM[1536] accepted 1
 2478: 1544:addi    |1540:lw      |1540:-       |1536:lui     |1536:-       BUS_LOAD  MEM[1536] accepted 1
 2479: 1548:-       |1544:addi    |1540:lw      |1540:-       |1536:lui     r15=4096  BUS_LOAD  MEM[1544] accepted 1
 2480: 1548:-       |1544:addi    |   0:-       |1540:lw      |1540:-       BUS_LOAD  MEM[2760] accepted 1
 2481: 1548:lui     |1548:-       |1544:addi    |   0:-       |1540:lw      r15=3  BUS_LOAD  MEM[1544] accepted 1
 2482: 1552:sw      |1548:lui     |1548:-       |1544:addi    |   0:-       BUS_LOAD  MEM[1544] accepted 1
 2483: 1556:lui     |1552:sw      |1548:lui     |1548:-       |1544:addi    r13=4  BUS_LOAD  MEM[1552] accepted 1
 2484: 1560:addi    |1556:lui     |1552:sw      |1548:lui     |1548:-       BUS_LOAD  MEM[1552] accepted 1
 2485: 1564:-       |1560:addi    |1556:lui     |1552:sw      |1548:lui     r14=4096  BUS_STORE MEM[2760] = 4 accepted 1
 2486: 1564:slli    |1564:-       |1560:addi    |1556:lui     |1552:sw      BUS_LOAD  MEM[1560] accepted 1
 2487: 1568:add     |1564:slli    |1564:-       |1560:addi    |1556:lui     r14=4096  BUS_LOAD  MEM[1560] accepted 1
 2488: 1572:lw      |1568:add     |1564:slli    |1564:-       |1560:addi    r14=2784  BUS_LOAD  MEM[1568] accepted 1
 2489: 1576:sw      |1572:lw      |1568:add     |1564:slli    |1564:-       BUS_LOAD  MEM[1568] accepted 1
 2490: 1580:-       |1576:sw      |1572:lw      |1568:add     |1564:slli    r15=12  BUS_LOAD  MEM[1576] accepted 1
 2491: 1580:-       |1576:sw      |   0:-       |1572:lw      |1568:add     r15=2796  BUS_LOAD  MEM[65484] accepted 1
 2492: 1580:nop     |1580:-       |1576:sw      |   0:-       |1572:lw      r14=2948  BUS_LOAD  MEM[1576] accepted 1
 2493: 1584:-       |1580:nop     |1580:-       |1576:sw      |   0:-       BUS_STORE MEM[2796] = 2948 accepted 1
 2494: 1584:lw      |1584:-       |1580:nop     |1580:-       |1576:sw      BUS_LOAD  MEM[1576] accepted 1
 2495: 1588:lw      |1584:lw      |1584:-       |1580:nop     |1580:-       BUS_LOAD  MEM[1584] accepted 1
 2496: 1592:addi    |1588:lw      |1584:lw      |1584:-       |1580:nop     BUS_LOAD  MEM[1584] accepted 1
 2497: 1596:-       |1592:addi    |1588:lw      |1584:lw      |1584:-       BUS_LOAD  MEM[65500] accepted 1
 2498: 1596:-       |1596:-       |1592:addi    |1588:lw      |1584:lw      r1=2324  BUS_LOAD  MEM[65496] accepted 1
 2499: 1596:jalr    |1596:-       |1596:-       |1592:addi    |1588:lw      r8=65536  BUS_LOAD  MEM[1592] accepted 1
 2500: 1600:addi    |1596:jalr    |1596:-       |1596:-       |1592:addi    r2=65504  BUS_LOAD  MEM[1592] accepted 1
 2501: 1604:sw      |1600:addi    |1596:jalr    |1596:-       |1596:-       BUS_LOAD  MEM[1600] accepted 1
 2502: 1608:addi    |1604:sw      |1600:addi    |1596:jalr    |1596:-       BUS_LOAD  MEM[1600] accepted 1
 2503: 2328:addi    |   0:-       |   0:-       |   0:-       |1596:jalr    BUS_LOAD  MEM[2320] accepted 1
 2504: 2332:auipc   |2328:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2328] accepted 1
 2505: 2336:jalr    |2332:auipc   |2328:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2328] accepted 1
 2506: 2340:addi    |2336:jalr    |2332:auipc   |2328:addi    |   0:-       BUS_LOAD  MEM[2336] accepted 1
 2507: 2344:addi    |2340:addi    |2336:jalr    |2332:auipc   |2328:addi    r10=68  BUS_LOAD  MEM[2336] accepted 1
 2508: 2348:auipc   |2344:addi    |2340:addi    |2336:jalr    |2332:auipc   r1=2328  BUS_LOAD  MEM[2344] accepted 1
 2509: 1476:addi    |   0:-       |   0:-       |   0:-       |2336:jalr    r1=2336  BUS_LOAD  MEM[1472] accepted 1
 2510: 1480:sw      |1476:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1472] accepted 1
 2511: 1484:sw      |1480:sw      |1476:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1480] accepted 1
 2512: 1488:addi    |1484:sw      |1480:sw      |1476:addi    |   0:-       BUS_LOAD  MEM[1480] accepted 1
 2513: 1492:-       |1488:addi    |1484:sw      |1480:sw      |1476:addi    r2=65456  BUS_STORE MEM[65500] = 2336 accepted 1
 2514: 1492:-       |1492:-       |1488:addi    |1484:sw      |1480:sw      BUS_STORE MEM[65496] = 65536 accepted 1
 2515: 1492:addi    |1492:-       |1492:-       |1488:addi    |1484:sw      BUS_LOAD  MEM[1488] accepted 1
 2516: 1496:sb      |1492:addi    |1492:-       |1492:-       |1488:addi    r8=65504  BUS_LOAD  MEM[1488] accepted 1
 2517: 1500:addi    |1496:sb      |1492:addi    |1492:-       |1492:-       BUS_LOAD  MEM[1496] accepted 1
 2518: 1504:auipc   |1500:addi    |1496:sb      |1492:addi    |1492:-       BUS_LOAD  MEM[1496] accepted 1
 2519: 1508:-       |1504:auipc   |1500:addi    |1496:sb      |1492:addi    r15=68  BUS_STORE MEM[65471] = 68 accepted 1
 2520: 1508:jalr    |1508:-       |1504:auipc   |1500:addi    |1496:sb      BUS_LOAD  MEM[1504] accepted 1
 2521: 1512:sw      |1508:jalr    |1508:-       |1504:auipc   |1500:addi    r10=2  BUS_LOAD  MEM[1504] accepted 1
 2522: 1516:lw      |1512:sw      |1508:jalr    |1508:-       |1504:auipc   r1=1500  BUS_LOAD  MEM[1512] accepted 1
 2523: 1520:lbu     |1516:lw      |1512:sw      |1508:jalr    |1508:-       BUS_LOAD  MEM[1512] accepted 1
 2524:  756:addi    |   0:-       |   0:-       |   0:-       |1508:jalr    r1=1508  BUS_LOAD  MEM[752] accepted 1
 2525:  760:sw      | 756:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[752] accepted 1
 2526:  764:sw      | 760:sw      | 756:addi    |   0:-       |   0:-       BUS_LOAD  MEM[760] accepted 1
 2527:  768:addi    | 764:sw      | 760:sw      | 756:addi    |   0:-       BUS_LOAD  MEM[760] accepted 1
 2528:  772:-       | 768:addi    | 764:sw      | 760:sw      | 756:addi    r2=65408  BUS_STORE MEM[65452] = 1508 accepted 1
 2529:  772:-       | 772:-       | 768:addi    | 764:sw      | 760:sw      BUS_STORE MEM[65448] = 65504 accepted 1
 2530:  772:sw      | 772:-       | 772:-       | 768:addi    | 764:sw      BUS_LOAD  MEM[768] accepted 1
 2531:  776:lw      | 772:sw      | 772:-       | 772:-       | 768:addi    r8=65456  BUS_LOAD  MEM[768] accepted 1
 2532:  780:lui     | 776:lw      | 772:sw      | 772:-       | 772:-       BUS_LOAD  MEM[776] accepted 1
 2533:  784:-       | 780:lui     | 776:lw      | 772:sw      | 772:-       BUS_STORE MEM[65420] = 2 accepted 1
 2534:  784:-       | 784:-       | 780:lui     | 776:lw      | 772:sw      BUS_LOAD  MEM[65420] accepted 1
 2535:  784:bgeu    | 784:-       | 784:-       | 780:lui     | 776:lw      r14=2  BUS_LOAD  MEM[776] accepted 1
 2536:  788:addi    | 784:bgeu    | 784:-       | 784:-       | 780:lui     r15=16384  BUS_LOAD  MEM[784] accepted 1
 2537:  792:jal     | 788:addi    | 784:bgeu    | 784:-       | 784:-       BUS_LOAD  MEM[784] accepted 1
 2538:  796:lw      | 792:jal     | 788:addi    | 784:bgeu    | 784:-       BUS_LOAD  MEM[792] accepted 1
 2539:  796:lw      |   0:-       |   0:-       |   0:-       | 784:bgeu    BUS_LOAD  MEM[792] accepted 1
 2540:  800:andi    | 796:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[792] accepted 1
 2541:  804:-       | 800:andi    | 796:lw      |   0:-       |   0:-       BUS_LOAD  MEM[800] accepted 1
 2542:  804:-       | 800:andi    |   0:-       | 796:lw      |   0:-       BUS_LOAD  MEM[65420] accepted 1
 2543:  804:beq     | 804:-       | 800:andi    |   0:-       | 796:lw      r15=2  BUS_LOAD  MEM[800] accepted 1
 2544:  808:lw      | 804:beq     | 804:-       | 800:andi    |   0:-       BUS_LOAD  MEM[800] accepted 1
 2545:  812:andi    | 808:lw      | 804:beq     | 804:-       | 800:andi    r15=2  BUS_LOAD  MEM[808] accepted 1
 2546:  816:-       | 812:andi    | 808:lw      | 804:beq     | 804:-       BUS_LOAD  MEM[808] accepted 1
 2547:  816:-       | 812:andi    |   0:-       | 808:lw      | 804:beq     BUS_LOAD  MEM[65420] accepted 1
 2548:  816:addi    | 816:-       | 812:andi    |   0:-       | 808:lw      r15=2  BUS_LOAD  MEM[808] accepted 1
 2549:  820:sw      | 816:addi    | 816:-       | 812:andi    |   0:-       BUS_LOAD  MEM[816] accepted 1
 2550:  824:lw      | 820:sw      | 816:addi    | 816:-       | 812:andi    r15=0  BUS_LOAD  MEM[816] accepted 1
 2551:  828:addi    | 824:lw      | 820:sw      | 816:addi    | 816:-       BUS_LOAD  MEM[824] accepted 1
 2552:  832:-       | 828:addi    | 824:lw      | 820:sw      | 816:addi    r15=4  BUS_STORE MEM[65420] = 4 accepted 1
 2553:  832:-       | 828:addi    |   0:-       | 824:lw      | 820:sw      BUS_LOAD  MEM[65420] accepted 1
 2554:  832:sw      | 832:-       | 828:addi    |   0:-       | 824:lw      r15=4  BUS_LOAD  MEM[824] accepted 1
 2555:  836:lui     | 832:sw      | 832:-       | 828:addi    |   0:-       BUS_LOAD  MEM[832] accepted 1
 2556:  840:lw      | 836:lui     | 832:sw      | 832:-       | 828:addi    r15=12  BUS_LOAD  MEM[832] accepted 1
 2557:  844:-       | 840:lw      | 836:lui     | 832:sw      | 832:-       BUS_STORE MEM[65428] = 12 accepted 1
 2558:  844:sw      | 844:-       | 840:lw      | 836:lui     | 832:sw      BUS_LOAD  MEM[840] accepted 1
 2559:  848:-       | 844:sw      | 844:-       | 840:lw      | 836:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2560:  848:lw      | 848:-       | 844:sw      | 844:-       | 840:lw      r15=19288  BUS_LOAD  MEM[840] accepted 1
 2561:  852:-       | 848:lw      | 848:-       | 844:sw      | 844:-       BUS_STORE MEM[65432] = 19288 accepted 1
 2562:  852:bne     | 852:-       | 848:lw      | 848:-       | 844:sw      BUS_LOAD  MEM[848] accepted 1
 2563:  856:-       | 852:bne     | 852:-       | 848:lw      | 848:-       BUS_LOAD  MEM[65432] accepted 1
 2564:  856:lui     | 856:-       | 852:bne     | 852:-       | 848:lw      r15=19288  BUS_LOAD  MEM[848] accepted 1
 2565:  860:addi    | 856:lui     | 856:-       | 852:bne     | 852:-       BUS_LOAD  MEM[856] accepted 1
 2566:  912:lw      |   0:-       |   0:-       |   0:-       | 852:bne     BUS_LOAD  MEM[904] accepted 1
 2567:  916:lw      | 912:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 2568:  920:-       | 916:lw      | 912:lw      |   0:-       |   0:-       BUS_LOAD  MEM[912] accepted 1
 2569:  920:-       | 916:lw      |   0:-       | 912:lw      |   0:-       BUS_LOAD  MEM[65432] accepted 1
 2570:  920:sw      | 920:-       | 916:lw      |   0:-       | 912:lw      r15=19288  BUS_LOAD  MEM[912] accepted 1
 2571:  924:-       | 920:sw      | 920:-       | 916:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2572:  924:lw      | 924:-       | 920:sw      | 920:-       | 916:lw      r15=19288  BUS_LOAD  MEM[920] accepted 1
 2573:  928:-       | 924:lw      | 924:-       | 920:sw      | 920:-       BUS_STORE MEM[65436] = 19288 accepted 1
 2574:  928:lw      | 928:-       | 924:lw      | 924:-       | 920:sw      BUS_LOAD  MEM[920] accepted 1
 2575:  932:-       | 928:lw      | 928:-       | 924:lw      | 924:-       BUS_LOAD  MEM[65436] accepted 1
 2576:  932:lw      | 932:-       | 928:lw      | 928:-       | 924:lw      r15=19288  BUS_LOAD  MEM[928] accepted 1
 2577:  936:-       | 932:lw      | 932:-       | 928:lw      | 928:-       BUS_LOAD  MEM[19292] accepted 1
 2578:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=0  BUS_LOAD  MEM[928] accepted 1
 2579:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 2580:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 2581:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 2582: 1068:lui     |   0:-       |   0:-       |   0:-       | 936:bltu    BUS_LOAD  MEM[1064] accepted 1
 2583: 1072:lw      |1068:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1064] accepted 1
 2584: 1076:lw      |1072:lw      |1068:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1072] accepted 1
 2585: 1080:bne     |1076:lw      |1072:lw      |1068:lui     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 2586: 1084:-       |1080:bne     |1076:lw      |1072:lw      |1068:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2587: 1084:-       |1080:bne     |   0:-       |1076:lw      |1072:lw      r15=19288  BUS_LOAD  MEM[65436] accepted 1
 2588: 1084:lw      |1084:-       |1080:bne     |   0:-       |1076:lw      r14=19288  BUS_LOAD  MEM[1080] accepted 1
 2589: 1088:auipc   |1084:lw      |1084:-       |1080:bne     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 2590: 1092:jalr    |1088:auipc   |1084:lw      |1084:-       |1080:bne     BUS_LOAD  MEM[1088] accepted 1
 2591: 1096:-       |1092:jalr    |1088:auipc   |1084:lw      |1084:-       BUS_LOAD  MEM[65428] accepted 1
 2592: 1096:sw      |1096:-       |1092:jalr    |1088:auipc   |1084:lw      r10=12  BUS_LOAD  MEM[1088] accepted 1
 2593: 1100:lw      |1096:sw      |1096:-       |1092:jalr    |1088:auipc   r1=1084  BUS_LOAD  MEM[1096] accepted 1
 2594:  584:addi    |   0:-       |   0:-       |   0:-       |1092:jalr    r1=1092  BUS_LOAD  MEM[576] accepted 1
 2595:  588:sw      | 584:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 2596:  592:sw      | 588:sw      | 584:addi    |   0:-       |   0:-       BUS_LOAD  MEM[584] accepted 1
 2597:  596:addi    | 592:sw      | 588:sw      | 584:addi    |   0:-       BUS_LOAD  MEM[592] accepted 1
 2598:  600:-       | 596:addi    | 592:sw      | 588:sw      | 584:addi    r2=65360  BUS_STORE MEM[65404] = 1092 accepted 1
 2599:  600:-       | 600:-       | 596:addi    | 592:sw      | 588:sw      BUS_STORE MEM[65400] = 65456 accepted 1
 2600:  600:sw      | 600:-       | 600:-       | 596:addi    | 592:sw      BUS_LOAD  MEM[592] accepted 1
 2601:  604:lui     | 600:sw      | 600:-       | 600:-       | 596:addi    r8=65408  BUS_LOAD  MEM[600] accepted 1
 2602:  608:lw      | 604:lui     | 600:sw      | 600:-       | 600:-       BUS_LOAD  MEM[600] accepted 1
 2603:  612:-       | 608:lw      | 604:lui     | 600:sw      | 600:-       BUS_STORE MEM[65372] = 12 accepted 1
 2604:  612:lw      | 612:-       | 608:lw      | 604:lui     | 600:sw      BUS_LOAD  MEM[608] accepted 1
 2605:  616:-       | 612:lw      | 612:-       | 608:lw      | 604:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 2606:  616:bgeu    | 616:-       | 612:lw      | 612:-       | 608:lw      r15=16336  BUS_LOAD  MEM[608] accepted 1
 2607:  620:-       | 616:bgeu    | 616:-       | 612:lw      | 612:-       BUS_LOAD  MEM[65372] accepted 1
 2608:  620:addi    | 620:-       | 616:bgeu    | 616:-       | 612:lw      r14=12  BUS_LOAD  MEM[616] accepted 1
 2609:  624:jal     | 620:addi    | 620:-       | 616:bgeu    | 616:-       BUS_LOAD  MEM[616] accepted 1
 2610:  628:lui     |   0:-       |   0:-       |   0:-       | 616:bgeu    BUS_LOAD  MEM[624] accepted 1
 2611:  632:lw      | 628:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[624] accepted 1
 2612:  636:sw      | 632:lw      | 628:lui     |   0:-       |   0:-       BUS_LOAD  MEM[632] accepted 1
 2613:  640:-       | 636:sw      | 632:lw      | 628:lui     |   0:-       BUS_LOAD  MEM[632] accepted 1
 2614:  640:-       | 636:sw      |   0:-       | 632:lw      | 628:lui     r15=4096  BUS_LOAD  MEM[2720] accepted 1
 2615:  640:lui     | 640:-       | 636:sw      |   0:-       | 632:lw      r15=2952  BUS_LOAD  MEM[632] accepted 1
 2616:  644:-       | 640:lui     | 640:-       | 636:sw      |   0:-       BUS_STORE MEM[65388] = 2952 accepted 1
 2617:  644:lw      | 644:-       | 640:lui     | 640:-       | 636:sw      BUS_LOAD  MEM[640] accepted 1
 2618:  648:lw      | 644:lw      | 644:-       | 640:lui     | 640:-       BUS_LOAD  MEM[640] accepted 1
 2619:  652:add     | 648:lw      | 644:lw      | 644:-       | 640:lui     r15=4096  BUS_LOAD  MEM[648] accepted 1
 2620:  656:-       | 652:add     | 648:lw      | 644:lw      | 644:-       BUS_LOAD  MEM[2720] accepted 1
 2621:  656:-       | 652:add     |   0:-       | 648:lw      | 644:lw      r14=2952  BUS_LOAD  MEM[65372] accepted 1
 2622:  656:lui     | 656:-       | 652:add     |   0:-       | 648:lw      r15=12  BUS_LOAD  MEM[648] accepted 1
 2623:  660:sw      | 656:lui     | 656:-       | 652:add     |   0:-       BUS_LOAD  MEM[656] accepted 1
 2624:  664:lui     | 660:sw      | 656:lui     | 656:-       | 652:add     r14=2964  BUS_LOAD  MEM[656] accepted 1
 2625:  668:lw      | 664:lui     | 660:sw      | 656:lui     | 656:-       BUS_LOAD  MEM[664] accepted 1
 2626:  672:-       | 668:lw      | 664:lui     | 660:sw      | 656:lui     r15=4096  BUS_STORE MEM[2720] = 2964 accepted 1
 2627:  672:lw      | 672:-       | 668:lw      | 664:lui     | 660:sw      BUS_LOAD  MEM[664] accepted 1
 2628:  676:-       | 672:lw      | 672:-       | 668:lw      | 664:lui     r15=4096  BUS_LOAD  MEM[2724] accepted 1
 2629:  676:sub     | 676:-       | 672:lw      | 672:-       | 668:lw      r14=16336  BUS_LOAD  MEM[672] accepted 1
 2630:  680:-       | 676:sub     | 676:-       | 672:lw      | 672:-       BUS_LOAD  MEM[65372] accepted 1
 2631:  680:lui     | 680:-       | 676:sub     | 676:-       | 672:lw      r15=12  BUS_LOAD  MEM[672] accepted 1
 2632:  684:sw      | 680:lui     | 680:-       | 676:sub     | 676:-       BUS_LOAD  MEM[680] accepted 1
 2633:  688:lw      | 684:sw      | 680:lui     | 680:-       | 676:sub     r14=16324  BUS_LOAD  MEM[680] accepted 1
 2634:  692:addi    | 688:lw      | 684:sw      | 680:lui     | 680:-       BUS_LOAD  MEM[688] accepted 1
 2635:  696:-       | 692:addi    | 688:lw      | 684:sw      | 680:lui     r15=4096  BUS_STORE MEM[2724] = 16324 accepted 1
 2636:  696:-       | 692:addi    |   0:-       | 688:lw      | 684:sw      BUS_LOAD  MEM[65372] accepted 1
 2637:  696:lw      | 696:-       | 692:addi    |   0:-       | 688:lw      r15=12  BUS_LOAD  MEM[688] accepted 1
 2638:  700:sw      | 696:lw      | 696:-       | 692:addi    |   0:-       BUS_LOAD  MEM[696] accepted 1
 2639:  704:-       | 700:sw      | 696:lw      | 696:-       | 692:addi    r14=4  BUS_LOAD  MEM[696] accepted 1
 2640:  704:-       | 700:sw      |   0:-       | 696:lw      | 696:-       BUS_LOAD  MEM[65388] accepted 1
 2641:  704:lw      | 704:-       | 700:sw      |   0:-       | 696:lw      r15=2952  BUS_LOAD  MEM[696] accepted 1
 2642:  708:-       | 704:lw      | 704:-       | 700:sw      |   0:-       BUS_STORE MEM[2956] = 4 accepted 1
 2643:  708:addi    | 708:-       | 704:lw      | 704:-       | 700:sw      BUS_LOAD  MEM[704] accepted 1
 2644:  712:-       | 708:addi    | 708:-       | 704:lw      | 704:-       BUS_LOAD  MEM[65388] accepted 1
 2645:  712:sw      | 712:-       | 708:addi    | 708:-       | 704:lw      r15=2952  BUS_LOAD  MEM[704] accepted 1
 2646:  716:lw      | 712:sw      | 712:-       | 708:addi    | 708:-       BUS_LOAD  MEM[712] accepted 1
 2647:  720:auipc   | 716:lw      | 712:sw      | 712:-       | 708:addi    r15=2960  BUS_LOAD  MEM[712] accepted 1
 2648:  724:-       | 720:auipc   | 716:lw      | 712:sw      | 712:-       BUS_STORE MEM[65388] = 2960 accepted 1
 2649:  724:-       | 724:-       | 720:auipc   | 716:lw      | 712:sw      BUS_LOAD  MEM[65388] accepted 1
 2650:  724:jalr    | 724:-       | 724:-       | 720:auipc   | 716:lw      r10=2960  BUS_LOAD  MEM[720] accepted 1
 2651:  728:lui     | 724:jalr    | 724:-       | 724:-       | 720:auipc   r1=716  BUS_LOAD  MEM[720] accepted 1
 2652:  732:lw      | 728:lui     | 724:jalr    | 724:-       | 724:-       BUS_LOAD  MEM[728] accepted 1
 2653:  736:addi    | 732:lw      | 728:lui     | 724:jalr    | 724:-       BUS_LOAD  MEM[728] accepted 1
 2654:  184:addi    |   0:-       |   0:-       |   0:-       | 724:jalr    r1=724  BUS_LOAD  MEM[176] accepted 1
 2655:  188:sw      | 184:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2656:  192:sw      | 188:sw      | 184:addi    |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2657:  196:addi    | 192:sw      | 188:sw      | 184:addi    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2658:  200:-       | 196:addi    | 192:sw      | 188:sw      | 184:addi    r2=65312  BUS_STORE MEM[65356] = 724 accepted 1
 2659:  200:-       | 200:-       | 196:addi    | 192:sw      | 188:sw      BUS_STORE MEM[65352] = 65408 accepted 1
 2660:  200:sw      | 200:-       | 200:-       | 196:addi    | 192:sw      BUS_LOAD  MEM[192] accepted 1
 2661:  204:lw      | 200:sw      | 200:-       | 200:-       | 196:addi    r8=65360  BUS_LOAD  MEM[200] accepted 1
 2662:  208:lui     | 204:lw      | 200:sw      | 200:-       | 200:-       BUS_LOAD  MEM[200] accepted 1
 2663:  212:-       | 208:lui     | 204:lw      | 200:sw      | 200:-       BUS_STORE MEM[65324] = 2960 accepted 1
 2664:  212:-       | 212:-       | 208:lui     | 204:lw      | 200:sw      BUS_LOAD  MEM[65324] accepted 1
 2665:  212:addi    | 212:-       | 212:-       | 208:lui     | 204:lw      r14=2960  BUS_LOAD  MEM[208] accepted 1
 2666:  216:bltu    | 212:addi    | 212:-       | 212:-       | 208:lui     r15=4096  BUS_LOAD  MEM[208] accepted 1
 2667:  220:lui     | 216:bltu    | 212:addi    | 212:-       | 212:-       BUS_LOAD  MEM[216] accepted 1
 2668:  224:addi    | 220:lui     | 216:bltu    | 212:addi    | 212:-       BUS_LOAD  MEM[216] accepted 1
 2669:  228:lw      | 224:addi    | 220:lui     | 216:bltu    | 212:addi    r15=2904  BUS_LOAD  MEM[224] accepted 1
 2670:  232:bgeu    | 228:lw      | 224:addi    | 220:lui     | 216:bltu    BUS_LOAD  MEM[224] accepted 1
 2671:  236:-       | 232:bgeu    | 228:lw      | 224:addi    | 220:lui     r15=20480  BUS_LOAD  MEM[232] accepted 1
 2672:  236:-       | 232:bgeu    |   0:-       | 228:lw      | 224:addi    r15=19288  BUS_LOAD  MEM[65324] accepted 1
 2673:  236:addi    | 236:-       | 232:bgeu    |   0:-       | 228:lw      r14=2960  BUS_LOAD  MEM[232] accepted 1
 2674:  240:auipc   | 236:addi    | 236:-       | 232:bgeu    |   0:-       BUS_LOAD  MEM[232] accepted 1
 2675:  248:lw      |   0:-       |   0:-       |   0:-       | 232:bgeu    BUS_LOAD  MEM[240] accepted 1
 2676:  252:addi    | 248:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 2677:  256:-       | 252:addi    | 248:lw      |   0:-       |   0:-       BUS_LOAD  MEM[248] accepted 1
 2678:  256:-       | 252:addi    |   0:-       | 248:lw      |   0:-       BUS_LOAD  MEM[65324] accepted 1
 2679:  256:sw      | 256:-       | 252:addi    |   0:-       | 248:lw      r15=2960  BUS_LOAD  MEM[248] accepted 1
 2680:  260:lui     | 256:sw      | 256:-       | 252:addi    |   0:-       BUS_LOAD  MEM[256] accepted 1
 2681:  264:lw      | 260:lui     | 256:sw      | 256:-       | 252:addi    r15=2952  BUS_LOAD  MEM[256] accepted 1
 2682:  268:-       | 264:lw      | 260:lui     | 256:sw      | 256:-       BUS_STORE MEM[65336] = 2952 accepted 1
 2683:  268:sw      | 268:-       | 264:lw      | 260:lui     | 256:sw      BUS_LOAD  MEM[264] accepted 1
 2684:  272:-       | 268:sw      | 268:-       | 264:lw      | 260:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2685:  272:jal     | 272:-       | 268:sw      | 268:-       | 264:lw      r15=19288  BUS_LOAD  MEM[264] accepted 1
 2686:  276:-       | 272:jal     | 272:-       | 268:sw      | 268:-       BUS_STORE MEM[65340] = 19288 accepted 1
 2687:  276:lw      | 276:-       | 272:jal     | 272:-       | 268:sw      BUS_LOAD  MEM[272] accepted 1
 2688:  280:lw      | 276:lw      | 276:-       | 272:jal     | 272:-       BUS_LOAD  MEM[272] accepted 1
 2689:  332:lw      |   0:-       |   0:-       |   0:-       | 272:jal     BUS_LOAD  MEM[328] accepted 1
 2690:  336:lw      | 332:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[328] accepted 1
 2691:  340:bgeu    | 336:lw      | 332:lw      |   0:-       |   0:-       BUS_LOAD  MEM[336] accepted 1
 2692:  344:-       | 340:bgeu    | 336:lw      | 332:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 2693:  344:-       | 340:bgeu    |   0:-       | 336:lw      | 332:lw      r14=2952  BUS_LOAD  MEM[65340] accepted 1
 2694:  344:lw      | 344:-       | 340:bgeu    |   0:-       | 336:lw      r15=19288  BUS_LOAD  MEM[336] accepted 1
 2695:  348:lw      | 344:lw      | 344:-       | 340:bgeu    |   0:-       BUS_LOAD  MEM[344] accepted 1
 2696:  276:lw      |   0:-       |   0:-       |   0:-       | 340:bgeu    BUS_LOAD  MEM[272] accepted 1
 2697:  280:lw      | 276:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[272] accepted 1
 2698:  284:-       | 280:lw      | 276:lw      |   0:-       |   0:-       BUS_LOAD  MEM[280] accepted 1
 2699:  284:-       | 280:lw      |   0:-       | 276:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 2700:  284:lw      | 284:-       | 280:lw      |   0:-       | 276:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 2701:  288:-       | 284:lw      | 284:-       | 280:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2702:  288:bltu    | 288:-       | 284:lw      | 284:-       | 280:lw      r15=19288  BUS_LOAD  MEM[280] accepted 1
 2703:  292:-       | 288:bltu    | 288:-       | 284:lw      | 284:-       BUS_LOAD  MEM[65340] accepted 1
 2704:  292:lw      | 292:-       | 288:bltu    | 288:-       | 284:lw      r14=19288  BUS_LOAD  MEM[288] accepted 1
 2705:  296:lw      | 292:lw      | 292:-       | 288:bltu    | 288:-       BUS_LOAD  MEM[288] accepted 1
 2706:  300:bltu    | 296:lw      | 292:lw      | 292:-       | 288:bltu    BUS_LOAD  MEM[296] accepted 1
 2707:  304:-       | 300:bltu    | 296:lw      | 292:lw      | 292:-       BUS_LOAD  MEM[65336] accepted 1
 2708:  304:-       | 300:bltu    |   0:-       | 296:lw      | 292:lw      r14=2952  BUS_LOAD  MEM[65340] accepted 1
 2709:  304:lw      | 304:-       | 300:bltu    |   0:-       | 296:lw      r15=19288  BUS_LOAD  MEM[296] accepted 1
 2710:  308:lw      | 304:lw      | 304:-       | 300:bltu    |   0:-       BUS_LOAD  MEM[304] accepted 1
 2711:  312:-       | 308:lw      | 304:lw      | 304:-       | 300:bltu    BUS_LOAD  MEM[304] accepted 1
 2712:  312:-       | 308:lw      |   0:-       | 304:lw      | 304:-       BUS_LOAD  MEM[65340] accepted 1
 2713:  312:lw      | 312:-       | 308:lw      |   0:-       | 304:lw      r15=19288  BUS_LOAD  MEM[304] accepted 1
 2714:  316:-       | 312:lw      | 312:-       | 308:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2715:  316:bltu    | 316:-       | 312:lw      | 312:-       | 308:lw      r15=19288  BUS_LOAD  MEM[312] accepted 1
 2716:  320:-       | 316:bltu    | 316:-       | 312:lw      | 312:-       BUS_LOAD  MEM[65336] accepted 1
 2717:  320:lw      | 320:-       | 316:bltu    | 316:-       | 312:lw      r14=2952  BUS_LOAD  MEM[312] accepted 1
 2718:  324:lw      | 320:lw      | 320:-       | 316:bltu    | 316:-       BUS_LOAD  MEM[320] accepted 1
 2719:  360:lw      |   0:-       |   0:-       |   0:-       | 316:bltu    BUS_LOAD  MEM[352] accepted 1
 2720:  364:lw      | 360:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 2721:  368:-       | 364:lw      | 360:lw      |   0:-       |   0:-       BUS_LOAD  MEM[360] accepted 1
 2722:  368:-       | 364:lw      |   0:-       | 360:lw      |   0:-       BUS_LOAD  MEM[65336] accepted 1
 2723:  368:slli    | 368:-       | 364:lw      |   0:-       | 360:lw      r15=2952  BUS_LOAD  MEM[360] accepted 1
 2724:  372:-       | 368:slli    | 368:-       | 364:lw      |   0:-       BUS_LOAD  MEM[2956] accepted 1
 2725:  372:lw      | 372:-       | 368:slli    | 368:-       | 364:lw      r15=4  BUS_LOAD  MEM[368] accepted 1
 2726:  376:add     | 372:lw      | 372:-       | 368:slli    | 368:-       BUS_LOAD  MEM[368] accepted 1
 2727:  380:-       | 376:add     | 372:lw      | 372:-       | 368:slli    r15=32  BUS_LOAD  MEM[376] accepted 1
 2728:  380:-       | 376:add     |   0:-       | 372:lw      | 372:-       BUS_LOAD  MEM[65336] accepted 1
 2729:  380:lw      | 380:-       | 376:add     |   0:-       | 372:lw      r14=2952  BUS_LOAD  MEM[376] accepted 1
 2730:  384:lw      | 380:lw      | 380:-       | 376:add     |   0:-       BUS_LOAD  MEM[376] accepted 1
 2731:  388:-       | 384:lw      | 380:lw      | 380:-       | 376:add     r14=2984  BUS_LOAD  MEM[384] accepted 1
 2732:  388:-       | 384:lw      |   0:-       | 380:lw      | 380:-       BUS_LOAD  MEM[65340] accepted 1
 2733:  388:bne     | 388:-       | 384:lw      |   0:-       | 380:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 2734:  392:-       | 388:bne     | 388:-       | 384:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2735:  392:lw      | 392:-       | 388:bne     | 388:-       | 384:lw      r15=19288  BUS_LOAD  MEM[384] accepted 1
 2736:  396:lw      | 392:lw      | 392:-       | 388:bne     | 388:-       BUS_LOAD  MEM[392] accepted 1
 2737:  448:lw      |   0:-       |   0:-       |   0:-       | 388:bne     BUS_LOAD  MEM[440] accepted 1
 2738:  452:lw      | 448:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 2739:  456:-       | 452:lw      | 448:lw      |   0:-       |   0:-       BUS_LOAD  MEM[448] accepted 1
 2740:  456:-       | 452:lw      |   0:-       | 448:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 2741:  456:lw      | 456:-       | 452:lw      |   0:-       | 448:lw      r15=19288  BUS_LOAD  MEM[448] accepted 1
 2742:  460:-       | 456:lw      | 456:-       | 452:lw      |   0:-       BUS_LOAD  MEM[19288] accepted 1
 2743:  460:sw      | 460:-       | 456:lw      | 456:-       | 452:lw      r14=19288  BUS_LOAD  MEM[456] accepted 1
 2744:  464:-       | 460:sw      | 460:-       | 456:lw      | 456:-       BUS_LOAD  MEM[65336] accepted 1
 2745:  464:lw      | 464:-       | 460:sw      | 460:-       | 456:lw      r15=2952  BUS_LOAD  MEM[456] accepted 1
 2746:  468:-       | 464:lw      | 464:-       | 460:sw      | 460:-       BUS_STORE MEM[2952] = 19288 accepted 1
 2747:  468:lw      | 468:-       | 464:lw      | 464:-       | 460:sw      BUS_LOAD  MEM[464] accepted 1
 2748:  472:-       | 468:lw      | 468:-       | 464:lw      | 464:-       BUS_LOAD  MEM[65340] accepted 1
 2749:  472:slli    | 472:-       | 468:lw      | 468:-       | 464:lw      r15=19288  BUS_LOAD  MEM[464] accepted 1
 2750:  476:-       | 472:slli    | 472:-       | 468:lw      | 468:-       BUS_LOAD  MEM[19292] accepted 1
 2751:  476:lw      | 476:-       | 472:slli    | 472:-       | 468:lw      r15=0  BUS_LOAD  MEM[472] accepted 1
 2752:  480:add     | 476:lw      | 476:-       | 472:slli    | 472:-       BUS_LOAD  MEM[472] accepted 1
 2753:  484:-       | 480:add     | 476:lw      | 476:-       | 472:slli    r15=0  BUS_LOAD  MEM[480] accepted 1
 2754:  484:-       | 480:add     |   0:-       | 476:lw      | 476:-       BUS_LOAD  MEM[65340] accepted 1
 2755:  484:lw      | 484:-       | 480:add     |   0:-       | 476:lw      r14=19288  BUS_LOAD  MEM[480] accepted 1
 2756:  488:bne     | 484:lw      | 484:-       | 480:add     |   0:-       BUS_LOAD  MEM[480] accepted 1
 2757:  492:-       | 488:bne     | 484:lw      | 484:-       | 480:add     r15=19288  BUS_LOAD  MEM[488] accepted 1
 2758:  492:-       | 488:bne     |   0:-       | 484:lw      | 484:-       BUS_LOAD  MEM[65336] accepted 1
 2759:  492:lw      | 492:-       | 488:bne     |   0:-       | 484:lw      r14=2952  BUS_LOAD  MEM[488] accepted 1
 2760:  496:lw      | 492:lw      | 492:-       | 488:bne     |   0:-       BUS_LOAD  MEM[488] accepted 1
 2761:  540:lw      |   0:-       |   0:-       |   0:-       | 488:bne     BUS_LOAD  MEM[536] accepted 1
 2762:  544:lw      | 540:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[536] accepted 1
 2763:  548:sw      | 544:lw      | 540:lw      |   0:-       |   0:-       BUS_LOAD  MEM[544] accepted 1
 2764:  552:-       | 548:sw      | 544:lw      | 540:lw      |   0:-       BUS_LOAD  MEM[65340] accepted 1
 2765:  552:-       | 548:sw      |   0:-       | 544:lw      | 540:lw      r15=19288  BUS_LOAD  MEM[65336] accepted 1
 2766:  552:lui     | 552:-       | 548:sw      |   0:-       | 544:lw      r14=2952  BUS_LOAD  MEM[544] accepted 1
 2767:  556:-       | 552:lui     | 552:-       | 548:sw      |   0:-       BUS_STORE MEM[19288] = 2952 accepted 1
 2768:  556:lw      | 556:-       | 552:lui     | 552:-       | 548:sw      BUS_LOAD  MEM[552] accepted 1
 2769:  560:sw      | 556:lw      | 556:-       | 552:lui     | 552:-       BUS_LOAD  MEM[552] accepted 1
 2770:  564:-       | 560:sw      | 556:lw      | 556:-       | 552:lui     r15=20480  BUS_LOAD  MEM[560] accepted 1
 2771:  564:-       | 560:sw      |   0:-       | 556:lw      | 556:-       BUS_LOAD  MEM[65340] accepted 1
 2772:  564:nop     | 564:-       | 560:sw      |   0:-       | 556:lw      r14=19288  BUS_LOAD  MEM[560] accepted 1
 2773:  568:-       | 564:nop     | 564:-       | 560:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 2774:  568:lw      | 568:-       | 564:nop     | 564:-       | 560:sw      BUS_LOAD  MEM[560] accepted 1
 2775:  572:lw      | 568:lw      | 568:-       | 564:nop     | 564:-       BUS_LOAD  MEM[568] accepted 1
 2776:  576:addi    | 572:lw      | 568:lw      | 568:-       | 564:nop     BUS_LOAD  MEM[568] accepted 1
 2777:  580:-       | 576:addi    | 572:lw      | 568:lw      | 568:-       BUS_LOAD  MEM[65356] accepted 1
 2778:  580:-       | 580:-       | 576:addi    | 572:lw      | 568:lw      r1=724  BUS_LOAD  MEM[65352] accepted 1
 2779:  580:jalr    | 580:-       | 580:-       | 576:addi    | 572:lw      r8=65408  BUS_LOAD  MEM[576] accepted 1
 2780:  584:addi    | 580:jalr    | 580:-       | 580:-       | 576:addi    r2=65360  BUS_LOAD  MEM[576] accepted 1
 2781:  588:sw      | 584:addi    | 580:jalr    | 580:-       | 580:-       BUS_LOAD  MEM[584] accepted 1
 2782:  592:sw      | 588:sw      | 584:addi    | 580:jalr    | 580:-       BUS_LOAD  MEM[584] accepted 1
 2783:  728:lui     |   0:-       |   0:-       |   0:-       | 580:jalr    BUS_LOAD  MEM[720] accepted 1
 2784:  732:lw      | 728:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 2785:  736:addi    | 732:lw      | 728:lui     |   0:-       |   0:-       BUS_LOAD  MEM[728] accepted 1
 2786:  740:-       | 736:addi    | 732:lw      | 728:lui     |   0:-       BUS_LOAD  MEM[736] accepted 1
 2787:  740:-       | 736:addi    |   0:-       | 732:lw      | 728:lui     r15=20480  BUS_LOAD  MEM[19296] accepted 1
 2788:  740:lw      | 740:-       | 736:addi    |   0:-       | 732:lw      r15=19288  BUS_LOAD  MEM[736] accepted 1
 2789:  744:lw      | 740:lw      | 740:-       | 736:addi    |   0:-       BUS_LOAD  MEM[736] accepted 1
 2790:  748:addi    | 744:lw      | 740:lw      | 740:-       | 736:addi    r10=19288  BUS_LOAD  MEM[744] accepted 1
 2791:  752:-       | 748:addi    | 744:lw      | 740:lw      | 740:-       BUS_LOAD  MEM[65404] accepted 1
 2792:  752:-       | 752:-       | 748:addi    | 744:lw      | 740:lw      r1=1092  BUS_LOAD  MEM[65400] accepted 1
 2793:  752:jalr    | 752:-       | 752:-       | 748:addi    | 744:lw      r8=65456  BUS_LOAD  MEM[744] accepted 1
 2794:  756:addi    | 752:jalr    | 752:-       | 752:-       | 748:addi    r2=65408  BUS_LOAD  MEM[752] accepted 1
 2795:  760:sw      | 756:addi    | 752:jalr    | 752:-       | 752:-       BUS_LOAD  MEM[752] accepted 1
 2796:  764:sw      | 760:sw      | 756:addi    | 752:jalr    | 752:-       BUS_LOAD  MEM[760] accepted 1
 2797: 1096:sw      |   0:-       |   0:-       |   0:-       | 752:jalr    BUS_LOAD  MEM[1088] accepted 1
 2798: 1100:lw      |1096:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 2799: 1104:bne     |1100:lw      |1096:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1096] accepted 1
 2800: 1108:-       |1104:bne     |1100:lw      |1096:sw      |   0:-       BUS_STORE MEM[65436] = 19288 accepted 1
 2801: 1108:-       |1104:bne     |   0:-       |1100:lw      |1096:sw      BUS_LOAD  MEM[65436] accepted 1
 2802: 1108:addi    |1108:-       |1104:bne     |   0:-       |1100:lw      r15=19288  BUS_LOAD  MEM[1104] accepted 1
 2803: 1112:jal     |1108:addi    |1108:-       |1104:bne     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 2804: 1116:lw      |   0:-       |   0:-       |   0:-       |1104:bne     BUS_LOAD  MEM[1112] accepted 1
 2805: 1120:sw      |1116:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1112] accepted 1
 2806: 1124:-       |1120:sw      |1116:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1120] accepted 1
 2807: 1124:-       |1120:sw      |   0:-       |1116:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 2808: 1124:lw      |1124:-       |1120:sw      |   0:-       |1116:lw      r15=19288  BUS_LOAD  MEM[1120] accepted 1
 2809: 1128:-       |1124:lw      |1124:-       |1120:sw      |   0:-       BUS_STORE MEM[65432] = 19288 accepted 1
 2810: 1128:lw      |1128:-       |1124:lw      |1124:-       |1120:sw      BUS_LOAD  MEM[1120] accepted 1
 2811: 1132:-       |1128:lw      |1128:-       |1124:lw      |1124:-       BUS_LOAD  MEM[65436] accepted 1
 2812: 1132:sw      |1132:-       |1128:lw      |1128:-       |1124:lw      r15=19288  BUS_LOAD  MEM[1128] accepted 1
 2813: 1136:-       |1132:sw      |1132:-       |1128:lw      |1128:-       BUS_LOAD  MEM[19288] accepted 1
 2814: 1136:jal     |1136:-       |1132:sw      |1132:-       |1128:lw      r15=2952  BUS_LOAD  MEM[1128] accepted 1
 2815: 1140:-       |1136:jal     |1136:-       |1132:sw      |1132:-       BUS_STORE MEM[65436] = 2952 accepted 1
 2816: 1140:addi    |1140:-       |1136:jal     |1136:-       |1132:sw      BUS_LOAD  MEM[1136] accepted 1
 2817: 1144:lw      |1140:addi    |1140:-       |1136:jal     |1136:-       BUS_LOAD  MEM[1136] accepted 1
 2818:  924:lw      |   0:-       |   0:-       |   0:-       |1136:jal     BUS_LOAD  MEM[920] accepted 1
 2819:  928:lw      | 924:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[920] accepted 1
 2820:  932:-       | 928:lw      | 924:lw      |   0:-       |   0:-       BUS_LOAD  MEM[928] accepted 1
 2821:  932:-       | 928:lw      |   0:-       | 924:lw      |   0:-       BUS_LOAD  MEM[65436] accepted 1
 2822:  932:lw      | 932:-       | 928:lw      |   0:-       | 924:lw      r15=2952  BUS_LOAD  MEM[928] accepted 1
 2823:  936:-       | 932:lw      | 932:-       | 928:lw      |   0:-       BUS_LOAD  MEM[2956] accepted 1
 2824:  936:bltu    | 936:-       | 932:lw      | 932:-       | 928:lw      r15=4  BUS_LOAD  MEM[928] accepted 1
 2825:  940:-       | 936:bltu    | 936:-       | 932:lw      | 932:-       BUS_LOAD  MEM[65420] accepted 1
 2826:  940:lw      | 940:-       | 936:bltu    | 936:-       | 932:lw      r14=4  BUS_LOAD  MEM[936] accepted 1
 2827:  944:lw      | 940:lw      | 940:-       | 936:bltu    | 936:-       BUS_LOAD  MEM[936] accepted 1
 2828:  948:-       | 944:lw      | 940:lw      | 940:-       | 936:bltu    BUS_LOAD  MEM[944] accepted 1
 2829:  948:-       | 944:lw      |   0:-       | 940:lw      | 940:-       BUS_LOAD  MEM[65436] accepted 1
 2830:  948:lw      | 948:-       | 944:lw      |   0:-       | 940:lw      r15=2952  BUS_LOAD  MEM[944] accepted 1
 2831:  952:-       | 948:lw      | 948:-       | 944:lw      |   0:-       BUS_LOAD  MEM[2956] accepted 1
 2832:  952:bne     | 952:-       | 948:lw      | 948:-       | 944:lw      r15=4  BUS_LOAD  MEM[944] accepted 1
 2833:  956:-       | 952:bne     | 952:-       | 948:lw      | 948:-       BUS_LOAD  MEM[65420] accepted 1
 2834:  956:lw      | 956:-       | 952:bne     | 952:-       | 948:lw      r14=4  BUS_LOAD  MEM[952] accepted 1
 2835:  960:lw      | 956:lw      | 956:-       | 952:bne     | 952:-       BUS_LOAD  MEM[952] accepted 1
 2836:  964:-       | 960:lw      | 956:lw      | 956:-       | 952:bne     BUS_LOAD  MEM[960] accepted 1
 2837:  964:-       | 960:lw      |   0:-       | 956:lw      | 956:-       BUS_LOAD  MEM[65436] accepted 1
 2838:  964:lw      | 964:-       | 960:lw      |   0:-       | 956:lw      r15=2952  BUS_LOAD  MEM[960] accepted 1
 2839:  968:-       | 964:lw      | 964:-       | 960:lw      |   0:-       BUS_LOAD  MEM[2952] accepted 1
 2840:  968:sw      | 968:-       | 964:lw      | 964:-       | 960:lw      r14=19288  BUS_LOAD  MEM[960] accepted 1
 2841:  972:-       | 968:sw      | 968:-       | 964:lw      | 964:-       BUS_LOAD  MEM[65432] accepted 1
 2842:  972:jal     | 972:-       | 968:sw      | 968:-       | 964:lw      r15=19288  BUS_LOAD  MEM[968] accepted 1
 2843:  976:-       | 972:jal     | 972:-       | 968:sw      | 968:-       BUS_STORE MEM[19288] = 19288 accepted 1
 2844:  976:lw      | 976:-       | 972:jal     | 972:-       | 968:sw      BUS_LOAD  MEM[968] accepted 1
 2845:  980:lw      | 976:lw      | 976:-       | 972:jal     | 972:-       BUS_LOAD  MEM[976] accepted 1
 2846: 1036:lui     |   0:-       |   0:-       |   0:-       | 972:jal     BUS_LOAD  MEM[1032] accepted 1
 2847: 1040:lw      |1036:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1032] accepted 1
 2848: 1044:sw      |1040:lw      |1036:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2849: 1048:-       |1044:sw      |1040:lw      |1036:lui     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2850: 1048:-       |1044:sw      |   0:-       |1040:lw      |1036:lui     r15=20480  BUS_LOAD  MEM[65432] accepted 1
 2851: 1048:lw      |1048:-       |1044:sw      |   0:-       |1040:lw      r14=19288  BUS_LOAD  MEM[1040] accepted 1
 2852: 1052:-       |1048:lw      |1048:-       |1044:sw      |   0:-       BUS_STORE MEM[19296] = 19288 accepted 1
 2853: 1052:addi    |1052:-       |1048:lw      |1048:-       |1044:sw      BUS_LOAD  MEM[1048] accepted 1
 2854: 1056:-       |1052:addi    |1052:-       |1048:lw      |1048:-       BUS_LOAD  MEM[65436] accepted 1
 2855: 1056:sw      |1056:-       |1052:addi    |1052:-       |1048:lw      r15=2952  BUS_LOAD  MEM[1048] accepted 1
 2856: 1060:lw      |1056:sw      |1056:-       |1052:addi    |1052:-       BUS_LOAD  MEM[1056] accepted 1
 2857: 1064:jal     |1060:lw      |1056:sw      |1056:-       |1052:addi    r15=2960  BUS_LOAD  MEM[1056] accepted 1
 2858: 1068:-       |1064:jal     |1060:lw      |1056:sw      |1056:-       BUS_STORE MEM[65436] = 2960 accepted 1
 2859: 1068:-       |1068:-       |1064:jal     |1060:lw      |1056:sw      BUS_LOAD  MEM[65436] accepted 1
 2860: 1068:lui     |1068:-       |1068:-       |1064:jal     |1060:lw      r15=2960  BUS_LOAD  MEM[1064] accepted 1
 2861: 1140:addi    |   0:-       |   0:-       |   0:-       |1064:jal     BUS_LOAD  MEM[1136] accepted 1
 2862: 1144:lw      |1140:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1136] accepted 1
 2863: 1148:lw      |1144:lw      |1140:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2864: 1152:addi    |1148:lw      |1144:lw      |1140:addi    |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2865: 1156:-       |1152:addi    |1148:lw      |1144:lw      |1140:addi    r10=2960  BUS_LOAD  MEM[65452] accepted 1
 2866: 1156:-       |1156:-       |1152:addi    |1148:lw      |1144:lw      r1=1508  BUS_LOAD  MEM[65448] accepted 1
 2867: 1156:jalr    |1156:-       |1156:-       |1152:addi    |1148:lw      r8=65504  BUS_LOAD  MEM[1152] accepted 1
 2868: 1160:addi    |1156:jalr    |1156:-       |1156:-       |1152:addi    r2=65456  BUS_LOAD  MEM[1152] accepted 1
 2869: 1164:sw      |1160:addi    |1156:jalr    |1156:-       |1156:-       BUS_LOAD  MEM[1160] accepted 1
 2870: 1168:sw      |1164:sw      |1160:addi    |1156:jalr    |1156:-       BUS_LOAD  MEM[1160] accepted 1
 2871: 1512:sw      |   0:-       |   0:-       |   0:-       |1156:jalr    BUS_LOAD  MEM[1504] accepted 1
 2872: 1516:lw      |1512:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 2873: 1520:lbu     |1516:lw      |1512:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1512] accepted 1
 2874: 1524:-       |1520:lbu     |1516:lw      |1512:sw      |   0:-       BUS_STORE MEM[65484] = 2960 accepted 1
 2875: 1524:-       |1524:-       |1520:lbu     |1516:lw      |1512:sw      BUS_LOAD  MEM[65484] accepted 1
 2876: 1524:-       |1524:-       |1524:-       |1520:lbu     |1516:lw      r15=2960  BUS_LOAD  MEM[65471] accepted 1
 2877: 1524:sb      |1524:-       |1524:-       |1524:-       |1520:lbu     r14=68  BUS_LOAD  MEM[1520] accepted 1
 2878: 1528:lw      |1524:sb      |1524:-       |1524:-       |1524:-       BUS_LOAD  MEM[1520] accepted 1
 2879: 1532:sb      |1528:lw      |1524:sb      |1524:-       |1524:-       BUS_LOAD  MEM[1528] accepted 1
 2880: 1536:-       |1532:sb      |1528:lw      |1524:sb      |1524:-       BUS_STORE MEM[2960] = 68 accepted 1
 2881: 1536:-       |1532:sb      |   0:-       |1528:lw      |1524:sb      BUS_LOAD  MEM[65484] accepted 1
 2882: 1536:lui     |1536:-       |1532:sb      |   0:-       |1528:lw      r15=2960  BUS_LOAD  MEM[1528] accepted 1
 2883: 1540:-       |1536:lui     |1536:-       |1532:sb      |   0:-       BUS_STORE MEM[2961] = 0 accepted 1
 2884: 1540:lw      |1540:-       |1536:lui     |1536:-       |1532:sb      BUS_LOAD  MEM[1536] accepted 1
 2885: 1544:addi    |1540:lw      |1540:-       |1536:lui     |1536:-       BUS_LOAD  MEM[1536] accepted 1
 2886: 1548:-       |1544:addi    |1540:lw      |1540:-       |1536:lui     r15=4096  BUS_LOAD  MEM[1544] accepted 1
 2887: 1548:-       |1544:addi    |   0:-       |1540:lw      |1540:-       BUS_LOAD  MEM[2760] accepted 1
 2888: 1548:lui     |1548:-       |1544:addi    |   0:-       |1540:lw      r15=4  BUS_LOAD  MEM[1544] accepted 1
 2889: 1552:sw      |1548:lui     |1548:-       |1544:addi    |   0:-       BUS_LOAD  MEM[1544] accepted 1
 2890: 1556:lui     |1552:sw      |1548:lui     |1548:-       |1544:addi    r13=5  BUS_LOAD  MEM[1552] accepted 1
 2891: 1560:addi    |1556:lui     |1552:sw      |1548:lui     |1548:-       BUS_LOAD  MEM[1552] accepted 1
 2892: 1564:-       |1560:addi    |1556:lui     |1552:sw      |1548:lui     r14=4096  BUS_STORE MEM[2760] = 5 accepted 1
 2893: 1564:slli    |1564:-       |1560:addi    |1556:lui     |1552:sw      BUS_LOAD  MEM[1560] accepted 1
 2894: 1568:add     |1564:slli    |1564:-       |1560:addi    |1556:lui     r14=4096  BUS_LOAD  MEM[1560] accepted 1
 2895: 1572:lw      |1568:add     |1564:slli    |1564:-       |1560:addi    r14=2784  BUS_LOAD  MEM[1568] accepted 1
 2896: 1576:sw      |1572:lw      |1568:add     |1564:slli    |1564:-       BUS_LOAD  MEM[1568] accepted 1
 2897: 1580:-       |1576:sw      |1572:lw      |1568:add     |1564:slli    r15=16  BUS_LOAD  MEM[1576] accepted 1
 2898: 1580:-       |1576:sw      |   0:-       |1572:lw      |1568:add     r15=2800  BUS_LOAD  MEM[65484] accepted 1
 2899: 1580:nop     |1580:-       |1576:sw      |   0:-       |1572:lw      r14=2960  BUS_LOAD  MEM[1576] accepted 1
 2900: 1584:-       |1580:nop     |1580:-       |1576:sw      |   0:-       BUS_STORE MEM[2800] = 2960 accepted 1
 2901: 1584:lw      |1584:-       |1580:nop     |1580:-       |1576:sw      BUS_LOAD  MEM[1576] accepted 1
 2902: 1588:lw      |1584:lw      |1584:-       |1580:nop     |1580:-       BUS_LOAD  MEM[1584] accepted 1
 2903: 1592:addi    |1588:lw      |1584:lw      |1584:-       |1580:nop     BUS_LOAD  MEM[1584] accepted 1
 2904: 1596:-       |1592:addi    |1588:lw      |1584:lw      |1584:-       BUS_LOAD  MEM[65500] accepted 1
 2905: 1596:-       |1596:-       |1592:addi    |1588:lw      |1584:lw      r1=2336  BUS_LOAD  MEM[65496] accepted 1
 2906: 1596:jalr    |1596:-       |1596:-       |1592:addi    |1588:lw      r8=65536  BUS_LOAD  MEM[1592] accepted 1
 2907: 1600:addi    |1596:jalr    |1596:-       |1596:-       |1592:addi    r2=65504  BUS_LOAD  MEM[1592] accepted 1
 2908: 1604:sw      |1600:addi    |1596:jalr    |1596:-       |1596:-       BUS_LOAD  MEM[1600] accepted 1
 2909: 1608:addi    |1604:sw      |1600:addi    |1596:jalr    |1596:-       BUS_LOAD  MEM[1600] accepted 1
 2910: 2340:addi    |   0:-       |   0:-       |   0:-       |1596:jalr    BUS_LOAD  MEM[2336] accepted 1
 2911: 2344:addi    |2340:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2336] accepted 1
 2912: 2348:auipc   |2344:addi    |2340:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2344] accepted 1
 2913: 2352:jalr    |2348:auipc   |2344:addi    |2340:addi    |   0:-       BUS_LOAD  MEM[2344] accepted 1
 2914: 2356:addi    |2352:jalr    |2348:auipc   |2344:addi    |2340:addi    r11=1  BUS_LOAD  MEM[2352] accepted 1
 2915: 2360:addi    |2356:addi    |2352:jalr    |2348:auipc   |2344:addi    r10=0  BUS_LOAD  MEM[2352] accepted 1
 2916: 2364:auipc   |2360:addi    |2356:addi    |2352:jalr    |2348:auipc   r1=2344  BUS_LOAD  MEM[2360] accepted 1
 2917: 1600:addi    |   0:-       |   0:-       |   0:-       |2352:jalr    r1=2352  BUS_LOAD  MEM[1592] accepted 1
 2918: 1604:sw      |1600:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 2919: 1608:addi    |1604:sw      |1600:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 2920: 1612:sw      |1608:addi    |1604:sw      |1600:addi    |   0:-       BUS_LOAD  MEM[1608] accepted 1
 2921: 1616:-       |1612:sw      |1608:addi    |1604:sw      |1600:addi    r2=65472  BUS_STORE MEM[65500] = 65536 accepted 1
 2922: 1616:sw      |1616:-       |1612:sw      |1608:addi    |1604:sw      BUS_LOAD  MEM[1608] accepted 1
 2923: 1620:-       |1616:sw      |1616:-       |1612:sw      |1608:addi    r8=65504  BUS_STORE MEM[65484] = 0 accepted 1
 2924: 1620:lui     |1620:-       |1616:sw      |1616:-       |1612:sw      BUS_LOAD  MEM[1616] accepted 1
 2925: 1624:-       |1620:lui     |1620:-       |1616:sw      |1616:-       BUS_STORE MEM[65480] = 1 accepted 1
 2926: 1624:addi    |1624:-       |1620:lui     |1620:-       |1616:sw      BUS_LOAD  MEM[1616] accepted 1
 2927: 1628:lw      |1624:addi    |1624:-       |1620:lui     |1620:-       BUS_LOAD  MEM[1624] accepted 1
 2928: 1632:addi    |1628:lw      |1624:addi    |1624:-       |1620:lui     r15=4096  BUS_LOAD  MEM[1624] accepted 1
 2929: 1636:-       |1632:addi    |1628:lw      |1624:addi    |1624:-       BUS_LOAD  MEM[1632] accepted 1
 2930: 1636:-       |1632:addi    |   0:-       |1628:lw      |1624:addi    r13=2804  BUS_LOAD  MEM[65484] accepted 1
 2931: 1636:slli    |1636:-       |1632:addi    |   0:-       |1628:lw      r14=0  BUS_LOAD  MEM[1632] accepted 1
 2932: 1640:add     |1636:slli    |1636:-       |1632:addi    |   0:-       BUS_LOAD  MEM[1632] accepted 1
 2933: 1644:lw      |1640:add     |1636:slli    |1636:-       |1632:addi    r15=0  BUS_LOAD  MEM[1640] accepted 1
 2934: 1648:add     |1644:lw      |1640:add     |1636:slli    |1636:-       BUS_LOAD  MEM[1640] accepted 1
 2935: 1652:-       |1648:add     |1644:lw      |1640:add     |1636:slli    r15=0  BUS_LOAD  MEM[1648] accepted 1
 2936: 1652:-       |1648:add     |   0:-       |1644:lw      |1640:add     r15=0  BUS_LOAD  MEM[65480] accepted 1
 2937: 1652:slli    |1652:-       |1648:add     |   0:-       |1644:lw      r14=1  BUS_LOAD  MEM[1648] accepted 1
 2938: 1656:add     |1652:slli    |1652:-       |1648:add     |   0:-       BUS_LOAD  MEM[1648] accepted 1
 2939: 1660:addi    |1656:add     |1652:slli    |1652:-       |1648:add     r15=1  BUS_LOAD  MEM[1656] accepted 1
 2940: 1664:sw      |1660:addi    |1656:add     |1652:slli    |1652:-       BUS_LOAD  MEM[1656] accepted 1
 2941: 1668:lui     |1664:sw      |1660:addi    |1656:add     |1652:slli    r15=4  BUS_LOAD  MEM[1664] accepted 1
 2942: 1672:addi    |1668:lui     |1664:sw      |1660:addi    |1656:add     r15=2808  BUS_LOAD  MEM[1664] accepted 1
 2943: 1676:-       |1672:addi    |1668:lui     |1664:sw      |1660:addi    r14=1  BUS_STORE MEM[2808] = 1 accepted 1
 2944: 1676:lw      |1676:-       |1672:addi    |1668:lui     |1664:sw      BUS_LOAD  MEM[1672] accepted 1
 2945: 1680:addi    |1676:lw      |1676:-       |1672:addi    |1668:lui     r15=4096  BUS_LOAD  MEM[1672] accepted 1
 2946: 1684:-       |1680:addi    |1676:lw      |1676:-       |1672:addi    r13=2804  BUS_LOAD  MEM[1680] accepted 1
 2947: 1684:-       |1680:addi    |   0:-       |1676:lw      |1676:-       BUS_LOAD  MEM[65480] accepted 1
 2948: 1684:slli    |1684:-       |1680:addi    |   0:-       |1676:lw      r14=1  BUS_LOAD  MEM[1680] accepted 1
 2949: 1688:add     |1684:slli    |1684:-       |1680:addi    |   0:-       BUS_LOAD  MEM[1680] accepted 1
 2950: 1692:lw      |1688:add     |1684:slli    |1684:-       |1680:addi    r15=1  BUS_LOAD  MEM[1688] accepted 1
 2951: 1696:add     |1692:lw      |1688:add     |1684:slli    |1684:-       BUS_LOAD  MEM[1688] accepted 1
 2952: 1700:-       |1696:add     |1692:lw      |1688:add     |1684:slli    r15=4  BUS_LOAD  MEM[1696] accepted 1
 2953: 1700:-       |1696:add     |   0:-       |1692:lw      |1688:add     r15=5  BUS_LOAD  MEM[65484] accepted 1
 2954: 1700:slli    |1700:-       |1696:add     |   0:-       |1692:lw      r14=0  BUS_LOAD  MEM[1696] accepted 1
 2955: 1704:add     |1700:slli    |1700:-       |1696:add     |   0:-       BUS_LOAD  MEM[1696] accepted 1
 2956: 1708:addi    |1704:add     |1700:slli    |1700:-       |1696:add     r15=5  BUS_LOAD  MEM[1704] accepted 1
 2957: 1712:sw      |1708:addi    |1704:add     |1700:slli    |1700:-       BUS_LOAD  MEM[1704] accepted 1
 2958: 1716:nop     |1712:sw      |1708:addi    |1704:add     |1700:slli    r15=20  BUS_LOAD  MEM[1712] accepted 1
 2959: 1720:lw      |1716:nop     |1712:sw      |1708:addi    |1704:add     r15=2824  BUS_LOAD  MEM[1712] accepted 1
 2960: 1724:-       |1720:lw      |1716:nop     |1712:sw      |1708:addi    r14=1  BUS_STORE MEM[2824] = 1 accepted 1
 2961: 1724:addi    |1724:-       |1720:lw      |1716:nop     |1712:sw      BUS_LOAD  MEM[1720] accepted 1
 2962: 1728:-       |1724:addi    |1724:-       |1720:lw      |1716:nop     BUS_LOAD  MEM[65500] accepted 1
 2963: 1728:jalr    |1728:-       |1724:addi    |1724:-       |1720:lw      r8=65536  BUS_LOAD  MEM[1720] accepted 1
 2964: 1732:addi    |1728:jalr    |1728:-       |1724:addi    |1724:-       BUS_LOAD  MEM[1728] accepted 1
 2965: 1736:sw      |1732:addi    |1728:jalr    |1728:-       |1724:addi    r2=65504  BUS_LOAD  MEM[1728] accepted 1
 2966: 1740:addi    |1736:sw      |1732:addi    |1728:jalr    |1728:-       BUS_LOAD  MEM[1736] accepted 1
 2967: 2356:addi    |   0:-       |   0:-       |   0:-       |1728:jalr    BUS_LOAD  MEM[2352] accepted 1
 2968: 2360:addi    |2356:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2352] accepted 1
 2969: 2364:auipc   |2360:addi    |2356:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2360] accepted 1
 2970: 2368:jalr    |2364:auipc   |2360:addi    |2356:addi    |   0:-       BUS_LOAD  MEM[2360] accepted 1
 2971: 2372:addi    |2368:jalr    |2364:auipc   |2360:addi    |2356:addi    r11=2  BUS_LOAD  MEM[2368] accepted 1
 2972: 2376:addi    |2372:addi    |2368:jalr    |2364:auipc   |2360:addi    r10=0  BUS_LOAD  MEM[2368] accepted 1
 2973: 2380:auipc   |2376:addi    |2372:addi    |2368:jalr    |2364:auipc   r1=2360  BUS_LOAD  MEM[2376] accepted 1
 2974: 1600:addi    |   0:-       |   0:-       |   0:-       |2368:jalr    r1=2368  BUS_LOAD  MEM[1592] accepted 1
 2975: 1604:sw      |1600:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 2976: 1608:addi    |1604:sw      |1600:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 2977: 1612:sw      |1608:addi    |1604:sw      |1600:addi    |   0:-       BUS_LOAD  MEM[1608] accepted 1
 2978: 1616:-       |1612:sw      |1608:addi    |1604:sw      |1600:addi    r2=65472  BUS_STORE MEM[65500] = 65536 accepted 1
 2979: 1616:sw      |1616:-       |1612:sw      |1608:addi    |1604:sw      BUS_LOAD  MEM[1608] accepted 1
 2980: 1620:-       |1616:sw      |1616:-       |1612:sw      |1608:addi    r8=65504  BUS_STORE MEM[65484] = 0 accepted 1
 2981: 1620:lui     |1620:-       |1616:sw      |1616:-       |1612:sw      BUS_LOAD  MEM[1616] accepted 1
 2982: 1624:-       |1620:lui     |1620:-       |1616:sw      |1616:-       BUS_STORE MEM[65480] = 2 accepted 1
 2983: 1624:addi    |1624:-       |1620:lui     |1620:-       |1616:sw      BUS_LOAD  MEM[1616] accepted 1
 2984: 1628:lw      |1624:addi    |1624:-       |1620:lui     |1620:-       BUS_LOAD  MEM[1624] accepted 1
 2985: 1632:addi    |1628:lw      |1624:addi    |1624:-       |1620:lui     r15=4096  BUS_LOAD  MEM[1624] accepted 1
 2986: 1636:-       |1632:addi    |1628:lw      |1624:addi    |1624:-       BUS_LOAD  MEM[1632] accepted 1
 2987: 1636:-       |1632:addi    |   0:-       |1628:lw      |1624:addi    r13=2804  BUS_LOAD  MEM[65484] accepted 1
 2988: 1636:slli    |1636:-       |1632:addi    |   0:-       |1628:lw      r14=0  BUS_LOAD  MEM[1632] accepted 1
 2989: 1640:add     |1636:slli    |1636:-       |1632:addi    |   0:-       BUS_LOAD  MEM[1632] accepted 1
 2990: 1644:lw      |1640:add     |1636:slli    |1636:-       |1632:addi    r15=0  BUS_LOAD  MEM[1640] accepted 1
 2991: 1648:add     |1644:lw      |1640:add     |1636:slli    |1636:-       BUS_LOAD  MEM[1640] accepted 1
 2992: 1652:-       |1648:add     |1644:lw      |1640:add     |1636:slli    r15=0  BUS_LOAD  MEM[1648] accepted 1
 2993: 1652:-       |1648:add     |   0:-       |1644:lw      |1640:add     r15=0  BUS_LOAD  MEM[65480] accepted 1
 2994: 1652:slli    |1652:-       |1648:add     |   0:-       |1644:lw      r14=2  BUS_LOAD  MEM[1648] accepted 1
 2995: 1656:add     |1652:slli    |1652:-       |1648:add     |   0:-       BUS_LOAD  MEM[1648] accepted 1
 2996: 1660:addi    |1656:add     |1652:slli    |1652:-       |1648:add     r15=2  BUS_LOAD  MEM[1656] accepted 1
 2997: 1664:sw      |1660:addi    |1656:add     |1652:slli    |1652:-       BUS_LOAD  MEM[1656] accepted 1
 2998: 1668:lui     |1664:sw      |1660:addi    |1656:add     |1652:slli    r15=8  BUS_LOAD  MEM[1664] accepted 1
 2999: 1672:addi    |1668:lui     |1664:sw      |1660:addi    |1656:add     r15=2812  BUS_LOAD  MEM[1664] accepted 1
 3000: 1676:-       |1672:addi    |1668:lui     |1664:sw      |1660:addi    r14=1  BUS_STORE MEM[2812] = 1 accepted 1
 3001: 1676:lw      |1676:-       |1672:addi    |1668:lui     |1664:sw      BUS_LOAD  MEM[1672] accepted 1
 3002: 1680:addi    |1676:lw      |1676:-       |1672:addi    |1668:lui     r15=4096  BUS_LOAD  MEM[1672] accepted 1
 3003: 1684:-       |1680:addi    |1676:lw      |1676:-       |1672:addi    r13=2804  BUS_LOAD  MEM[1680] accepted 1
 3004: 1684:-       |1680:addi    |   0:-       |1676:lw      |1676:-       BUS_LOAD  MEM[65480] accepted 1
 3005: 1684:slli    |1684:-       |1680:addi    |   0:-       |1676:lw      r14=2  BUS_LOAD  MEM[1680] accepted 1
 3006: 1688:add     |1684:slli    |1684:-       |1680:addi    |   0:-       BUS_LOAD  MEM[1680] accepted 1
 3007: 1692:lw      |1688:add     |1684:slli    |1684:-       |1680:addi    r15=2  BUS_LOAD  MEM[1688] accepted 1
 3008: 1696:add     |1692:lw      |1688:add     |1684:slli    |1684:-       BUS_LOAD  MEM[1688] accepted 1
 3009: 1700:-       |1696:add     |1692:lw      |1688:add     |1684:slli    r15=8  BUS_LOAD  MEM[1696] accepted 1
 3010: 1700:-       |1696:add     |   0:-       |1692:lw      |1688:add     r15=10  BUS_LOAD  MEM[65484] accepted 1
 3011: 1700:slli    |1700:-       |1696:add     |   0:-       |1692:lw      r14=0  BUS_LOAD  MEM[1696] accepted 1
 3012: 1704:add     |1700:slli    |1700:-       |1696:add     |   0:-       BUS_LOAD  MEM[1696] accepted 1
 3013: 1708:addi    |1704:add     |1700:slli    |1700:-       |1696:add     r15=10  BUS_LOAD  MEM[1704] accepted 1
 3014: 1712:sw      |1708:addi    |1704:add     |1700:slli    |1700:-       BUS_LOAD  MEM[1704] accepted 1
 3015: 1716:nop     |1712:sw      |1708:addi    |1704:add     |1700:slli    r15=40  BUS_LOAD  MEM[1712] accepted 1
 3016: 1720:lw      |1716:nop     |1712:sw      |1708:addi    |1704:add     r15=2844  BUS_LOAD  MEM[1712] accepted 1
 3017: 1724:-       |1720:lw      |1716:nop     |1712:sw      |1708:addi    r14=1  BUS_STORE MEM[2844] = 1 accepted 1
 3018: 1724:addi    |1724:-       |1720:lw      |1716:nop     |1712:sw      BUS_LOAD  MEM[1720] accepted 1
 3019: 1728:-       |1724:addi    |1724:-       |1720:lw      |1716:nop     BUS_LOAD  MEM[65500] accepted 1
 3020: 1728:jalr    |1728:-       |1724:addi    |1724:-       |1720:lw      r8=65536  BUS_LOAD  MEM[1720] accepted 1
 3021: 1732:addi    |1728:jalr    |1728:-       |1724:addi    |1724:-       BUS_LOAD  MEM[1728] accepted 1
 3022: 1736:sw      |1732:addi    |1728:jalr    |1728:-       |1724:addi    r2=65504  BUS_LOAD  MEM[1728] accepted 1
 3023: 1740:addi    |1736:sw      |1732:addi    |1728:jalr    |1728:-       BUS_LOAD  MEM[1736] accepted 1
 3024: 2372:addi    |   0:-       |   0:-       |   0:-       |1728:jalr    BUS_LOAD  MEM[2368] accepted 1
 3025: 2376:addi    |2372:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2368] accepted 1
 3026: 2380:auipc   |2376:addi    |2372:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2376] accepted 1
 3027: 2384:jalr    |2380:auipc   |2376:addi    |2372:addi    |   0:-       BUS_LOAD  MEM[2376] accepted 1
 3028: 2388:addi    |2384:jalr    |2380:auipc   |2376:addi    |2372:addi    r11=3  BUS_LOAD  MEM[2384] accepted 1
 3029: 2392:addi    |2388:addi    |2384:jalr    |2380:auipc   |2376:addi    r10=0  BUS_LOAD  MEM[2384] accepted 1
 3030: 2396:auipc   |2392:addi    |2388:addi    |2384:jalr    |2380:auipc   r1=2376  BUS_LOAD  MEM[2392] accepted 1
 3031: 1600:addi    |   0:-       |   0:-       |   0:-       |2384:jalr    r1=2384  BUS_LOAD  MEM[1592] accepted 1
 3032: 1604:sw      |1600:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3033: 1608:addi    |1604:sw      |1600:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3034: 1612:sw      |1608:addi    |1604:sw      |1600:addi    |   0:-       BUS_LOAD  MEM[1608] accepted 1
 3035: 1616:-       |1612:sw      |1608:addi    |1604:sw      |1600:addi    r2=65472  BUS_STORE MEM[65500] = 65536 accepted 1
 3036: 1616:sw      |1616:-       |1612:sw      |1608:addi    |1604:sw      BUS_LOAD  MEM[1608] accepted 1
 3037: 1620:-       |1616:sw      |1616:-       |1612:sw      |1608:addi    r8=65504  BUS_STORE MEM[65484] = 0 accepted 1
 3038: 1620:lui     |1620:-       |1616:sw      |1616:-       |1612:sw      BUS_LOAD  MEM[1616] accepted 1
 3039: 1624:-       |1620:lui     |1620:-       |1616:sw      |1616:-       BUS_STORE MEM[65480] = 3 accepted 1
 3040: 1624:addi    |1624:-       |1620:lui     |1620:-       |1616:sw      BUS_LOAD  MEM[1616] accepted 1
 3041: 1628:lw      |1624:addi    |1624:-       |1620:lui     |1620:-       BUS_LOAD  MEM[1624] accepted 1
 3042: 1632:addi    |1628:lw      |1624:addi    |1624:-       |1620:lui     r15=4096  BUS_LOAD  MEM[1624] accepted 1
 3043: 1636:-       |1632:addi    |1628:lw      |1624:addi    |1624:-       BUS_LOAD  MEM[1632] accepted 1
 3044: 1636:-       |1632:addi    |   0:-       |1628:lw      |1624:addi    r13=2804  BUS_LOAD  MEM[65484] accepted 1
 3045: 1636:slli    |1636:-       |1632:addi    |   0:-       |1628:lw      r14=0  BUS_LOAD  MEM[1632] accepted 1
 3046: 1640:add     |1636:slli    |1636:-       |1632:addi    |   0:-       BUS_LOAD  MEM[1632] accepted 1
 3047: 1644:lw      |1640:add     |1636:slli    |1636:-       |1632:addi    r15=0  BUS_LOAD  MEM[1640] accepted 1
 3048: 1648:add     |1644:lw      |1640:add     |1636:slli    |1636:-       BUS_LOAD  MEM[1640] accepted 1
 3049: 1652:-       |1648:add     |1644:lw      |1640:add     |1636:slli    r15=0  BUS_LOAD  MEM[1648] accepted 1
 3050: 1652:-       |1648:add     |   0:-       |1644:lw      |1640:add     r15=0  BUS_LOAD  MEM[65480] accepted 1
 3051: 1652:slli    |1652:-       |1648:add     |   0:-       |1644:lw      r14=3  BUS_LOAD  MEM[1648] accepted 1
 3052: 1656:add     |1652:slli    |1652:-       |1648:add     |   0:-       BUS_LOAD  MEM[1648] accepted 1
 3053: 1660:addi    |1656:add     |1652:slli    |1652:-       |1648:add     r15=3  BUS_LOAD  MEM[1656] accepted 1
 3054: 1664:sw      |1660:addi    |1656:add     |1652:slli    |1652:-       BUS_LOAD  MEM[1656] accepted 1
 3055: 1668:lui     |1664:sw      |1660:addi    |1656:add     |1652:slli    r15=12  BUS_LOAD  MEM[1664] accepted 1
 3056: 1672:addi    |1668:lui     |1664:sw      |1660:addi    |1656:add     r15=2816  BUS_LOAD  MEM[1664] accepted 1
 3057: 1676:-       |1672:addi    |1668:lui     |1664:sw      |1660:addi    r14=1  BUS_STORE MEM[2816] = 1 accepted 1
 3058: 1676:lw      |1676:-       |1672:addi    |1668:lui     |1664:sw      BUS_LOAD  MEM[1672] accepted 1
 3059: 1680:addi    |1676:lw      |1676:-       |1672:addi    |1668:lui     r15=4096  BUS_LOAD  MEM[1672] accepted 1
 3060: 1684:-       |1680:addi    |1676:lw      |1676:-       |1672:addi    r13=2804  BUS_LOAD  MEM[1680] accepted 1
 3061: 1684:-       |1680:addi    |   0:-       |1676:lw      |1676:-       BUS_LOAD  MEM[65480] accepted 1
 3062: 1684:slli    |1684:-       |1680:addi    |   0:-       |1676:lw      r14=3  BUS_LOAD  MEM[1680] accepted 1
 3063: 1688:add     |1684:slli    |1684:-       |1680:addi    |   0:-       BUS_LOAD  MEM[1680] accepted 1
 3064: 1692:lw      |1688:add     |1684:slli    |1684:-       |1680:addi    r15=3  BUS_LOAD  MEM[1688] accepted 1
 3065: 1696:add     |1692:lw      |1688:add     |1684:slli    |1684:-       BUS_LOAD  MEM[1688] accepted 1
 3066: 1700:-       |1696:add     |1692:lw      |1688:add     |1684:slli    r15=12  BUS_LOAD  MEM[1696] accepted 1
 3067: 1700:-       |1696:add     |   0:-       |1692:lw      |1688:add     r15=15  BUS_LOAD  MEM[65484] accepted 1
 3068: 1700:slli    |1700:-       |1696:add     |   0:-       |1692:lw      r14=0  BUS_LOAD  MEM[1696] accepted 1
 3069: 1704:add     |1700:slli    |1700:-       |1696:add     |   0:-       BUS_LOAD  MEM[1696] accepted 1
 3070: 1708:addi    |1704:add     |1700:slli    |1700:-       |1696:add     r15=15  BUS_LOAD  MEM[1704] accepted 1
 3071: 1712:sw      |1708:addi    |1704:add     |1700:slli    |1700:-       BUS_LOAD  MEM[1704] accepted 1
 3072: 1716:nop     |1712:sw      |1708:addi    |1704:add     |1700:slli    r15=60  BUS_LOAD  MEM[1712] accepted 1
 3073: 1720:lw      |1716:nop     |1712:sw      |1708:addi    |1704:add     r15=2864  BUS_LOAD  MEM[1712] accepted 1
 3074: 1724:-       |1720:lw      |1716:nop     |1712:sw      |1708:addi    r14=1  BUS_STORE MEM[2864] = 1 accepted 1
 3075: 1724:addi    |1724:-       |1720:lw      |1716:nop     |1712:sw      BUS_LOAD  MEM[1720] accepted 1
 3076: 1728:-       |1724:addi    |1724:-       |1720:lw      |1716:nop     BUS_LOAD  MEM[65500] accepted 1
 3077: 1728:jalr    |1728:-       |1724:addi    |1724:-       |1720:lw      r8=65536  BUS_LOAD  MEM[1720] accepted 1
 3078: 1732:addi    |1728:jalr    |1728:-       |1724:addi    |1724:-       BUS_LOAD  MEM[1728] accepted 1
 3079: 1736:sw      |1732:addi    |1728:jalr    |1728:-       |1724:addi    r2=65504  BUS_LOAD  MEM[1728] accepted 1
 3080: 1740:addi    |1736:sw      |1732:addi    |1728:jalr    |1728:-       BUS_LOAD  MEM[1736] accepted 1
 3081: 2388:addi    |   0:-       |   0:-       |   0:-       |1728:jalr    BUS_LOAD  MEM[2384] accepted 1
 3082: 2392:addi    |2388:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2384] accepted 1
 3083: 2396:auipc   |2392:addi    |2388:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2392] accepted 1
 3084: 2400:jalr    |2396:auipc   |2392:addi    |2388:addi    |   0:-       BUS_LOAD  MEM[2392] accepted 1
 3085: 2404:addi    |2400:jalr    |2396:auipc   |2392:addi    |2388:addi    r11=4  BUS_LOAD  MEM[2400] accepted 1
 3086: 2408:addi    |2404:addi    |2400:jalr    |2396:auipc   |2392:addi    r10=1  BUS_LOAD  MEM[2400] accepted 1
 3087: 2412:auipc   |2408:addi    |2404:addi    |2400:jalr    |2396:auipc   r1=2392  BUS_LOAD  MEM[2408] accepted 1
 3088: 1600:addi    |   0:-       |   0:-       |   0:-       |2400:jalr    r1=2400  BUS_LOAD  MEM[1592] accepted 1
 3089: 1604:sw      |1600:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3090: 1608:addi    |1604:sw      |1600:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3091: 1612:sw      |1608:addi    |1604:sw      |1600:addi    |   0:-       BUS_LOAD  MEM[1608] accepted 1
 3092: 1616:-       |1612:sw      |1608:addi    |1604:sw      |1600:addi    r2=65472  BUS_STORE MEM[65500] = 65536 accepted 1
 3093: 1616:sw      |1616:-       |1612:sw      |1608:addi    |1604:sw      BUS_LOAD  MEM[1608] accepted 1
 3094: 1620:-       |1616:sw      |1616:-       |1612:sw      |1608:addi    r8=65504  BUS_STORE MEM[65484] = 1 accepted 1
 3095: 1620:lui     |1620:-       |1616:sw      |1616:-       |1612:sw      BUS_LOAD  MEM[1616] accepted 1
 3096: 1624:-       |1620:lui     |1620:-       |1616:sw      |1616:-       BUS_STORE MEM[65480] = 4 accepted 1
 3097: 1624:addi    |1624:-       |1620:lui     |1620:-       |1616:sw      BUS_LOAD  MEM[1616] accepted 1
 3098: 1628:lw      |1624:addi    |1624:-       |1620:lui     |1620:-       BUS_LOAD  MEM[1624] accepted 1
 3099: 1632:addi    |1628:lw      |1624:addi    |1624:-       |1620:lui     r15=4096  BUS_LOAD  MEM[1624] accepted 1
 3100: 1636:-       |1632:addi    |1628:lw      |1624:addi    |1624:-       BUS_LOAD  MEM[1632] accepted 1
 3101: 1636:-       |1632:addi    |   0:-       |1628:lw      |1624:addi    r13=2804  BUS_LOAD  MEM[65484] accepted 1
 3102: 1636:slli    |1636:-       |1632:addi    |   0:-       |1628:lw      r14=1  BUS_LOAD  MEM[1632] accepted 1
 3103: 1640:add     |1636:slli    |1636:-       |1632:addi    |   0:-       BUS_LOAD  MEM[1632] accepted 1
 3104: 1644:lw      |1640:add     |1636:slli    |1636:-       |1632:addi    r15=1  BUS_LOAD  MEM[1640] accepted 1
 3105: 1648:add     |1644:lw      |1640:add     |1636:slli    |1636:-       BUS_LOAD  MEM[1640] accepted 1
 3106: 1652:-       |1648:add     |1644:lw      |1640:add     |1636:slli    r15=4  BUS_LOAD  MEM[1648] accepted 1
 3107: 1652:-       |1648:add     |   0:-       |1644:lw      |1640:add     r15=5  BUS_LOAD  MEM[65480] accepted 1
 3108: 1652:slli    |1652:-       |1648:add     |   0:-       |1644:lw      r14=4  BUS_LOAD  MEM[1648] accepted 1
 3109: 1656:add     |1652:slli    |1652:-       |1648:add     |   0:-       BUS_LOAD  MEM[1648] accepted 1
 3110: 1660:addi    |1656:add     |1652:slli    |1652:-       |1648:add     r15=9  BUS_LOAD  MEM[1656] accepted 1
 3111: 1664:sw      |1660:addi    |1656:add     |1652:slli    |1652:-       BUS_LOAD  MEM[1656] accepted 1
 3112: 1668:lui     |1664:sw      |1660:addi    |1656:add     |1652:slli    r15=36  BUS_LOAD  MEM[1664] accepted 1
 3113: 1672:addi    |1668:lui     |1664:sw      |1660:addi    |1656:add     r15=2840  BUS_LOAD  MEM[1664] accepted 1
 3114: 1676:-       |1672:addi    |1668:lui     |1664:sw      |1660:addi    r14=1  BUS_STORE MEM[2840] = 1 accepted 1
 3115: 1676:lw      |1676:-       |1672:addi    |1668:lui     |1664:sw      BUS_LOAD  MEM[1672] accepted 1
 3116: 1680:addi    |1676:lw      |1676:-       |1672:addi    |1668:lui     r15=4096  BUS_LOAD  MEM[1672] accepted 1
 3117: 1684:-       |1680:addi    |1676:lw      |1676:-       |1672:addi    r13=2804  BUS_LOAD  MEM[1680] accepted 1
 3118: 1684:-       |1680:addi    |   0:-       |1676:lw      |1676:-       BUS_LOAD  MEM[65480] accepted 1
 3119: 1684:slli    |1684:-       |1680:addi    |   0:-       |1676:lw      r14=4  BUS_LOAD  MEM[1680] accepted 1
 3120: 1688:add     |1684:slli    |1684:-       |1680:addi    |   0:-       BUS_LOAD  MEM[1680] accepted 1
 3121: 1692:lw      |1688:add     |1684:slli    |1684:-       |1680:addi    r15=4  BUS_LOAD  MEM[1688] accepted 1
 3122: 1696:add     |1692:lw      |1688:add     |1684:slli    |1684:-       BUS_LOAD  MEM[1688] accepted 1
 3123: 1700:-       |1696:add     |1692:lw      |1688:add     |1684:slli    r15=16  BUS_LOAD  MEM[1696] accepted 1
 3124: 1700:-       |1696:add     |   0:-       |1692:lw      |1688:add     r15=20  BUS_LOAD  MEM[65484] accepted 1
 3125: 1700:slli    |1700:-       |1696:add     |   0:-       |1692:lw      r14=1  BUS_LOAD  MEM[1696] accepted 1
 3126: 1704:add     |1700:slli    |1700:-       |1696:add     |   0:-       BUS_LOAD  MEM[1696] accepted 1
 3127: 1708:addi    |1704:add     |1700:slli    |1700:-       |1696:add     r15=21  BUS_LOAD  MEM[1704] accepted 1
 3128: 1712:sw      |1708:addi    |1704:add     |1700:slli    |1700:-       BUS_LOAD  MEM[1704] accepted 1
 3129: 1716:nop     |1712:sw      |1708:addi    |1704:add     |1700:slli    r15=84  BUS_LOAD  MEM[1712] accepted 1
 3130: 1720:lw      |1716:nop     |1712:sw      |1708:addi    |1704:add     r15=2888  BUS_LOAD  MEM[1712] accepted 1
 3131: 1724:-       |1720:lw      |1716:nop     |1712:sw      |1708:addi    r14=1  BUS_STORE MEM[2888] = 1 accepted 1
 3132: 1724:addi    |1724:-       |1720:lw      |1716:nop     |1712:sw      BUS_LOAD  MEM[1720] accepted 1
 3133: 1728:-       |1724:addi    |1724:-       |1720:lw      |1716:nop     BUS_LOAD  MEM[65500] accepted 1
 3134: 1728:jalr    |1728:-       |1724:addi    |1724:-       |1720:lw      r8=65536  BUS_LOAD  MEM[1720] accepted 1
 3135: 1732:addi    |1728:jalr    |1728:-       |1724:addi    |1724:-       BUS_LOAD  MEM[1728] accepted 1
 3136: 1736:sw      |1732:addi    |1728:jalr    |1728:-       |1724:addi    r2=65504  BUS_LOAD  MEM[1728] accepted 1
 3137: 1740:addi    |1736:sw      |1732:addi    |1728:jalr    |1728:-       BUS_LOAD  MEM[1736] accepted 1
 3138: 2404:addi    |   0:-       |   0:-       |   0:-       |1728:jalr    BUS_LOAD  MEM[2400] accepted 1
 3139: 2408:addi    |2404:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2400] accepted 1
 3140: 2412:auipc   |2408:addi    |2404:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2408] accepted 1
 3141: 2416:jalr    |2412:auipc   |2408:addi    |2404:addi    |   0:-       BUS_LOAD  MEM[2408] accepted 1
 3142: 2420:addi    |2416:jalr    |2412:auipc   |2408:addi    |2404:addi    r11=4  BUS_LOAD  MEM[2416] accepted 1
 3143: 2424:addi    |2420:addi    |2416:jalr    |2412:auipc   |2408:addi    r10=2  BUS_LOAD  MEM[2416] accepted 1
 3144: 2428:auipc   |2424:addi    |2420:addi    |2416:jalr    |2412:auipc   r1=2408  BUS_LOAD  MEM[2424] accepted 1
 3145: 1600:addi    |   0:-       |   0:-       |   0:-       |2416:jalr    r1=2416  BUS_LOAD  MEM[1592] accepted 1
 3146: 1604:sw      |1600:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3147: 1608:addi    |1604:sw      |1600:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3148: 1612:sw      |1608:addi    |1604:sw      |1600:addi    |   0:-       BUS_LOAD  MEM[1608] accepted 1
 3149: 1616:-       |1612:sw      |1608:addi    |1604:sw      |1600:addi    r2=65472  BUS_STORE MEM[65500] = 65536 accepted 1
 3150: 1616:sw      |1616:-       |1612:sw      |1608:addi    |1604:sw      BUS_LOAD  MEM[1608] accepted 1
 3151: 1620:-       |1616:sw      |1616:-       |1612:sw      |1608:addi    r8=65504  BUS_STORE MEM[65484] = 2 accepted 1
 3152: 1620:lui     |1620:-       |1616:sw      |1616:-       |1612:sw      BUS_LOAD  MEM[1616] accepted 1
 3153: 1624:-       |1620:lui     |1620:-       |1616:sw      |1616:-       BUS_STORE MEM[65480] = 4 accepted 1
 3154: 1624:addi    |1624:-       |1620:lui     |1620:-       |1616:sw      BUS_LOAD  MEM[1616] accepted 1
 3155: 1628:lw      |1624:addi    |1624:-       |1620:lui     |1620:-       BUS_LOAD  MEM[1624] accepted 1
 3156: 1632:addi    |1628:lw      |1624:addi    |1624:-       |1620:lui     r15=4096  BUS_LOAD  MEM[1624] accepted 1
 3157: 1636:-       |1632:addi    |1628:lw      |1624:addi    |1624:-       BUS_LOAD  MEM[1632] accepted 1
 3158: 1636:-       |1632:addi    |   0:-       |1628:lw      |1624:addi    r13=2804  BUS_LOAD  MEM[65484] accepted 1
 3159: 1636:slli    |1636:-       |1632:addi    |   0:-       |1628:lw      r14=2  BUS_LOAD  MEM[1632] accepted 1
 3160: 1640:add     |1636:slli    |1636:-       |1632:addi    |   0:-       BUS_LOAD  MEM[1632] accepted 1
 3161: 1644:lw      |1640:add     |1636:slli    |1636:-       |1632:addi    r15=2  BUS_LOAD  MEM[1640] accepted 1
 3162: 1648:add     |1644:lw      |1640:add     |1636:slli    |1636:-       BUS_LOAD  MEM[1640] accepted 1
 3163: 1652:-       |1648:add     |1644:lw      |1640:add     |1636:slli    r15=8  BUS_LOAD  MEM[1648] accepted 1
 3164: 1652:-       |1648:add     |   0:-       |1644:lw      |1640:add     r15=10  BUS_LOAD  MEM[65480] accepted 1
 3165: 1652:slli    |1652:-       |1648:add     |   0:-       |1644:lw      r14=4  BUS_LOAD  MEM[1648] accepted 1
 3166: 1656:add     |1652:slli    |1652:-       |1648:add     |   0:-       BUS_LOAD  MEM[1648] accepted 1
 3167: 1660:addi    |1656:add     |1652:slli    |1652:-       |1648:add     r15=14  BUS_LOAD  MEM[1656] accepted 1
 3168: 1664:sw      |1660:addi    |1656:add     |1652:slli    |1652:-       BUS_LOAD  MEM[1656] accepted 1
 3169: 1668:lui     |1664:sw      |1660:addi    |1656:add     |1652:slli    r15=56  BUS_LOAD  MEM[1664] accepted 1
 3170: 1672:addi    |1668:lui     |1664:sw      |1660:addi    |1656:add     r15=2860  BUS_LOAD  MEM[1664] accepted 1
 3171: 1676:-       |1672:addi    |1668:lui     |1664:sw      |1660:addi    r14=1  BUS_STORE MEM[2860] = 1 accepted 1
 3172: 1676:lw      |1676:-       |1672:addi    |1668:lui     |1664:sw      BUS_LOAD  MEM[1672] accepted 1
 3173: 1680:addi    |1676:lw      |1676:-       |1672:addi    |1668:lui     r15=4096  BUS_LOAD  MEM[1672] accepted 1
 3174: 1684:-       |1680:addi    |1676:lw      |1676:-       |1672:addi    r13=2804  BUS_LOAD  MEM[1680] accepted 1
 3175: 1684:-       |1680:addi    |   0:-       |1676:lw      |1676:-       BUS_LOAD  MEM[65480] accepted 1
 3176: 1684:slli    |1684:-       |1680:addi    |   0:-       |1676:lw      r14=4  BUS_LOAD  MEM[1680] accepted 1
 3177: 1688:add     |1684:slli    |1684:-       |1680:addi    |   0:-       BUS_LOAD  MEM[1680] accepted 1
 3178: 1692:lw      |1688:add     |1684:slli    |1684:-       |1680:addi    r15=4  BUS_LOAD  MEM[1688] accepted 1
 3179: 1696:add     |1692:lw      |1688:add     |1684:slli    |1684:-       BUS_LOAD  MEM[1688] accepted 1
 3180: 1700:-       |1696:add     |1692:lw      |1688:add     |1684:slli    r15=16  BUS_LOAD  MEM[1696] accepted 1
 3181: 1700:-       |1696:add     |   0:-       |1692:lw      |1688:add     r15=20  BUS_LOAD  MEM[65484] accepted 1
 3182: 1700:slli    |1700:-       |1696:add     |   0:-       |1692:lw      r14=2  BUS_LOAD  MEM[1696] accepted 1
 3183: 1704:add     |1700:slli    |1700:-       |1696:add     |   0:-       BUS_LOAD  MEM[1696] accepted 1
 3184: 1708:addi    |1704:add     |1700:slli    |1700:-       |1696:add     r15=22  BUS_LOAD  MEM[1704] accepted 1
 3185: 1712:sw      |1708:addi    |1704:add     |1700:slli    |1700:-       BUS_LOAD  MEM[1704] accepted 1
 3186: 1716:nop     |1712:sw      |1708:addi    |1704:add     |1700:slli    r15=88  BUS_LOAD  MEM[1712] accepted 1
 3187: 1720:lw      |1716:nop     |1712:sw      |1708:addi    |1704:add     r15=2892  BUS_LOAD  MEM[1712] accepted 1
 3188: 1724:-       |1720:lw      |1716:nop     |1712:sw      |1708:addi    r14=1  BUS_STORE MEM[2892] = 1 accepted 1
 3189: 1724:addi    |1724:-       |1720:lw      |1716:nop     |1712:sw      BUS_LOAD  MEM[1720] accepted 1
 3190: 1728:-       |1724:addi    |1724:-       |1720:lw      |1716:nop     BUS_LOAD  MEM[65500] accepted 1
 3191: 1728:jalr    |1728:-       |1724:addi    |1724:-       |1720:lw      r8=65536  BUS_LOAD  MEM[1720] accepted 1
 3192: 1732:addi    |1728:jalr    |1728:-       |1724:addi    |1724:-       BUS_LOAD  MEM[1728] accepted 1
 3193: 1736:sw      |1732:addi    |1728:jalr    |1728:-       |1724:addi    r2=65504  BUS_LOAD  MEM[1728] accepted 1
 3194: 1740:addi    |1736:sw      |1732:addi    |1728:jalr    |1728:-       BUS_LOAD  MEM[1736] accepted 1
 3195: 2420:addi    |   0:-       |   0:-       |   0:-       |1728:jalr    BUS_LOAD  MEM[2416] accepted 1
 3196: 2424:addi    |2420:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2416] accepted 1
 3197: 2428:auipc   |2424:addi    |2420:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2424] accepted 1
 3198: 2432:jalr    |2428:auipc   |2424:addi    |2420:addi    |   0:-       BUS_LOAD  MEM[2424] accepted 1
 3199: 2436:auipc   |2432:jalr    |2428:auipc   |2424:addi    |2420:addi    r11=4  BUS_LOAD  MEM[2432] accepted 1
 3200: 2440:jalr    |2436:auipc   |2432:jalr    |2428:auipc   |2424:addi    r10=3  BUS_LOAD  MEM[2432] accepted 1
 3201: 2444:addi    |2440:jalr    |2436:auipc   |2432:jalr    |2428:auipc   r1=2424  BUS_LOAD  MEM[2440] accepted 1
 3202: 1600:addi    |   0:-       |   0:-       |   0:-       |2432:jalr    r1=2432  BUS_LOAD  MEM[1592] accepted 1
 3203: 1604:sw      |1600:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3204: 1608:addi    |1604:sw      |1600:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1600] accepted 1
 3205: 1612:sw      |1608:addi    |1604:sw      |1600:addi    |   0:-       BUS_LOAD  MEM[1608] accepted 1
 3206: 1616:-       |1612:sw      |1608:addi    |1604:sw      |1600:addi    r2=65472  BUS_STORE MEM[65500] = 65536 accepted 1
 3207: 1616:sw      |1616:-       |1612:sw      |1608:addi    |1604:sw      BUS_LOAD  MEM[1608] accepted 1
 3208: 1620:-       |1616:sw      |1616:-       |1612:sw      |1608:addi    r8=65504  BUS_STORE MEM[65484] = 3 accepted 1
 3209: 1620:lui     |1620:-       |1616:sw      |1616:-       |1612:sw      BUS_LOAD  MEM[1616] accepted 1
 3210: 1624:-       |1620:lui     |1620:-       |1616:sw      |1616:-       BUS_STORE MEM[65480] = 4 accepted 1
 3211: 1624:addi    |1624:-       |1620:lui     |1620:-       |1616:sw      BUS_LOAD  MEM[1616] accepted 1
 3212: 1628:lw      |1624:addi    |1624:-       |1620:lui     |1620:-       BUS_LOAD  MEM[1624] accepted 1
 3213: 1632:addi    |1628:lw      |1624:addi    |1624:-       |1620:lui     r15=4096  BUS_LOAD  MEM[1624] accepted 1
 3214: 1636:-       |1632:addi    |1628:lw      |1624:addi    |1624:-       BUS_LOAD  MEM[1632] accepted 1
 3215: 1636:-       |1632:addi    |   0:-       |1628:lw      |1624:addi    r13=2804  BUS_LOAD  MEM[65484] accepted 1
 3216: 1636:slli    |1636:-       |1632:addi    |   0:-       |1628:lw      r14=3  BUS_LOAD  MEM[1632] accepted 1
 3217: 1640:add     |1636:slli    |1636:-       |1632:addi    |   0:-       BUS_LOAD  MEM[1632] accepted 1
 3218: 1644:lw      |1640:add     |1636:slli    |1636:-       |1632:addi    r15=3  BUS_LOAD  MEM[1640] accepted 1
 3219: 1648:add     |1644:lw      |1640:add     |1636:slli    |1636:-       BUS_LOAD  MEM[1640] accepted 1
 3220: 1652:-       |1648:add     |1644:lw      |1640:add     |1636:slli    r15=12  BUS_LOAD  MEM[1648] accepted 1
 3221: 1652:-       |1648:add     |   0:-       |1644:lw      |1640:add     r15=15  BUS_LOAD  MEM[65480] accepted 1
 3222: 1652:slli    |1652:-       |1648:add     |   0:-       |1644:lw      r14=4  BUS_LOAD  MEM[1648] accepted 1
 3223: 1656:add     |1652:slli    |1652:-       |1648:add     |   0:-       BUS_LOAD  MEM[1648] accepted 1
 3224: 1660:addi    |1656:add     |1652:slli    |1652:-       |1648:add     r15=19  BUS_LOAD  MEM[1656] accepted 1
 3225: 1664:sw      |1660:addi    |1656:add     |1652:slli    |1652:-       BUS_LOAD  MEM[1656] accepted 1
 3226: 1668:lui     |1664:sw      |1660:addi    |1656:add     |1652:slli    r15=76  BUS_LOAD  MEM[1664] accepted 1
 3227: 1672:addi    |1668:lui     |1664:sw      |1660:addi    |1656:add     r15=2880  BUS_LOAD  MEM[1664] accepted 1
 3228: 1676:-       |1672:addi    |1668:lui     |1664:sw      |1660:addi    r14=1  BUS_STORE MEM[2880] = 1 accepted 1
 3229: 1676:lw      |1676:-       |1672:addi    |1668:lui     |1664:sw      BUS_LOAD  MEM[1672] accepted 1
 3230: 1680:addi    |1676:lw      |1676:-       |1672:addi    |1668:lui     r15=4096  BUS_LOAD  MEM[1672] accepted 1
 3231: 1684:-       |1680:addi    |1676:lw      |1676:-       |1672:addi    r13=2804  BUS_LOAD  MEM[1680] accepted 1
 3232: 1684:-       |1680:addi    |   0:-       |1676:lw      |1676:-       BUS_LOAD  MEM[65480] accepted 1
 3233: 1684:slli    |1684:-       |1680:addi    |   0:-       |1676:lw      r14=4  BUS_LOAD  MEM[1680] accepted 1
 3234: 1688:add     |1684:slli    |1684:-       |1680:addi    |   0:-       BUS_LOAD  MEM[1680] accepted 1
 3235: 1692:lw      |1688:add     |1684:slli    |1684:-       |1680:addi    r15=4  BUS_LOAD  MEM[1688] accepted 1
 3236: 1696:add     |1692:lw      |1688:add     |1684:slli    |1684:-       BUS_LOAD  MEM[1688] accepted 1
 3237: 1700:-       |1696:add     |1692:lw      |1688:add     |1684:slli    r15=16  BUS_LOAD  MEM[1696] accepted 1
 3238: 1700:-       |1696:add     |   0:-       |1692:lw      |1688:add     r15=20  BUS_LOAD  MEM[65484] accepted 1
 3239: 1700:slli    |1700:-       |1696:add     |   0:-       |1692:lw      r14=3  BUS_LOAD  MEM[1696] accepted 1
 3240: 1704:add     |1700:slli    |1700:-       |1696:add     |   0:-       BUS_LOAD  MEM[1696] accepted 1
 3241: 1708:addi    |1704:add     |1700:slli    |1700:-       |1696:add     r15=23  BUS_LOAD  MEM[1704] accepted 1
 3242: 1712:sw      |1708:addi    |1704:add     |1700:slli    |1700:-       BUS_LOAD  MEM[1704] accepted 1
 3243: 1716:nop     |1712:sw      |1708:addi    |1704:add     |1700:slli    r15=92  BUS_LOAD  MEM[1712] accepted 1
 3244: 1720:lw      |1716:nop     |1712:sw      |1708:addi    |1704:add     r15=2896  BUS_LOAD  MEM[1712] accepted 1
 3245: 1724:-       |1720:lw      |1716:nop     |1712:sw      |1708:addi    r14=1  BUS_STORE MEM[2896] = 1 accepted 1
 3246: 1724:addi    |1724:-       |1720:lw      |1716:nop     |1712:sw      BUS_LOAD  MEM[1720] accepted 1
 3247: 1728:-       |1724:addi    |1724:-       |1720:lw      |1716:nop     BUS_LOAD  MEM[65500] accepted 1
 3248: 1728:jalr    |1728:-       |1724:addi    |1724:-       |1720:lw      r8=65536  BUS_LOAD  MEM[1720] accepted 1
 3249: 1732:addi    |1728:jalr    |1728:-       |1724:addi    |1724:-       BUS_LOAD  MEM[1728] accepted 1
 3250: 1736:sw      |1732:addi    |1728:jalr    |1728:-       |1724:addi    r2=65504  BUS_LOAD  MEM[1728] accepted 1
 3251: 1740:addi    |1736:sw      |1732:addi    |1728:jalr    |1728:-       BUS_LOAD  MEM[1736] accepted 1
 3252: 2436:auipc   |   0:-       |   0:-       |   0:-       |1728:jalr    BUS_LOAD  MEM[2432] accepted 1
 3253: 2440:jalr    |2436:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2432] accepted 1
 3254: 2444:addi    |2440:jalr    |2436:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[2440] accepted 1
 3255: 2448:addi    |2444:addi    |2440:jalr    |2436:auipc   |   0:-       BUS_LOAD  MEM[2440] accepted 1
 3256: 2452:lw      |2448:addi    |2444:addi    |2440:jalr    |2436:auipc   r1=2432  BUS_LOAD  MEM[2448] accepted 1
 3257: 1904:addi    |   0:-       |   0:-       |   0:-       |2440:jalr    r1=2440  BUS_LOAD  MEM[1896] accepted 1
 3258: 1908:sw      |1904:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1904] accepted 1
 3259: 1912:sw      |1908:sw      |1904:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1904] accepted 1
 3260: 1916:addi    |1912:sw      |1908:sw      |1904:addi    |   0:-       BUS_LOAD  MEM[1912] accepted 1
 3261: 1920:-       |1916:addi    |1912:sw      |1908:sw      |1904:addi    r2=65472  BUS_STORE MEM[65500] = 2440 accepted 1
 3262: 1920:-       |1920:-       |1916:addi    |1912:sw      |1908:sw      BUS_STORE MEM[65496] = 65536 accepted 1
 3263: 1920:lui     |1920:-       |1920:-       |1916:addi    |1912:sw      BUS_LOAD  MEM[1912] accepted 1
 3264: 1924:addi    |1920:lui     |1920:-       |1920:-       |1916:addi    r8=65504  BUS_LOAD  MEM[1920] accepted 1
 3265: 1928:lw      |1924:addi    |1920:lui     |1920:-       |1920:-       BUS_LOAD  MEM[1920] accepted 1
 3266: 1932:addi    |1928:lw      |1924:addi    |1920:lui     |1920:-       BUS_LOAD  MEM[1928] accepted 1
 3267: 1936:sb      |1932:addi    |1928:lw      |1924:addi    |1920:lui     r15=4096  BUS_LOAD  MEM[1928] accepted 1
 3268: 1940:-       |1936:sb      |1932:addi    |1928:lw      |1924:addi    r15=2784  BUS_LOAD  MEM[2784] accepted 1
 3269: 1940:addi    |1940:-       |1936:sb      |1932:addi    |1928:lw      r15=2912  BUS_LOAD  MEM[1936] accepted 1
 3270: 1944:-       |1940:addi    |1940:-       |1936:sb      |1932:addi    r14=1  BUS_STORE MEM[2913] = 1 accepted 1
 3271: 1944:auipc   |1944:-       |1940:addi    |1940:-       |1936:sb      BUS_LOAD  MEM[1936] accepted 1
 3272: 1948:jalr    |1944:auipc   |1944:-       |1940:addi    |1940:-       BUS_LOAD  MEM[1944] accepted 1
 3273: 1952:jal     |1948:jalr    |1944:auipc   |1944:-       |1940:addi    r10=0  BUS_LOAD  MEM[1944] accepted 1
 3274: 1956:auipc   |1952:jal     |1948:jalr    |1944:auipc   |1944:-       BUS_LOAD  MEM[1952] accepted 1
 3275: 1960:jalr    |1956:auipc   |1952:jal     |1948:jalr    |1944:auipc   r1=1940  BUS_LOAD  MEM[1952] accepted 1
 3276: 1240:addi    |   0:-       |   0:-       |   0:-       |1948:jalr    r1=1948  BUS_LOAD  MEM[1232] accepted 1
 3277: 1244:sw      |1240:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3278: 1248:addi    |1244:sw      |1240:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3279: 1252:sw      |1248:addi    |1244:sw      |1240:addi    |   0:-       BUS_LOAD  MEM[1248] accepted 1
 3280: 1256:-       |1252:sw      |1248:addi    |1244:sw      |1240:addi    r2=65440  BUS_STORE MEM[65468] = 65504 accepted 1
 3281: 1256:lui     |1256:-       |1252:sw      |1248:addi    |1244:sw      BUS_LOAD  MEM[1248] accepted 1
 3282: 1260:-       |1256:lui     |1256:-       |1252:sw      |1248:addi    r8=65472  BUS_STORE MEM[65452] = 0 accepted 1
 3283: 1260:lw      |1260:-       |1256:lui     |1256:-       |1252:sw      BUS_LOAD  MEM[1256] accepted 1
 3284: 1264:addi    |1260:lw      |1260:-       |1256:lui     |1256:-       BUS_LOAD  MEM[1256] accepted 1
 3285: 1268:-       |1264:addi    |1260:lw      |1260:-       |1256:lui     r15=4096  BUS_LOAD  MEM[1264] accepted 1
 3286: 1268:-       |1264:addi    |   0:-       |1260:lw      |1260:-       BUS_LOAD  MEM[2728] accepted 1
 3287: 1268:lui     |1268:-       |1264:addi    |   0:-       |1260:lw      r15=-1  BUS_LOAD  MEM[1264] accepted 1
 3288: 1272:sw      |1268:lui     |1268:-       |1264:addi    |   0:-       BUS_LOAD  MEM[1264] accepted 1
 3289: 1276:lui     |1272:sw      |1268:lui     |1268:-       |1264:addi    r14=0  BUS_LOAD  MEM[1272] accepted 1
 3290: 1280:lw      |1276:lui     |1272:sw      |1268:lui     |1268:-       BUS_LOAD  MEM[1272] accepted 1
 3291: 1284:-       |1280:lw      |1276:lui     |1272:sw      |1268:lui     r15=4096  BUS_STORE MEM[2728] = 0 accepted 1
 3292: 1284:lui     |1284:-       |1280:lw      |1276:lui     |1272:sw      BUS_LOAD  MEM[1280] accepted 1
 3293: 1288:-       |1284:lui     |1284:-       |1280:lw      |1276:lui     r15=4096  BUS_LOAD  MEM[2728] accepted 1
 3294: 1288:addi    |1288:-       |1284:lui     |1284:-       |1280:lw      r15=0  BUS_LOAD  MEM[1280] accepted 1
 3295: 1292:slli    |1288:addi    |1288:-       |1284:lui     |1284:-       BUS_LOAD  MEM[1288] accepted 1
 3296: 1296:add     |1292:slli    |1288:addi    |1288:-       |1284:lui     r14=4096  BUS_LOAD  MEM[1288] accepted 1
 3297: 1300:lw      |1296:add     |1292:slli    |1288:addi    |1288:-       BUS_LOAD  MEM[1296] accepted 1
 3298: 1304:sw      |1300:lw      |1296:add     |1292:slli    |1288:addi    r14=2764  BUS_LOAD  MEM[1296] accepted 1
 3299: 1308:-       |1304:sw      |1300:lw      |1296:add     |1292:slli    r15=0  BUS_LOAD  MEM[1304] accepted 1
 3300: 1308:-       |1304:sw      |   0:-       |1300:lw      |1296:add     r15=2764  BUS_LOAD  MEM[65452] accepted 1
 3301: 1308:lui     |1308:-       |1304:sw      |   0:-       |1300:lw      r14=0  BUS_LOAD  MEM[1304] accepted 1
 3302: 1312:-       |1308:lui     |1308:-       |1304:sw      |   0:-       BUS_STORE MEM[2764] = 0 accepted 1
 3303: 1312:lw      |1312:-       |1308:lui     |1308:-       |1304:sw      BUS_LOAD  MEM[1304] accepted 1
 3304: 1316:addi    |1312:lw      |1312:-       |1308:lui     |1308:-       BUS_LOAD  MEM[1312] accepted 1
 3305: 1320:-       |1316:addi    |1312:lw      |1312:-       |1308:lui     r15=4096  BUS_LOAD  MEM[1312] accepted 1
 3306: 1320:-       |1316:addi    |   0:-       |1312:lw      |1312:-       BUS_LOAD  MEM[2756] accepted 1
 3307: 1320:lui     |1320:-       |1316:addi    |   0:-       |1312:lw      r15=0  BUS_LOAD  MEM[1312] accepted 1
 3308: 1324:sw      |1320:lui     |1320:-       |1316:addi    |   0:-       BUS_LOAD  MEM[1320] accepted 1
 3309: 1328:nop     |1324:sw      |1320:lui     |1320:-       |1316:addi    r14=1  BUS_LOAD  MEM[1320] accepted 1
 3310: 1332:lw      |1328:nop     |1324:sw      |1320:lui     |1320:-       BUS_LOAD  MEM[1328] accepted 1
 3311: 1336:-       |1332:lw      |1328:nop     |1324:sw      |1320:lui     r15=4096  BUS_STORE MEM[2756] = 1 accepted 1
 3312: 1336:addi    |1336:-       |1332:lw      |1328:nop     |1324:sw      BUS_LOAD  MEM[1328] accepted 1
 3313: 1340:-       |1336:addi    |1336:-       |1332:lw      |1328:nop     BUS_LOAD  MEM[65468] accepted 1
 3314: 1340:jalr    |1340:-       |1336:addi    |1336:-       |1332:lw      r8=65504  BUS_LOAD  MEM[1336] accepted 1
 3315: 1344:addi    |1340:jalr    |1340:-       |1336:addi    |1336:-       BUS_LOAD  MEM[1336] accepted 1
 3316: 1348:sw      |1344:addi    |1340:jalr    |1340:-       |1336:addi    r2=65472  BUS_LOAD  MEM[1344] accepted 1
 3317: 1352:addi    |1348:sw      |1344:addi    |1340:jalr    |1340:-       BUS_LOAD  MEM[1344] accepted 1
 3318: 1952:jal     |   0:-       |   0:-       |   0:-       |1340:jalr    BUS_LOAD  MEM[1944] accepted 1
 3319: 1956:auipc   |1952:jal     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 3320: 1960:jalr    |1956:auipc   |1952:jal     |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 3321: 1964:sw      |1960:jalr    |1956:auipc   |1952:jal     |   0:-       BUS_LOAD  MEM[1960] accepted 1
 3322: 2044:auipc   |   0:-       |   0:-       |   0:-       |1952:jal     BUS_LOAD  MEM[2040] accepted 1
 3323: 2048:jalr    |2044:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2040] accepted 1
 3324: 2052:addi    |2048:jalr    |2044:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 3325: 2056:xori    |2052:addi    |2048:jalr    |2044:auipc   |   0:-       BUS_LOAD  MEM[2048] accepted 1
 3326: 2060:andi    |2056:xori    |2052:addi    |2048:jalr    |2044:auipc   r1=2040  BUS_LOAD  MEM[2056] accepted 1
 3327: 1432:addi    |   0:-       |   0:-       |   0:-       |2048:jalr    r1=2048  BUS_LOAD  MEM[1424] accepted 1
 3328: 1436:sw      |1432:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 3329: 1440:addi    |1436:sw      |1432:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 3330: 1444:lui     |1440:addi    |1436:sw      |1432:addi    |   0:-       BUS_LOAD  MEM[1440] accepted 1
 3331: 1448:-       |1444:lui     |1440:addi    |1436:sw      |1432:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 3332: 1448:lw      |1448:-       |1444:lui     |1440:addi    |1436:sw      BUS_LOAD  MEM[1440] accepted 1
 3333: 1452:sltiu   |1448:lw      |1448:-       |1444:lui     |1440:addi    r8=65472  BUS_LOAD  MEM[1448] accepted 1
 3334: 1456:-       |1452:sltiu   |1448:lw      |1448:-       |1444:lui     r15=4096  BUS_LOAD  MEM[1448] accepted 1
 3335: 1456:-       |1452:sltiu   |   0:-       |1448:lw      |1448:-       BUS_LOAD  MEM[2756] accepted 1
 3336: 1456:andi    |1456:-       |1452:sltiu   |   0:-       |1448:lw      r15=1  BUS_LOAD  MEM[1448] accepted 1
 3337: 1460:addi    |1456:andi    |1456:-       |1452:sltiu   |   0:-       BUS_LOAD  MEM[1456] accepted 1
 3338: 1464:lw      |1460:addi    |1456:andi    |1456:-       |1452:sltiu   r15=0  BUS_LOAD  MEM[1456] accepted 1
 3339: 1468:addi    |1464:lw      |1460:addi    |1456:andi    |1456:-       BUS_LOAD  MEM[1464] accepted 1
 3340: 1472:jalr    |1468:addi    |1464:lw      |1460:addi    |1456:andi    r15=0  BUS_LOAD  MEM[1464] accepted 1
 3341: 1476:-       |1472:jalr    |1468:addi    |1464:lw      |1460:addi    r10=0  BUS_LOAD  MEM[65468] accepted 1
 3342: 1476:addi    |1476:-       |1472:jalr    |1468:addi    |1464:lw      r8=65504  BUS_LOAD  MEM[1472] accepted 1
 3343: 1480:sw      |1476:addi    |1476:-       |1472:jalr    |1468:addi    r2=65472  BUS_LOAD  MEM[1472] accepted 1
 3344: 2052:addi    |   0:-       |   0:-       |   0:-       |1472:jalr    BUS_LOAD  MEM[2048] accepted 1
 3345: 2056:xori    |2052:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 3346: 2060:andi    |2056:xori    |2052:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 3347: 2064:bne     |2060:andi    |2056:xori    |2052:addi    |   0:-       BUS_LOAD  MEM[2056] accepted 1
 3348: 2068:sw      |2064:bne     |2060:andi    |2056:xori    |2052:addi    r15=0  BUS_LOAD  MEM[2064] accepted 1
 3349: 2072:jal     |2068:sw      |2064:bne     |2060:andi    |2056:xori    r15=1  BUS_LOAD  MEM[2064] accepted 1
 3350: 2076:lui     |2072:jal     |2068:sw      |2064:bne     |2060:andi    r15=1  BUS_LOAD  MEM[2072] accepted 1
 3351: 1956:auipc   |   0:-       |   0:-       |   0:-       |2064:bne     BUS_LOAD  MEM[1952] accepted 1
 3352: 1960:jalr    |1956:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 3353: 1964:sw      |1960:jalr    |1956:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 3354: 1968:jal     |1964:sw      |1960:jalr    |1956:auipc   |   0:-       BUS_LOAD  MEM[1960] accepted 1
 3355: 1972:lui     |1968:jal     |1964:sw      |1960:jalr    |1956:auipc   r1=1952  BUS_LOAD  MEM[1968] accepted 1
 3356: 1344:addi    |   0:-       |   0:-       |   0:-       |1960:jalr    r1=1960  BUS_LOAD  MEM[1336] accepted 1
 3357: 1348:sw      |1344:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 3358: 1352:addi    |1348:sw      |1344:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 3359: 1356:lui     |1352:addi    |1348:sw      |1344:addi    |   0:-       BUS_LOAD  MEM[1352] accepted 1
 3360: 1360:-       |1356:lui     |1352:addi    |1348:sw      |1344:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 3361: 1360:lw      |1360:-       |1356:lui     |1352:addi    |1348:sw      BUS_LOAD  MEM[1352] accepted 1
 3362: 1364:addi    |1360:lw      |1360:-       |1356:lui     |1352:addi    r8=65472  BUS_LOAD  MEM[1360] accepted 1
 3363: 1368:-       |1364:addi    |1360:lw      |1360:-       |1356:lui     r15=4096  BUS_LOAD  MEM[1360] accepted 1
 3364: 1368:-       |1364:addi    |   0:-       |1360:lw      |1360:-       BUS_LOAD  MEM[2756] accepted 1
 3365: 1368:lui     |1368:-       |1364:addi    |   0:-       |1360:lw      r15=1  BUS_LOAD  MEM[1360] accepted 1
 3366: 1372:sw      |1368:lui     |1368:-       |1364:addi    |   0:-       BUS_LOAD  MEM[1368] accepted 1
 3367: 1376:lui     |1372:sw      |1368:lui     |1368:-       |1364:addi    r14=0  BUS_LOAD  MEM[1368] accepted 1
 3368: 1380:lw      |1376:lui     |1372:sw      |1368:lui     |1368:-       BUS_LOAD  MEM[1376] accepted 1
 3369: 1384:-       |1380:lw      |1376:lui     |1372:sw      |1368:lui     r15=4096  BUS_STORE MEM[2756] = 0 accepted 1
 3370: 1384:addi    |1384:-       |1380:lw      |1376:lui     |1372:sw      BUS_LOAD  MEM[1376] accepted 1
 3371: 1388:-       |1384:addi    |1384:-       |1380:lw      |1376:lui     r15=4096  BUS_LOAD  MEM[2752] accepted 1
 3372: 1388:lui     |1388:-       |1384:addi    |1384:-       |1380:lw      r15=0  BUS_LOAD  MEM[1384] accepted 1
 3373: 1392:sw      |1388:lui     |1388:-       |1384:addi    |1384:-       BUS_LOAD  MEM[1384] accepted 1
 3374: 1396:lui     |1392:sw      |1388:lui     |1388:-       |1384:addi    r13=1  BUS_LOAD  MEM[1392] accepted 1
 3375: 1400:addi    |1396:lui     |1392:sw      |1388:lui     |1388:-       BUS_LOAD  MEM[1392] accepted 1
 3376: 1404:-       |1400:addi    |1396:lui     |1392:sw      |1388:lui     r14=4096  BUS_STORE MEM[2752] = 1 accepted 1
 3377: 1404:slli    |1404:-       |1400:addi    |1396:lui     |1392:sw      BUS_LOAD  MEM[1400] accepted 1
 3378: 1408:add     |1404:slli    |1404:-       |1400:addi    |1396:lui     r14=4096  BUS_LOAD  MEM[1400] accepted 1
 3379: 1412:lw      |1408:add     |1404:slli    |1404:-       |1400:addi    r14=2764  BUS_LOAD  MEM[1408] accepted 1
 3380: 1416:addi    |1412:lw      |1408:add     |1404:slli    |1404:-       BUS_LOAD  MEM[1408] accepted 1
 3381: 1420:-       |1416:addi    |1412:lw      |1408:add     |1404:slli    r15=0  BUS_LOAD  MEM[1416] accepted 1
 3382: 1420:-       |1416:addi    |   0:-       |1412:lw      |1408:add     r15=2764  BUS_LOAD  MEM[2764] accepted 1
 3383: 1420:lw      |1420:-       |1416:addi    |   0:-       |1412:lw      r15=0  BUS_LOAD  MEM[1416] accepted 1
 3384: 1424:addi    |1420:lw      |1420:-       |1416:addi    |   0:-       BUS_LOAD  MEM[1416] accepted 1
 3385: 1428:jalr    |1424:addi    |1420:lw      |1420:-       |1416:addi    r10=0  BUS_LOAD  MEM[1424] accepted 1
 3386: 1432:-       |1428:jalr    |1424:addi    |1420:lw      |1420:-       BUS_LOAD  MEM[65468] accepted 1
 3387: 1432:addi    |1432:-       |1428:jalr    |1424:addi    |1420:lw      r8=65504  BUS_LOAD  MEM[1424] accepted 1
 3388: 1436:sw      |1432:addi    |1432:-       |1428:jalr    |1424:addi    r2=65472  BUS_LOAD  MEM[1432] accepted 1
 3389: 1964:sw      |   0:-       |   0:-       |   0:-       |1428:jalr    BUS_LOAD  MEM[1960] accepted 1
 3390: 1968:jal     |1964:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 3391: 1972:lui     |1968:jal     |1964:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 3392: 1976:-       |1972:lui     |1968:jal     |1964:sw      |   0:-       BUS_STORE MEM[65480] = 0 accepted 1
 3393: 1976:addi    |1976:-       |1972:lui     |1968:jal     |1964:sw      BUS_LOAD  MEM[1968] accepted 1
 3394: 2016:lw      |   0:-       |   0:-       |   0:-       |1968:jal     BUS_LOAD  MEM[2008] accepted 1
 3395: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 3396: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 3397: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 3398: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=0  BUS_LOAD  MEM[2024] accepted 1
 3399: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 3400: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 3401: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 3402: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 3403: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 3404: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 3405: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 3406: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 0 accepted 1
 3407: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 3408: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 3409: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 3410: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 3411: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 3412: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3413: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 3414: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 3415: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3416: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 3417: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 3418: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 3419: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3420: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3421: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3422: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3423: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3424: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3425: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3426: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3427: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3428: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3429: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3430: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3431: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 3432: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3433: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=0  BUS_LOAD  MEM[1792] accepted 1
 3434: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3435: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=0  BUS_LOAD  MEM[1800] accepted 1
 3436: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2804  BUS_LOAD  MEM[2804] accepted 1
 3437: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 3438: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3439: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 3440: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3441: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3442: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 3443: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 3444: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3445: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 3446: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 3447: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 3448: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3449: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 3450: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 3451: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 3452: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 3453: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3454: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3455: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3456: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3457: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3458: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3459: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3460: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3461: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3462: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3463: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3464: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3465: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 3466: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3467: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=1  BUS_LOAD  MEM[1792] accepted 1
 3468: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3469: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=4  BUS_LOAD  MEM[1800] accepted 1
 3470: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2808  BUS_LOAD  MEM[2808] accepted 1
 3471: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 3472: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3473: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 3474: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 3475: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 3476: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 3477: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=1  BUS_LOAD  MEM[1816] accepted 1
 3478: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 3479: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=4  BUS_LOAD  MEM[1824] accepted 1
 3480: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 3481: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 3482: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2924  BUS_LOAD  MEM[1832] accepted 1
 3483: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2925] accepted 1
 3484: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=0  BUS_LOAD  MEM[1832] accepted 1
 3485: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 3486: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=1  BUS_LOAD  MEM[1840] accepted 1
 3487: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 3488: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=1  BUS_LOAD  MEM[1848] accepted 1
 3489: 1860:-       |1856:lw      |1852:jal     |1848:lw      |1844:beq     BUS_LOAD  MEM[65452] accepted 1
 3490: 1860:addi    |1860:-       |1856:lw      |1852:jal     |1848:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 3491: 1888:addi    |   0:-       |   0:-       |   0:-       |1852:jal     BUS_LOAD  MEM[1880] accepted 1
 3492: 1892:lw      |1888:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 3493: 1896:addi    |1892:lw      |1888:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 3494: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |   0:-       BUS_LOAD  MEM[1896] accepted 1
 3495: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=1  BUS_LOAD  MEM[65468] accepted 1
 3496: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 3497: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 3498: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 3499: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 3500: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 3501: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = 1 accepted 1
 3502: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 3503: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=1  BUS_LOAD  MEM[2032] accepted 1
 3504: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 3505: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 3506: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 3507: 1972:lui     |   0:-       |   0:-       |   0:-       |2040:bne     BUS_LOAD  MEM[1968] accepted 1
 3508: 1976:addi    |1972:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 3509: 1980:lw      |1976:addi    |1972:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1976] accepted 1
 3510: 1984:slli    |1980:lw      |1976:addi    |1972:lui     |   0:-       BUS_LOAD  MEM[1976] accepted 1
 3511: 1988:-       |1984:slli    |1980:lw      |1976:addi    |1972:lui     r15=4096  BUS_LOAD  MEM[1984] accepted 1
 3512: 1988:-       |1984:slli    |   0:-       |1980:lw      |1976:addi    r14=2784  BUS_LOAD  MEM[65476] accepted 1
 3513: 1988:add     |1988:-       |1984:slli    |   0:-       |1980:lw      r15=1  BUS_LOAD  MEM[1984] accepted 1
 3514: 1992:lw      |1988:add     |1988:-       |1984:slli    |   0:-       BUS_LOAD  MEM[1984] accepted 1
 3515: 1996:addi    |1992:lw      |1988:add     |1988:-       |1984:slli    r15=4  BUS_LOAD  MEM[1992] accepted 1
 3516: 2000:sb      |1996:addi    |1992:lw      |1988:add     |1988:-       BUS_LOAD  MEM[1992] accepted 1
 3517: 2004:-       |2000:sb      |1996:addi    |1992:lw      |1988:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 3518: 2004:lw      |2004:-       |2000:sb      |1996:addi    |1992:lw      r15=2924  BUS_LOAD  MEM[2000] accepted 1
 3519: 2008:-       |2004:lw      |2004:-       |2000:sb      |1996:addi    r14=1  BUS_STORE MEM[2925] = 1 accepted 1
 3520: 2008:auipc   |2008:-       |2004:lw      |2004:-       |2000:sb      BUS_LOAD  MEM[2000] accepted 1
 3521: 2012:-       |2008:auipc   |2008:-       |2004:lw      |2004:-       BUS_LOAD  MEM[65476] accepted 1
 3522: 2012:jalr    |2012:-       |2008:auipc   |2008:-       |2004:lw      r10=1  BUS_LOAD  MEM[2008] accepted 1
 3523: 2016:lw      |2012:jalr    |2012:-       |2008:auipc   |2008:-       BUS_LOAD  MEM[2008] accepted 1
 3524: 2020:auipc   |2016:lw      |2012:jalr    |2012:-       |2008:auipc   r1=2004  BUS_LOAD  MEM[2016] accepted 1
 3525: 2024:jalr    |2020:auipc   |2016:lw      |2012:jalr    |2012:-       BUS_LOAD  MEM[2016] accepted 1
 3526: 1240:addi    |   0:-       |   0:-       |   0:-       |2012:jalr    r1=2012  BUS_LOAD  MEM[1232] accepted 1
 3527: 1244:sw      |1240:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3528: 1248:addi    |1244:sw      |1240:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3529: 1252:sw      |1248:addi    |1244:sw      |1240:addi    |   0:-       BUS_LOAD  MEM[1248] accepted 1
 3530: 1256:-       |1252:sw      |1248:addi    |1244:sw      |1240:addi    r2=65440  BUS_STORE MEM[65468] = 65504 accepted 1
 3531: 1256:lui     |1256:-       |1252:sw      |1248:addi    |1244:sw      BUS_LOAD  MEM[1248] accepted 1
 3532: 1260:-       |1256:lui     |1256:-       |1252:sw      |1248:addi    r8=65472  BUS_STORE MEM[65452] = 1 accepted 1
 3533: 1260:lw      |1260:-       |1256:lui     |1256:-       |1252:sw      BUS_LOAD  MEM[1256] accepted 1
 3534: 1264:addi    |1260:lw      |1260:-       |1256:lui     |1256:-       BUS_LOAD  MEM[1256] accepted 1
 3535: 1268:-       |1264:addi    |1260:lw      |1260:-       |1256:lui     r15=4096  BUS_LOAD  MEM[1264] accepted 1
 3536: 1268:-       |1264:addi    |   0:-       |1260:lw      |1260:-       BUS_LOAD  MEM[2728] accepted 1
 3537: 1268:lui     |1268:-       |1264:addi    |   0:-       |1260:lw      r15=0  BUS_LOAD  MEM[1264] accepted 1
 3538: 1272:sw      |1268:lui     |1268:-       |1264:addi    |   0:-       BUS_LOAD  MEM[1264] accepted 1
 3539: 1276:lui     |1272:sw      |1268:lui     |1268:-       |1264:addi    r14=1  BUS_LOAD  MEM[1272] accepted 1
 3540: 1280:lw      |1276:lui     |1272:sw      |1268:lui     |1268:-       BUS_LOAD  MEM[1272] accepted 1
 3541: 1284:-       |1280:lw      |1276:lui     |1272:sw      |1268:lui     r15=4096  BUS_STORE MEM[2728] = 1 accepted 1
 3542: 1284:lui     |1284:-       |1280:lw      |1276:lui     |1272:sw      BUS_LOAD  MEM[1280] accepted 1
 3543: 1288:-       |1284:lui     |1284:-       |1280:lw      |1276:lui     r15=4096  BUS_LOAD  MEM[2728] accepted 1
 3544: 1288:addi    |1288:-       |1284:lui     |1284:-       |1280:lw      r15=1  BUS_LOAD  MEM[1280] accepted 1
 3545: 1292:slli    |1288:addi    |1288:-       |1284:lui     |1284:-       BUS_LOAD  MEM[1288] accepted 1
 3546: 1296:add     |1292:slli    |1288:addi    |1288:-       |1284:lui     r14=4096  BUS_LOAD  MEM[1288] accepted 1
 3547: 1300:lw      |1296:add     |1292:slli    |1288:addi    |1288:-       BUS_LOAD  MEM[1296] accepted 1
 3548: 1304:sw      |1300:lw      |1296:add     |1292:slli    |1288:addi    r14=2764  BUS_LOAD  MEM[1296] accepted 1
 3549: 1308:-       |1304:sw      |1300:lw      |1296:add     |1292:slli    r15=4  BUS_LOAD  MEM[1304] accepted 1
 3550: 1308:-       |1304:sw      |   0:-       |1300:lw      |1296:add     r15=2768  BUS_LOAD  MEM[65452] accepted 1
 3551: 1308:lui     |1308:-       |1304:sw      |   0:-       |1300:lw      r14=1  BUS_LOAD  MEM[1304] accepted 1
 3552: 1312:-       |1308:lui     |1308:-       |1304:sw      |   0:-       BUS_STORE MEM[2768] = 1 accepted 1
 3553: 1312:lw      |1312:-       |1308:lui     |1308:-       |1304:sw      BUS_LOAD  MEM[1304] accepted 1
 3554: 1316:addi    |1312:lw      |1312:-       |1308:lui     |1308:-       BUS_LOAD  MEM[1312] accepted 1
 3555: 1320:-       |1316:addi    |1312:lw      |1312:-       |1308:lui     r15=4096  BUS_LOAD  MEM[1312] accepted 1
 3556: 1320:-       |1316:addi    |   0:-       |1312:lw      |1312:-       BUS_LOAD  MEM[2756] accepted 1
 3557: 1320:lui     |1320:-       |1316:addi    |   0:-       |1312:lw      r15=0  BUS_LOAD  MEM[1312] accepted 1
 3558: 1324:sw      |1320:lui     |1320:-       |1316:addi    |   0:-       BUS_LOAD  MEM[1320] accepted 1
 3559: 1328:nop     |1324:sw      |1320:lui     |1320:-       |1316:addi    r14=1  BUS_LOAD  MEM[1320] accepted 1
 3560: 1332:lw      |1328:nop     |1324:sw      |1320:lui     |1320:-       BUS_LOAD  MEM[1328] accepted 1
 3561: 1336:-       |1332:lw      |1328:nop     |1324:sw      |1320:lui     r15=4096  BUS_STORE MEM[2756] = 1 accepted 1
 3562: 1336:addi    |1336:-       |1332:lw      |1328:nop     |1324:sw      BUS_LOAD  MEM[1328] accepted 1
 3563: 1340:-       |1336:addi    |1336:-       |1332:lw      |1328:nop     BUS_LOAD  MEM[65468] accepted 1
 3564: 1340:jalr    |1340:-       |1336:addi    |1336:-       |1332:lw      r8=65504  BUS_LOAD  MEM[1336] accepted 1
 3565: 1344:addi    |1340:jalr    |1340:-       |1336:addi    |1336:-       BUS_LOAD  MEM[1336] accepted 1
 3566: 1348:sw      |1344:addi    |1340:jalr    |1340:-       |1336:addi    r2=65472  BUS_LOAD  MEM[1344] accepted 1
 3567: 1352:addi    |1348:sw      |1344:addi    |1340:jalr    |1340:-       BUS_LOAD  MEM[1344] accepted 1
 3568: 2016:lw      |   0:-       |   0:-       |   0:-       |1340:jalr    BUS_LOAD  MEM[2008] accepted 1
 3569: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 3570: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 3571: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 3572: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=0  BUS_LOAD  MEM[2024] accepted 1
 3573: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 3574: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 3575: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 3576: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 3577: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 3578: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 3579: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 3580: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 0 accepted 1
 3581: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 3582: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 3583: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 3584: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 3585: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 3586: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3587: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 3588: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 3589: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3590: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 3591: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 3592: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 3593: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3594: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3595: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3596: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3597: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3598: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3599: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3600: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3601: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3602: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3603: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3604: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3605: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 3606: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3607: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=0  BUS_LOAD  MEM[1792] accepted 1
 3608: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3609: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=0  BUS_LOAD  MEM[1800] accepted 1
 3610: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2804  BUS_LOAD  MEM[2804] accepted 1
 3611: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 3612: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3613: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 3614: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3615: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3616: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 3617: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 3618: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3619: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 3620: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 3621: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 3622: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3623: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 3624: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 3625: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 3626: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 3627: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3628: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3629: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3630: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3631: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3632: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3633: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3634: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3635: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3636: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3637: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3638: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3639: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 3640: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3641: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=1  BUS_LOAD  MEM[1792] accepted 1
 3642: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3643: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=4  BUS_LOAD  MEM[1800] accepted 1
 3644: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2808  BUS_LOAD  MEM[2808] accepted 1
 3645: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 3646: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3647: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 3648: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 3649: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 3650: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 3651: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=1  BUS_LOAD  MEM[1816] accepted 1
 3652: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 3653: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=4  BUS_LOAD  MEM[1824] accepted 1
 3654: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 3655: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 3656: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2924  BUS_LOAD  MEM[1832] accepted 1
 3657: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2925] accepted 1
 3658: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 3659: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 3660: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 3661: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 3662: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 3663: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 3664: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3665: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3666: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 3667: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 3668: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3669: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 3670: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 3671: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 3672: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3673: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 3674: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 3675: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 3676: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 3677: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3678: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3679: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3680: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3681: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3682: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3683: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3684: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3685: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3686: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3687: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3688: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3689: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 3690: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3691: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=2  BUS_LOAD  MEM[1792] accepted 1
 3692: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3693: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=8  BUS_LOAD  MEM[1800] accepted 1
 3694: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2812  BUS_LOAD  MEM[2812] accepted 1
 3695: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 3696: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3697: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 3698: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 3699: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 3700: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 3701: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=2  BUS_LOAD  MEM[1816] accepted 1
 3702: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 3703: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=8  BUS_LOAD  MEM[1824] accepted 1
 3704: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 3705: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2792  BUS_LOAD  MEM[2792] accepted 1
 3706: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2936  BUS_LOAD  MEM[1832] accepted 1
 3707: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2937] accepted 1
 3708: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=0  BUS_LOAD  MEM[1832] accepted 1
 3709: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 3710: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=1  BUS_LOAD  MEM[1840] accepted 1
 3711: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 3712: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=1  BUS_LOAD  MEM[1848] accepted 1
 3713: 1860:-       |1856:lw      |1852:jal     |1848:lw      |1844:beq     BUS_LOAD  MEM[65452] accepted 1
 3714: 1860:addi    |1860:-       |1856:lw      |1852:jal     |1848:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 3715: 1888:addi    |   0:-       |   0:-       |   0:-       |1852:jal     BUS_LOAD  MEM[1880] accepted 1
 3716: 1892:lw      |1888:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 3717: 1896:addi    |1892:lw      |1888:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 3718: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |   0:-       BUS_LOAD  MEM[1896] accepted 1
 3719: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=2  BUS_LOAD  MEM[65468] accepted 1
 3720: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 3721: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 3722: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 3723: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 3724: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 3725: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = 2 accepted 1
 3726: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 3727: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=2  BUS_LOAD  MEM[2032] accepted 1
 3728: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 3729: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 3730: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 3731: 1972:lui     |   0:-       |   0:-       |   0:-       |2040:bne     BUS_LOAD  MEM[1968] accepted 1
 3732: 1976:addi    |1972:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 3733: 1980:lw      |1976:addi    |1972:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1976] accepted 1
 3734: 1984:slli    |1980:lw      |1976:addi    |1972:lui     |   0:-       BUS_LOAD  MEM[1976] accepted 1
 3735: 1988:-       |1984:slli    |1980:lw      |1976:addi    |1972:lui     r15=4096  BUS_LOAD  MEM[1984] accepted 1
 3736: 1988:-       |1984:slli    |   0:-       |1980:lw      |1976:addi    r14=2784  BUS_LOAD  MEM[65476] accepted 1
 3737: 1988:add     |1988:-       |1984:slli    |   0:-       |1980:lw      r15=2  BUS_LOAD  MEM[1984] accepted 1
 3738: 1992:lw      |1988:add     |1988:-       |1984:slli    |   0:-       BUS_LOAD  MEM[1984] accepted 1
 3739: 1996:addi    |1992:lw      |1988:add     |1988:-       |1984:slli    r15=8  BUS_LOAD  MEM[1992] accepted 1
 3740: 2000:sb      |1996:addi    |1992:lw      |1988:add     |1988:-       BUS_LOAD  MEM[1992] accepted 1
 3741: 2004:-       |2000:sb      |1996:addi    |1992:lw      |1988:add     r15=2792  BUS_LOAD  MEM[2792] accepted 1
 3742: 2004:lw      |2004:-       |2000:sb      |1996:addi    |1992:lw      r15=2936  BUS_LOAD  MEM[2000] accepted 1
 3743: 2008:-       |2004:lw      |2004:-       |2000:sb      |1996:addi    r14=1  BUS_STORE MEM[2937] = 1 accepted 1
 3744: 2008:auipc   |2008:-       |2004:lw      |2004:-       |2000:sb      BUS_LOAD  MEM[2000] accepted 1
 3745: 2012:-       |2008:auipc   |2008:-       |2004:lw      |2004:-       BUS_LOAD  MEM[65476] accepted 1
 3746: 2012:jalr    |2012:-       |2008:auipc   |2008:-       |2004:lw      r10=2  BUS_LOAD  MEM[2008] accepted 1
 3747: 2016:lw      |2012:jalr    |2012:-       |2008:auipc   |2008:-       BUS_LOAD  MEM[2008] accepted 1
 3748: 2020:auipc   |2016:lw      |2012:jalr    |2012:-       |2008:auipc   r1=2004  BUS_LOAD  MEM[2016] accepted 1
 3749: 2024:jalr    |2020:auipc   |2016:lw      |2012:jalr    |2012:-       BUS_LOAD  MEM[2016] accepted 1
 3750: 1240:addi    |   0:-       |   0:-       |   0:-       |2012:jalr    r1=2012  BUS_LOAD  MEM[1232] accepted 1
 3751: 1244:sw      |1240:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3752: 1248:addi    |1244:sw      |1240:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3753: 1252:sw      |1248:addi    |1244:sw      |1240:addi    |   0:-       BUS_LOAD  MEM[1248] accepted 1
 3754: 1256:-       |1252:sw      |1248:addi    |1244:sw      |1240:addi    r2=65440  BUS_STORE MEM[65468] = 65504 accepted 1
 3755: 1256:lui     |1256:-       |1252:sw      |1248:addi    |1244:sw      BUS_LOAD  MEM[1248] accepted 1
 3756: 1260:-       |1256:lui     |1256:-       |1252:sw      |1248:addi    r8=65472  BUS_STORE MEM[65452] = 2 accepted 1
 3757: 1260:lw      |1260:-       |1256:lui     |1256:-       |1252:sw      BUS_LOAD  MEM[1256] accepted 1
 3758: 1264:addi    |1260:lw      |1260:-       |1256:lui     |1256:-       BUS_LOAD  MEM[1256] accepted 1
 3759: 1268:-       |1264:addi    |1260:lw      |1260:-       |1256:lui     r15=4096  BUS_LOAD  MEM[1264] accepted 1
 3760: 1268:-       |1264:addi    |   0:-       |1260:lw      |1260:-       BUS_LOAD  MEM[2728] accepted 1
 3761: 1268:lui     |1268:-       |1264:addi    |   0:-       |1260:lw      r15=1  BUS_LOAD  MEM[1264] accepted 1
 3762: 1272:sw      |1268:lui     |1268:-       |1264:addi    |   0:-       BUS_LOAD  MEM[1264] accepted 1
 3763: 1276:lui     |1272:sw      |1268:lui     |1268:-       |1264:addi    r14=2  BUS_LOAD  MEM[1272] accepted 1
 3764: 1280:lw      |1276:lui     |1272:sw      |1268:lui     |1268:-       BUS_LOAD  MEM[1272] accepted 1
 3765: 1284:-       |1280:lw      |1276:lui     |1272:sw      |1268:lui     r15=4096  BUS_STORE MEM[2728] = 2 accepted 1
 3766: 1284:lui     |1284:-       |1280:lw      |1276:lui     |1272:sw      BUS_LOAD  MEM[1280] accepted 1
 3767: 1288:-       |1284:lui     |1284:-       |1280:lw      |1276:lui     r15=4096  BUS_LOAD  MEM[2728] accepted 1
 3768: 1288:addi    |1288:-       |1284:lui     |1284:-       |1280:lw      r15=2  BUS_LOAD  MEM[1280] accepted 1
 3769: 1292:slli    |1288:addi    |1288:-       |1284:lui     |1284:-       BUS_LOAD  MEM[1288] accepted 1
 3770: 1296:add     |1292:slli    |1288:addi    |1288:-       |1284:lui     r14=4096  BUS_LOAD  MEM[1288] accepted 1
 3771: 1300:lw      |1296:add     |1292:slli    |1288:addi    |1288:-       BUS_LOAD  MEM[1296] accepted 1
 3772: 1304:sw      |1300:lw      |1296:add     |1292:slli    |1288:addi    r14=2764  BUS_LOAD  MEM[1296] accepted 1
 3773: 1308:-       |1304:sw      |1300:lw      |1296:add     |1292:slli    r15=8  BUS_LOAD  MEM[1304] accepted 1
 3774: 1308:-       |1304:sw      |   0:-       |1300:lw      |1296:add     r15=2772  BUS_LOAD  MEM[65452] accepted 1
 3775: 1308:lui     |1308:-       |1304:sw      |   0:-       |1300:lw      r14=2  BUS_LOAD  MEM[1304] accepted 1
 3776: 1312:-       |1308:lui     |1308:-       |1304:sw      |   0:-       BUS_STORE MEM[2772] = 2 accepted 1
 3777: 1312:lw      |1312:-       |1308:lui     |1308:-       |1304:sw      BUS_LOAD  MEM[1304] accepted 1
 3778: 1316:addi    |1312:lw      |1312:-       |1308:lui     |1308:-       BUS_LOAD  MEM[1312] accepted 1
 3779: 1320:-       |1316:addi    |1312:lw      |1312:-       |1308:lui     r15=4096  BUS_LOAD  MEM[1312] accepted 1
 3780: 1320:-       |1316:addi    |   0:-       |1312:lw      |1312:-       BUS_LOAD  MEM[2756] accepted 1
 3781: 1320:lui     |1320:-       |1316:addi    |   0:-       |1312:lw      r15=1  BUS_LOAD  MEM[1312] accepted 1
 3782: 1324:sw      |1320:lui     |1320:-       |1316:addi    |   0:-       BUS_LOAD  MEM[1320] accepted 1
 3783: 1328:nop     |1324:sw      |1320:lui     |1320:-       |1316:addi    r14=2  BUS_LOAD  MEM[1320] accepted 1
 3784: 1332:lw      |1328:nop     |1324:sw      |1320:lui     |1320:-       BUS_LOAD  MEM[1328] accepted 1
 3785: 1336:-       |1332:lw      |1328:nop     |1324:sw      |1320:lui     r15=4096  BUS_STORE MEM[2756] = 2 accepted 1
 3786: 1336:addi    |1336:-       |1332:lw      |1328:nop     |1324:sw      BUS_LOAD  MEM[1328] accepted 1
 3787: 1340:-       |1336:addi    |1336:-       |1332:lw      |1328:nop     BUS_LOAD  MEM[65468] accepted 1
 3788: 1340:jalr    |1340:-       |1336:addi    |1336:-       |1332:lw      r8=65504  BUS_LOAD  MEM[1336] accepted 1
 3789: 1344:addi    |1340:jalr    |1340:-       |1336:addi    |1336:-       BUS_LOAD  MEM[1336] accepted 1
 3790: 1348:sw      |1344:addi    |1340:jalr    |1340:-       |1336:addi    r2=65472  BUS_LOAD  MEM[1344] accepted 1
 3791: 1352:addi    |1348:sw      |1344:addi    |1340:jalr    |1340:-       BUS_LOAD  MEM[1344] accepted 1
 3792: 2016:lw      |   0:-       |   0:-       |   0:-       |1340:jalr    BUS_LOAD  MEM[2008] accepted 1
 3793: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 3794: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 3795: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 3796: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=0  BUS_LOAD  MEM[2024] accepted 1
 3797: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 3798: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 3799: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 3800: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 3801: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 3802: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 3803: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 3804: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 0 accepted 1
 3805: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 3806: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 3807: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 3808: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 3809: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 3810: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3811: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 3812: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 3813: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3814: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 3815: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 3816: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 3817: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3818: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3819: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3820: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3821: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3822: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3823: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3824: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3825: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3826: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3827: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3828: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3829: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 3830: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3831: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=0  BUS_LOAD  MEM[1792] accepted 1
 3832: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3833: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=0  BUS_LOAD  MEM[1800] accepted 1
 3834: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2804  BUS_LOAD  MEM[2804] accepted 1
 3835: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 3836: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3837: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 3838: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3839: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3840: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 3841: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 3842: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3843: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 3844: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 3845: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 3846: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3847: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 3848: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 3849: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 3850: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 3851: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3852: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3853: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3854: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3855: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3856: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3857: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3858: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3859: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3860: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3861: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3862: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3863: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 3864: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3865: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=1  BUS_LOAD  MEM[1792] accepted 1
 3866: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3867: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=4  BUS_LOAD  MEM[1800] accepted 1
 3868: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2808  BUS_LOAD  MEM[2808] accepted 1
 3869: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 3870: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3871: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 3872: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 3873: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 3874: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 3875: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=1  BUS_LOAD  MEM[1816] accepted 1
 3876: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 3877: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=4  BUS_LOAD  MEM[1824] accepted 1
 3878: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 3879: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 3880: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2924  BUS_LOAD  MEM[1832] accepted 1
 3881: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2925] accepted 1
 3882: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 3883: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 3884: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 3885: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 3886: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 3887: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 3888: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3889: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3890: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 3891: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 3892: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3893: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 3894: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 3895: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 3896: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3897: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 3898: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 3899: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 3900: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 3901: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3902: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3903: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3904: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3905: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3906: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3907: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3908: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3909: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3910: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3911: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3912: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3913: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 3914: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3915: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=2  BUS_LOAD  MEM[1792] accepted 1
 3916: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3917: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=8  BUS_LOAD  MEM[1800] accepted 1
 3918: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2812  BUS_LOAD  MEM[2812] accepted 1
 3919: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 3920: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3921: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 3922: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 3923: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 3924: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 3925: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=2  BUS_LOAD  MEM[1816] accepted 1
 3926: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 3927: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=8  BUS_LOAD  MEM[1824] accepted 1
 3928: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 3929: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2792  BUS_LOAD  MEM[2792] accepted 1
 3930: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2936  BUS_LOAD  MEM[1832] accepted 1
 3931: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2937] accepted 1
 3932: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 3933: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 3934: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 3935: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 3936: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 3937: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 3938: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3939: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 3940: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 3941: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 3942: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 3943: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 3944: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 3945: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 3946: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 3947: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 3948: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 3949: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 3950: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 3951: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 3952: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 3953: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3954: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 3955: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 3956: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 3957: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 3958: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 3959: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 3960: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 3961: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 3962: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 3963: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 3964: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 3965: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=3  BUS_LOAD  MEM[1792] accepted 1
 3966: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 3967: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=12  BUS_LOAD  MEM[1800] accepted 1
 3968: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2816  BUS_LOAD  MEM[2816] accepted 1
 3969: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 3970: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 3971: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 3972: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 3973: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 3974: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 3975: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=3  BUS_LOAD  MEM[1816] accepted 1
 3976: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 3977: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=12  BUS_LOAD  MEM[1824] accepted 1
 3978: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 3979: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2796  BUS_LOAD  MEM[2796] accepted 1
 3980: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2948  BUS_LOAD  MEM[1832] accepted 1
 3981: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2949] accepted 1
 3982: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=0  BUS_LOAD  MEM[1832] accepted 1
 3983: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 3984: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=1  BUS_LOAD  MEM[1840] accepted 1
 3985: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 3986: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=1  BUS_LOAD  MEM[1848] accepted 1
 3987: 1860:-       |1856:lw      |1852:jal     |1848:lw      |1844:beq     BUS_LOAD  MEM[65452] accepted 1
 3988: 1860:addi    |1860:-       |1856:lw      |1852:jal     |1848:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 3989: 1888:addi    |   0:-       |   0:-       |   0:-       |1852:jal     BUS_LOAD  MEM[1880] accepted 1
 3990: 1892:lw      |1888:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 3991: 1896:addi    |1892:lw      |1888:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 3992: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |   0:-       BUS_LOAD  MEM[1896] accepted 1
 3993: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=3  BUS_LOAD  MEM[65468] accepted 1
 3994: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 3995: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 3996: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 3997: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 3998: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 3999: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = 3 accepted 1
 4000: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 4001: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=3  BUS_LOAD  MEM[2032] accepted 1
 4002: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 4003: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 4004: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 4005: 1972:lui     |   0:-       |   0:-       |   0:-       |2040:bne     BUS_LOAD  MEM[1968] accepted 1
 4006: 1976:addi    |1972:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 4007: 1980:lw      |1976:addi    |1972:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1976] accepted 1
 4008: 1984:slli    |1980:lw      |1976:addi    |1972:lui     |   0:-       BUS_LOAD  MEM[1976] accepted 1
 4009: 1988:-       |1984:slli    |1980:lw      |1976:addi    |1972:lui     r15=4096  BUS_LOAD  MEM[1984] accepted 1
 4010: 1988:-       |1984:slli    |   0:-       |1980:lw      |1976:addi    r14=2784  BUS_LOAD  MEM[65476] accepted 1
 4011: 1988:add     |1988:-       |1984:slli    |   0:-       |1980:lw      r15=3  BUS_LOAD  MEM[1984] accepted 1
 4012: 1992:lw      |1988:add     |1988:-       |1984:slli    |   0:-       BUS_LOAD  MEM[1984] accepted 1
 4013: 1996:addi    |1992:lw      |1988:add     |1988:-       |1984:slli    r15=12  BUS_LOAD  MEM[1992] accepted 1
 4014: 2000:sb      |1996:addi    |1992:lw      |1988:add     |1988:-       BUS_LOAD  MEM[1992] accepted 1
 4015: 2004:-       |2000:sb      |1996:addi    |1992:lw      |1988:add     r15=2796  BUS_LOAD  MEM[2796] accepted 1
 4016: 2004:lw      |2004:-       |2000:sb      |1996:addi    |1992:lw      r15=2948  BUS_LOAD  MEM[2000] accepted 1
 4017: 2008:-       |2004:lw      |2004:-       |2000:sb      |1996:addi    r14=1  BUS_STORE MEM[2949] = 1 accepted 1
 4018: 2008:auipc   |2008:-       |2004:lw      |2004:-       |2000:sb      BUS_LOAD  MEM[2000] accepted 1
 4019: 2012:-       |2008:auipc   |2008:-       |2004:lw      |2004:-       BUS_LOAD  MEM[65476] accepted 1
 4020: 2012:jalr    |2012:-       |2008:auipc   |2008:-       |2004:lw      r10=3  BUS_LOAD  MEM[2008] accepted 1
 4021: 2016:lw      |2012:jalr    |2012:-       |2008:auipc   |2008:-       BUS_LOAD  MEM[2008] accepted 1
 4022: 2020:auipc   |2016:lw      |2012:jalr    |2012:-       |2008:auipc   r1=2004  BUS_LOAD  MEM[2016] accepted 1
 4023: 2024:jalr    |2020:auipc   |2016:lw      |2012:jalr    |2012:-       BUS_LOAD  MEM[2016] accepted 1
 4024: 1240:addi    |   0:-       |   0:-       |   0:-       |2012:jalr    r1=2012  BUS_LOAD  MEM[1232] accepted 1
 4025: 1244:sw      |1240:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 4026: 1248:addi    |1244:sw      |1240:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 4027: 1252:sw      |1248:addi    |1244:sw      |1240:addi    |   0:-       BUS_LOAD  MEM[1248] accepted 1
 4028: 1256:-       |1252:sw      |1248:addi    |1244:sw      |1240:addi    r2=65440  BUS_STORE MEM[65468] = 65504 accepted 1
 4029: 1256:lui     |1256:-       |1252:sw      |1248:addi    |1244:sw      BUS_LOAD  MEM[1248] accepted 1
 4030: 1260:-       |1256:lui     |1256:-       |1252:sw      |1248:addi    r8=65472  BUS_STORE MEM[65452] = 3 accepted 1
 4031: 1260:lw      |1260:-       |1256:lui     |1256:-       |1252:sw      BUS_LOAD  MEM[1256] accepted 1
 4032: 1264:addi    |1260:lw      |1260:-       |1256:lui     |1256:-       BUS_LOAD  MEM[1256] accepted 1
 4033: 1268:-       |1264:addi    |1260:lw      |1260:-       |1256:lui     r15=4096  BUS_LOAD  MEM[1264] accepted 1
 4034: 1268:-       |1264:addi    |   0:-       |1260:lw      |1260:-       BUS_LOAD  MEM[2728] accepted 1
 4035: 1268:lui     |1268:-       |1264:addi    |   0:-       |1260:lw      r15=2  BUS_LOAD  MEM[1264] accepted 1
 4036: 1272:sw      |1268:lui     |1268:-       |1264:addi    |   0:-       BUS_LOAD  MEM[1264] accepted 1
 4037: 1276:lui     |1272:sw      |1268:lui     |1268:-       |1264:addi    r14=3  BUS_LOAD  MEM[1272] accepted 1
 4038: 1280:lw      |1276:lui     |1272:sw      |1268:lui     |1268:-       BUS_LOAD  MEM[1272] accepted 1
 4039: 1284:-       |1280:lw      |1276:lui     |1272:sw      |1268:lui     r15=4096  BUS_STORE MEM[2728] = 3 accepted 1
 4040: 1284:lui     |1284:-       |1280:lw      |1276:lui     |1272:sw      BUS_LOAD  MEM[1280] accepted 1
 4041: 1288:-       |1284:lui     |1284:-       |1280:lw      |1276:lui     r15=4096  BUS_LOAD  MEM[2728] accepted 1
 4042: 1288:addi    |1288:-       |1284:lui     |1284:-       |1280:lw      r15=3  BUS_LOAD  MEM[1280] accepted 1
 4043: 1292:slli    |1288:addi    |1288:-       |1284:lui     |1284:-       BUS_LOAD  MEM[1288] accepted 1
 4044: 1296:add     |1292:slli    |1288:addi    |1288:-       |1284:lui     r14=4096  BUS_LOAD  MEM[1288] accepted 1
 4045: 1300:lw      |1296:add     |1292:slli    |1288:addi    |1288:-       BUS_LOAD  MEM[1296] accepted 1
 4046: 1304:sw      |1300:lw      |1296:add     |1292:slli    |1288:addi    r14=2764  BUS_LOAD  MEM[1296] accepted 1
 4047: 1308:-       |1304:sw      |1300:lw      |1296:add     |1292:slli    r15=12  BUS_LOAD  MEM[1304] accepted 1
 4048: 1308:-       |1304:sw      |   0:-       |1300:lw      |1296:add     r15=2776  BUS_LOAD  MEM[65452] accepted 1
 4049: 1308:lui     |1308:-       |1304:sw      |   0:-       |1300:lw      r14=3  BUS_LOAD  MEM[1304] accepted 1
 4050: 1312:-       |1308:lui     |1308:-       |1304:sw      |   0:-       BUS_STORE MEM[2776] = 3 accepted 1
 4051: 1312:lw      |1312:-       |1308:lui     |1308:-       |1304:sw      BUS_LOAD  MEM[1304] accepted 1
 4052: 1316:addi    |1312:lw      |1312:-       |1308:lui     |1308:-       BUS_LOAD  MEM[1312] accepted 1
 4053: 1320:-       |1316:addi    |1312:lw      |1312:-       |1308:lui     r15=4096  BUS_LOAD  MEM[1312] accepted 1
 4054: 1320:-       |1316:addi    |   0:-       |1312:lw      |1312:-       BUS_LOAD  MEM[2756] accepted 1
 4055: 1320:lui     |1320:-       |1316:addi    |   0:-       |1312:lw      r15=2  BUS_LOAD  MEM[1312] accepted 1
 4056: 1324:sw      |1320:lui     |1320:-       |1316:addi    |   0:-       BUS_LOAD  MEM[1320] accepted 1
 4057: 1328:nop     |1324:sw      |1320:lui     |1320:-       |1316:addi    r14=3  BUS_LOAD  MEM[1320] accepted 1
 4058: 1332:lw      |1328:nop     |1324:sw      |1320:lui     |1320:-       BUS_LOAD  MEM[1328] accepted 1
 4059: 1336:-       |1332:lw      |1328:nop     |1324:sw      |1320:lui     r15=4096  BUS_STORE MEM[2756] = 3 accepted 1
 4060: 1336:addi    |1336:-       |1332:lw      |1328:nop     |1324:sw      BUS_LOAD  MEM[1328] accepted 1
 4061: 1340:-       |1336:addi    |1336:-       |1332:lw      |1328:nop     BUS_LOAD  MEM[65468] accepted 1
 4062: 1340:jalr    |1340:-       |1336:addi    |1336:-       |1332:lw      r8=65504  BUS_LOAD  MEM[1336] accepted 1
 4063: 1344:addi    |1340:jalr    |1340:-       |1336:addi    |1336:-       BUS_LOAD  MEM[1336] accepted 1
 4064: 1348:sw      |1344:addi    |1340:jalr    |1340:-       |1336:addi    r2=65472  BUS_LOAD  MEM[1344] accepted 1
 4065: 1352:addi    |1348:sw      |1344:addi    |1340:jalr    |1340:-       BUS_LOAD  MEM[1344] accepted 1
 4066: 2016:lw      |   0:-       |   0:-       |   0:-       |1340:jalr    BUS_LOAD  MEM[2008] accepted 1
 4067: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4068: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4069: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 4070: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=0  BUS_LOAD  MEM[2024] accepted 1
 4071: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 4072: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 4073: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 4074: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 4075: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 4076: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 4077: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 4078: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 0 accepted 1
 4079: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 4080: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 4081: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 4082: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 4083: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 4084: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4085: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 4086: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 4087: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4088: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 4089: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 4090: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 4091: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4092: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4093: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4094: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4095: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4096: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4097: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 4098: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4099: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 4100: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4101: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 4102: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 4103: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 4104: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4105: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=0  BUS_LOAD  MEM[1792] accepted 1
 4106: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4107: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=0  BUS_LOAD  MEM[1800] accepted 1
 4108: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2804  BUS_LOAD  MEM[2804] accepted 1
 4109: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4110: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4111: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4112: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4113: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4114: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4115: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 4116: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4117: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 4118: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 4119: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4120: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4121: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4122: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4123: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 4124: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4125: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4126: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4127: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4128: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4129: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4130: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4131: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 4132: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4133: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 4134: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4135: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 4136: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 4137: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 4138: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4139: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=1  BUS_LOAD  MEM[1792] accepted 1
 4140: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4141: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=4  BUS_LOAD  MEM[1800] accepted 1
 4142: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2808  BUS_LOAD  MEM[2808] accepted 1
 4143: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4144: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4145: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4146: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4147: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4148: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4149: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=1  BUS_LOAD  MEM[1816] accepted 1
 4150: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4151: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=4  BUS_LOAD  MEM[1824] accepted 1
 4152: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4153: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 4154: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2924  BUS_LOAD  MEM[1832] accepted 1
 4155: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2925] accepted 1
 4156: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 4157: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4158: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 4159: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4160: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 4161: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 4162: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4163: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4164: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4165: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 4166: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4167: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 4168: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 4169: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4170: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4171: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4172: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4173: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 4174: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4175: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4176: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4177: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4178: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4179: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4180: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4181: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 4182: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4183: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 4184: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4185: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 4186: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 4187: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 4188: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4189: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=2  BUS_LOAD  MEM[1792] accepted 1
 4190: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4191: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=8  BUS_LOAD  MEM[1800] accepted 1
 4192: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2812  BUS_LOAD  MEM[2812] accepted 1
 4193: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4194: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4195: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4196: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4197: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4198: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4199: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=2  BUS_LOAD  MEM[1816] accepted 1
 4200: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4201: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=8  BUS_LOAD  MEM[1824] accepted 1
 4202: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4203: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2792  BUS_LOAD  MEM[2792] accepted 1
 4204: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2936  BUS_LOAD  MEM[1832] accepted 1
 4205: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2937] accepted 1
 4206: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 4207: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4208: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 4209: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4210: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 4211: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 4212: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4213: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4214: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4215: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 4216: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4217: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 4218: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 4219: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4220: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4221: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4222: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4223: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 4224: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4225: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4226: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4227: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4228: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4229: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4230: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4231: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 4232: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4233: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 4234: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4235: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 4236: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 4237: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 4238: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4239: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=3  BUS_LOAD  MEM[1792] accepted 1
 4240: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4241: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=12  BUS_LOAD  MEM[1800] accepted 1
 4242: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2816  BUS_LOAD  MEM[2816] accepted 1
 4243: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4244: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4245: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4246: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4247: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4248: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4249: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=3  BUS_LOAD  MEM[1816] accepted 1
 4250: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4251: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=12  BUS_LOAD  MEM[1824] accepted 1
 4252: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4253: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2796  BUS_LOAD  MEM[2796] accepted 1
 4254: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2948  BUS_LOAD  MEM[1832] accepted 1
 4255: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2949] accepted 1
 4256: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 4257: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4258: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 4259: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4260: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 4261: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 4262: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4263: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4264: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4265: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 4266: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4267: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=4  BUS_LOAD  MEM[1864] accepted 1
 4268: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 4 accepted 1
 4269: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4270: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4271: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4272: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4273: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=4  BUS_LOAD  MEM[1880] accepted 1
 4274: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4275: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4276: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4277: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4278: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4279: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4280: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4281: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=0  BUS_LOAD  MEM[1768] accepted 1
 4282: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4283: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=0  BUS_LOAD  MEM[1776] accepted 1
 4284: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4285: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=0  BUS_LOAD  MEM[1784] accepted 1
 4286: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=0  BUS_LOAD  MEM[65452] accepted 1
 4287: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=4  BUS_LOAD  MEM[1784] accepted 1
 4288: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4289: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=4  BUS_LOAD  MEM[1792] accepted 1
 4290: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4291: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=16  BUS_LOAD  MEM[1800] accepted 1
 4292: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2820  BUS_LOAD  MEM[2820] accepted 1
 4293: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4294: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4295: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4296: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4297: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4298: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4299: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=4  BUS_LOAD  MEM[1856] accepted 1
 4300: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4301: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=5  BUS_LOAD  MEM[1864] accepted 1
 4302: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 5 accepted 1
 4303: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4304: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4305: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4306: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4307: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=5  BUS_LOAD  MEM[1880] accepted 1
 4308: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4309: 1892:lw      |1888:addi    |1884:addi    |1884:-       |1880:blt     BUS_LOAD  MEM[1888] accepted 1
 4310: 1896:addi    |1892:lw      |1888:addi    |1884:addi    |1884:-       BUS_LOAD  MEM[1888] accepted 1
 4311: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |1884:addi    r15=-1  BUS_LOAD  MEM[1896] accepted 1
 4312: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=-1  BUS_LOAD  MEM[65468] accepted 1
 4313: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 4314: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 4315: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 4316: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 4317: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 4318: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = -1 accepted 1
 4319: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 4320: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=-1  BUS_LOAD  MEM[2032] accepted 1
 4321: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 4322: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 4323: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 4324: 2056:xori    |2052:addi    |2048:jalr    |2044:auipc   |2040:bne     BUS_LOAD  MEM[2048] accepted 1
 4325: 2060:andi    |2056:xori    |2052:addi    |2048:jalr    |2044:auipc   r1=2040  BUS_LOAD  MEM[2056] accepted 1
 4326: 1432:addi    |   0:-       |   0:-       |   0:-       |2048:jalr    r1=2048  BUS_LOAD  MEM[1424] accepted 1
 4327: 1436:sw      |1432:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 4328: 1440:addi    |1436:sw      |1432:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 4329: 1444:lui     |1440:addi    |1436:sw      |1432:addi    |   0:-       BUS_LOAD  MEM[1440] accepted 1
 4330: 1448:-       |1444:lui     |1440:addi    |1436:sw      |1432:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 4331: 1448:lw      |1448:-       |1444:lui     |1440:addi    |1436:sw      BUS_LOAD  MEM[1440] accepted 1
 4332: 1452:sltiu   |1448:lw      |1448:-       |1444:lui     |1440:addi    r8=65472  BUS_LOAD  MEM[1448] accepted 1
 4333: 1456:-       |1452:sltiu   |1448:lw      |1448:-       |1444:lui     r15=4096  BUS_LOAD  MEM[1448] accepted 1
 4334: 1456:-       |1452:sltiu   |   0:-       |1448:lw      |1448:-       BUS_LOAD  MEM[2756] accepted 1
 4335: 1456:andi    |1456:-       |1452:sltiu   |   0:-       |1448:lw      r15=3  BUS_LOAD  MEM[1448] accepted 1
 4336: 1460:addi    |1456:andi    |1456:-       |1452:sltiu   |   0:-       BUS_LOAD  MEM[1456] accepted 1
 4337: 1464:lw      |1460:addi    |1456:andi    |1456:-       |1452:sltiu   r15=0  BUS_LOAD  MEM[1456] accepted 1
 4338: 1468:addi    |1464:lw      |1460:addi    |1456:andi    |1456:-       BUS_LOAD  MEM[1464] accepted 1
 4339: 1472:jalr    |1468:addi    |1464:lw      |1460:addi    |1456:andi    r15=0  BUS_LOAD  MEM[1464] accepted 1
 4340: 1476:-       |1472:jalr    |1468:addi    |1464:lw      |1460:addi    r10=0  BUS_LOAD  MEM[65468] accepted 1
 4341: 1476:addi    |1476:-       |1472:jalr    |1468:addi    |1464:lw      r8=65504  BUS_LOAD  MEM[1472] accepted 1
 4342: 1480:sw      |1476:addi    |1476:-       |1472:jalr    |1468:addi    r2=65472  BUS_LOAD  MEM[1472] accepted 1
 4343: 2052:addi    |   0:-       |   0:-       |   0:-       |1472:jalr    BUS_LOAD  MEM[2048] accepted 1
 4344: 2056:xori    |2052:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 4345: 2060:andi    |2056:xori    |2052:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 4346: 2064:bne     |2060:andi    |2056:xori    |2052:addi    |   0:-       BUS_LOAD  MEM[2056] accepted 1
 4347: 2068:sw      |2064:bne     |2060:andi    |2056:xori    |2052:addi    r15=0  BUS_LOAD  MEM[2064] accepted 1
 4348: 2072:jal     |2068:sw      |2064:bne     |2060:andi    |2056:xori    r15=1  BUS_LOAD  MEM[2064] accepted 1
 4349: 2076:lui     |2072:jal     |2068:sw      |2064:bne     |2060:andi    r15=1  BUS_LOAD  MEM[2072] accepted 1
 4350: 1956:auipc   |   0:-       |   0:-       |   0:-       |2064:bne     BUS_LOAD  MEM[1952] accepted 1
 4351: 1960:jalr    |1956:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 4352: 1964:sw      |1960:jalr    |1956:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 4353: 1968:jal     |1964:sw      |1960:jalr    |1956:auipc   |   0:-       BUS_LOAD  MEM[1960] accepted 1
 4354: 1972:lui     |1968:jal     |1964:sw      |1960:jalr    |1956:auipc   r1=1952  BUS_LOAD  MEM[1968] accepted 1
 4355: 1344:addi    |   0:-       |   0:-       |   0:-       |1960:jalr    r1=1960  BUS_LOAD  MEM[1336] accepted 1
 4356: 1348:sw      |1344:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 4357: 1352:addi    |1348:sw      |1344:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 4358: 1356:lui     |1352:addi    |1348:sw      |1344:addi    |   0:-       BUS_LOAD  MEM[1352] accepted 1
 4359: 1360:-       |1356:lui     |1352:addi    |1348:sw      |1344:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 4360: 1360:lw      |1360:-       |1356:lui     |1352:addi    |1348:sw      BUS_LOAD  MEM[1352] accepted 1
 4361: 1364:addi    |1360:lw      |1360:-       |1356:lui     |1352:addi    r8=65472  BUS_LOAD  MEM[1360] accepted 1
 4362: 1368:-       |1364:addi    |1360:lw      |1360:-       |1356:lui     r15=4096  BUS_LOAD  MEM[1360] accepted 1
 4363: 1368:-       |1364:addi    |   0:-       |1360:lw      |1360:-       BUS_LOAD  MEM[2756] accepted 1
 4364: 1368:lui     |1368:-       |1364:addi    |   0:-       |1360:lw      r15=3  BUS_LOAD  MEM[1360] accepted 1
 4365: 1372:sw      |1368:lui     |1368:-       |1364:addi    |   0:-       BUS_LOAD  MEM[1368] accepted 1
 4366: 1376:lui     |1372:sw      |1368:lui     |1368:-       |1364:addi    r14=2  BUS_LOAD  MEM[1368] accepted 1
 4367: 1380:lw      |1376:lui     |1372:sw      |1368:lui     |1368:-       BUS_LOAD  MEM[1376] accepted 1
 4368: 1384:-       |1380:lw      |1376:lui     |1372:sw      |1368:lui     r15=4096  BUS_STORE MEM[2756] = 2 accepted 1
 4369: 1384:addi    |1384:-       |1380:lw      |1376:lui     |1372:sw      BUS_LOAD  MEM[1376] accepted 1
 4370: 1388:-       |1384:addi    |1384:-       |1380:lw      |1376:lui     r15=4096  BUS_LOAD  MEM[2752] accepted 1
 4371: 1388:lui     |1388:-       |1384:addi    |1384:-       |1380:lw      r15=1  BUS_LOAD  MEM[1384] accepted 1
 4372: 1392:sw      |1388:lui     |1388:-       |1384:addi    |1384:-       BUS_LOAD  MEM[1384] accepted 1
 4373: 1396:lui     |1392:sw      |1388:lui     |1388:-       |1384:addi    r13=2  BUS_LOAD  MEM[1392] accepted 1
 4374: 1400:addi    |1396:lui     |1392:sw      |1388:lui     |1388:-       BUS_LOAD  MEM[1392] accepted 1
 4375: 1404:-       |1400:addi    |1396:lui     |1392:sw      |1388:lui     r14=4096  BUS_STORE MEM[2752] = 2 accepted 1
 4376: 1404:slli    |1404:-       |1400:addi    |1396:lui     |1392:sw      BUS_LOAD  MEM[1400] accepted 1
 4377: 1408:add     |1404:slli    |1404:-       |1400:addi    |1396:lui     r14=4096  BUS_LOAD  MEM[1400] accepted 1
 4378: 1412:lw      |1408:add     |1404:slli    |1404:-       |1400:addi    r14=2764  BUS_LOAD  MEM[1408] accepted 1
 4379: 1416:addi    |1412:lw      |1408:add     |1404:slli    |1404:-       BUS_LOAD  MEM[1408] accepted 1
 4380: 1420:-       |1416:addi    |1412:lw      |1408:add     |1404:slli    r15=4  BUS_LOAD  MEM[1416] accepted 1
 4381: 1420:-       |1416:addi    |   0:-       |1412:lw      |1408:add     r15=2768  BUS_LOAD  MEM[2768] accepted 1
 4382: 1420:lw      |1420:-       |1416:addi    |   0:-       |1412:lw      r15=1  BUS_LOAD  MEM[1416] accepted 1
 4383: 1424:addi    |1420:lw      |1420:-       |1416:addi    |   0:-       BUS_LOAD  MEM[1416] accepted 1
 4384: 1428:jalr    |1424:addi    |1420:lw      |1420:-       |1416:addi    r10=1  BUS_LOAD  MEM[1424] accepted 1
 4385: 1432:-       |1428:jalr    |1424:addi    |1420:lw      |1420:-       BUS_LOAD  MEM[65468] accepted 1
 4386: 1432:addi    |1432:-       |1428:jalr    |1424:addi    |1420:lw      r8=65504  BUS_LOAD  MEM[1424] accepted 1
 4387: 1436:sw      |1432:addi    |1432:-       |1428:jalr    |1424:addi    r2=65472  BUS_LOAD  MEM[1432] accepted 1
 4388: 1964:sw      |   0:-       |   0:-       |   0:-       |1428:jalr    BUS_LOAD  MEM[1960] accepted 1
 4389: 1968:jal     |1964:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 4390: 1972:lui     |1968:jal     |1964:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 4391: 1976:-       |1972:lui     |1968:jal     |1964:sw      |   0:-       BUS_STORE MEM[65480] = 1 accepted 1
 4392: 1976:addi    |1976:-       |1972:lui     |1968:jal     |1964:sw      BUS_LOAD  MEM[1968] accepted 1
 4393: 2016:lw      |   0:-       |   0:-       |   0:-       |1968:jal     BUS_LOAD  MEM[2008] accepted 1
 4394: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4395: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4396: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 4397: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=1  BUS_LOAD  MEM[2024] accepted 1
 4398: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 4399: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 4400: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 4401: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 4402: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 4403: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 4404: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 4405: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 1 accepted 1
 4406: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 4407: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 4408: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 4409: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 4410: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 4411: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4412: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 4413: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 4414: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4415: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 4416: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 4417: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 4418: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4419: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4420: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4421: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4422: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4423: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4424: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4425: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4426: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4427: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4428: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4429: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4430: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 4431: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4432: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=5  BUS_LOAD  MEM[1792] accepted 1
 4433: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4434: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=20  BUS_LOAD  MEM[1800] accepted 1
 4435: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2824  BUS_LOAD  MEM[2824] accepted 1
 4436: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4437: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4438: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4439: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4440: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4441: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4442: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=0  BUS_LOAD  MEM[1816] accepted 1
 4443: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4444: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=0  BUS_LOAD  MEM[1824] accepted 1
 4445: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4446: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2784  BUS_LOAD  MEM[2784] accepted 1
 4447: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2912  BUS_LOAD  MEM[1832] accepted 1
 4448: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2913] accepted 1
 4449: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 4450: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4451: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 4452: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4453: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 4454: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 4455: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4456: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4457: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4458: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 4459: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4460: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 4461: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 4462: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4463: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4464: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4465: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4466: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 4467: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4468: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4469: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4470: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4471: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4472: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4473: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4474: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4475: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4476: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4477: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4478: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4479: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4480: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 4481: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4482: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=6  BUS_LOAD  MEM[1792] accepted 1
 4483: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4484: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=24  BUS_LOAD  MEM[1800] accepted 1
 4485: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2828  BUS_LOAD  MEM[2828] accepted 1
 4486: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4487: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4488: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4489: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4490: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4491: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4492: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 4493: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4494: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 4495: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 4496: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4497: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4498: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4499: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4500: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 4501: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4502: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4503: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4504: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4505: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4506: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4507: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4508: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4509: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4510: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4511: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4512: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4513: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4514: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 4515: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4516: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=7  BUS_LOAD  MEM[1792] accepted 1
 4517: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4518: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=28  BUS_LOAD  MEM[1800] accepted 1
 4519: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2832  BUS_LOAD  MEM[2832] accepted 1
 4520: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4521: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4522: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4523: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4524: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4525: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4526: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 4527: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4528: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 4529: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 4530: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4531: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4532: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4533: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4534: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 4535: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4536: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4537: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4538: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4539: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4540: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4541: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4542: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4543: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4544: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4545: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4546: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4547: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4548: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 4549: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4550: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=8  BUS_LOAD  MEM[1792] accepted 1
 4551: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4552: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=32  BUS_LOAD  MEM[1800] accepted 1
 4553: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2836  BUS_LOAD  MEM[2836] accepted 1
 4554: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4555: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4556: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4557: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4558: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4559: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4560: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 4561: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4562: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=4  BUS_LOAD  MEM[1864] accepted 1
 4563: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 4 accepted 1
 4564: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4565: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4566: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4567: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4568: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=4  BUS_LOAD  MEM[1880] accepted 1
 4569: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4570: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4571: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4572: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4573: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4574: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4575: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4576: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4577: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4578: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4579: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4580: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4581: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4582: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=4  BUS_LOAD  MEM[1784] accepted 1
 4583: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4584: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=9  BUS_LOAD  MEM[1792] accepted 1
 4585: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4586: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=36  BUS_LOAD  MEM[1800] accepted 1
 4587: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2840  BUS_LOAD  MEM[2840] accepted 1
 4588: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4589: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4590: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4591: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4592: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4593: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4594: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=4  BUS_LOAD  MEM[1816] accepted 1
 4595: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4596: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=16  BUS_LOAD  MEM[1824] accepted 1
 4597: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4598: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2800  BUS_LOAD  MEM[2800] accepted 1
 4599: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2960  BUS_LOAD  MEM[1832] accepted 1
 4600: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2961] accepted 1
 4601: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=0  BUS_LOAD  MEM[1832] accepted 1
 4602: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4603: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=1  BUS_LOAD  MEM[1840] accepted 1
 4604: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4605: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=1  BUS_LOAD  MEM[1848] accepted 1
 4606: 1860:-       |1856:lw      |1852:jal     |1848:lw      |1844:beq     BUS_LOAD  MEM[65452] accepted 1
 4607: 1860:addi    |1860:-       |1856:lw      |1852:jal     |1848:lw      r15=4  BUS_LOAD  MEM[1856] accepted 1
 4608: 1888:addi    |   0:-       |   0:-       |   0:-       |1852:jal     BUS_LOAD  MEM[1880] accepted 1
 4609: 1892:lw      |1888:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 4610: 1896:addi    |1892:lw      |1888:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1888] accepted 1
 4611: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |   0:-       BUS_LOAD  MEM[1896] accepted 1
 4612: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=4  BUS_LOAD  MEM[65468] accepted 1
 4613: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 4614: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 4615: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 4616: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 4617: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 4618: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = 4 accepted 1
 4619: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 4620: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=4  BUS_LOAD  MEM[2032] accepted 1
 4621: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 4622: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 4623: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 4624: 1972:lui     |   0:-       |   0:-       |   0:-       |2040:bne     BUS_LOAD  MEM[1968] accepted 1
 4625: 1976:addi    |1972:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 4626: 1980:lw      |1976:addi    |1972:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1976] accepted 1
 4627: 1984:slli    |1980:lw      |1976:addi    |1972:lui     |   0:-       BUS_LOAD  MEM[1976] accepted 1
 4628: 1988:-       |1984:slli    |1980:lw      |1976:addi    |1972:lui     r15=4096  BUS_LOAD  MEM[1984] accepted 1
 4629: 1988:-       |1984:slli    |   0:-       |1980:lw      |1976:addi    r14=2784  BUS_LOAD  MEM[65476] accepted 1
 4630: 1988:add     |1988:-       |1984:slli    |   0:-       |1980:lw      r15=4  BUS_LOAD  MEM[1984] accepted 1
 4631: 1992:lw      |1988:add     |1988:-       |1984:slli    |   0:-       BUS_LOAD  MEM[1984] accepted 1
 4632: 1996:addi    |1992:lw      |1988:add     |1988:-       |1984:slli    r15=16  BUS_LOAD  MEM[1992] accepted 1
 4633: 2000:sb      |1996:addi    |1992:lw      |1988:add     |1988:-       BUS_LOAD  MEM[1992] accepted 1
 4634: 2004:-       |2000:sb      |1996:addi    |1992:lw      |1988:add     r15=2800  BUS_LOAD  MEM[2800] accepted 1
 4635: 2004:lw      |2004:-       |2000:sb      |1996:addi    |1992:lw      r15=2960  BUS_LOAD  MEM[2000] accepted 1
 4636: 2008:-       |2004:lw      |2004:-       |2000:sb      |1996:addi    r14=1  BUS_STORE MEM[2961] = 1 accepted 1
 4637: 2008:auipc   |2008:-       |2004:lw      |2004:-       |2000:sb      BUS_LOAD  MEM[2000] accepted 1
 4638: 2012:-       |2008:auipc   |2008:-       |2004:lw      |2004:-       BUS_LOAD  MEM[65476] accepted 1
 4639: 2012:jalr    |2012:-       |2008:auipc   |2008:-       |2004:lw      r10=4  BUS_LOAD  MEM[2008] accepted 1
 4640: 2016:lw      |2012:jalr    |2012:-       |2008:auipc   |2008:-       BUS_LOAD  MEM[2008] accepted 1
 4641: 2020:auipc   |2016:lw      |2012:jalr    |2012:-       |2008:auipc   r1=2004  BUS_LOAD  MEM[2016] accepted 1
 4642: 2024:jalr    |2020:auipc   |2016:lw      |2012:jalr    |2012:-       BUS_LOAD  MEM[2016] accepted 1
 4643: 1240:addi    |   0:-       |   0:-       |   0:-       |2012:jalr    r1=2012  BUS_LOAD  MEM[1232] accepted 1
 4644: 1244:sw      |1240:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 4645: 1248:addi    |1244:sw      |1240:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1240] accepted 1
 4646: 1252:sw      |1248:addi    |1244:sw      |1240:addi    |   0:-       BUS_LOAD  MEM[1248] accepted 1
 4647: 1256:-       |1252:sw      |1248:addi    |1244:sw      |1240:addi    r2=65440  BUS_STORE MEM[65468] = 65504 accepted 1
 4648: 1256:lui     |1256:-       |1252:sw      |1248:addi    |1244:sw      BUS_LOAD  MEM[1248] accepted 1
 4649: 1260:-       |1256:lui     |1256:-       |1252:sw      |1248:addi    r8=65472  BUS_STORE MEM[65452] = 4 accepted 1
 4650: 1260:lw      |1260:-       |1256:lui     |1256:-       |1252:sw      BUS_LOAD  MEM[1256] accepted 1
 4651: 1264:addi    |1260:lw      |1260:-       |1256:lui     |1256:-       BUS_LOAD  MEM[1256] accepted 1
 4652: 1268:-       |1264:addi    |1260:lw      |1260:-       |1256:lui     r15=4096  BUS_LOAD  MEM[1264] accepted 1
 4653: 1268:-       |1264:addi    |   0:-       |1260:lw      |1260:-       BUS_LOAD  MEM[2728] accepted 1
 4654: 1268:lui     |1268:-       |1264:addi    |   0:-       |1260:lw      r15=3  BUS_LOAD  MEM[1264] accepted 1
 4655: 1272:sw      |1268:lui     |1268:-       |1264:addi    |   0:-       BUS_LOAD  MEM[1264] accepted 1
 4656: 1276:lui     |1272:sw      |1268:lui     |1268:-       |1264:addi    r14=4  BUS_LOAD  MEM[1272] accepted 1
 4657: 1280:lw      |1276:lui     |1272:sw      |1268:lui     |1268:-       BUS_LOAD  MEM[1272] accepted 1
 4658: 1284:-       |1280:lw      |1276:lui     |1272:sw      |1268:lui     r15=4096  BUS_STORE MEM[2728] = 4 accepted 1
 4659: 1284:lui     |1284:-       |1280:lw      |1276:lui     |1272:sw      BUS_LOAD  MEM[1280] accepted 1
 4660: 1288:-       |1284:lui     |1284:-       |1280:lw      |1276:lui     r15=4096  BUS_LOAD  MEM[2728] accepted 1
 4661: 1288:addi    |1288:-       |1284:lui     |1284:-       |1280:lw      r15=4  BUS_LOAD  MEM[1280] accepted 1
 4662: 1292:slli    |1288:addi    |1288:-       |1284:lui     |1284:-       BUS_LOAD  MEM[1288] accepted 1
 4663: 1296:add     |1292:slli    |1288:addi    |1288:-       |1284:lui     r14=4096  BUS_LOAD  MEM[1288] accepted 1
 4664: 1300:lw      |1296:add     |1292:slli    |1288:addi    |1288:-       BUS_LOAD  MEM[1296] accepted 1
 4665: 1304:sw      |1300:lw      |1296:add     |1292:slli    |1288:addi    r14=2764  BUS_LOAD  MEM[1296] accepted 1
 4666: 1308:-       |1304:sw      |1300:lw      |1296:add     |1292:slli    r15=16  BUS_LOAD  MEM[1304] accepted 1
 4667: 1308:-       |1304:sw      |   0:-       |1300:lw      |1296:add     r15=2780  BUS_LOAD  MEM[65452] accepted 1
 4668: 1308:lui     |1308:-       |1304:sw      |   0:-       |1300:lw      r14=4  BUS_LOAD  MEM[1304] accepted 1
 4669: 1312:-       |1308:lui     |1308:-       |1304:sw      |   0:-       BUS_STORE MEM[2780] = 4 accepted 1
 4670: 1312:lw      |1312:-       |1308:lui     |1308:-       |1304:sw      BUS_LOAD  MEM[1304] accepted 1
 4671: 1316:addi    |1312:lw      |1312:-       |1308:lui     |1308:-       BUS_LOAD  MEM[1312] accepted 1
 4672: 1320:-       |1316:addi    |1312:lw      |1312:-       |1308:lui     r15=4096  BUS_LOAD  MEM[1312] accepted 1
 4673: 1320:-       |1316:addi    |   0:-       |1312:lw      |1312:-       BUS_LOAD  MEM[2756] accepted 1
 4674: 1320:lui     |1320:-       |1316:addi    |   0:-       |1312:lw      r15=2  BUS_LOAD  MEM[1312] accepted 1
 4675: 1324:sw      |1320:lui     |1320:-       |1316:addi    |   0:-       BUS_LOAD  MEM[1320] accepted 1
 4676: 1328:nop     |1324:sw      |1320:lui     |1320:-       |1316:addi    r14=3  BUS_LOAD  MEM[1320] accepted 1
 4677: 1332:lw      |1328:nop     |1324:sw      |1320:lui     |1320:-       BUS_LOAD  MEM[1328] accepted 1
 4678: 1336:-       |1332:lw      |1328:nop     |1324:sw      |1320:lui     r15=4096  BUS_STORE MEM[2756] = 3 accepted 1
 4679: 1336:addi    |1336:-       |1332:lw      |1328:nop     |1324:sw      BUS_LOAD  MEM[1328] accepted 1
 4680: 1340:-       |1336:addi    |1336:-       |1332:lw      |1328:nop     BUS_LOAD  MEM[65468] accepted 1
 4681: 1340:jalr    |1340:-       |1336:addi    |1336:-       |1332:lw      r8=65504  BUS_LOAD  MEM[1336] accepted 1
 4682: 1344:addi    |1340:jalr    |1340:-       |1336:addi    |1336:-       BUS_LOAD  MEM[1336] accepted 1
 4683: 1348:sw      |1344:addi    |1340:jalr    |1340:-       |1336:addi    r2=65472  BUS_LOAD  MEM[1344] accepted 1
 4684: 1352:addi    |1348:sw      |1344:addi    |1340:jalr    |1340:-       BUS_LOAD  MEM[1344] accepted 1
 4685: 2016:lw      |   0:-       |   0:-       |   0:-       |1340:jalr    BUS_LOAD  MEM[2008] accepted 1
 4686: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4687: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4688: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 4689: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=1  BUS_LOAD  MEM[2024] accepted 1
 4690: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 4691: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 4692: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 4693: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 4694: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 4695: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 4696: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 4697: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 1 accepted 1
 4698: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 4699: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 4700: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 4701: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 4702: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 4703: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4704: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 4705: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 4706: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4707: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 4708: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 4709: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 4710: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4711: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4712: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4713: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4714: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4715: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4716: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4717: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4718: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4719: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4720: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4721: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4722: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 4723: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4724: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=5  BUS_LOAD  MEM[1792] accepted 1
 4725: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4726: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=20  BUS_LOAD  MEM[1800] accepted 1
 4727: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2824  BUS_LOAD  MEM[2824] accepted 1
 4728: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4729: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4730: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4731: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4732: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4733: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4734: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=0  BUS_LOAD  MEM[1816] accepted 1
 4735: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4736: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=0  BUS_LOAD  MEM[1824] accepted 1
 4737: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4738: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2784  BUS_LOAD  MEM[2784] accepted 1
 4739: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2912  BUS_LOAD  MEM[1832] accepted 1
 4740: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2913] accepted 1
 4741: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 4742: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4743: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 4744: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4745: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 4746: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 4747: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4748: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4749: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4750: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 4751: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4752: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 4753: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 4754: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4755: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4756: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4757: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4758: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 4759: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4760: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4761: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4762: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4763: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4764: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4765: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4766: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4767: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4768: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4769: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4770: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4771: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4772: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 4773: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4774: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=6  BUS_LOAD  MEM[1792] accepted 1
 4775: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4776: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=24  BUS_LOAD  MEM[1800] accepted 1
 4777: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2828  BUS_LOAD  MEM[2828] accepted 1
 4778: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4779: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4780: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4781: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4782: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4783: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4784: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 4785: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4786: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 4787: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 4788: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4789: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4790: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4791: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4792: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 4793: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4794: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4795: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4796: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4797: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4798: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4799: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4800: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4801: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4802: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4803: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4804: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4805: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4806: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 4807: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4808: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=7  BUS_LOAD  MEM[1792] accepted 1
 4809: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4810: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=28  BUS_LOAD  MEM[1800] accepted 1
 4811: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2832  BUS_LOAD  MEM[2832] accepted 1
 4812: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4813: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4814: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4815: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4816: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4817: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4818: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 4819: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4820: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 4821: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 4822: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4823: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4824: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4825: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4826: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 4827: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4828: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4829: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4830: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4831: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4832: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4833: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4834: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4835: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4836: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4837: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4838: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4839: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4840: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 4841: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4842: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=8  BUS_LOAD  MEM[1792] accepted 1
 4843: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4844: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=32  BUS_LOAD  MEM[1800] accepted 1
 4845: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2836  BUS_LOAD  MEM[2836] accepted 1
 4846: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 4847: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4848: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 4849: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4850: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4851: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4852: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 4853: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4854: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=4  BUS_LOAD  MEM[1864] accepted 1
 4855: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 4 accepted 1
 4856: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4857: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4858: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4859: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4860: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=4  BUS_LOAD  MEM[1880] accepted 1
 4861: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4862: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 4863: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 4864: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4865: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 4866: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 4867: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 4868: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=1  BUS_LOAD  MEM[1768] accepted 1
 4869: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 4870: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=1  BUS_LOAD  MEM[1776] accepted 1
 4871: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 4872: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=4  BUS_LOAD  MEM[1784] accepted 1
 4873: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=5  BUS_LOAD  MEM[65452] accepted 1
 4874: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=4  BUS_LOAD  MEM[1784] accepted 1
 4875: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 4876: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=9  BUS_LOAD  MEM[1792] accepted 1
 4877: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 4878: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=36  BUS_LOAD  MEM[1800] accepted 1
 4879: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2840  BUS_LOAD  MEM[2840] accepted 1
 4880: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 4881: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 4882: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 4883: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 4884: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 4885: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 4886: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=4  BUS_LOAD  MEM[1816] accepted 1
 4887: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 4888: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=16  BUS_LOAD  MEM[1824] accepted 1
 4889: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 4890: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2800  BUS_LOAD  MEM[2800] accepted 1
 4891: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2960  BUS_LOAD  MEM[1832] accepted 1
 4892: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2961] accepted 1
 4893: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 4894: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 4895: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 4896: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 4897: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 4898: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 4899: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4900: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 4901: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 4902: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=4  BUS_LOAD  MEM[1856] accepted 1
 4903: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 4904: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=5  BUS_LOAD  MEM[1864] accepted 1
 4905: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 5 accepted 1
 4906: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 4907: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 4908: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 4909: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 4910: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=5  BUS_LOAD  MEM[1880] accepted 1
 4911: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 4912: 1892:lw      |1888:addi    |1884:addi    |1884:-       |1880:blt     BUS_LOAD  MEM[1888] accepted 1
 4913: 1896:addi    |1892:lw      |1888:addi    |1884:addi    |1884:-       BUS_LOAD  MEM[1888] accepted 1
 4914: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |1884:addi    r15=-1  BUS_LOAD  MEM[1896] accepted 1
 4915: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=-1  BUS_LOAD  MEM[65468] accepted 1
 4916: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 4917: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 4918: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 4919: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 4920: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 4921: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = -1 accepted 1
 4922: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 4923: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=-1  BUS_LOAD  MEM[2032] accepted 1
 4924: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 4925: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 4926: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 4927: 2056:xori    |2052:addi    |2048:jalr    |2044:auipc   |2040:bne     BUS_LOAD  MEM[2048] accepted 1
 4928: 2060:andi    |2056:xori    |2052:addi    |2048:jalr    |2044:auipc   r1=2040  BUS_LOAD  MEM[2056] accepted 1
 4929: 1432:addi    |   0:-       |   0:-       |   0:-       |2048:jalr    r1=2048  BUS_LOAD  MEM[1424] accepted 1
 4930: 1436:sw      |1432:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 4931: 1440:addi    |1436:sw      |1432:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 4932: 1444:lui     |1440:addi    |1436:sw      |1432:addi    |   0:-       BUS_LOAD  MEM[1440] accepted 1
 4933: 1448:-       |1444:lui     |1440:addi    |1436:sw      |1432:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 4934: 1448:lw      |1448:-       |1444:lui     |1440:addi    |1436:sw      BUS_LOAD  MEM[1440] accepted 1
 4935: 1452:sltiu   |1448:lw      |1448:-       |1444:lui     |1440:addi    r8=65472  BUS_LOAD  MEM[1448] accepted 1
 4936: 1456:-       |1452:sltiu   |1448:lw      |1448:-       |1444:lui     r15=4096  BUS_LOAD  MEM[1448] accepted 1
 4937: 1456:-       |1452:sltiu   |   0:-       |1448:lw      |1448:-       BUS_LOAD  MEM[2756] accepted 1
 4938: 1456:andi    |1456:-       |1452:sltiu   |   0:-       |1448:lw      r15=3  BUS_LOAD  MEM[1448] accepted 1
 4939: 1460:addi    |1456:andi    |1456:-       |1452:sltiu   |   0:-       BUS_LOAD  MEM[1456] accepted 1
 4940: 1464:lw      |1460:addi    |1456:andi    |1456:-       |1452:sltiu   r15=0  BUS_LOAD  MEM[1456] accepted 1
 4941: 1468:addi    |1464:lw      |1460:addi    |1456:andi    |1456:-       BUS_LOAD  MEM[1464] accepted 1
 4942: 1472:jalr    |1468:addi    |1464:lw      |1460:addi    |1456:andi    r15=0  BUS_LOAD  MEM[1464] accepted 1
 4943: 1476:-       |1472:jalr    |1468:addi    |1464:lw      |1460:addi    r10=0  BUS_LOAD  MEM[65468] accepted 1
 4944: 1476:addi    |1476:-       |1472:jalr    |1468:addi    |1464:lw      r8=65504  BUS_LOAD  MEM[1472] accepted 1
 4945: 1480:sw      |1476:addi    |1476:-       |1472:jalr    |1468:addi    r2=65472  BUS_LOAD  MEM[1472] accepted 1
 4946: 2052:addi    |   0:-       |   0:-       |   0:-       |1472:jalr    BUS_LOAD  MEM[2048] accepted 1
 4947: 2056:xori    |2052:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 4948: 2060:andi    |2056:xori    |2052:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 4949: 2064:bne     |2060:andi    |2056:xori    |2052:addi    |   0:-       BUS_LOAD  MEM[2056] accepted 1
 4950: 2068:sw      |2064:bne     |2060:andi    |2056:xori    |2052:addi    r15=0  BUS_LOAD  MEM[2064] accepted 1
 4951: 2072:jal     |2068:sw      |2064:bne     |2060:andi    |2056:xori    r15=1  BUS_LOAD  MEM[2064] accepted 1
 4952: 2076:lui     |2072:jal     |2068:sw      |2064:bne     |2060:andi    r15=1  BUS_LOAD  MEM[2072] accepted 1
 4953: 1956:auipc   |   0:-       |   0:-       |   0:-       |2064:bne     BUS_LOAD  MEM[1952] accepted 1
 4954: 1960:jalr    |1956:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 4955: 1964:sw      |1960:jalr    |1956:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 4956: 1968:jal     |1964:sw      |1960:jalr    |1956:auipc   |   0:-       BUS_LOAD  MEM[1960] accepted 1
 4957: 1972:lui     |1968:jal     |1964:sw      |1960:jalr    |1956:auipc   r1=1952  BUS_LOAD  MEM[1968] accepted 1
 4958: 1344:addi    |   0:-       |   0:-       |   0:-       |1960:jalr    r1=1960  BUS_LOAD  MEM[1336] accepted 1
 4959: 1348:sw      |1344:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 4960: 1352:addi    |1348:sw      |1344:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 4961: 1356:lui     |1352:addi    |1348:sw      |1344:addi    |   0:-       BUS_LOAD  MEM[1352] accepted 1
 4962: 1360:-       |1356:lui     |1352:addi    |1348:sw      |1344:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 4963: 1360:lw      |1360:-       |1356:lui     |1352:addi    |1348:sw      BUS_LOAD  MEM[1352] accepted 1
 4964: 1364:addi    |1360:lw      |1360:-       |1356:lui     |1352:addi    r8=65472  BUS_LOAD  MEM[1360] accepted 1
 4965: 1368:-       |1364:addi    |1360:lw      |1360:-       |1356:lui     r15=4096  BUS_LOAD  MEM[1360] accepted 1
 4966: 1368:-       |1364:addi    |   0:-       |1360:lw      |1360:-       BUS_LOAD  MEM[2756] accepted 1
 4967: 1368:lui     |1368:-       |1364:addi    |   0:-       |1360:lw      r15=3  BUS_LOAD  MEM[1360] accepted 1
 4968: 1372:sw      |1368:lui     |1368:-       |1364:addi    |   0:-       BUS_LOAD  MEM[1368] accepted 1
 4969: 1376:lui     |1372:sw      |1368:lui     |1368:-       |1364:addi    r14=2  BUS_LOAD  MEM[1368] accepted 1
 4970: 1380:lw      |1376:lui     |1372:sw      |1368:lui     |1368:-       BUS_LOAD  MEM[1376] accepted 1
 4971: 1384:-       |1380:lw      |1376:lui     |1372:sw      |1368:lui     r15=4096  BUS_STORE MEM[2756] = 2 accepted 1
 4972: 1384:addi    |1384:-       |1380:lw      |1376:lui     |1372:sw      BUS_LOAD  MEM[1376] accepted 1
 4973: 1388:-       |1384:addi    |1384:-       |1380:lw      |1376:lui     r15=4096  BUS_LOAD  MEM[2752] accepted 1
 4974: 1388:lui     |1388:-       |1384:addi    |1384:-       |1380:lw      r15=2  BUS_LOAD  MEM[1384] accepted 1
 4975: 1392:sw      |1388:lui     |1388:-       |1384:addi    |1384:-       BUS_LOAD  MEM[1384] accepted 1
 4976: 1396:lui     |1392:sw      |1388:lui     |1388:-       |1384:addi    r13=3  BUS_LOAD  MEM[1392] accepted 1
 4977: 1400:addi    |1396:lui     |1392:sw      |1388:lui     |1388:-       BUS_LOAD  MEM[1392] accepted 1
 4978: 1404:-       |1400:addi    |1396:lui     |1392:sw      |1388:lui     r14=4096  BUS_STORE MEM[2752] = 3 accepted 1
 4979: 1404:slli    |1404:-       |1400:addi    |1396:lui     |1392:sw      BUS_LOAD  MEM[1400] accepted 1
 4980: 1408:add     |1404:slli    |1404:-       |1400:addi    |1396:lui     r14=4096  BUS_LOAD  MEM[1400] accepted 1
 4981: 1412:lw      |1408:add     |1404:slli    |1404:-       |1400:addi    r14=2764  BUS_LOAD  MEM[1408] accepted 1
 4982: 1416:addi    |1412:lw      |1408:add     |1404:slli    |1404:-       BUS_LOAD  MEM[1408] accepted 1
 4983: 1420:-       |1416:addi    |1412:lw      |1408:add     |1404:slli    r15=8  BUS_LOAD  MEM[1416] accepted 1
 4984: 1420:-       |1416:addi    |   0:-       |1412:lw      |1408:add     r15=2772  BUS_LOAD  MEM[2772] accepted 1
 4985: 1420:lw      |1420:-       |1416:addi    |   0:-       |1412:lw      r15=2  BUS_LOAD  MEM[1416] accepted 1
 4986: 1424:addi    |1420:lw      |1420:-       |1416:addi    |   0:-       BUS_LOAD  MEM[1416] accepted 1
 4987: 1428:jalr    |1424:addi    |1420:lw      |1420:-       |1416:addi    r10=2  BUS_LOAD  MEM[1424] accepted 1
 4988: 1432:-       |1428:jalr    |1424:addi    |1420:lw      |1420:-       BUS_LOAD  MEM[65468] accepted 1
 4989: 1432:addi    |1432:-       |1428:jalr    |1424:addi    |1420:lw      r8=65504  BUS_LOAD  MEM[1424] accepted 1
 4990: 1436:sw      |1432:addi    |1432:-       |1428:jalr    |1424:addi    r2=65472  BUS_LOAD  MEM[1432] accepted 1
 4991: 1964:sw      |   0:-       |   0:-       |   0:-       |1428:jalr    BUS_LOAD  MEM[1960] accepted 1
 4992: 1968:jal     |1964:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 4993: 1972:lui     |1968:jal     |1964:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 4994: 1976:-       |1972:lui     |1968:jal     |1964:sw      |   0:-       BUS_STORE MEM[65480] = 2 accepted 1
 4995: 1976:addi    |1976:-       |1972:lui     |1968:jal     |1964:sw      BUS_LOAD  MEM[1968] accepted 1
 4996: 2016:lw      |   0:-       |   0:-       |   0:-       |1968:jal     BUS_LOAD  MEM[2008] accepted 1
 4997: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4998: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 4999: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 5000: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=2  BUS_LOAD  MEM[2024] accepted 1
 5001: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 5002: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 5003: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 5004: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 5005: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 5006: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 5007: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 5008: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 2 accepted 1
 5009: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 5010: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 5011: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 5012: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 5013: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 5014: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5015: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 5016: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 5017: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5018: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 5019: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 5020: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 5021: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5022: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5023: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5024: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5025: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5026: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5027: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=2  BUS_LOAD  MEM[1768] accepted 1
 5028: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5029: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=2  BUS_LOAD  MEM[1776] accepted 1
 5030: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5031: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=8  BUS_LOAD  MEM[1784] accepted 1
 5032: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=10  BUS_LOAD  MEM[65452] accepted 1
 5033: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 5034: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5035: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=10  BUS_LOAD  MEM[1792] accepted 1
 5036: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5037: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=40  BUS_LOAD  MEM[1800] accepted 1
 5038: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2844  BUS_LOAD  MEM[2844] accepted 1
 5039: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5040: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5041: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5042: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5043: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5044: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5045: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=0  BUS_LOAD  MEM[1816] accepted 1
 5046: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5047: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=0  BUS_LOAD  MEM[1824] accepted 1
 5048: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5049: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2784  BUS_LOAD  MEM[2784] accepted 1
 5050: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2912  BUS_LOAD  MEM[1832] accepted 1
 5051: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2913] accepted 1
 5052: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5053: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5054: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5055: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5056: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5057: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5058: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5059: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5060: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5061: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 5062: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5063: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 5064: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 5065: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5066: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5067: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5068: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5069: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 5070: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5071: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5072: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5073: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5074: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5075: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5076: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5077: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=2  BUS_LOAD  MEM[1768] accepted 1
 5078: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5079: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=2  BUS_LOAD  MEM[1776] accepted 1
 5080: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5081: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=8  BUS_LOAD  MEM[1784] accepted 1
 5082: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=10  BUS_LOAD  MEM[65452] accepted 1
 5083: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 5084: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5085: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=11  BUS_LOAD  MEM[1792] accepted 1
 5086: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5087: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=44  BUS_LOAD  MEM[1800] accepted 1
 5088: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2848  BUS_LOAD  MEM[2848] accepted 1
 5089: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5090: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5091: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5092: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5093: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5094: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5095: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 5096: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5097: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 5098: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 5099: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5100: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5101: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5102: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5103: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 5104: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5105: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5106: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5107: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5108: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5109: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5110: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5111: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=2  BUS_LOAD  MEM[1768] accepted 1
 5112: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5113: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=2  BUS_LOAD  MEM[1776] accepted 1
 5114: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5115: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=8  BUS_LOAD  MEM[1784] accepted 1
 5116: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=10  BUS_LOAD  MEM[65452] accepted 1
 5117: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 5118: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5119: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=12  BUS_LOAD  MEM[1792] accepted 1
 5120: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5121: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=48  BUS_LOAD  MEM[1800] accepted 1
 5122: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2852  BUS_LOAD  MEM[2852] accepted 1
 5123: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5124: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5125: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5126: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5127: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5128: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5129: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 5130: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5131: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 5132: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 5133: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5134: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5135: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5136: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5137: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 5138: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5139: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5140: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5141: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5142: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5143: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5144: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5145: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=2  BUS_LOAD  MEM[1768] accepted 1
 5146: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5147: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=2  BUS_LOAD  MEM[1776] accepted 1
 5148: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5149: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=8  BUS_LOAD  MEM[1784] accepted 1
 5150: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=10  BUS_LOAD  MEM[65452] accepted 1
 5151: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 5152: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5153: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=13  BUS_LOAD  MEM[1792] accepted 1
 5154: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5155: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=52  BUS_LOAD  MEM[1800] accepted 1
 5156: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2856  BUS_LOAD  MEM[2856] accepted 1
 5157: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5158: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5159: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5160: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5161: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5162: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5163: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 5164: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5165: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=4  BUS_LOAD  MEM[1864] accepted 1
 5166: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 4 accepted 1
 5167: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5168: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5169: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5170: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5171: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=4  BUS_LOAD  MEM[1880] accepted 1
 5172: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5173: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5174: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5175: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5176: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5177: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5178: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5179: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=2  BUS_LOAD  MEM[1768] accepted 1
 5180: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5181: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=2  BUS_LOAD  MEM[1776] accepted 1
 5182: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5183: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=8  BUS_LOAD  MEM[1784] accepted 1
 5184: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=10  BUS_LOAD  MEM[65452] accepted 1
 5185: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=4  BUS_LOAD  MEM[1784] accepted 1
 5186: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5187: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=14  BUS_LOAD  MEM[1792] accepted 1
 5188: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5189: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=56  BUS_LOAD  MEM[1800] accepted 1
 5190: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2860  BUS_LOAD  MEM[2860] accepted 1
 5191: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5192: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5193: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5194: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5195: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5196: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5197: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=4  BUS_LOAD  MEM[1816] accepted 1
 5198: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5199: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=16  BUS_LOAD  MEM[1824] accepted 1
 5200: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5201: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2800  BUS_LOAD  MEM[2800] accepted 1
 5202: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2960  BUS_LOAD  MEM[1832] accepted 1
 5203: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2961] accepted 1
 5204: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5205: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5206: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5207: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5208: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5209: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5210: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5211: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5212: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5213: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=4  BUS_LOAD  MEM[1856] accepted 1
 5214: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5215: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=5  BUS_LOAD  MEM[1864] accepted 1
 5216: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 5 accepted 1
 5217: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5218: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5219: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5220: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5221: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=5  BUS_LOAD  MEM[1880] accepted 1
 5222: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5223: 1892:lw      |1888:addi    |1884:addi    |1884:-       |1880:blt     BUS_LOAD  MEM[1888] accepted 1
 5224: 1896:addi    |1892:lw      |1888:addi    |1884:addi    |1884:-       BUS_LOAD  MEM[1888] accepted 1
 5225: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |1884:addi    r15=-1  BUS_LOAD  MEM[1896] accepted 1
 5226: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=-1  BUS_LOAD  MEM[65468] accepted 1
 5227: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 5228: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 5229: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 5230: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 5231: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 5232: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = -1 accepted 1
 5233: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 5234: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=-1  BUS_LOAD  MEM[2032] accepted 1
 5235: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 5236: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 5237: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 5238: 2056:xori    |2052:addi    |2048:jalr    |2044:auipc   |2040:bne     BUS_LOAD  MEM[2048] accepted 1
 5239: 2060:andi    |2056:xori    |2052:addi    |2048:jalr    |2044:auipc   r1=2040  BUS_LOAD  MEM[2056] accepted 1
 5240: 1432:addi    |   0:-       |   0:-       |   0:-       |2048:jalr    r1=2048  BUS_LOAD  MEM[1424] accepted 1
 5241: 1436:sw      |1432:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 5242: 1440:addi    |1436:sw      |1432:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 5243: 1444:lui     |1440:addi    |1436:sw      |1432:addi    |   0:-       BUS_LOAD  MEM[1440] accepted 1
 5244: 1448:-       |1444:lui     |1440:addi    |1436:sw      |1432:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 5245: 1448:lw      |1448:-       |1444:lui     |1440:addi    |1436:sw      BUS_LOAD  MEM[1440] accepted 1
 5246: 1452:sltiu   |1448:lw      |1448:-       |1444:lui     |1440:addi    r8=65472  BUS_LOAD  MEM[1448] accepted 1
 5247: 1456:-       |1452:sltiu   |1448:lw      |1448:-       |1444:lui     r15=4096  BUS_LOAD  MEM[1448] accepted 1
 5248: 1456:-       |1452:sltiu   |   0:-       |1448:lw      |1448:-       BUS_LOAD  MEM[2756] accepted 1
 5249: 1456:andi    |1456:-       |1452:sltiu   |   0:-       |1448:lw      r15=2  BUS_LOAD  MEM[1448] accepted 1
 5250: 1460:addi    |1456:andi    |1456:-       |1452:sltiu   |   0:-       BUS_LOAD  MEM[1456] accepted 1
 5251: 1464:lw      |1460:addi    |1456:andi    |1456:-       |1452:sltiu   r15=0  BUS_LOAD  MEM[1456] accepted 1
 5252: 1468:addi    |1464:lw      |1460:addi    |1456:andi    |1456:-       BUS_LOAD  MEM[1464] accepted 1
 5253: 1472:jalr    |1468:addi    |1464:lw      |1460:addi    |1456:andi    r15=0  BUS_LOAD  MEM[1464] accepted 1
 5254: 1476:-       |1472:jalr    |1468:addi    |1464:lw      |1460:addi    r10=0  BUS_LOAD  MEM[65468] accepted 1
 5255: 1476:addi    |1476:-       |1472:jalr    |1468:addi    |1464:lw      r8=65504  BUS_LOAD  MEM[1472] accepted 1
 5256: 1480:sw      |1476:addi    |1476:-       |1472:jalr    |1468:addi    r2=65472  BUS_LOAD  MEM[1472] accepted 1
 5257: 2052:addi    |   0:-       |   0:-       |   0:-       |1472:jalr    BUS_LOAD  MEM[2048] accepted 1
 5258: 2056:xori    |2052:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 5259: 2060:andi    |2056:xori    |2052:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5260: 2064:bne     |2060:andi    |2056:xori    |2052:addi    |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5261: 2068:sw      |2064:bne     |2060:andi    |2056:xori    |2052:addi    r15=0  BUS_LOAD  MEM[2064] accepted 1
 5262: 2072:jal     |2068:sw      |2064:bne     |2060:andi    |2056:xori    r15=1  BUS_LOAD  MEM[2064] accepted 1
 5263: 2076:lui     |2072:jal     |2068:sw      |2064:bne     |2060:andi    r15=1  BUS_LOAD  MEM[2072] accepted 1
 5264: 1956:auipc   |   0:-       |   0:-       |   0:-       |2064:bne     BUS_LOAD  MEM[1952] accepted 1
 5265: 1960:jalr    |1956:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 5266: 1964:sw      |1960:jalr    |1956:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 5267: 1968:jal     |1964:sw      |1960:jalr    |1956:auipc   |   0:-       BUS_LOAD  MEM[1960] accepted 1
 5268: 1972:lui     |1968:jal     |1964:sw      |1960:jalr    |1956:auipc   r1=1952  BUS_LOAD  MEM[1968] accepted 1
 5269: 1344:addi    |   0:-       |   0:-       |   0:-       |1960:jalr    r1=1960  BUS_LOAD  MEM[1336] accepted 1
 5270: 1348:sw      |1344:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 5271: 1352:addi    |1348:sw      |1344:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 5272: 1356:lui     |1352:addi    |1348:sw      |1344:addi    |   0:-       BUS_LOAD  MEM[1352] accepted 1
 5273: 1360:-       |1356:lui     |1352:addi    |1348:sw      |1344:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 5274: 1360:lw      |1360:-       |1356:lui     |1352:addi    |1348:sw      BUS_LOAD  MEM[1352] accepted 1
 5275: 1364:addi    |1360:lw      |1360:-       |1356:lui     |1352:addi    r8=65472  BUS_LOAD  MEM[1360] accepted 1
 5276: 1368:-       |1364:addi    |1360:lw      |1360:-       |1356:lui     r15=4096  BUS_LOAD  MEM[1360] accepted 1
 5277: 1368:-       |1364:addi    |   0:-       |1360:lw      |1360:-       BUS_LOAD  MEM[2756] accepted 1
 5278: 1368:lui     |1368:-       |1364:addi    |   0:-       |1360:lw      r15=2  BUS_LOAD  MEM[1360] accepted 1
 5279: 1372:sw      |1368:lui     |1368:-       |1364:addi    |   0:-       BUS_LOAD  MEM[1368] accepted 1
 5280: 1376:lui     |1372:sw      |1368:lui     |1368:-       |1364:addi    r14=1  BUS_LOAD  MEM[1368] accepted 1
 5281: 1380:lw      |1376:lui     |1372:sw      |1368:lui     |1368:-       BUS_LOAD  MEM[1376] accepted 1
 5282: 1384:-       |1380:lw      |1376:lui     |1372:sw      |1368:lui     r15=4096  BUS_STORE MEM[2756] = 1 accepted 1
 5283: 1384:addi    |1384:-       |1380:lw      |1376:lui     |1372:sw      BUS_LOAD  MEM[1376] accepted 1
 5284: 1388:-       |1384:addi    |1384:-       |1380:lw      |1376:lui     r15=4096  BUS_LOAD  MEM[2752] accepted 1
 5285: 1388:lui     |1388:-       |1384:addi    |1384:-       |1380:lw      r15=3  BUS_LOAD  MEM[1384] accepted 1
 5286: 1392:sw      |1388:lui     |1388:-       |1384:addi    |1384:-       BUS_LOAD  MEM[1384] accepted 1
 5287: 1396:lui     |1392:sw      |1388:lui     |1388:-       |1384:addi    r13=4  BUS_LOAD  MEM[1392] accepted 1
 5288: 1400:addi    |1396:lui     |1392:sw      |1388:lui     |1388:-       BUS_LOAD  MEM[1392] accepted 1
 5289: 1404:-       |1400:addi    |1396:lui     |1392:sw      |1388:lui     r14=4096  BUS_STORE MEM[2752] = 4 accepted 1
 5290: 1404:slli    |1404:-       |1400:addi    |1396:lui     |1392:sw      BUS_LOAD  MEM[1400] accepted 1
 5291: 1408:add     |1404:slli    |1404:-       |1400:addi    |1396:lui     r14=4096  BUS_LOAD  MEM[1400] accepted 1
 5292: 1412:lw      |1408:add     |1404:slli    |1404:-       |1400:addi    r14=2764  BUS_LOAD  MEM[1408] accepted 1
 5293: 1416:addi    |1412:lw      |1408:add     |1404:slli    |1404:-       BUS_LOAD  MEM[1408] accepted 1
 5294: 1420:-       |1416:addi    |1412:lw      |1408:add     |1404:slli    r15=12  BUS_LOAD  MEM[1416] accepted 1
 5295: 1420:-       |1416:addi    |   0:-       |1412:lw      |1408:add     r15=2776  BUS_LOAD  MEM[2776] accepted 1
 5296: 1420:lw      |1420:-       |1416:addi    |   0:-       |1412:lw      r15=3  BUS_LOAD  MEM[1416] accepted 1
 5297: 1424:addi    |1420:lw      |1420:-       |1416:addi    |   0:-       BUS_LOAD  MEM[1416] accepted 1
 5298: 1428:jalr    |1424:addi    |1420:lw      |1420:-       |1416:addi    r10=3  BUS_LOAD  MEM[1424] accepted 1
 5299: 1432:-       |1428:jalr    |1424:addi    |1420:lw      |1420:-       BUS_LOAD  MEM[65468] accepted 1
 5300: 1432:addi    |1432:-       |1428:jalr    |1424:addi    |1420:lw      r8=65504  BUS_LOAD  MEM[1424] accepted 1
 5301: 1436:sw      |1432:addi    |1432:-       |1428:jalr    |1424:addi    r2=65472  BUS_LOAD  MEM[1432] accepted 1
 5302: 1964:sw      |   0:-       |   0:-       |   0:-       |1428:jalr    BUS_LOAD  MEM[1960] accepted 1
 5303: 1968:jal     |1964:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 5304: 1972:lui     |1968:jal     |1964:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 5305: 1976:-       |1972:lui     |1968:jal     |1964:sw      |   0:-       BUS_STORE MEM[65480] = 3 accepted 1
 5306: 1976:addi    |1976:-       |1972:lui     |1968:jal     |1964:sw      BUS_LOAD  MEM[1968] accepted 1
 5307: 2016:lw      |   0:-       |   0:-       |   0:-       |1968:jal     BUS_LOAD  MEM[2008] accepted 1
 5308: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 5309: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 5310: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 5311: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=3  BUS_LOAD  MEM[2024] accepted 1
 5312: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 5313: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 5314: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 5315: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 5316: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 5317: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 5318: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 5319: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 3 accepted 1
 5320: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 5321: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 5322: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 5323: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 5324: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 5325: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5326: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 5327: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 5328: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5329: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 5330: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 5331: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 5332: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5333: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5334: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5335: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5336: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5337: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5338: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=3  BUS_LOAD  MEM[1768] accepted 1
 5339: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5340: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=3  BUS_LOAD  MEM[1776] accepted 1
 5341: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5342: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=12  BUS_LOAD  MEM[1784] accepted 1
 5343: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=15  BUS_LOAD  MEM[65452] accepted 1
 5344: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 5345: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5346: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=15  BUS_LOAD  MEM[1792] accepted 1
 5347: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5348: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=60  BUS_LOAD  MEM[1800] accepted 1
 5349: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2864  BUS_LOAD  MEM[2864] accepted 1
 5350: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5351: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5352: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5353: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5354: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5355: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5356: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=0  BUS_LOAD  MEM[1816] accepted 1
 5357: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5358: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=0  BUS_LOAD  MEM[1824] accepted 1
 5359: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5360: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2784  BUS_LOAD  MEM[2784] accepted 1
 5361: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2912  BUS_LOAD  MEM[1832] accepted 1
 5362: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2913] accepted 1
 5363: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5364: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5365: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5366: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5367: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5368: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5369: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5370: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5371: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5372: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 5373: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5374: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 5375: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 5376: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5377: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5378: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5379: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5380: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 5381: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5382: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5383: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5384: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5385: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5386: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5387: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5388: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=3  BUS_LOAD  MEM[1768] accepted 1
 5389: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5390: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=3  BUS_LOAD  MEM[1776] accepted 1
 5391: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5392: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=12  BUS_LOAD  MEM[1784] accepted 1
 5393: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=15  BUS_LOAD  MEM[65452] accepted 1
 5394: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 5395: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5396: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=16  BUS_LOAD  MEM[1792] accepted 1
 5397: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5398: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=64  BUS_LOAD  MEM[1800] accepted 1
 5399: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2868  BUS_LOAD  MEM[2868] accepted 1
 5400: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5401: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5402: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5403: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5404: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5405: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5406: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 5407: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5408: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 5409: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 5410: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5411: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5412: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5413: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5414: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 5415: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5416: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5417: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5418: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5419: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5420: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5421: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5422: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=3  BUS_LOAD  MEM[1768] accepted 1
 5423: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5424: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=3  BUS_LOAD  MEM[1776] accepted 1
 5425: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5426: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=12  BUS_LOAD  MEM[1784] accepted 1
 5427: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=15  BUS_LOAD  MEM[65452] accepted 1
 5428: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 5429: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5430: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=17  BUS_LOAD  MEM[1792] accepted 1
 5431: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5432: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=68  BUS_LOAD  MEM[1800] accepted 1
 5433: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2872  BUS_LOAD  MEM[2872] accepted 1
 5434: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5435: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5436: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5437: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5438: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5439: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5440: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 5441: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5442: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 5443: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 5444: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5445: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5446: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5447: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5448: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 5449: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5450: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5451: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5452: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5453: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5454: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5455: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5456: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=3  BUS_LOAD  MEM[1768] accepted 1
 5457: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5458: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=3  BUS_LOAD  MEM[1776] accepted 1
 5459: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5460: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=12  BUS_LOAD  MEM[1784] accepted 1
 5461: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=15  BUS_LOAD  MEM[65452] accepted 1
 5462: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 5463: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5464: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=18  BUS_LOAD  MEM[1792] accepted 1
 5465: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5466: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=72  BUS_LOAD  MEM[1800] accepted 1
 5467: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2876  BUS_LOAD  MEM[2876] accepted 1
 5468: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5469: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5470: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5471: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5472: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5473: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5474: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 5475: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5476: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=4  BUS_LOAD  MEM[1864] accepted 1
 5477: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 4 accepted 1
 5478: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5479: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5480: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5481: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5482: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=4  BUS_LOAD  MEM[1880] accepted 1
 5483: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5484: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5485: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5486: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5487: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5488: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5489: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5490: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=3  BUS_LOAD  MEM[1768] accepted 1
 5491: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5492: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=3  BUS_LOAD  MEM[1776] accepted 1
 5493: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5494: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=12  BUS_LOAD  MEM[1784] accepted 1
 5495: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=15  BUS_LOAD  MEM[65452] accepted 1
 5496: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=4  BUS_LOAD  MEM[1784] accepted 1
 5497: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5498: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=19  BUS_LOAD  MEM[1792] accepted 1
 5499: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5500: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=76  BUS_LOAD  MEM[1800] accepted 1
 5501: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2880  BUS_LOAD  MEM[2880] accepted 1
 5502: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5503: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5504: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5505: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5506: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5507: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5508: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=4  BUS_LOAD  MEM[1816] accepted 1
 5509: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5510: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=16  BUS_LOAD  MEM[1824] accepted 1
 5511: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5512: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2800  BUS_LOAD  MEM[2800] accepted 1
 5513: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2960  BUS_LOAD  MEM[1832] accepted 1
 5514: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2961] accepted 1
 5515: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5516: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5517: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5518: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5519: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5520: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5521: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5522: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5523: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5524: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=4  BUS_LOAD  MEM[1856] accepted 1
 5525: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5526: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=5  BUS_LOAD  MEM[1864] accepted 1
 5527: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 5 accepted 1
 5528: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5529: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5530: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5531: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5532: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=5  BUS_LOAD  MEM[1880] accepted 1
 5533: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5534: 1892:lw      |1888:addi    |1884:addi    |1884:-       |1880:blt     BUS_LOAD  MEM[1888] accepted 1
 5535: 1896:addi    |1892:lw      |1888:addi    |1884:addi    |1884:-       BUS_LOAD  MEM[1888] accepted 1
 5536: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |1884:addi    r15=-1  BUS_LOAD  MEM[1896] accepted 1
 5537: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=-1  BUS_LOAD  MEM[65468] accepted 1
 5538: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 5539: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 5540: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 5541: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 5542: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 5543: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = -1 accepted 1
 5544: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 5545: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=-1  BUS_LOAD  MEM[2032] accepted 1
 5546: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 5547: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 5548: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 5549: 2056:xori    |2052:addi    |2048:jalr    |2044:auipc   |2040:bne     BUS_LOAD  MEM[2048] accepted 1
 5550: 2060:andi    |2056:xori    |2052:addi    |2048:jalr    |2044:auipc   r1=2040  BUS_LOAD  MEM[2056] accepted 1
 5551: 1432:addi    |   0:-       |   0:-       |   0:-       |2048:jalr    r1=2048  BUS_LOAD  MEM[1424] accepted 1
 5552: 1436:sw      |1432:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 5553: 1440:addi    |1436:sw      |1432:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 5554: 1444:lui     |1440:addi    |1436:sw      |1432:addi    |   0:-       BUS_LOAD  MEM[1440] accepted 1
 5555: 1448:-       |1444:lui     |1440:addi    |1436:sw      |1432:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 5556: 1448:lw      |1448:-       |1444:lui     |1440:addi    |1436:sw      BUS_LOAD  MEM[1440] accepted 1
 5557: 1452:sltiu   |1448:lw      |1448:-       |1444:lui     |1440:addi    r8=65472  BUS_LOAD  MEM[1448] accepted 1
 5558: 1456:-       |1452:sltiu   |1448:lw      |1448:-       |1444:lui     r15=4096  BUS_LOAD  MEM[1448] accepted 1
 5559: 1456:-       |1452:sltiu   |   0:-       |1448:lw      |1448:-       BUS_LOAD  MEM[2756] accepted 1
 5560: 1456:andi    |1456:-       |1452:sltiu   |   0:-       |1448:lw      r15=1  BUS_LOAD  MEM[1448] accepted 1
 5561: 1460:addi    |1456:andi    |1456:-       |1452:sltiu   |   0:-       BUS_LOAD  MEM[1456] accepted 1
 5562: 1464:lw      |1460:addi    |1456:andi    |1456:-       |1452:sltiu   r15=0  BUS_LOAD  MEM[1456] accepted 1
 5563: 1468:addi    |1464:lw      |1460:addi    |1456:andi    |1456:-       BUS_LOAD  MEM[1464] accepted 1
 5564: 1472:jalr    |1468:addi    |1464:lw      |1460:addi    |1456:andi    r15=0  BUS_LOAD  MEM[1464] accepted 1
 5565: 1476:-       |1472:jalr    |1468:addi    |1464:lw      |1460:addi    r10=0  BUS_LOAD  MEM[65468] accepted 1
 5566: 1476:addi    |1476:-       |1472:jalr    |1468:addi    |1464:lw      r8=65504  BUS_LOAD  MEM[1472] accepted 1
 5567: 1480:sw      |1476:addi    |1476:-       |1472:jalr    |1468:addi    r2=65472  BUS_LOAD  MEM[1472] accepted 1
 5568: 2052:addi    |   0:-       |   0:-       |   0:-       |1472:jalr    BUS_LOAD  MEM[2048] accepted 1
 5569: 2056:xori    |2052:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 5570: 2060:andi    |2056:xori    |2052:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5571: 2064:bne     |2060:andi    |2056:xori    |2052:addi    |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5572: 2068:sw      |2064:bne     |2060:andi    |2056:xori    |2052:addi    r15=0  BUS_LOAD  MEM[2064] accepted 1
 5573: 2072:jal     |2068:sw      |2064:bne     |2060:andi    |2056:xori    r15=1  BUS_LOAD  MEM[2064] accepted 1
 5574: 2076:lui     |2072:jal     |2068:sw      |2064:bne     |2060:andi    r15=1  BUS_LOAD  MEM[2072] accepted 1
 5575: 1956:auipc   |   0:-       |   0:-       |   0:-       |2064:bne     BUS_LOAD  MEM[1952] accepted 1
 5576: 1960:jalr    |1956:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1952] accepted 1
 5577: 1964:sw      |1960:jalr    |1956:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 5578: 1968:jal     |1964:sw      |1960:jalr    |1956:auipc   |   0:-       BUS_LOAD  MEM[1960] accepted 1
 5579: 1972:lui     |1968:jal     |1964:sw      |1960:jalr    |1956:auipc   r1=1952  BUS_LOAD  MEM[1968] accepted 1
 5580: 1344:addi    |   0:-       |   0:-       |   0:-       |1960:jalr    r1=1960  BUS_LOAD  MEM[1336] accepted 1
 5581: 1348:sw      |1344:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 5582: 1352:addi    |1348:sw      |1344:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1344] accepted 1
 5583: 1356:lui     |1352:addi    |1348:sw      |1344:addi    |   0:-       BUS_LOAD  MEM[1352] accepted 1
 5584: 1360:-       |1356:lui     |1352:addi    |1348:sw      |1344:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 5585: 1360:lw      |1360:-       |1356:lui     |1352:addi    |1348:sw      BUS_LOAD  MEM[1352] accepted 1
 5586: 1364:addi    |1360:lw      |1360:-       |1356:lui     |1352:addi    r8=65472  BUS_LOAD  MEM[1360] accepted 1
 5587: 1368:-       |1364:addi    |1360:lw      |1360:-       |1356:lui     r15=4096  BUS_LOAD  MEM[1360] accepted 1
 5588: 1368:-       |1364:addi    |   0:-       |1360:lw      |1360:-       BUS_LOAD  MEM[2756] accepted 1
 5589: 1368:lui     |1368:-       |1364:addi    |   0:-       |1360:lw      r15=1  BUS_LOAD  MEM[1360] accepted 1
 5590: 1372:sw      |1368:lui     |1368:-       |1364:addi    |   0:-       BUS_LOAD  MEM[1368] accepted 1
 5591: 1376:lui     |1372:sw      |1368:lui     |1368:-       |1364:addi    r14=0  BUS_LOAD  MEM[1368] accepted 1
 5592: 1380:lw      |1376:lui     |1372:sw      |1368:lui     |1368:-       BUS_LOAD  MEM[1376] accepted 1
 5593: 1384:-       |1380:lw      |1376:lui     |1372:sw      |1368:lui     r15=4096  BUS_STORE MEM[2756] = 0 accepted 1
 5594: 1384:addi    |1384:-       |1380:lw      |1376:lui     |1372:sw      BUS_LOAD  MEM[1376] accepted 1
 5595: 1388:-       |1384:addi    |1384:-       |1380:lw      |1376:lui     r15=4096  BUS_LOAD  MEM[2752] accepted 1
 5596: 1388:lui     |1388:-       |1384:addi    |1384:-       |1380:lw      r15=4  BUS_LOAD  MEM[1384] accepted 1
 5597: 1392:sw      |1388:lui     |1388:-       |1384:addi    |1384:-       BUS_LOAD  MEM[1384] accepted 1
 5598: 1396:lui     |1392:sw      |1388:lui     |1388:-       |1384:addi    r13=5  BUS_LOAD  MEM[1392] accepted 1
 5599: 1400:addi    |1396:lui     |1392:sw      |1388:lui     |1388:-       BUS_LOAD  MEM[1392] accepted 1
 5600: 1404:-       |1400:addi    |1396:lui     |1392:sw      |1388:lui     r14=4096  BUS_STORE MEM[2752] = 5 accepted 1
 5601: 1404:slli    |1404:-       |1400:addi    |1396:lui     |1392:sw      BUS_LOAD  MEM[1400] accepted 1
 5602: 1408:add     |1404:slli    |1404:-       |1400:addi    |1396:lui     r14=4096  BUS_LOAD  MEM[1400] accepted 1
 5603: 1412:lw      |1408:add     |1404:slli    |1404:-       |1400:addi    r14=2764  BUS_LOAD  MEM[1408] accepted 1
 5604: 1416:addi    |1412:lw      |1408:add     |1404:slli    |1404:-       BUS_LOAD  MEM[1408] accepted 1
 5605: 1420:-       |1416:addi    |1412:lw      |1408:add     |1404:slli    r15=16  BUS_LOAD  MEM[1416] accepted 1
 5606: 1420:-       |1416:addi    |   0:-       |1412:lw      |1408:add     r15=2780  BUS_LOAD  MEM[2780] accepted 1
 5607: 1420:lw      |1420:-       |1416:addi    |   0:-       |1412:lw      r15=4  BUS_LOAD  MEM[1416] accepted 1
 5608: 1424:addi    |1420:lw      |1420:-       |1416:addi    |   0:-       BUS_LOAD  MEM[1416] accepted 1
 5609: 1428:jalr    |1424:addi    |1420:lw      |1420:-       |1416:addi    r10=4  BUS_LOAD  MEM[1424] accepted 1
 5610: 1432:-       |1428:jalr    |1424:addi    |1420:lw      |1420:-       BUS_LOAD  MEM[65468] accepted 1
 5611: 1432:addi    |1432:-       |1428:jalr    |1424:addi    |1420:lw      r8=65504  BUS_LOAD  MEM[1424] accepted 1
 5612: 1436:sw      |1432:addi    |1432:-       |1428:jalr    |1424:addi    r2=65472  BUS_LOAD  MEM[1432] accepted 1
 5613: 1964:sw      |   0:-       |   0:-       |   0:-       |1428:jalr    BUS_LOAD  MEM[1960] accepted 1
 5614: 1968:jal     |1964:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1960] accepted 1
 5615: 1972:lui     |1968:jal     |1964:sw      |   0:-       |   0:-       BUS_LOAD  MEM[1968] accepted 1
 5616: 1976:-       |1972:lui     |1968:jal     |1964:sw      |   0:-       BUS_STORE MEM[65480] = 4 accepted 1
 5617: 1976:addi    |1976:-       |1972:lui     |1968:jal     |1964:sw      BUS_LOAD  MEM[1968] accepted 1
 5618: 2016:lw      |   0:-       |   0:-       |   0:-       |1968:jal     BUS_LOAD  MEM[2008] accepted 1
 5619: 2020:auipc   |2016:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 5620: 2024:jalr    |2020:auipc   |2016:lw      |   0:-       |   0:-       BUS_LOAD  MEM[2016] accepted 1
 5621: 2028:-       |2024:jalr    |2020:auipc   |2016:lw      |   0:-       BUS_LOAD  MEM[65480] accepted 1
 5622: 2028:sw      |2028:-       |2024:jalr    |2020:auipc   |2016:lw      r10=4  BUS_LOAD  MEM[2024] accepted 1
 5623: 2032:lw      |2028:sw      |2028:-       |2024:jalr    |2020:auipc   r1=2016  BUS_LOAD  MEM[2024] accepted 1
 5624: 1732:addi    |   0:-       |   0:-       |   0:-       |2024:jalr    r1=2024  BUS_LOAD  MEM[1728] accepted 1
 5625: 1736:sw      |1732:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1728] accepted 1
 5626: 1740:addi    |1736:sw      |1732:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1736] accepted 1
 5627: 1744:sw      |1740:addi    |1736:sw      |1732:addi    |   0:-       BUS_LOAD  MEM[1736] accepted 1
 5628: 1748:-       |1744:sw      |1740:addi    |1736:sw      |1732:addi    r2=65424  BUS_STORE MEM[65468] = 65504 accepted 1
 5629: 1748:sw      |1748:-       |1744:sw      |1740:addi    |1736:sw      BUS_LOAD  MEM[1744] accepted 1
 5630: 1752:-       |1748:sw      |1748:-       |1744:sw      |1740:addi    r8=65472  BUS_STORE MEM[65436] = 4 accepted 1
 5631: 1752:jal     |1752:-       |1748:sw      |1748:-       |1744:sw      BUS_LOAD  MEM[1744] accepted 1
 5632: 1756:-       |1752:jal     |1752:-       |1748:sw      |1748:-       BUS_STORE MEM[65452] = 0 accepted 1
 5633: 1756:lui     |1756:-       |1752:jal     |1752:-       |1748:sw      BUS_LOAD  MEM[1752] accepted 1
 5634: 1760:addi    |1756:lui     |1756:-       |1752:jal     |1752:-       BUS_LOAD  MEM[1752] accepted 1
 5635: 1868:lui     |   0:-       |   0:-       |   0:-       |1752:jal     BUS_LOAD  MEM[1864] accepted 1
 5636: 1872:lw      |1868:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5637: 1876:lw      |1872:lw      |1868:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1872] accepted 1
 5638: 1880:blt     |1876:lw      |1872:lw      |1868:lui     |   0:-       BUS_LOAD  MEM[1872] accepted 1
 5639: 1884:-       |1880:blt     |1876:lw      |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5640: 1884:-       |1880:blt     |   0:-       |1876:lw      |1872:lw      r15=5  BUS_LOAD  MEM[65452] accepted 1
 5641: 1884:addi    |1884:-       |1880:blt     |   0:-       |1876:lw      r14=0  BUS_LOAD  MEM[1880] accepted 1
 5642: 1888:addi    |1884:addi    |1884:-       |1880:blt     |   0:-       BUS_LOAD  MEM[1880] accepted 1
 5643: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5644: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5645: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5646: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5647: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5648: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5649: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=4  BUS_LOAD  MEM[1768] accepted 1
 5650: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5651: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=4  BUS_LOAD  MEM[1776] accepted 1
 5652: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5653: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=16  BUS_LOAD  MEM[1784] accepted 1
 5654: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=20  BUS_LOAD  MEM[65452] accepted 1
 5655: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=0  BUS_LOAD  MEM[1784] accepted 1
 5656: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5657: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=20  BUS_LOAD  MEM[1792] accepted 1
 5658: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5659: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=80  BUS_LOAD  MEM[1800] accepted 1
 5660: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2884  BUS_LOAD  MEM[2884] accepted 1
 5661: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5662: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5663: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5664: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5665: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5666: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5667: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=0  BUS_LOAD  MEM[1856] accepted 1
 5668: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5669: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=1  BUS_LOAD  MEM[1864] accepted 1
 5670: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 1 accepted 1
 5671: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5672: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5673: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5674: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5675: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=1  BUS_LOAD  MEM[1880] accepted 1
 5676: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5677: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5678: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5679: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5680: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5681: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5682: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5683: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=4  BUS_LOAD  MEM[1768] accepted 1
 5684: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5685: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=4  BUS_LOAD  MEM[1776] accepted 1
 5686: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5687: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=16  BUS_LOAD  MEM[1784] accepted 1
 5688: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=20  BUS_LOAD  MEM[65452] accepted 1
 5689: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=1  BUS_LOAD  MEM[1784] accepted 1
 5690: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5691: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=21  BUS_LOAD  MEM[1792] accepted 1
 5692: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5693: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=84  BUS_LOAD  MEM[1800] accepted 1
 5694: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2888  BUS_LOAD  MEM[2888] accepted 1
 5695: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5696: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5697: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5698: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5699: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5700: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5701: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=1  BUS_LOAD  MEM[1816] accepted 1
 5702: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5703: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=4  BUS_LOAD  MEM[1824] accepted 1
 5704: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5705: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 5706: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2924  BUS_LOAD  MEM[1832] accepted 1
 5707: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2925] accepted 1
 5708: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5709: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5710: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5711: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5712: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5713: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5714: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5715: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5716: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5717: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=1  BUS_LOAD  MEM[1856] accepted 1
 5718: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5719: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=2  BUS_LOAD  MEM[1864] accepted 1
 5720: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 2 accepted 1
 5721: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5722: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5723: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5724: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5725: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=2  BUS_LOAD  MEM[1880] accepted 1
 5726: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5727: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5728: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5729: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5730: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5731: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5732: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5733: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=4  BUS_LOAD  MEM[1768] accepted 1
 5734: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5735: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=4  BUS_LOAD  MEM[1776] accepted 1
 5736: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5737: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=16  BUS_LOAD  MEM[1784] accepted 1
 5738: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=20  BUS_LOAD  MEM[65452] accepted 1
 5739: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=2  BUS_LOAD  MEM[1784] accepted 1
 5740: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5741: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=22  BUS_LOAD  MEM[1792] accepted 1
 5742: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5743: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=88  BUS_LOAD  MEM[1800] accepted 1
 5744: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2892  BUS_LOAD  MEM[2892] accepted 1
 5745: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5746: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5747: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5748: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5749: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5750: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5751: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=2  BUS_LOAD  MEM[1816] accepted 1
 5752: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5753: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=8  BUS_LOAD  MEM[1824] accepted 1
 5754: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5755: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2792  BUS_LOAD  MEM[2792] accepted 1
 5756: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2936  BUS_LOAD  MEM[1832] accepted 1
 5757: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2937] accepted 1
 5758: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5759: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5760: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5761: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5762: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5763: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5764: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5765: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5766: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5767: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=2  BUS_LOAD  MEM[1856] accepted 1
 5768: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5769: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=3  BUS_LOAD  MEM[1864] accepted 1
 5770: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 3 accepted 1
 5771: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5772: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5773: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5774: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5775: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=3  BUS_LOAD  MEM[1880] accepted 1
 5776: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5777: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5778: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5779: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5780: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5781: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5782: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5783: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=4  BUS_LOAD  MEM[1768] accepted 1
 5784: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5785: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=4  BUS_LOAD  MEM[1776] accepted 1
 5786: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5787: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=16  BUS_LOAD  MEM[1784] accepted 1
 5788: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=20  BUS_LOAD  MEM[65452] accepted 1
 5789: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=3  BUS_LOAD  MEM[1784] accepted 1
 5790: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5791: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=23  BUS_LOAD  MEM[1792] accepted 1
 5792: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5793: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=92  BUS_LOAD  MEM[1800] accepted 1
 5794: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2896  BUS_LOAD  MEM[2896] accepted 1
 5795: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=1  BUS_LOAD  MEM[1800] accepted 1
 5796: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5797: 1816:lw      |1812:addi    |1808:lui     |1808:-       |1804:bne     BUS_LOAD  MEM[1808] accepted 1
 5798: 1820:slli    |1816:lw      |1812:addi    |1808:lui     |1808:-       BUS_LOAD  MEM[1816] accepted 1
 5799: 1824:-       |1820:slli    |1816:lw      |1812:addi    |1808:lui     r15=4096  BUS_LOAD  MEM[1816] accepted 1
 5800: 1824:-       |1820:slli    |   0:-       |1816:lw      |1812:addi    r14=2784  BUS_LOAD  MEM[65452] accepted 1
 5801: 1824:add     |1824:-       |1820:slli    |   0:-       |1816:lw      r15=3  BUS_LOAD  MEM[1816] accepted 1
 5802: 1828:lw      |1824:add     |1824:-       |1820:slli    |   0:-       BUS_LOAD  MEM[1824] accepted 1
 5803: 1832:lbu     |1828:lw      |1824:add     |1824:-       |1820:slli    r15=12  BUS_LOAD  MEM[1824] accepted 1
 5804: 1836:-       |1832:lbu     |1828:lw      |1824:add     |1824:-       BUS_LOAD  MEM[1832] accepted 1
 5805: 1836:-       |1832:lbu     |   0:-       |1828:lw      |1824:add     r15=2796  BUS_LOAD  MEM[2796] accepted 1
 5806: 1836:xori    |1836:-       |1832:lbu     |   0:-       |1828:lw      r15=2948  BUS_LOAD  MEM[1832] accepted 1
 5807: 1840:-       |1836:xori    |1836:-       |1832:lbu     |   0:-       BUS_LOAD  MEM[2949] accepted 1
 5808: 1840:andi    |1840:-       |1836:xori    |1836:-       |1832:lbu     r15=1  BUS_LOAD  MEM[1832] accepted 1
 5809: 1844:beq     |1840:andi    |1840:-       |1836:xori    |1836:-       BUS_LOAD  MEM[1840] accepted 1
 5810: 1848:lw      |1844:beq     |1840:andi    |1840:-       |1836:xori    r15=0  BUS_LOAD  MEM[1840] accepted 1
 5811: 1852:jal     |1848:lw      |1844:beq     |1840:andi    |1840:-       BUS_LOAD  MEM[1848] accepted 1
 5812: 1856:lw      |1852:jal     |1848:lw      |1844:beq     |1840:andi    r15=0  BUS_LOAD  MEM[1848] accepted 1
 5813: 1856:lw      |   0:-       |   0:-       |   0:-       |1844:beq     BUS_LOAD  MEM[1848] accepted 1
 5814: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5815: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5816: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5817: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=3  BUS_LOAD  MEM[1856] accepted 1
 5818: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5819: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=4  BUS_LOAD  MEM[1864] accepted 1
 5820: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 4 accepted 1
 5821: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5822: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5823: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5824: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5825: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=4  BUS_LOAD  MEM[1880] accepted 1
 5826: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5827: 1756:lui     |   0:-       |   0:-       |   0:-       |1880:blt     BUS_LOAD  MEM[1752] accepted 1
 5828: 1760:addi    |1756:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1752] accepted 1
 5829: 1764:lw      |1760:addi    |1756:lui     |   0:-       |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5830: 1768:addi    |1764:lw      |1760:addi    |1756:lui     |   0:-       BUS_LOAD  MEM[1760] accepted 1
 5831: 1772:-       |1768:addi    |1764:lw      |1760:addi    |1756:lui     r15=4096  BUS_LOAD  MEM[1768] accepted 1
 5832: 1772:-       |1768:addi    |   0:-       |1764:lw      |1760:addi    r13=2804  BUS_LOAD  MEM[65436] accepted 1
 5833: 1772:slli    |1772:-       |1768:addi    |   0:-       |1764:lw      r14=4  BUS_LOAD  MEM[1768] accepted 1
 5834: 1776:add     |1772:slli    |1772:-       |1768:addi    |   0:-       BUS_LOAD  MEM[1768] accepted 1
 5835: 1780:lw      |1776:add     |1772:slli    |1772:-       |1768:addi    r15=4  BUS_LOAD  MEM[1776] accepted 1
 5836: 1784:add     |1780:lw      |1776:add     |1772:slli    |1772:-       BUS_LOAD  MEM[1776] accepted 1
 5837: 1788:-       |1784:add     |1780:lw      |1776:add     |1772:slli    r15=16  BUS_LOAD  MEM[1784] accepted 1
 5838: 1788:-       |1784:add     |   0:-       |1780:lw      |1776:add     r15=20  BUS_LOAD  MEM[65452] accepted 1
 5839: 1788:slli    |1788:-       |1784:add     |   0:-       |1780:lw      r14=4  BUS_LOAD  MEM[1784] accepted 1
 5840: 1792:add     |1788:slli    |1788:-       |1784:add     |   0:-       BUS_LOAD  MEM[1784] accepted 1
 5841: 1796:lw      |1792:add     |1788:slli    |1788:-       |1784:add     r15=24  BUS_LOAD  MEM[1792] accepted 1
 5842: 1800:addi    |1796:lw      |1792:add     |1788:slli    |1788:-       BUS_LOAD  MEM[1792] accepted 1
 5843: 1804:bne     |1800:addi    |1796:lw      |1792:add     |1788:slli    r15=96  BUS_LOAD  MEM[1800] accepted 1
 5844: 1808:-       |1804:bne     |1800:addi    |1796:lw      |1792:add     r15=2900  BUS_LOAD  MEM[2900] accepted 1
 5845: 1808:lui     |1808:-       |1804:bne     |1800:addi    |1796:lw      r14=0  BUS_LOAD  MEM[1800] accepted 1
 5846: 1812:addi    |1808:lui     |1808:-       |1804:bne     |1800:addi    r15=1  BUS_LOAD  MEM[1808] accepted 1
 5847: 1856:lw      |   0:-       |   0:-       |   0:-       |1804:bne     BUS_LOAD  MEM[1848] accepted 1
 5848: 1860:addi    |1856:lw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5849: 1864:-       |1860:addi    |1856:lw      |   0:-       |   0:-       BUS_LOAD  MEM[1856] accepted 1
 5850: 1864:-       |1860:addi    |   0:-       |1856:lw      |   0:-       BUS_LOAD  MEM[65452] accepted 1
 5851: 1864:sw      |1864:-       |1860:addi    |   0:-       |1856:lw      r15=4  BUS_LOAD  MEM[1856] accepted 1
 5852: 1868:lui     |1864:sw      |1864:-       |1860:addi    |   0:-       BUS_LOAD  MEM[1864] accepted 1
 5853: 1872:lw      |1868:lui     |1864:sw      |1864:-       |1860:addi    r15=5  BUS_LOAD  MEM[1864] accepted 1
 5854: 1876:-       |1872:lw      |1868:lui     |1864:sw      |1864:-       BUS_STORE MEM[65452] = 5 accepted 1
 5855: 1876:lw      |1876:-       |1872:lw      |1868:lui     |1864:sw      BUS_LOAD  MEM[1872] accepted 1
 5856: 1880:-       |1876:lw      |1876:-       |1872:lw      |1868:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5857: 1880:blt     |1880:-       |1876:lw      |1876:-       |1872:lw      r15=5  BUS_LOAD  MEM[1872] accepted 1
 5858: 1884:-       |1880:blt     |1880:-       |1876:lw      |1876:-       BUS_LOAD  MEM[65452] accepted 1
 5859: 1884:addi    |1884:-       |1880:blt     |1880:-       |1876:lw      r14=5  BUS_LOAD  MEM[1880] accepted 1
 5860: 1888:addi    |1884:addi    |1884:-       |1880:blt     |1880:-       BUS_LOAD  MEM[1880] accepted 1
 5861: 1892:lw      |1888:addi    |1884:addi    |1884:-       |1880:blt     BUS_LOAD  MEM[1888] accepted 1
 5862: 1896:addi    |1892:lw      |1888:addi    |1884:addi    |1884:-       BUS_LOAD  MEM[1888] accepted 1
 5863: 1900:jalr    |1896:addi    |1892:lw      |1888:addi    |1884:addi    r15=-1  BUS_LOAD  MEM[1896] accepted 1
 5864: 1904:-       |1900:jalr    |1896:addi    |1892:lw      |1888:addi    r10=-1  BUS_LOAD  MEM[65468] accepted 1
 5865: 1904:addi    |1904:-       |1900:jalr    |1896:addi    |1892:lw      r8=65504  BUS_LOAD  MEM[1896] accepted 1
 5866: 1908:sw      |1904:addi    |1904:-       |1900:jalr    |1896:addi    r2=65472  BUS_LOAD  MEM[1904] accepted 1
 5867: 2028:sw      |   0:-       |   0:-       |   0:-       |1900:jalr    BUS_LOAD  MEM[2024] accepted 1
 5868: 2032:lw      |2028:sw      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2024] accepted 1
 5869: 2036:addi    |2032:lw      |2028:sw      |   0:-       |   0:-       BUS_LOAD  MEM[2032] accepted 1
 5870: 2040:-       |2036:addi    |2032:lw      |2028:sw      |   0:-       BUS_STORE MEM[65476] = -1 accepted 1
 5871: 2040:-       |2040:-       |2036:addi    |2032:lw      |2028:sw      BUS_LOAD  MEM[65476] accepted 1
 5872: 2040:bne     |2040:-       |2040:-       |2036:addi    |2032:lw      r14=-1  BUS_LOAD  MEM[2032] accepted 1
 5873: 2044:auipc   |2040:bne     |2040:-       |2040:-       |2036:addi    r15=-1  BUS_LOAD  MEM[2040] accepted 1
 5874: 2048:jalr    |2044:auipc   |2040:bne     |2040:-       |2040:-       BUS_LOAD  MEM[2040] accepted 1
 5875: 2052:addi    |2048:jalr    |2044:auipc   |2040:bne     |2040:-       BUS_LOAD  MEM[2048] accepted 1
 5876: 2056:xori    |2052:addi    |2048:jalr    |2044:auipc   |2040:bne     BUS_LOAD  MEM[2048] accepted 1
 5877: 2060:andi    |2056:xori    |2052:addi    |2048:jalr    |2044:auipc   r1=2040  BUS_LOAD  MEM[2056] accepted 1
 5878: 1432:addi    |   0:-       |   0:-       |   0:-       |2048:jalr    r1=2048  BUS_LOAD  MEM[1424] accepted 1
 5879: 1436:sw      |1432:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 5880: 1440:addi    |1436:sw      |1432:addi    |   0:-       |   0:-       BUS_LOAD  MEM[1432] accepted 1
 5881: 1444:lui     |1440:addi    |1436:sw      |1432:addi    |   0:-       BUS_LOAD  MEM[1440] accepted 1
 5882: 1448:-       |1444:lui     |1440:addi    |1436:sw      |1432:addi    r2=65456  BUS_STORE MEM[65468] = 65504 accepted 1
 5883: 1448:lw      |1448:-       |1444:lui     |1440:addi    |1436:sw      BUS_LOAD  MEM[1440] accepted 1
 5884: 1452:sltiu   |1448:lw      |1448:-       |1444:lui     |1440:addi    r8=65472  BUS_LOAD  MEM[1448] accepted 1
 5885: 1456:-       |1452:sltiu   |1448:lw      |1448:-       |1444:lui     r15=4096  BUS_LOAD  MEM[1448] accepted 1
 5886: 1456:-       |1452:sltiu   |   0:-       |1448:lw      |1448:-       BUS_LOAD  MEM[2756] accepted 1
 5887: 1456:andi    |1456:-       |1452:sltiu   |   0:-       |1448:lw      r15=0  BUS_LOAD  MEM[1448] accepted 1
 5888: 1460:addi    |1456:andi    |1456:-       |1452:sltiu   |   0:-       BUS_LOAD  MEM[1456] accepted 1
 5889: 1464:lw      |1460:addi    |1456:andi    |1456:-       |1452:sltiu   r15=1  BUS_LOAD  MEM[1456] accepted 1
 5890: 1468:addi    |1464:lw      |1460:addi    |1456:andi    |1456:-       BUS_LOAD  MEM[1464] accepted 1
 5891: 1472:jalr    |1468:addi    |1464:lw      |1460:addi    |1456:andi    r15=1  BUS_LOAD  MEM[1464] accepted 1
 5892: 1476:-       |1472:jalr    |1468:addi    |1464:lw      |1460:addi    r10=1  BUS_LOAD  MEM[65468] accepted 1
 5893: 1476:addi    |1476:-       |1472:jalr    |1468:addi    |1464:lw      r8=65504  BUS_LOAD  MEM[1472] accepted 1
 5894: 1480:sw      |1476:addi    |1476:-       |1472:jalr    |1468:addi    r2=65472  BUS_LOAD  MEM[1472] accepted 1
 5895: 2052:addi    |   0:-       |   0:-       |   0:-       |1472:jalr    BUS_LOAD  MEM[2048] accepted 1
 5896: 2056:xori    |2052:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
 5897: 2060:andi    |2056:xori    |2052:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5898: 2064:bne     |2060:andi    |2056:xori    |2052:addi    |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5899: 2068:sw      |2064:bne     |2060:andi    |2056:xori    |2052:addi    r15=1  BUS_LOAD  MEM[2064] accepted 1
 5900: 2072:jal     |2068:sw      |2064:bne     |2060:andi    |2056:xori    r15=0  BUS_LOAD  MEM[2064] accepted 1
 5901: 2076:lui     |2072:jal     |2068:sw      |2064:bne     |2060:andi    r15=0  BUS_LOAD  MEM[2072] accepted 1
 5902: 2080:-       |2076:lui     |2072:jal     |2068:sw      |2064:bne     BUS_STORE MEM[65484] = 0 accepted 1
 5903: 2080:addi    |2080:-       |2076:lui     |2072:jal     |2068:sw      BUS_LOAD  MEM[2072] accepted 1
 5904: 2116:lui     |   0:-       |   0:-       |   0:-       |2072:jal     BUS_LOAD  MEM[2112] accepted 1
 5905: 2120:lw      |2116:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2112] accepted 1
 5906: 2124:lw      |2120:lw      |2116:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2120] accepted 1
 5907: 2128:blt     |2124:lw      |2120:lw      |2116:lui     |   0:-       BUS_LOAD  MEM[2120] accepted 1
 5908: 2132:-       |2128:blt     |2124:lw      |2120:lw      |2116:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5909: 2132:-       |2128:blt     |   0:-       |2124:lw      |2120:lw      r15=5  BUS_LOAD  MEM[65484] accepted 1
 5910: 2132:nop     |2132:-       |2128:blt     |   0:-       |2124:lw      r14=0  BUS_LOAD  MEM[2128] accepted 1
 5911: 2136:nop     |2132:nop     |2132:-       |2128:blt     |   0:-       BUS_LOAD  MEM[2128] accepted 1
 5912: 2076:lui     |   0:-       |   0:-       |   0:-       |2128:blt     BUS_LOAD  MEM[2072] accepted 1
 5913: 2080:addi    |2076:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5914: 2084:lw      |2080:addi    |2076:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5915: 2088:slli    |2084:lw      |2080:addi    |2076:lui     |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5916: 2092:-       |2088:slli    |2084:lw      |2080:addi    |2076:lui     r15=4096  BUS_LOAD  MEM[2088] accepted 1
 5917: 2092:-       |2088:slli    |   0:-       |2084:lw      |2080:addi    r14=2784  BUS_LOAD  MEM[65484] accepted 1
 5918: 2092:add     |2092:-       |2088:slli    |   0:-       |2084:lw      r15=0  BUS_LOAD  MEM[2088] accepted 1
 5919: 2096:lw      |2092:add     |2092:-       |2088:slli    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5920: 2100:sb      |2096:lw      |2092:add     |2092:-       |2088:slli    r15=0  BUS_LOAD  MEM[2096] accepted 1
 5921: 2104:-       |2100:sb      |2096:lw      |2092:add     |2092:-       BUS_LOAD  MEM[2096] accepted 1
 5922: 2104:-       |2100:sb      |   0:-       |2096:lw      |2092:add     r15=2784  BUS_LOAD  MEM[2784] accepted 1
 5923: 2104:lw      |2104:-       |2100:sb      |   0:-       |2096:lw      r15=2912  BUS_LOAD  MEM[2096] accepted 1
 5924: 2108:-       |2104:lw      |2104:-       |2100:sb      |   0:-       BUS_STORE MEM[2913] = 0 accepted 1
 5925: 2108:addi    |2108:-       |2104:lw      |2104:-       |2100:sb      BUS_LOAD  MEM[2104] accepted 1
 5926: 2112:-       |2108:addi    |2108:-       |2104:lw      |2104:-       BUS_LOAD  MEM[65484] accepted 1
 5927: 2112:sw      |2112:-       |2108:addi    |2108:-       |2104:lw      r15=0  BUS_LOAD  MEM[2104] accepted 1
 5928: 2116:lui     |2112:sw      |2112:-       |2108:addi    |2108:-       BUS_LOAD  MEM[2112] accepted 1
 5929: 2120:lw      |2116:lui     |2112:sw      |2112:-       |2108:addi    r15=1  BUS_LOAD  MEM[2112] accepted 1
 5930: 2124:-       |2120:lw      |2116:lui     |2112:sw      |2112:-       BUS_STORE MEM[65484] = 1 accepted 1
 5931: 2124:lw      |2124:-       |2120:lw      |2116:lui     |2112:sw      BUS_LOAD  MEM[2120] accepted 1
 5932: 2128:-       |2124:lw      |2124:-       |2120:lw      |2116:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5933: 2128:blt     |2128:-       |2124:lw      |2124:-       |2120:lw      r15=5  BUS_LOAD  MEM[2120] accepted 1
 5934: 2132:-       |2128:blt     |2128:-       |2124:lw      |2124:-       BUS_LOAD  MEM[65484] accepted 1
 5935: 2132:nop     |2132:-       |2128:blt     |2128:-       |2124:lw      r14=1  BUS_LOAD  MEM[2128] accepted 1
 5936: 2136:nop     |2132:nop     |2132:-       |2128:blt     |2128:-       BUS_LOAD  MEM[2128] accepted 1
 5937: 2076:lui     |   0:-       |   0:-       |   0:-       |2128:blt     BUS_LOAD  MEM[2072] accepted 1
 5938: 2080:addi    |2076:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5939: 2084:lw      |2080:addi    |2076:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5940: 2088:slli    |2084:lw      |2080:addi    |2076:lui     |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5941: 2092:-       |2088:slli    |2084:lw      |2080:addi    |2076:lui     r15=4096  BUS_LOAD  MEM[2088] accepted 1
 5942: 2092:-       |2088:slli    |   0:-       |2084:lw      |2080:addi    r14=2784  BUS_LOAD  MEM[65484] accepted 1
 5943: 2092:add     |2092:-       |2088:slli    |   0:-       |2084:lw      r15=1  BUS_LOAD  MEM[2088] accepted 1
 5944: 2096:lw      |2092:add     |2092:-       |2088:slli    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5945: 2100:sb      |2096:lw      |2092:add     |2092:-       |2088:slli    r15=4  BUS_LOAD  MEM[2096] accepted 1
 5946: 2104:-       |2100:sb      |2096:lw      |2092:add     |2092:-       BUS_LOAD  MEM[2096] accepted 1
 5947: 2104:-       |2100:sb      |   0:-       |2096:lw      |2092:add     r15=2788  BUS_LOAD  MEM[2788] accepted 1
 5948: 2104:lw      |2104:-       |2100:sb      |   0:-       |2096:lw      r15=2924  BUS_LOAD  MEM[2096] accepted 1
 5949: 2108:-       |2104:lw      |2104:-       |2100:sb      |   0:-       BUS_STORE MEM[2925] = 0 accepted 1
 5950: 2108:addi    |2108:-       |2104:lw      |2104:-       |2100:sb      BUS_LOAD  MEM[2104] accepted 1
 5951: 2112:-       |2108:addi    |2108:-       |2104:lw      |2104:-       BUS_LOAD  MEM[65484] accepted 1
 5952: 2112:sw      |2112:-       |2108:addi    |2108:-       |2104:lw      r15=1  BUS_LOAD  MEM[2104] accepted 1
 5953: 2116:lui     |2112:sw      |2112:-       |2108:addi    |2108:-       BUS_LOAD  MEM[2112] accepted 1
 5954: 2120:lw      |2116:lui     |2112:sw      |2112:-       |2108:addi    r15=2  BUS_LOAD  MEM[2112] accepted 1
 5955: 2124:-       |2120:lw      |2116:lui     |2112:sw      |2112:-       BUS_STORE MEM[65484] = 2 accepted 1
 5956: 2124:lw      |2124:-       |2120:lw      |2116:lui     |2112:sw      BUS_LOAD  MEM[2120] accepted 1
 5957: 2128:-       |2124:lw      |2124:-       |2120:lw      |2116:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5958: 2128:blt     |2128:-       |2124:lw      |2124:-       |2120:lw      r15=5  BUS_LOAD  MEM[2120] accepted 1
 5959: 2132:-       |2128:blt     |2128:-       |2124:lw      |2124:-       BUS_LOAD  MEM[65484] accepted 1
 5960: 2132:nop     |2132:-       |2128:blt     |2128:-       |2124:lw      r14=2  BUS_LOAD  MEM[2128] accepted 1
 5961: 2136:nop     |2132:nop     |2132:-       |2128:blt     |2128:-       BUS_LOAD  MEM[2128] accepted 1
 5962: 2076:lui     |   0:-       |   0:-       |   0:-       |2128:blt     BUS_LOAD  MEM[2072] accepted 1
 5963: 2080:addi    |2076:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5964: 2084:lw      |2080:addi    |2076:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5965: 2088:slli    |2084:lw      |2080:addi    |2076:lui     |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5966: 2092:-       |2088:slli    |2084:lw      |2080:addi    |2076:lui     r15=4096  BUS_LOAD  MEM[2088] accepted 1
 5967: 2092:-       |2088:slli    |   0:-       |2084:lw      |2080:addi    r14=2784  BUS_LOAD  MEM[65484] accepted 1
 5968: 2092:add     |2092:-       |2088:slli    |   0:-       |2084:lw      r15=2  BUS_LOAD  MEM[2088] accepted 1
 5969: 2096:lw      |2092:add     |2092:-       |2088:slli    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5970: 2100:sb      |2096:lw      |2092:add     |2092:-       |2088:slli    r15=8  BUS_LOAD  MEM[2096] accepted 1
 5971: 2104:-       |2100:sb      |2096:lw      |2092:add     |2092:-       BUS_LOAD  MEM[2096] accepted 1
 5972: 2104:-       |2100:sb      |   0:-       |2096:lw      |2092:add     r15=2792  BUS_LOAD  MEM[2792] accepted 1
 5973: 2104:lw      |2104:-       |2100:sb      |   0:-       |2096:lw      r15=2936  BUS_LOAD  MEM[2096] accepted 1
 5974: 2108:-       |2104:lw      |2104:-       |2100:sb      |   0:-       BUS_STORE MEM[2937] = 0 accepted 1
 5975: 2108:addi    |2108:-       |2104:lw      |2104:-       |2100:sb      BUS_LOAD  MEM[2104] accepted 1
 5976: 2112:-       |2108:addi    |2108:-       |2104:lw      |2104:-       BUS_LOAD  MEM[65484] accepted 1
 5977: 2112:sw      |2112:-       |2108:addi    |2108:-       |2104:lw      r15=2  BUS_LOAD  MEM[2104] accepted 1
 5978: 2116:lui     |2112:sw      |2112:-       |2108:addi    |2108:-       BUS_LOAD  MEM[2112] accepted 1
 5979: 2120:lw      |2116:lui     |2112:sw      |2112:-       |2108:addi    r15=3  BUS_LOAD  MEM[2112] accepted 1
 5980: 2124:-       |2120:lw      |2116:lui     |2112:sw      |2112:-       BUS_STORE MEM[65484] = 3 accepted 1
 5981: 2124:lw      |2124:-       |2120:lw      |2116:lui     |2112:sw      BUS_LOAD  MEM[2120] accepted 1
 5982: 2128:-       |2124:lw      |2124:-       |2120:lw      |2116:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 5983: 2128:blt     |2128:-       |2124:lw      |2124:-       |2120:lw      r15=5  BUS_LOAD  MEM[2120] accepted 1
 5984: 2132:-       |2128:blt     |2128:-       |2124:lw      |2124:-       BUS_LOAD  MEM[65484] accepted 1
 5985: 2132:nop     |2132:-       |2128:blt     |2128:-       |2124:lw      r14=3  BUS_LOAD  MEM[2128] accepted 1
 5986: 2136:nop     |2132:nop     |2132:-       |2128:blt     |2128:-       BUS_LOAD  MEM[2128] accepted 1
 5987: 2076:lui     |   0:-       |   0:-       |   0:-       |2128:blt     BUS_LOAD  MEM[2072] accepted 1
 5988: 2080:addi    |2076:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5989: 2084:lw      |2080:addi    |2076:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5990: 2088:slli    |2084:lw      |2080:addi    |2076:lui     |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5991: 2092:-       |2088:slli    |2084:lw      |2080:addi    |2076:lui     r15=4096  BUS_LOAD  MEM[2088] accepted 1
 5992: 2092:-       |2088:slli    |   0:-       |2084:lw      |2080:addi    r14=2784  BUS_LOAD  MEM[65484] accepted 1
 5993: 2092:add     |2092:-       |2088:slli    |   0:-       |2084:lw      r15=3  BUS_LOAD  MEM[2088] accepted 1
 5994: 2096:lw      |2092:add     |2092:-       |2088:slli    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5995: 2100:sb      |2096:lw      |2092:add     |2092:-       |2088:slli    r15=12  BUS_LOAD  MEM[2096] accepted 1
 5996: 2104:-       |2100:sb      |2096:lw      |2092:add     |2092:-       BUS_LOAD  MEM[2096] accepted 1
 5997: 2104:-       |2100:sb      |   0:-       |2096:lw      |2092:add     r15=2796  BUS_LOAD  MEM[2796] accepted 1
 5998: 2104:lw      |2104:-       |2100:sb      |   0:-       |2096:lw      r15=2948  BUS_LOAD  MEM[2096] accepted 1
 5999: 2108:-       |2104:lw      |2104:-       |2100:sb      |   0:-       BUS_STORE MEM[2949] = 0 accepted 1
 6000: 2108:addi    |2108:-       |2104:lw      |2104:-       |2100:sb      BUS_LOAD  MEM[2104] accepted 1
 6001: 2112:-       |2108:addi    |2108:-       |2104:lw      |2104:-       BUS_LOAD  MEM[65484] accepted 1
 6002: 2112:sw      |2112:-       |2108:addi    |2108:-       |2104:lw      r15=3  BUS_LOAD  MEM[2104] accepted 1
 6003: 2116:lui     |2112:sw      |2112:-       |2108:addi    |2108:-       BUS_LOAD  MEM[2112] accepted 1
 6004: 2120:lw      |2116:lui     |2112:sw      |2112:-       |2108:addi    r15=4  BUS_LOAD  MEM[2112] accepted 1
 6005: 2124:-       |2120:lw      |2116:lui     |2112:sw      |2112:-       BUS_STORE MEM[65484] = 4 accepted 1
 6006: 2124:lw      |2124:-       |2120:lw      |2116:lui     |2112:sw      BUS_LOAD  MEM[2120] accepted 1
 6007: 2128:-       |2124:lw      |2124:-       |2120:lw      |2116:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 6008: 2128:blt     |2128:-       |2124:lw      |2124:-       |2120:lw      r15=5  BUS_LOAD  MEM[2120] accepted 1
 6009: 2132:-       |2128:blt     |2128:-       |2124:lw      |2124:-       BUS_LOAD  MEM[65484] accepted 1
 6010: 2132:nop     |2132:-       |2128:blt     |2128:-       |2124:lw      r14=4  BUS_LOAD  MEM[2128] accepted 1
 6011: 2136:nop     |2132:nop     |2132:-       |2128:blt     |2128:-       BUS_LOAD  MEM[2128] accepted 1
 6012: 2076:lui     |   0:-       |   0:-       |   0:-       |2128:blt     BUS_LOAD  MEM[2072] accepted 1
 6013: 2080:addi    |2076:lui     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6014: 2084:lw      |2080:addi    |2076:lui     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 6015: 2088:slli    |2084:lw      |2080:addi    |2076:lui     |   0:-       BUS_LOAD  MEM[2080] accepted 1
 6016: 2092:-       |2088:slli    |2084:lw      |2080:addi    |2076:lui     r15=4096  BUS_LOAD  MEM[2088] accepted 1
 6017: 2092:-       |2088:slli    |   0:-       |2084:lw      |2080:addi    r14=2784  BUS_LOAD  MEM[65484] accepted 1
 6018: 2092:add     |2092:-       |2088:slli    |   0:-       |2084:lw      r15=4  BUS_LOAD  MEM[2088] accepted 1
 6019: 2096:lw      |2092:add     |2092:-       |2088:slli    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6020: 2100:sb      |2096:lw      |2092:add     |2092:-       |2088:slli    r15=16  BUS_LOAD  MEM[2096] accepted 1
 6021: 2104:-       |2100:sb      |2096:lw      |2092:add     |2092:-       BUS_LOAD  MEM[2096] accepted 1
 6022: 2104:-       |2100:sb      |   0:-       |2096:lw      |2092:add     r15=2800  BUS_LOAD  MEM[2800] accepted 1
 6023: 2104:lw      |2104:-       |2100:sb      |   0:-       |2096:lw      r15=2960  BUS_LOAD  MEM[2096] accepted 1
 6024: 2108:-       |2104:lw      |2104:-       |2100:sb      |   0:-       BUS_STORE MEM[2961] = 0 accepted 1
 6025: 2108:addi    |2108:-       |2104:lw      |2104:-       |2100:sb      BUS_LOAD  MEM[2104] accepted 1
 6026: 2112:-       |2108:addi    |2108:-       |2104:lw      |2104:-       BUS_LOAD  MEM[65484] accepted 1
 6027: 2112:sw      |2112:-       |2108:addi    |2108:-       |2104:lw      r15=4  BUS_LOAD  MEM[2104] accepted 1
 6028: 2116:lui     |2112:sw      |2112:-       |2108:addi    |2108:-       BUS_LOAD  MEM[2112] accepted 1
 6029: 2120:lw      |2116:lui     |2112:sw      |2112:-       |2108:addi    r15=5  BUS_LOAD  MEM[2112] accepted 1
 6030: 2124:-       |2120:lw      |2116:lui     |2112:sw      |2112:-       BUS_STORE MEM[65484] = 5 accepted 1
 6031: 2124:lw      |2124:-       |2120:lw      |2116:lui     |2112:sw      BUS_LOAD  MEM[2120] accepted 1
 6032: 2128:-       |2124:lw      |2124:-       |2120:lw      |2116:lui     r15=4096  BUS_LOAD  MEM[2760] accepted 1
 6033: 2128:blt     |2128:-       |2124:lw      |2124:-       |2120:lw      r15=5  BUS_LOAD  MEM[2120] accepted 1
 6034: 2132:-       |2128:blt     |2128:-       |2124:lw      |2124:-       BUS_LOAD  MEM[65484] accepted 1
 6035: 2132:nop     |2132:-       |2128:blt     |2128:-       |2124:lw      r14=5  BUS_LOAD  MEM[2128] accepted 1
 6036: 2136:nop     |2132:nop     |2132:-       |2128:blt     |2128:-       BUS_LOAD  MEM[2128] accepted 1
 6037: 2140:lw      |2136:nop     |2132:nop     |2132:-       |2128:blt     BUS_LOAD  MEM[2136] accepted 1
 6038: 2144:lw      |2140:lw      |2136:nop     |2132:nop     |2132:-       BUS_LOAD  MEM[2136] accepted 1
 6039: 2148:addi    |2144:lw      |2140:lw      |2136:nop     |2132:nop     BUS_LOAD  MEM[2144] accepted 1
 6040: 2152:-       |2148:addi    |2144:lw      |2140:lw      |2136:nop     BUS_LOAD  MEM[65500] accepted 1
 6041: 2152:-       |2152:-       |2148:addi    |2144:lw      |2140:lw      r1=2440  BUS_LOAD  MEM[65496] accepted 1
 6042: 2152:jalr    |2152:-       |2152:-       |2148:addi    |2144:lw      r8=65536  BUS_LOAD  MEM[2144] accepted 1
 6043: 2156:addi    |2152:jalr    |2152:-       |2152:-       |2148:addi    r2=65504  BUS_LOAD  MEM[2152] accepted 1
 6044: 2160:sw      |2156:addi    |2152:jalr    |2152:-       |2152:-       BUS_LOAD  MEM[2152] accepted 1
 6045: 2164:sw      |2160:sw      |2156:addi    |2152:jalr    |2152:-       BUS_LOAD  MEM[2160] accepted 1
 6046: 2444:addi    |   0:-       |   0:-       |   0:-       |2152:jalr    BUS_LOAD  MEM[2440] accepted 1
 6047: 2448:addi    |2444:addi    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2440] accepted 1
 6048: 2452:lw      |2448:addi    |2444:addi    |   0:-       |   0:-       BUS_LOAD  MEM[2448] accepted 1
 6049: 2456:lw      |2452:lw      |2448:addi    |2444:addi    |   0:-       BUS_LOAD  MEM[2448] accepted 1
 6050: 2460:addi    |2456:lw      |2452:lw      |2448:addi    |2444:addi    r15=0  BUS_LOAD  MEM[2456] accepted 1
 6051: 2464:-       |2460:addi    |2456:lw      |2452:lw      |2448:addi    r10=0  BUS_LOAD  MEM[65532] accepted 1
 6052: 2464:-       |2464:-       |2460:addi    |2456:lw      |2452:lw      r1=160  BUS_LOAD  MEM[65528] accepted 1
 6053: 2464:jalr    |2464:-       |2464:-       |2460:addi    |2456:lw      r8=65536  BUS_LOAD  MEM[2456] accepted 1
 6054: 2468:invalid |2464:jalr    |2464:-       |2464:-       |2460:addi    r2=65536  BUS_LOAD  MEM[2464] accepted 1
 6055: 2472:bgeu    |2468:invalid |2464:jalr    |2464:-       |2464:-       BUS_LOAD  MEM[2464] accepted 1
 6056: 2476:andi    |2472:bgeu    |2468:-       |2464:jalr    |2464:-       BUS_LOAD  MEM[2472] accepted 1
 6057:  164:auipc   |   0:-       |   0:-       |   0:-       |2464:jalr    BUS_LOAD  MEM[160] accepted 1
 6058:  168:addi    | 164:auipc   |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 6059:  172:sw      | 168:addi    | 164:auipc   |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 6060:  176:nop     | 172:sw      | 168:addi    | 164:auipc   |   0:-       BUS_LOAD  MEM[168] accepted 1
 6061:  180:wfi     | 176:nop     | 172:sw      | 168:addi    | 164:auipc   r2=65696  BUS_LOAD  MEM[176] accepted 1
 6062:  184:-       | 180:wfi     | 176:nop     | 172:sw      | 168:addi    r2=65536  BUS_STORE MEM[65528] = 0 accepted 1
 6063:  184:addi    | 184:-       | 180:wfi     | 176:nop     | 172:sw      BUS_LOAD  MEM[176] accepted 1
 6064:  188:sw      | 184:addi    | 184:-       | 180:wfi     | 176:nop     BUS_LOAD  MEM[184] accepted 1
 6065:  192:sw      | 188:sw      | 184:addi    | 184:-       | 180:wfi     BUS_LOAD  MEM[184] accepted 1
