Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Aug 15 16:46:48 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLL'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of PLL from xilinx.com:ip:clk_wiz:5.4 (Rev. 2) to xilinx.com:ip:clk_wiz:6.0

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '100.000' to '600' has been ignored for IP 'PLL'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name PLL
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {37.5} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {91.771} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {70.162} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT2_JITTER {75.961} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {70.162} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {266.66} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT3_JITTER {80.287} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {118.382} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {600} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {PLL} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {6.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {3.75} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {LATENCY} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {266.66} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} " [get_ips PLL]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:56 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_zynq_ultra_ps_e_0_0 from xilinx.com:ip:zynq_ultra_ps_e:3.1 to xilinx.com:ip:zynq_ultra_ps_e:3.2






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:56 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ps8_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of system_ps8_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 15) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:56 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 15) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:56 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_gpio_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_axi_gpio_0_1 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 16) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:42 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'summation_ila'

1. Summary
----------

SUCCESS in the upgrade of summation_ila (xilinx.com:ip:ila:6.2) from (Rev. 4) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:18 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'sub_unit'

1. Summary
----------

SUCCESS in the upgrade of sub_unit (xilinx.com:ip:c_addsub:12.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:17 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'stayInstep_fifo'

1. Summary
----------

SUCCESS in the upgrade of stayInstep_fifo (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:17 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'post_image_ram'

1. Summary
----------

SUCCESS in the upgrade of post_image_ram (xilinx.com:ip:blk_mem_gen:8.4) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:39:16 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'load_image_ila'

1. Summary
----------

SUCCESS in the upgrade of load_image_ila (xilinx.com:ip:ila:6.2) from (Rev. 4) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:38:52 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'kernel_fifo'

1. Summary
----------

SUCCESS in the upgrade of kernel_fifo (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:38:51 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'interrupt_ila1'

1. Summary
----------

SUCCESS in the upgrade of interrupt_ila1 (xilinx.com:ip:ila:6.2) from (Rev. 4) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:38:26 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'interrupr_ila'

1. Summary
----------

SUCCESS in the upgrade of interrupr_ila (xilinx.com:ip:ila:6.2) from (Rev. 4) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:38:02 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'image_ram_rd_addr_add'

1. Summary
----------

SUCCESS in the upgrade of image_ram_rd_addr_add (xilinx.com:ip:c_addsub:12.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:38:02 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'image_ram'

1. Summary
----------

SUCCESS in the upgrade of image_ram (xilinx.com:ip:blk_mem_gen:8.4) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:54 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'image_prerd_toaxi_fifo'

1. Summary
----------

SUCCESS in the upgrade of image_prerd_toaxi_fifo (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:54 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'head_fifo'

1. Summary
----------

SUCCESS in the upgrade of head_fifo (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:53 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'floating_point_compare'

1. Summary
----------

SUCCESS in the upgrade of floating_point_compare (xilinx.com:ip:floating_point:7.1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:53 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'float_multiply'

1. Summary
----------

SUCCESS in the upgrade of float_multiply (xilinx.com:ip:floating_point:7.1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:52 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'float_add_IP_use_DSP_multilatency'

1. Summary
----------

SUCCESS in the upgrade of float_add_IP_use_DSP_multilatency (xilinx.com:ip:floating_point:7.1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:52 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_shift_window'

1. Summary
----------

SUCCESS in the upgrade of fifo_shift_window (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:51 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'conv_ila'

1. Summary
----------

SUCCESS in the upgrade of conv_ila (xilinx.com:ip:ila:6.2) from (Rev. 4) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:28 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'combine2data_fifo'

1. Summary
----------

SUCCESS in the upgrade of combine2data_fifo (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:27 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'axiInter_ila'

1. Summary
----------

SUCCESS in the upgrade of axiInter_ila (xilinx.com:ip:ila:6.2) from (Rev. 4) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug  3 14:37:04 2018
| Host         : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'add_zero_fifo'

1. Summary
----------

SUCCESS in the upgrade of add_zero_fifo (xilinx.com:ip:fifo_generator:13.2) to (Rev. 2)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:33 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'update_fifo'

1. Summary
----------

SUCCESS in the conversion of update_fifo (xilinx.com:ip:fifo_generator:13.2) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:32 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'sub_unit'

1. Summary
----------

SUCCESS in the conversion of sub_unit (xilinx.com:ip:c_addsub:12.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:32 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'post_image_ram'

1. Summary
----------

SUCCESS in the conversion of post_image_ram (xilinx.com:ip:blk_mem_gen:8.4) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:30 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'kernel_fifo'

1. Summary
----------

SUCCESS in the conversion of kernel_fifo (xilinx.com:ip:fifo_generator:13.2) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:30 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'image_ram_rd_addr_add'

1. Summary
----------

SUCCESS in the conversion of image_ram_rd_addr_add (xilinx.com:ip:c_addsub:12.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:29 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'image_ram'

1. Summary
----------

SUCCESS in the conversion of image_ram (xilinx.com:ip:blk_mem_gen:8.4) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:05 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'image_prerd_toaxi_fifo'

1. Summary
----------

SUCCESS in the conversion of image_prerd_toaxi_fifo (xilinx.com:ip:fifo_generator:13.2) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:04 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'head_for_interate_dram'

1. Summary
----------

SUCCESS in the conversion of head_for_interate_dram (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:04 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'head_fifo'

1. Summary
----------

SUCCESS in the conversion of head_fifo (xilinx.com:ip:fifo_generator:13.2) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:02 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'floating_point_compare'

1. Summary
----------

SUCCESS in the conversion of floating_point_compare (xilinx.com:ip:floating_point:7.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:02 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'float_multiply'

1. Summary
----------

SUCCESS in the conversion of float_multiply (xilinx.com:ip:floating_point:7.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:01 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'float_add_IP_use_DSP_multilatency'

1. Summary
----------

SUCCESS in the conversion of float_add_IP_use_DSP_multilatency (xilinx.com:ip:floating_point:7.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb  7 09:55:00 2018
| Host         : anpb running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sfva625-2-i
------------------------------------------------------------------------------------

Upgrade Log for IP 'float_add_IP_multilatency'

1. Summary
----------

SUCCESS in the conversion of float_add_IP_multilatency (xilinx.com:ip:floating_point:7.1 (Rev. 5)) to Vivado generation flows.

