#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 14:55:34 2020
# Process ID: 11356
# Current directory: E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/axis_dwidth_converter_0_synth_1
# Command line: vivado.exe -log axis_dwidth_converter_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_dwidth_converter_0.tcl
# Log file: E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/axis_dwidth_converter_0_synth_1/axis_dwidth_converter_0.vds
# Journal file: E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/axis_dwidth_converter_0_synth_1\vivado.jou
#-----------------------------------------------------------
source axis_dwidth_converter_0.tcl -notrace
