$comment
	File created using the following command:
		vcd file Titanic2.msim.vcd -direction
$end
$date
	Tue Dec 04 18:09:57 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module titanic2_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 # test00 $end
$var wire 1 $ test01 $end
$var wire 1 % test02 $end
$var wire 1 & test03 $end
$var wire 1 ' test04 $end
$var wire 1 ( test_enderecoMais2 [15] $end
$var wire 1 ) test_enderecoMais2 [14] $end
$var wire 1 * test_enderecoMais2 [13] $end
$var wire 1 + test_enderecoMais2 [12] $end
$var wire 1 , test_enderecoMais2 [11] $end
$var wire 1 - test_enderecoMais2 [10] $end
$var wire 1 . test_enderecoMais2 [9] $end
$var wire 1 / test_enderecoMais2 [8] $end
$var wire 1 0 test_enderecoMais2 [7] $end
$var wire 1 1 test_enderecoMais2 [6] $end
$var wire 1 2 test_enderecoMais2 [5] $end
$var wire 1 3 test_enderecoMais2 [4] $end
$var wire 1 4 test_enderecoMais2 [3] $end
$var wire 1 5 test_enderecoMais2 [2] $end
$var wire 1 6 test_enderecoMais2 [1] $end
$var wire 1 7 test_enderecoMais2 [0] $end
$var wire 1 8 test_instrucao [15] $end
$var wire 1 9 test_instrucao [14] $end
$var wire 1 : test_instrucao [13] $end
$var wire 1 ; test_instrucao [12] $end
$var wire 1 < test_instrucao [11] $end
$var wire 1 = test_instrucao [10] $end
$var wire 1 > test_instrucao [9] $end
$var wire 1 ? test_instrucao [8] $end
$var wire 1 @ test_instrucao [7] $end
$var wire 1 A test_instrucao [6] $end
$var wire 1 B test_instrucao [5] $end
$var wire 1 C test_instrucao [4] $end
$var wire 1 D test_instrucao [3] $end
$var wire 1 E test_instrucao [2] $end
$var wire 1 F test_instrucao [1] $end
$var wire 1 G test_instrucao [0] $end
$var wire 1 H test_proxEnderecoOut [15] $end
$var wire 1 I test_proxEnderecoOut [14] $end
$var wire 1 J test_proxEnderecoOut [13] $end
$var wire 1 K test_proxEnderecoOut [12] $end
$var wire 1 L test_proxEnderecoOut [11] $end
$var wire 1 M test_proxEnderecoOut [10] $end
$var wire 1 N test_proxEnderecoOut [9] $end
$var wire 1 O test_proxEnderecoOut [8] $end
$var wire 1 P test_proxEnderecoOut [7] $end
$var wire 1 Q test_proxEnderecoOut [6] $end
$var wire 1 R test_proxEnderecoOut [5] $end
$var wire 1 S test_proxEnderecoOut [4] $end
$var wire 1 T test_proxEnderecoOut [3] $end
$var wire 1 U test_proxEnderecoOut [2] $end
$var wire 1 V test_proxEnderecoOut [1] $end
$var wire 1 W test_proxEnderecoOut [0] $end
$var wire 1 X test_reg1 [15] $end
$var wire 1 Y test_reg1 [14] $end
$var wire 1 Z test_reg1 [13] $end
$var wire 1 [ test_reg1 [12] $end
$var wire 1 \ test_reg1 [11] $end
$var wire 1 ] test_reg1 [10] $end
$var wire 1 ^ test_reg1 [9] $end
$var wire 1 _ test_reg1 [8] $end
$var wire 1 ` test_reg1 [7] $end
$var wire 1 a test_reg1 [6] $end
$var wire 1 b test_reg1 [5] $end
$var wire 1 c test_reg1 [4] $end
$var wire 1 d test_reg1 [3] $end
$var wire 1 e test_reg1 [2] $end
$var wire 1 f test_reg1 [1] $end
$var wire 1 g test_reg1 [0] $end
$var wire 1 h test_reg2 [15] $end
$var wire 1 i test_reg2 [14] $end
$var wire 1 j test_reg2 [13] $end
$var wire 1 k test_reg2 [12] $end
$var wire 1 l test_reg2 [11] $end
$var wire 1 m test_reg2 [10] $end
$var wire 1 n test_reg2 [9] $end
$var wire 1 o test_reg2 [8] $end
$var wire 1 p test_reg2 [7] $end
$var wire 1 q test_reg2 [6] $end
$var wire 1 r test_reg2 [5] $end
$var wire 1 s test_reg2 [4] $end
$var wire 1 t test_reg2 [3] $end
$var wire 1 u test_reg2 [2] $end
$var wire 1 v test_reg2 [1] $end
$var wire 1 w test_reg2 [0] $end
$var wire 1 x test_ula_op [7] $end
$var wire 1 y test_ula_op [6] $end
$var wire 1 z test_ula_op [5] $end
$var wire 1 { test_ula_op [4] $end
$var wire 1 | test_ula_op [3] $end
$var wire 1 } test_ula_op [2] $end
$var wire 1 ~ test_ula_op [1] $end
$var wire 1 !! test_ula_op [0] $end

$scope module i1 $end
$var wire 1 "! gnd $end
$var wire 1 #! vcc $end
$var wire 1 $! unknown $end
$var wire 1 %! devoe $end
$var wire 1 &! devclrn $end
$var wire 1 '! devpor $end
$var wire 1 (! ww_devoe $end
$var wire 1 )! ww_devclrn $end
$var wire 1 *! ww_devpor $end
$var wire 1 +! ww_CLK $end
$var wire 1 ,! ww_RST $end
$var wire 1 -! ww_test_proxEnderecoOut [15] $end
$var wire 1 .! ww_test_proxEnderecoOut [14] $end
$var wire 1 /! ww_test_proxEnderecoOut [13] $end
$var wire 1 0! ww_test_proxEnderecoOut [12] $end
$var wire 1 1! ww_test_proxEnderecoOut [11] $end
$var wire 1 2! ww_test_proxEnderecoOut [10] $end
$var wire 1 3! ww_test_proxEnderecoOut [9] $end
$var wire 1 4! ww_test_proxEnderecoOut [8] $end
$var wire 1 5! ww_test_proxEnderecoOut [7] $end
$var wire 1 6! ww_test_proxEnderecoOut [6] $end
$var wire 1 7! ww_test_proxEnderecoOut [5] $end
$var wire 1 8! ww_test_proxEnderecoOut [4] $end
$var wire 1 9! ww_test_proxEnderecoOut [3] $end
$var wire 1 :! ww_test_proxEnderecoOut [2] $end
$var wire 1 ;! ww_test_proxEnderecoOut [1] $end
$var wire 1 <! ww_test_proxEnderecoOut [0] $end
$var wire 1 =! ww_test_enderecoMais2 [15] $end
$var wire 1 >! ww_test_enderecoMais2 [14] $end
$var wire 1 ?! ww_test_enderecoMais2 [13] $end
$var wire 1 @! ww_test_enderecoMais2 [12] $end
$var wire 1 A! ww_test_enderecoMais2 [11] $end
$var wire 1 B! ww_test_enderecoMais2 [10] $end
$var wire 1 C! ww_test_enderecoMais2 [9] $end
$var wire 1 D! ww_test_enderecoMais2 [8] $end
$var wire 1 E! ww_test_enderecoMais2 [7] $end
$var wire 1 F! ww_test_enderecoMais2 [6] $end
$var wire 1 G! ww_test_enderecoMais2 [5] $end
$var wire 1 H! ww_test_enderecoMais2 [4] $end
$var wire 1 I! ww_test_enderecoMais2 [3] $end
$var wire 1 J! ww_test_enderecoMais2 [2] $end
$var wire 1 K! ww_test_enderecoMais2 [1] $end
$var wire 1 L! ww_test_enderecoMais2 [0] $end
$var wire 1 M! ww_test_instrucao [15] $end
$var wire 1 N! ww_test_instrucao [14] $end
$var wire 1 O! ww_test_instrucao [13] $end
$var wire 1 P! ww_test_instrucao [12] $end
$var wire 1 Q! ww_test_instrucao [11] $end
$var wire 1 R! ww_test_instrucao [10] $end
$var wire 1 S! ww_test_instrucao [9] $end
$var wire 1 T! ww_test_instrucao [8] $end
$var wire 1 U! ww_test_instrucao [7] $end
$var wire 1 V! ww_test_instrucao [6] $end
$var wire 1 W! ww_test_instrucao [5] $end
$var wire 1 X! ww_test_instrucao [4] $end
$var wire 1 Y! ww_test_instrucao [3] $end
$var wire 1 Z! ww_test_instrucao [2] $end
$var wire 1 [! ww_test_instrucao [1] $end
$var wire 1 \! ww_test_instrucao [0] $end
$var wire 1 ]! ww_test00 $end
$var wire 1 ^! ww_test01 $end
$var wire 1 _! ww_test02 $end
$var wire 1 `! ww_test03 $end
$var wire 1 a! ww_test04 $end
$var wire 1 b! ww_test_ula_op [7] $end
$var wire 1 c! ww_test_ula_op [6] $end
$var wire 1 d! ww_test_ula_op [5] $end
$var wire 1 e! ww_test_ula_op [4] $end
$var wire 1 f! ww_test_ula_op [3] $end
$var wire 1 g! ww_test_ula_op [2] $end
$var wire 1 h! ww_test_ula_op [1] $end
$var wire 1 i! ww_test_ula_op [0] $end
$var wire 1 j! ww_test_reg1 [15] $end
$var wire 1 k! ww_test_reg1 [14] $end
$var wire 1 l! ww_test_reg1 [13] $end
$var wire 1 m! ww_test_reg1 [12] $end
$var wire 1 n! ww_test_reg1 [11] $end
$var wire 1 o! ww_test_reg1 [10] $end
$var wire 1 p! ww_test_reg1 [9] $end
$var wire 1 q! ww_test_reg1 [8] $end
$var wire 1 r! ww_test_reg1 [7] $end
$var wire 1 s! ww_test_reg1 [6] $end
$var wire 1 t! ww_test_reg1 [5] $end
$var wire 1 u! ww_test_reg1 [4] $end
$var wire 1 v! ww_test_reg1 [3] $end
$var wire 1 w! ww_test_reg1 [2] $end
$var wire 1 x! ww_test_reg1 [1] $end
$var wire 1 y! ww_test_reg1 [0] $end
$var wire 1 z! ww_test_reg2 [15] $end
$var wire 1 {! ww_test_reg2 [14] $end
$var wire 1 |! ww_test_reg2 [13] $end
$var wire 1 }! ww_test_reg2 [12] $end
$var wire 1 ~! ww_test_reg2 [11] $end
$var wire 1 !" ww_test_reg2 [10] $end
$var wire 1 "" ww_test_reg2 [9] $end
$var wire 1 #" ww_test_reg2 [8] $end
$var wire 1 $" ww_test_reg2 [7] $end
$var wire 1 %" ww_test_reg2 [6] $end
$var wire 1 &" ww_test_reg2 [5] $end
$var wire 1 '" ww_test_reg2 [4] $end
$var wire 1 (" ww_test_reg2 [3] $end
$var wire 1 )" ww_test_reg2 [2] $end
$var wire 1 *" ww_test_reg2 [1] $end
$var wire 1 +" ww_test_reg2 [0] $end
$var wire 1 ," \CLK~input_o\ $end
$var wire 1 -" \RST~input_o\ $end
$var wire 1 ." \test_proxEnderecoOut[0]~input_o\ $end
$var wire 1 /" \test_proxEnderecoOut[1]~input_o\ $end
$var wire 1 0" \test_proxEnderecoOut[2]~input_o\ $end
$var wire 1 1" \test_proxEnderecoOut[3]~input_o\ $end
$var wire 1 2" \test_proxEnderecoOut[4]~input_o\ $end
$var wire 1 3" \test_proxEnderecoOut[5]~input_o\ $end
$var wire 1 4" \test_proxEnderecoOut[6]~input_o\ $end
$var wire 1 5" \test_proxEnderecoOut[7]~input_o\ $end
$var wire 1 6" \test_proxEnderecoOut[8]~input_o\ $end
$var wire 1 7" \test_proxEnderecoOut[9]~input_o\ $end
$var wire 1 8" \test_proxEnderecoOut[10]~input_o\ $end
$var wire 1 9" \test_proxEnderecoOut[11]~input_o\ $end
$var wire 1 :" \test_proxEnderecoOut[12]~input_o\ $end
$var wire 1 ;" \test_proxEnderecoOut[13]~input_o\ $end
$var wire 1 <" \test_proxEnderecoOut[14]~input_o\ $end
$var wire 1 =" \test_proxEnderecoOut[15]~input_o\ $end
$var wire 1 >" \test_enderecoMais2[0]~input_o\ $end
$var wire 1 ?" \test_enderecoMais2[1]~input_o\ $end
$var wire 1 @" \test_enderecoMais2[2]~input_o\ $end
$var wire 1 A" \test_enderecoMais2[3]~input_o\ $end
$var wire 1 B" \test_enderecoMais2[4]~input_o\ $end
$var wire 1 C" \test_enderecoMais2[5]~input_o\ $end
$var wire 1 D" \test_enderecoMais2[6]~input_o\ $end
$var wire 1 E" \test_enderecoMais2[7]~input_o\ $end
$var wire 1 F" \test_enderecoMais2[8]~input_o\ $end
$var wire 1 G" \test_enderecoMais2[9]~input_o\ $end
$var wire 1 H" \test_enderecoMais2[10]~input_o\ $end
$var wire 1 I" \test_enderecoMais2[11]~input_o\ $end
$var wire 1 J" \test_enderecoMais2[12]~input_o\ $end
$var wire 1 K" \test_enderecoMais2[13]~input_o\ $end
$var wire 1 L" \test_enderecoMais2[14]~input_o\ $end
$var wire 1 M" \test_enderecoMais2[15]~input_o\ $end
$var wire 1 N" \test_instrucao[0]~input_o\ $end
$var wire 1 O" \test_instrucao[1]~input_o\ $end
$var wire 1 P" \test_instrucao[2]~input_o\ $end
$var wire 1 Q" \test_instrucao[3]~input_o\ $end
$var wire 1 R" \test_instrucao[4]~input_o\ $end
$var wire 1 S" \test_instrucao[5]~input_o\ $end
$var wire 1 T" \test_instrucao[6]~input_o\ $end
$var wire 1 U" \test_instrucao[7]~input_o\ $end
$var wire 1 V" \test_instrucao[8]~input_o\ $end
$var wire 1 W" \test_instrucao[9]~input_o\ $end
$var wire 1 X" \test_instrucao[10]~input_o\ $end
$var wire 1 Y" \test_instrucao[11]~input_o\ $end
$var wire 1 Z" \test_instrucao[12]~input_o\ $end
$var wire 1 [" \test_instrucao[13]~input_o\ $end
$var wire 1 \" \test_instrucao[14]~input_o\ $end
$var wire 1 ]" \test_instrucao[15]~input_o\ $end
$var wire 1 ^" \test00~input_o\ $end
$var wire 1 _" \test01~input_o\ $end
$var wire 1 `" \test02~input_o\ $end
$var wire 1 a" \test03~input_o\ $end
$var wire 1 b" \test04~input_o\ $end
$var wire 1 c" \test_ula_op[0]~input_o\ $end
$var wire 1 d" \test_ula_op[1]~input_o\ $end
$var wire 1 e" \test_ula_op[2]~input_o\ $end
$var wire 1 f" \test_ula_op[3]~input_o\ $end
$var wire 1 g" \test_ula_op[4]~input_o\ $end
$var wire 1 h" \test_ula_op[5]~input_o\ $end
$var wire 1 i" \test_ula_op[6]~input_o\ $end
$var wire 1 j" \test_ula_op[7]~input_o\ $end
$var wire 1 k" \test_reg1[0]~input_o\ $end
$var wire 1 l" \test_reg1[1]~input_o\ $end
$var wire 1 m" \test_reg1[2]~input_o\ $end
$var wire 1 n" \test_reg1[3]~input_o\ $end
$var wire 1 o" \test_reg1[4]~input_o\ $end
$var wire 1 p" \test_reg1[5]~input_o\ $end
$var wire 1 q" \test_reg1[6]~input_o\ $end
$var wire 1 r" \test_reg1[7]~input_o\ $end
$var wire 1 s" \test_reg1[8]~input_o\ $end
$var wire 1 t" \test_reg1[9]~input_o\ $end
$var wire 1 u" \test_reg1[10]~input_o\ $end
$var wire 1 v" \test_reg1[11]~input_o\ $end
$var wire 1 w" \test_reg1[12]~input_o\ $end
$var wire 1 x" \test_reg1[13]~input_o\ $end
$var wire 1 y" \test_reg1[14]~input_o\ $end
$var wire 1 z" \test_reg1[15]~input_o\ $end
$var wire 1 {" \test_reg2[0]~input_o\ $end
$var wire 1 |" \test_reg2[1]~input_o\ $end
$var wire 1 }" \test_reg2[2]~input_o\ $end
$var wire 1 ~" \test_reg2[3]~input_o\ $end
$var wire 1 !# \test_reg2[4]~input_o\ $end
$var wire 1 "# \test_reg2[5]~input_o\ $end
$var wire 1 ## \test_reg2[6]~input_o\ $end
$var wire 1 $# \test_reg2[7]~input_o\ $end
$var wire 1 %# \test_reg2[8]~input_o\ $end
$var wire 1 &# \test_reg2[9]~input_o\ $end
$var wire 1 '# \test_reg2[10]~input_o\ $end
$var wire 1 (# \test_reg2[11]~input_o\ $end
$var wire 1 )# \test_reg2[12]~input_o\ $end
$var wire 1 *# \test_reg2[13]~input_o\ $end
$var wire 1 +# \test_reg2[14]~input_o\ $end
$var wire 1 ,# \test_reg2[15]~input_o\ $end
$var wire 1 -# \test_proxEnderecoOut[0]~output_o\ $end
$var wire 1 .# \test_proxEnderecoOut[1]~output_o\ $end
$var wire 1 /# \test_proxEnderecoOut[2]~output_o\ $end
$var wire 1 0# \test_proxEnderecoOut[3]~output_o\ $end
$var wire 1 1# \test_proxEnderecoOut[4]~output_o\ $end
$var wire 1 2# \test_proxEnderecoOut[5]~output_o\ $end
$var wire 1 3# \test_proxEnderecoOut[6]~output_o\ $end
$var wire 1 4# \test_proxEnderecoOut[7]~output_o\ $end
$var wire 1 5# \test_proxEnderecoOut[8]~output_o\ $end
$var wire 1 6# \test_proxEnderecoOut[9]~output_o\ $end
$var wire 1 7# \test_proxEnderecoOut[10]~output_o\ $end
$var wire 1 8# \test_proxEnderecoOut[11]~output_o\ $end
$var wire 1 9# \test_proxEnderecoOut[12]~output_o\ $end
$var wire 1 :# \test_proxEnderecoOut[13]~output_o\ $end
$var wire 1 ;# \test_proxEnderecoOut[14]~output_o\ $end
$var wire 1 <# \test_proxEnderecoOut[15]~output_o\ $end
$var wire 1 =# \test_enderecoMais2[0]~output_o\ $end
$var wire 1 ># \test_enderecoMais2[1]~output_o\ $end
$var wire 1 ?# \test_enderecoMais2[2]~output_o\ $end
$var wire 1 @# \test_enderecoMais2[3]~output_o\ $end
$var wire 1 A# \test_enderecoMais2[4]~output_o\ $end
$var wire 1 B# \test_enderecoMais2[5]~output_o\ $end
$var wire 1 C# \test_enderecoMais2[6]~output_o\ $end
$var wire 1 D# \test_enderecoMais2[7]~output_o\ $end
$var wire 1 E# \test_enderecoMais2[8]~output_o\ $end
$var wire 1 F# \test_enderecoMais2[9]~output_o\ $end
$var wire 1 G# \test_enderecoMais2[10]~output_o\ $end
$var wire 1 H# \test_enderecoMais2[11]~output_o\ $end
$var wire 1 I# \test_enderecoMais2[12]~output_o\ $end
$var wire 1 J# \test_enderecoMais2[13]~output_o\ $end
$var wire 1 K# \test_enderecoMais2[14]~output_o\ $end
$var wire 1 L# \test_enderecoMais2[15]~output_o\ $end
$var wire 1 M# \test_instrucao[0]~output_o\ $end
$var wire 1 N# \test_instrucao[1]~output_o\ $end
$var wire 1 O# \test_instrucao[2]~output_o\ $end
$var wire 1 P# \test_instrucao[3]~output_o\ $end
$var wire 1 Q# \test_instrucao[4]~output_o\ $end
$var wire 1 R# \test_instrucao[5]~output_o\ $end
$var wire 1 S# \test_instrucao[6]~output_o\ $end
$var wire 1 T# \test_instrucao[7]~output_o\ $end
$var wire 1 U# \test_instrucao[8]~output_o\ $end
$var wire 1 V# \test_instrucao[9]~output_o\ $end
$var wire 1 W# \test_instrucao[10]~output_o\ $end
$var wire 1 X# \test_instrucao[11]~output_o\ $end
$var wire 1 Y# \test_instrucao[12]~output_o\ $end
$var wire 1 Z# \test_instrucao[13]~output_o\ $end
$var wire 1 [# \test_instrucao[14]~output_o\ $end
$var wire 1 \# \test_instrucao[15]~output_o\ $end
$var wire 1 ]# \test00~output_o\ $end
$var wire 1 ^# \test01~output_o\ $end
$var wire 1 _# \test02~output_o\ $end
$var wire 1 `# \test03~output_o\ $end
$var wire 1 a# \test04~output_o\ $end
$var wire 1 b# \test_ula_op[0]~output_o\ $end
$var wire 1 c# \test_ula_op[1]~output_o\ $end
$var wire 1 d# \test_ula_op[2]~output_o\ $end
$var wire 1 e# \test_ula_op[3]~output_o\ $end
$var wire 1 f# \test_ula_op[4]~output_o\ $end
$var wire 1 g# \test_ula_op[5]~output_o\ $end
$var wire 1 h# \test_ula_op[6]~output_o\ $end
$var wire 1 i# \test_ula_op[7]~output_o\ $end
$var wire 1 j# \test_reg1[0]~output_o\ $end
$var wire 1 k# \test_reg1[1]~output_o\ $end
$var wire 1 l# \test_reg1[2]~output_o\ $end
$var wire 1 m# \test_reg1[3]~output_o\ $end
$var wire 1 n# \test_reg1[4]~output_o\ $end
$var wire 1 o# \test_reg1[5]~output_o\ $end
$var wire 1 p# \test_reg1[6]~output_o\ $end
$var wire 1 q# \test_reg1[7]~output_o\ $end
$var wire 1 r# \test_reg1[8]~output_o\ $end
$var wire 1 s# \test_reg1[9]~output_o\ $end
$var wire 1 t# \test_reg1[10]~output_o\ $end
$var wire 1 u# \test_reg1[11]~output_o\ $end
$var wire 1 v# \test_reg1[12]~output_o\ $end
$var wire 1 w# \test_reg1[13]~output_o\ $end
$var wire 1 x# \test_reg1[14]~output_o\ $end
$var wire 1 y# \test_reg1[15]~output_o\ $end
$var wire 1 z# \test_reg2[0]~output_o\ $end
$var wire 1 {# \test_reg2[1]~output_o\ $end
$var wire 1 |# \test_reg2[2]~output_o\ $end
$var wire 1 }# \test_reg2[3]~output_o\ $end
$var wire 1 ~# \test_reg2[4]~output_o\ $end
$var wire 1 !$ \test_reg2[5]~output_o\ $end
$var wire 1 "$ \test_reg2[6]~output_o\ $end
$var wire 1 #$ \test_reg2[7]~output_o\ $end
$var wire 1 $$ \test_reg2[8]~output_o\ $end
$var wire 1 %$ \test_reg2[9]~output_o\ $end
$var wire 1 &$ \test_reg2[10]~output_o\ $end
$var wire 1 '$ \test_reg2[11]~output_o\ $end
$var wire 1 ($ \test_reg2[12]~output_o\ $end
$var wire 1 )$ \test_reg2[13]~output_o\ $end
$var wire 1 *$ \test_reg2[14]~output_o\ $end
$var wire 1 +$ \test_reg2[15]~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
1&
0'
0"!
1#!
x$!
1%!
1&!
1'!
1(!
1)!
1*!
0+!
0,!
1]!
0^!
1_!
1`!
0a!
0,"
0-"
x."
x/"
x0"
x1"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
x9"
x:"
x;"
x<"
x="
x>"
x?"
x@"
xA"
xB"
xC"
xD"
xE"
xF"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
1^"
0_"
1`"
1a"
0b"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
xm"
xn"
xo"
xp"
xq"
xr"
xs"
xt"
xu"
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
1=#
1>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
0W#
0X#
1Y#
0Z#
0[#
1\#
1]#
0^#
1_#
1`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
x~
x!!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
$end
#1000000
