{
    "value": {
        "PATH": "/home/pmarlowe/.local/bin:/home/pmarlowe/bin:/opt/mill:/opt/vtr-verilog-to-routing/build/vpr:/opt/tabby/bin:/opt/synopsys/vcs/V-2023.12-SP2/linux64/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin",
        "LESSOPEN": "||/usr/bin/lesspipe.sh %s",
        "VPR_HOME": "/opt/vtr-verilog-to-routing",
        "MAKEFLAGS": "",
        "VPR_RUN_DIR": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr/",
        "REDACTED_MODULE_NAME": "add",
        "BITSTREAM_LEC_FILE": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/../../bitstream_gen/scripts/outputs/bitstream_LEC_add.tcl",
        "which_declare": "declare -f",
        "LANG": "C.UTF-8",
        "TABBY_HOME": "/opt/tabby",
        "WORK_DIR": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test",
        "DESIGN_NAME": "add",
        "LEC_TOP_MODULE_NAME": "add",
        "TERM": "xterm",
        "REDACTED_DESIGN_HIER": "",
        "VTR_ROOT": "/opt/vtr-verilog-to-routing",
        "OLDPWD": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr",
        "VCS_HOME": "/opt/synopsys/vcs/V-2023.12-SP2",
        "HOSTNAME": "c04f4b1f1320",
        "GOLDEN_MODULE_NAME": "add",
        "HOME": "/home/pmarlowe",
        "RRXML": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr/rr.xml",
        "XDG_DATA_DIRS": "/home/pmarlowe/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share",
        "YOSYSHQ_LICENSE": "/home/pmarlowe/tabbycad-acad-DustinRichmond-240615.lic",
        "LM_LICENSE_FILE": "27000@license.soe.ucsc.edu:7852@lmserv.soe.ucsc.edu:/opt/software/license/license.dat:/mada/software/license/license.dat:/mada/software/license/license.dat",
        "LEC_RUN_DIR_NAME": "add",
        "MILL_ROOT": "/opt/mill",
        "OUT_WRAPPER_FILENAME": "add_efpga.v",
        "SHLVL": "1",
        "BASH_FUNC_which%%": "() {  ( alias;\n eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@\n}",
        "CLOCK_NAME": "clock",
        "MFLAGS": "",
        "MAKELEVEL": "1",
        "MAKE_TERMERR": "/dev/pts/0",
        "EFPGA_HIER": "efpga/",
        "MAKE_TERMOUT": "/dev/pts/0",
        "PWD": "/home/pmarlowe/Fabric-to-Silicon/fabric_gen",
        "LC_CTYPE": "C",
        "FASM": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr/add.fasm",
        "ARCH_FILE": "/home/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/../../vpr_arch_files/k4_N8_simple_fpga.xml",
        "DEBUGINFOD_URLS": "https://debuginfod.centos.org/ "
    },
    "valueHash": -2006117713,
    "inputsHash": -1437926589
}