

================================================================
== Vivado HLS Report for 'signal_hits'
================================================================
* Date:           Tue May 09 08:22:41 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        signal_hits
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  120006|  120006|  120007|  120007|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  120004|  120004|         6|          1|          1|  120000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      75|    248|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     19|
|Register         |        -|      -|     111|     50|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     186|    367|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------------+--------------------------------+---------+-------+----+-----+
    |signal_hits_fcmp_32ns_32ns_1_4_U0  |signal_hits_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    +-----------------------------------+--------------------------------+---------+-------+----+-----+
    |Total                              |                                |        0|      0|  75|  248|
    +-----------------------------------+--------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_146_p2         |     +    |      0|  0|  17|          17|           1|
    |tmp_10_fu_215_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_6_fu_211_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_140_p2  |   icmp   |      0|  0|   6|          17|          15|
    |notlhs2_fu_165_p2   |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_193_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notrhs3_fu_134_p2   |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_199_p2    |   icmp   |      0|  0|   8|          23|           1|
    |ap_sig_bdd_80       |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_171_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_205_p2     |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  50|         101|          27|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it5  |   1|          2|    1|          2|
    |tmp_5_reg_110          |  17|          2|   17|         34|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  19|          8|   19|         40|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5     |   1|   0|    1|          0|
    |notrhs3_reg_231           |   1|   0|    1|          0|
    |threshold_to_int_reg_226  |  32|   0|   32|          0|
    |tmp_10_reg_267            |   1|   0|    1|          0|
    |tmp_11_reg_255            |  32|   0|   32|          0|
    |tmp_12_reg_245            |  17|   0|   32|         15|
    |tmp_2_reg_250             |   1|   0|    1|          0|
    |tmp_5_reg_110             |  17|   0|   17|          0|
    |tmp_9_reg_262             |   1|   0|    1|          0|
    |tmp_11_reg_255            |   0|  32|   32|          0|
    |tmp_12_reg_245            |   0|  17|   32|         15|
    |tmp_2_reg_250             |   0|   1|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 111|  50|  191|         30|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  signal_hits | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  signal_hits | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  signal_hits | return value |
|ap_done            | out |    1| ap_ctrl_hs |  signal_hits | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  signal_hits | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  signal_hits | return value |
|threshold          |  in |   32|   ap_none  |   threshold  |    scalar    |
|signals_V_dout     |  in |   32|   ap_fifo  |   signals_V  |    pointer   |
|signals_V_empty_n  |  in |    1|   ap_fifo  |   signals_V  |    pointer   |
|signals_V_read     | out |    1|   ap_fifo  |   signals_V  |    pointer   |
|hits_V_din         | out |   32|   ap_fifo  |    hits_V    |    pointer   |
|hits_V_full_n      |  in |    1|   ap_fifo  |    hits_V    |    pointer   |
|hits_V_write       | out |    1|   ap_fifo  |    hits_V    |    pointer   |
|locs_V_din         | out |   32|   ap_fifo  |    locs_V    |    pointer   |
|locs_V_full_n      |  in |    1|   ap_fifo  |    locs_V    |    pointer   |
|locs_V_write       | out |    1|   ap_fifo  |    locs_V    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

