#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df09b768c0 .scope module, "tb_ram" "tb_ram" 2 1;
 .timescale 0 0;
v000001df09c33aa0_0 .var "clk", 0 0;
v000001df09c33b40_0 .var "data", 7 0;
v000001df09c33be0_0 .net "data_out", 7 0, v000001df09c335a0_0;  1 drivers
v000001df09c33c80_0 .var "r", 0 0;
v000001df09c33d20_0 .var "read", 7 0;
v000001df09c33dc0_0 .var "rst", 0 0;
v000001df09c8b080_0 .var "w", 0 0;
v000001df09c8b440_0 .var "write", 7 0;
S_000001df09b76a50 .scope module, "uut" "ram" 2 9, 3 1 0, S_000001df09b768c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "write";
    .port_info 3 /INPUT 8 "read";
    .port_info 4 /INPUT 1 "w";
    .port_info 5 /INPUT 1 "r";
    .port_info 6 /INPUT 8 "data";
    .port_info 7 /OUTPUT 8 "data_out";
P_000001df09b76e40 .param/l "depth" 0 3 10, +C4<00000000000000000000000100000000>;
P_000001df09b76e78 .param/l "width" 0 3 9, +C4<00000000000000000000000000001000>;
v000001df09b7b590_0 .net "clk", 0 0, v000001df09c33aa0_0;  1 drivers
v000001df09c33500_0 .net "data", 7 0, v000001df09c33b40_0;  1 drivers
v000001df09c335a0_0 .var "data_out", 7 0;
v000001df09c33640_0 .var/i "i", 31 0;
v000001df09c336e0 .array "memory", 0 255, 7 0;
v000001df09c33780_0 .net "r", 0 0, v000001df09c33c80_0;  1 drivers
v000001df09c33820_0 .net "read", 7 0, v000001df09c33d20_0;  1 drivers
v000001df09c338c0_0 .net "rst", 0 0, v000001df09c33dc0_0;  1 drivers
v000001df09c33960_0 .net "w", 0 0, v000001df09c8b080_0;  1 drivers
v000001df09c33a00_0 .net "write", 7 0, v000001df09c8b440_0;  1 drivers
E_000001df09c27320 .event posedge, v000001df09b7b590_0;
    .scope S_000001df09b76a50;
T_0 ;
    %wait E_000001df09c27320;
    %load/vec4 v000001df09c338c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df09c33640_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001df09c33640_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001df09c33640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df09c336e0, 0, 4;
    %load/vec4 v000001df09c33640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df09c33640_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df09c335a0_0, 0;
T_0.0 ;
    %load/vec4 v000001df09c33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001df09c33500_0;
    %load/vec4 v000001df09c33a00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df09c336e0, 0, 4;
T_0.4 ;
    %load/vec4 v000001df09c33780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000001df09c33820_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001df09c336e0, 4;
    %assign/vec4 v000001df09c335a0_0, 0;
T_0.6 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001df09b768c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c33aa0_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v000001df09c33aa0_0;
    %inv;
    %store/vec4 v000001df09c33aa0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001df09b768c0;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "ram.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df09b768c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df09c33dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c8b080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c33c80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df09c33b40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df09c8b440_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df09c33d20_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c33dc0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001df09c8b440_0, 0, 8;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000001df09c33b40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df09c8b080_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c8b080_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001df09c33d20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df09c33c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c33c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df09c8b080_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001df09c8b440_0, 0, 8;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v000001df09c33b40_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c8b080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df09c33c80_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001df09c33d20_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df09c33c80_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ram.v";
    "ram.v";
